
dengiaothong.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e28  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000254  08004fc8  08004fc8  00005fc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800521c  0800521c  00007064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800521c  0800521c  0000621c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005224  08005224  00007064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005224  08005224  00006224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005228  08005228  00006228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  0800522c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000294  20000064  08005290  00007064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002f8  08005290  000072f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d2cb  00000000  00000000  00007094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d2e  00000000  00000000  0001435f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c90  00000000  00000000  00016090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009e8  00000000  00000000  00016d20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000167cf  00000000  00000000  00017708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e069  00000000  00000000  0002ded7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f019  00000000  00000000  0003bf40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000caf59  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d6c  00000000  00000000  000caf9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  000ced08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000064 	.word	0x20000064
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004fb0 	.word	0x08004fb0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000068 	.word	0x20000068
 80001dc:	08004fb0 	.word	0x08004fb0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <HAL_TIM_PeriodElapsedCallback>:
void apply_mode(device_mode_t m);
void toggle_mode(void);
void send_uart(const char *s);
void process_cmd(const char *s);

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
    if (htim != &htim2) return;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	4a3f      	ldr	r2, [pc, #252]	@ (80006c4 <HAL_TIM_PeriodElapsedCallback+0x108>)
 80005c8:	4293      	cmp	r3, r2
 80005ca:	d177      	bne.n	80006bc <HAL_TIM_PeriodElapsedCallback+0x100>

    if (current_mode == MODE_1) {
 80005cc:	4b3e      	ldr	r3, [pc, #248]	@ (80006c8 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 80005ce:	781b      	ldrb	r3, [r3, #0]
 80005d0:	2b01      	cmp	r3, #1
 80005d2:	d111      	bne.n	80005f8 <HAL_TIM_PeriodElapsedCallback+0x3c>
        yellow_state = !yellow_state;
 80005d4:	4b3d      	ldr	r3, [pc, #244]	@ (80006cc <HAL_TIM_PeriodElapsedCallback+0x110>)
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	2b00      	cmp	r3, #0
 80005da:	bf0c      	ite	eq
 80005dc:	2301      	moveq	r3, #1
 80005de:	2300      	movne	r3, #0
 80005e0:	b2db      	uxtb	r3, r3
 80005e2:	461a      	mov	r2, r3
 80005e4:	4b39      	ldr	r3, [pc, #228]	@ (80006cc <HAL_TIM_PeriodElapsedCallback+0x110>)
 80005e6:	701a      	strb	r2, [r3, #0]
        set_leds(0, yellow_state, 0);
 80005e8:	4b38      	ldr	r3, [pc, #224]	@ (80006cc <HAL_TIM_PeriodElapsedCallback+0x110>)
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	2200      	movs	r2, #0
 80005ee:	4619      	mov	r1, r3
 80005f0:	2000      	movs	r0, #0
 80005f2:	f000 fab5 	bl	8000b60 <set_leds>
        return;
 80005f6:	e062      	b.n	80006be <HAL_TIM_PeriodElapsedCallback+0x102>
    }

    if (just_switched_mode2) {
 80005f8:	4b35      	ldr	r3, [pc, #212]	@ (80006d0 <HAL_TIM_PeriodElapsedCallback+0x114>)
 80005fa:	781b      	ldrb	r3, [r3, #0]
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d00f      	beq.n	8000620 <HAL_TIM_PeriodElapsedCallback+0x64>
        just_switched_mode2 = 0;
 8000600:	4b33      	ldr	r3, [pc, #204]	@ (80006d0 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8000602:	2200      	movs	r2, #0
 8000604:	701a      	strb	r2, [r3, #0]
        curr_phase = PHASE_GREEN;
 8000606:	4b33      	ldr	r3, [pc, #204]	@ (80006d4 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8000608:	2200      	movs	r2, #0
 800060a:	701a      	strb	r2, [r3, #0]
        phase_remaining = time_green;
 800060c:	4b32      	ldr	r3, [pc, #200]	@ (80006d8 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 800060e:	881a      	ldrh	r2, [r3, #0]
 8000610:	4b32      	ldr	r3, [pc, #200]	@ (80006dc <HAL_TIM_PeriodElapsedCallback+0x120>)
 8000612:	801a      	strh	r2, [r3, #0]
        set_leds(1,0,0);
 8000614:	2200      	movs	r2, #0
 8000616:	2100      	movs	r1, #0
 8000618:	2001      	movs	r0, #1
 800061a:	f000 faa1 	bl	8000b60 <set_leds>
        return;
 800061e:	e04e      	b.n	80006be <HAL_TIM_PeriodElapsedCallback+0x102>
    }

    if (phase_remaining > 0) phase_remaining--;
 8000620:	4b2e      	ldr	r3, [pc, #184]	@ (80006dc <HAL_TIM_PeriodElapsedCallback+0x120>)
 8000622:	881b      	ldrh	r3, [r3, #0]
 8000624:	2b00      	cmp	r3, #0
 8000626:	d005      	beq.n	8000634 <HAL_TIM_PeriodElapsedCallback+0x78>
 8000628:	4b2c      	ldr	r3, [pc, #176]	@ (80006dc <HAL_TIM_PeriodElapsedCallback+0x120>)
 800062a:	881b      	ldrh	r3, [r3, #0]
 800062c:	3b01      	subs	r3, #1
 800062e:	b29a      	uxth	r2, r3
 8000630:	4b2a      	ldr	r3, [pc, #168]	@ (80006dc <HAL_TIM_PeriodElapsedCallback+0x120>)
 8000632:	801a      	strh	r2, [r3, #0]

    if (phase_remaining == 0) {
 8000634:	4b29      	ldr	r3, [pc, #164]	@ (80006dc <HAL_TIM_PeriodElapsedCallback+0x120>)
 8000636:	881b      	ldrh	r3, [r3, #0]
 8000638:	2b00      	cmp	r3, #0
 800063a:	d140      	bne.n	80006be <HAL_TIM_PeriodElapsedCallback+0x102>
        switch (curr_phase) {
 800063c:	4b25      	ldr	r3, [pc, #148]	@ (80006d4 <HAL_TIM_PeriodElapsedCallback+0x118>)
 800063e:	781b      	ldrb	r3, [r3, #0]
 8000640:	2b02      	cmp	r3, #2
 8000642:	d016      	beq.n	8000672 <HAL_TIM_PeriodElapsedCallback+0xb6>
 8000644:	2b02      	cmp	r3, #2
 8000646:	dc1c      	bgt.n	8000682 <HAL_TIM_PeriodElapsedCallback+0xc6>
 8000648:	2b00      	cmp	r3, #0
 800064a:	d002      	beq.n	8000652 <HAL_TIM_PeriodElapsedCallback+0x96>
 800064c:	2b01      	cmp	r3, #1
 800064e:	d008      	beq.n	8000662 <HAL_TIM_PeriodElapsedCallback+0xa6>
 8000650:	e017      	b.n	8000682 <HAL_TIM_PeriodElapsedCallback+0xc6>
            case PHASE_GREEN:
                curr_phase = PHASE_YELLOW;
 8000652:	4b20      	ldr	r3, [pc, #128]	@ (80006d4 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8000654:	2201      	movs	r2, #1
 8000656:	701a      	strb	r2, [r3, #0]
                phase_remaining = time_yellow;
 8000658:	4b21      	ldr	r3, [pc, #132]	@ (80006e0 <HAL_TIM_PeriodElapsedCallback+0x124>)
 800065a:	881a      	ldrh	r2, [r3, #0]
 800065c:	4b1f      	ldr	r3, [pc, #124]	@ (80006dc <HAL_TIM_PeriodElapsedCallback+0x120>)
 800065e:	801a      	strh	r2, [r3, #0]
                break;
 8000660:	e00f      	b.n	8000682 <HAL_TIM_PeriodElapsedCallback+0xc6>
            case PHASE_YELLOW:
                curr_phase = PHASE_RED;
 8000662:	4b1c      	ldr	r3, [pc, #112]	@ (80006d4 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8000664:	2202      	movs	r2, #2
 8000666:	701a      	strb	r2, [r3, #0]
                phase_remaining = time_red;
 8000668:	4b1e      	ldr	r3, [pc, #120]	@ (80006e4 <HAL_TIM_PeriodElapsedCallback+0x128>)
 800066a:	881a      	ldrh	r2, [r3, #0]
 800066c:	4b1b      	ldr	r3, [pc, #108]	@ (80006dc <HAL_TIM_PeriodElapsedCallback+0x120>)
 800066e:	801a      	strh	r2, [r3, #0]
                break;
 8000670:	e007      	b.n	8000682 <HAL_TIM_PeriodElapsedCallback+0xc6>
            case PHASE_RED:
                curr_phase = PHASE_GREEN;
 8000672:	4b18      	ldr	r3, [pc, #96]	@ (80006d4 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8000674:	2200      	movs	r2, #0
 8000676:	701a      	strb	r2, [r3, #0]
                phase_remaining = time_green;
 8000678:	4b17      	ldr	r3, [pc, #92]	@ (80006d8 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 800067a:	881a      	ldrh	r2, [r3, #0]
 800067c:	4b17      	ldr	r3, [pc, #92]	@ (80006dc <HAL_TIM_PeriodElapsedCallback+0x120>)
 800067e:	801a      	strh	r2, [r3, #0]
                break;
 8000680:	bf00      	nop
        }

        switch (curr_phase) {
 8000682:	4b14      	ldr	r3, [pc, #80]	@ (80006d4 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8000684:	781b      	ldrb	r3, [r3, #0]
 8000686:	2b02      	cmp	r3, #2
 8000688:	d012      	beq.n	80006b0 <HAL_TIM_PeriodElapsedCallback+0xf4>
 800068a:	2b02      	cmp	r3, #2
 800068c:	dc17      	bgt.n	80006be <HAL_TIM_PeriodElapsedCallback+0x102>
 800068e:	2b00      	cmp	r3, #0
 8000690:	d002      	beq.n	8000698 <HAL_TIM_PeriodElapsedCallback+0xdc>
 8000692:	2b01      	cmp	r3, #1
 8000694:	d006      	beq.n	80006a4 <HAL_TIM_PeriodElapsedCallback+0xe8>
 8000696:	e012      	b.n	80006be <HAL_TIM_PeriodElapsedCallback+0x102>
            case PHASE_GREEN:  set_leds(1,0,0); break;
 8000698:	2200      	movs	r2, #0
 800069a:	2100      	movs	r1, #0
 800069c:	2001      	movs	r0, #1
 800069e:	f000 fa5f 	bl	8000b60 <set_leds>
 80006a2:	e00c      	b.n	80006be <HAL_TIM_PeriodElapsedCallback+0x102>
            case PHASE_YELLOW: set_leds(0,1,0); break;
 80006a4:	2200      	movs	r2, #0
 80006a6:	2101      	movs	r1, #1
 80006a8:	2000      	movs	r0, #0
 80006aa:	f000 fa59 	bl	8000b60 <set_leds>
 80006ae:	e006      	b.n	80006be <HAL_TIM_PeriodElapsedCallback+0x102>
            case PHASE_RED:    set_leds(0,0,1); break;
 80006b0:	2201      	movs	r2, #1
 80006b2:	2100      	movs	r1, #0
 80006b4:	2000      	movs	r0, #0
 80006b6:	f000 fa53 	bl	8000b60 <set_leds>
 80006ba:	e000      	b.n	80006be <HAL_TIM_PeriodElapsedCallback+0x102>
    if (htim != &htim2) return;
 80006bc:	bf00      	nop
        }
    }
}
 80006be:	3708      	adds	r7, #8
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	20000080 	.word	0x20000080
 80006c8:	20000006 	.word	0x20000006
 80006cc:	2000015c 	.word	0x2000015c
 80006d0:	20000158 	.word	0x20000158
 80006d4:	20000159 	.word	0x20000159
 80006d8:	20000000 	.word	0x20000000
 80006dc:	2000015a 	.word	0x2000015a
 80006e0:	20000002 	.word	0x20000002
 80006e4:	20000004 	.word	0x20000004

080006e8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b084      	sub	sp, #16
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	4603      	mov	r3, r0
 80006f0:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == BUTTON_PIN) {
 80006f2:	88fb      	ldrh	r3, [r7, #6]
 80006f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80006f8:	d10d      	bne.n	8000716 <HAL_GPIO_EXTI_Callback+0x2e>
        static uint32_t last = 0;
        uint32_t now = HAL_GetTick();
 80006fa:	f000 fe6f 	bl	80013dc <HAL_GetTick>
 80006fe:	60f8      	str	r0, [r7, #12]

        if (now - last > 200) {
 8000700:	4b07      	ldr	r3, [pc, #28]	@ (8000720 <HAL_GPIO_EXTI_Callback+0x38>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	68fa      	ldr	r2, [r7, #12]
 8000706:	1ad3      	subs	r3, r2, r3
 8000708:	2bc8      	cmp	r3, #200	@ 0xc8
 800070a:	d901      	bls.n	8000710 <HAL_GPIO_EXTI_Callback+0x28>
            toggle_mode();
 800070c:	f000 f9c6 	bl	8000a9c <toggle_mode>
        }
        last = now;
 8000710:	4a03      	ldr	r2, [pc, #12]	@ (8000720 <HAL_GPIO_EXTI_Callback+0x38>)
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	6013      	str	r3, [r2, #0]
    }
}
 8000716:	bf00      	nop
 8000718:	3710      	adds	r7, #16
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	200001a4 	.word	0x200001a4

08000724 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
    if (huart == &huart2)
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	4a22      	ldr	r2, [pc, #136]	@ (80007b8 <HAL_UART_RxCpltCallback+0x94>)
 8000730:	4293      	cmp	r3, r2
 8000732:	d13d      	bne.n	80007b0 <HAL_UART_RxCpltCallback+0x8c>
    {
        if (rx_byte == '\n')
 8000734:	4b21      	ldr	r3, [pc, #132]	@ (80007bc <HAL_UART_RxCpltCallback+0x98>)
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	2b0a      	cmp	r3, #10
 800073a:	d115      	bne.n	8000768 <HAL_UART_RxCpltCallback+0x44>
        {
            rx_buf[rx_idx] = '\0';
 800073c:	4b20      	ldr	r3, [pc, #128]	@ (80007c0 <HAL_UART_RxCpltCallback+0x9c>)
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	461a      	mov	r2, r3
 8000742:	4b20      	ldr	r3, [pc, #128]	@ (80007c4 <HAL_UART_RxCpltCallback+0xa0>)
 8000744:	2100      	movs	r1, #0
 8000746:	5499      	strb	r1, [r3, r2]
            if (rx_idx > 0)
 8000748:	4b1d      	ldr	r3, [pc, #116]	@ (80007c0 <HAL_UART_RxCpltCallback+0x9c>)
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	2b00      	cmp	r3, #0
 800074e:	d002      	beq.n	8000756 <HAL_UART_RxCpltCallback+0x32>
            {
                process_cmd(rx_buf);
 8000750:	481c      	ldr	r0, [pc, #112]	@ (80007c4 <HAL_UART_RxCpltCallback+0xa0>)
 8000752:	f000 f83b 	bl	80007cc <process_cmd>
            }

            rx_idx = 0;
 8000756:	4b1a      	ldr	r3, [pc, #104]	@ (80007c0 <HAL_UART_RxCpltCallback+0x9c>)
 8000758:	2200      	movs	r2, #0
 800075a:	701a      	strb	r2, [r3, #0]
            memset(rx_buf, 0, RX_BUF_SIZE);
 800075c:	2240      	movs	r2, #64	@ 0x40
 800075e:	2100      	movs	r1, #0
 8000760:	4818      	ldr	r0, [pc, #96]	@ (80007c4 <HAL_UART_RxCpltCallback+0xa0>)
 8000762:	f003 fb17 	bl	8003d94 <memset>
 8000766:	e01e      	b.n	80007a6 <HAL_UART_RxCpltCallback+0x82>
        }
        else if (rx_byte != '\r')
 8000768:	4b14      	ldr	r3, [pc, #80]	@ (80007bc <HAL_UART_RxCpltCallback+0x98>)
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	2b0d      	cmp	r3, #13
 800076e:	d01a      	beq.n	80007a6 <HAL_UART_RxCpltCallback+0x82>
        {
            if (rx_idx < RX_BUF_SIZE - 1)
 8000770:	4b13      	ldr	r3, [pc, #76]	@ (80007c0 <HAL_UART_RxCpltCallback+0x9c>)
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	2b3e      	cmp	r3, #62	@ 0x3e
 8000776:	d80b      	bhi.n	8000790 <HAL_UART_RxCpltCallback+0x6c>
            {
                rx_buf[rx_idx++] = rx_byte;
 8000778:	4b11      	ldr	r3, [pc, #68]	@ (80007c0 <HAL_UART_RxCpltCallback+0x9c>)
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	1c5a      	adds	r2, r3, #1
 800077e:	b2d1      	uxtb	r1, r2
 8000780:	4a0f      	ldr	r2, [pc, #60]	@ (80007c0 <HAL_UART_RxCpltCallback+0x9c>)
 8000782:	7011      	strb	r1, [r2, #0]
 8000784:	461a      	mov	r2, r3
 8000786:	4b0d      	ldr	r3, [pc, #52]	@ (80007bc <HAL_UART_RxCpltCallback+0x98>)
 8000788:	7819      	ldrb	r1, [r3, #0]
 800078a:	4b0e      	ldr	r3, [pc, #56]	@ (80007c4 <HAL_UART_RxCpltCallback+0xa0>)
 800078c:	5499      	strb	r1, [r3, r2]
 800078e:	e00a      	b.n	80007a6 <HAL_UART_RxCpltCallback+0x82>
            }
            else
            {
                send_uart("ERROR: Buffer Full\r\n");
 8000790:	480d      	ldr	r0, [pc, #52]	@ (80007c8 <HAL_UART_RxCpltCallback+0xa4>)
 8000792:	f000 fa19 	bl	8000bc8 <send_uart>
                rx_idx = 0;
 8000796:	4b0a      	ldr	r3, [pc, #40]	@ (80007c0 <HAL_UART_RxCpltCallback+0x9c>)
 8000798:	2200      	movs	r2, #0
 800079a:	701a      	strb	r2, [r3, #0]
                memset(rx_buf, 0, RX_BUF_SIZE);
 800079c:	2240      	movs	r2, #64	@ 0x40
 800079e:	2100      	movs	r1, #0
 80007a0:	4808      	ldr	r0, [pc, #32]	@ (80007c4 <HAL_UART_RxCpltCallback+0xa0>)
 80007a2:	f003 faf7 	bl	8003d94 <memset>
            }
        }

        HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 80007a6:	2201      	movs	r2, #1
 80007a8:	4904      	ldr	r1, [pc, #16]	@ (80007bc <HAL_UART_RxCpltCallback+0x98>)
 80007aa:	4803      	ldr	r0, [pc, #12]	@ (80007b8 <HAL_UART_RxCpltCallback+0x94>)
 80007ac:	f002 fb11 	bl	8002dd2 <HAL_UART_Receive_IT>
    }
}
 80007b0:	bf00      	nop
 80007b2:	3708      	adds	r7, #8
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	20000110 	.word	0x20000110
 80007bc:	2000015d 	.word	0x2000015d
 80007c0:	200001a0 	.word	0x200001a0
 80007c4:	20000160 	.word	0x20000160
 80007c8:	08004fc8 	.word	0x08004fc8

080007cc <process_cmd>:

void process_cmd(const char *cmd) {
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b090      	sub	sp, #64	@ 0x40
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
    const char *p = cmd;
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	63bb      	str	r3, [r7, #56]	@ 0x38

    send_uart("\r\n");
 80007d8:	489b      	ldr	r0, [pc, #620]	@ (8000a48 <process_cmd+0x27c>)
 80007da:	f000 f9f5 	bl	8000bc8 <send_uart>
    send_uart("DBG RAW: ");
 80007de:	489b      	ldr	r0, [pc, #620]	@ (8000a4c <process_cmd+0x280>)
 80007e0:	f000 f9f2 	bl	8000bc8 <send_uart>
    for (const char *q = p; *q; q++) {
 80007e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80007e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80007e8:	e010      	b.n	800080c <process_cmd+0x40>
        char h[5];
        sprintf(h, "%02X ", (unsigned char)*q);
 80007ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	461a      	mov	r2, r3
 80007f0:	f107 0320 	add.w	r3, r7, #32
 80007f4:	4996      	ldr	r1, [pc, #600]	@ (8000a50 <process_cmd+0x284>)
 80007f6:	4618      	mov	r0, r3
 80007f8:	f003 fa7c 	bl	8003cf4 <siprintf>
        send_uart(h);
 80007fc:	f107 0320 	add.w	r3, r7, #32
 8000800:	4618      	mov	r0, r3
 8000802:	f000 f9e1 	bl	8000bc8 <send_uart>
    for (const char *q = p; *q; q++) {
 8000806:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000808:	3301      	adds	r3, #1
 800080a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800080c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	2b00      	cmp	r3, #0
 8000812:	d1ea      	bne.n	80007ea <process_cmd+0x1e>
    }
    send_uart("\r\n");
 8000814:	488c      	ldr	r0, [pc, #560]	@ (8000a48 <process_cmd+0x27c>)
 8000816:	f000 f9d7 	bl	8000bc8 <send_uart>

    send_uart("DBG CMD: ");
 800081a:	488e      	ldr	r0, [pc, #568]	@ (8000a54 <process_cmd+0x288>)
 800081c:	f000 f9d4 	bl	8000bc8 <send_uart>
    send_uart(p);
 8000820:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8000822:	f000 f9d1 	bl	8000bc8 <send_uart>
    send_uart("\r\n");
 8000826:	4888      	ldr	r0, [pc, #544]	@ (8000a48 <process_cmd+0x27c>)
 8000828:	f000 f9ce 	bl	8000bc8 <send_uart>

    // -------- CFGTIME ----------
    if (strncmp(p, "CFGTIME", 7) == 0) {
 800082c:	2207      	movs	r2, #7
 800082e:	498a      	ldr	r1, [pc, #552]	@ (8000a58 <process_cmd+0x28c>)
 8000830:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8000832:	f003 fab7 	bl	8003da4 <strncmp>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	f040 80b3 	bne.w	80009a4 <process_cmd+0x1d8>
        const char *num_str = p + 7;
 800083e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000840:	3307      	adds	r3, #7
 8000842:	637b      	str	r3, [r7, #52]	@ 0x34
        int g, y, r;

        if (strlen(num_str) == 6 &&
 8000844:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000846:	f7ff fccb 	bl	80001e0 <strlen>
 800084a:	4603      	mov	r3, r0
 800084c:	2b06      	cmp	r3, #6
 800084e:	f040 80a5 	bne.w	800099c <process_cmd+0x1d0>
        		isdigit((unsigned char)num_str[0]) &&
 8000852:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000854:	781b      	ldrb	r3, [r3, #0]
 8000856:	3301      	adds	r3, #1
 8000858:	4a80      	ldr	r2, [pc, #512]	@ (8000a5c <process_cmd+0x290>)
 800085a:	4413      	add	r3, r2
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	f003 0304 	and.w	r3, r3, #4
        if (strlen(num_str) == 6 &&
 8000862:	2b00      	cmp	r3, #0
 8000864:	f000 809a 	beq.w	800099c <process_cmd+0x1d0>
        		isdigit((unsigned char)num_str[1]) &&
 8000868:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800086a:	3301      	adds	r3, #1
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	3301      	adds	r3, #1
 8000870:	4a7a      	ldr	r2, [pc, #488]	@ (8000a5c <process_cmd+0x290>)
 8000872:	4413      	add	r3, r2
 8000874:	781b      	ldrb	r3, [r3, #0]
 8000876:	f003 0304 	and.w	r3, r3, #4
        		isdigit((unsigned char)num_str[0]) &&
 800087a:	2b00      	cmp	r3, #0
 800087c:	f000 808e 	beq.w	800099c <process_cmd+0x1d0>
        		isdigit((unsigned char)num_str[2]) &&
 8000880:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000882:	3302      	adds	r3, #2
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	3301      	adds	r3, #1
 8000888:	4a74      	ldr	r2, [pc, #464]	@ (8000a5c <process_cmd+0x290>)
 800088a:	4413      	add	r3, r2
 800088c:	781b      	ldrb	r3, [r3, #0]
 800088e:	f003 0304 	and.w	r3, r3, #4
        		isdigit((unsigned char)num_str[1]) &&
 8000892:	2b00      	cmp	r3, #0
 8000894:	f000 8082 	beq.w	800099c <process_cmd+0x1d0>
        		isdigit((unsigned char)num_str[3]) &&
 8000898:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800089a:	3303      	adds	r3, #3
 800089c:	781b      	ldrb	r3, [r3, #0]
 800089e:	3301      	adds	r3, #1
 80008a0:	4a6e      	ldr	r2, [pc, #440]	@ (8000a5c <process_cmd+0x290>)
 80008a2:	4413      	add	r3, r2
 80008a4:	781b      	ldrb	r3, [r3, #0]
 80008a6:	f003 0304 	and.w	r3, r3, #4
        		isdigit((unsigned char)num_str[2]) &&
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d076      	beq.n	800099c <process_cmd+0x1d0>
        		isdigit((unsigned char)num_str[4]) &&
 80008ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008b0:	3304      	adds	r3, #4
 80008b2:	781b      	ldrb	r3, [r3, #0]
 80008b4:	3301      	adds	r3, #1
 80008b6:	4a69      	ldr	r2, [pc, #420]	@ (8000a5c <process_cmd+0x290>)
 80008b8:	4413      	add	r3, r2
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	f003 0304 	and.w	r3, r3, #4
        		isdigit((unsigned char)num_str[3]) &&
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d06b      	beq.n	800099c <process_cmd+0x1d0>
        		isdigit((unsigned char)num_str[5])) {
 80008c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008c6:	3305      	adds	r3, #5
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	3301      	adds	r3, #1
 80008cc:	4a63      	ldr	r2, [pc, #396]	@ (8000a5c <process_cmd+0x290>)
 80008ce:	4413      	add	r3, r2
 80008d0:	781b      	ldrb	r3, [r3, #0]
 80008d2:	f003 0304 	and.w	r3, r3, #4
        		isdigit((unsigned char)num_str[4]) &&
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d060      	beq.n	800099c <process_cmd+0x1d0>

            g = (num_str[0]-'0')*10 + (num_str[1]-'0');
 80008da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008dc:	781b      	ldrb	r3, [r3, #0]
 80008de:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 80008e2:	4613      	mov	r3, r2
 80008e4:	009b      	lsls	r3, r3, #2
 80008e6:	4413      	add	r3, r2
 80008e8:	005b      	lsls	r3, r3, #1
 80008ea:	461a      	mov	r2, r3
 80008ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008ee:	3301      	adds	r3, #1
 80008f0:	781b      	ldrb	r3, [r3, #0]
 80008f2:	3b30      	subs	r3, #48	@ 0x30
 80008f4:	4413      	add	r3, r2
 80008f6:	633b      	str	r3, [r7, #48]	@ 0x30
            y = (num_str[2]-'0')*10 + (num_str[3]-'0');
 80008f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008fa:	3302      	adds	r3, #2
 80008fc:	781b      	ldrb	r3, [r3, #0]
 80008fe:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8000902:	4613      	mov	r3, r2
 8000904:	009b      	lsls	r3, r3, #2
 8000906:	4413      	add	r3, r2
 8000908:	005b      	lsls	r3, r3, #1
 800090a:	461a      	mov	r2, r3
 800090c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800090e:	3303      	adds	r3, #3
 8000910:	781b      	ldrb	r3, [r3, #0]
 8000912:	3b30      	subs	r3, #48	@ 0x30
 8000914:	4413      	add	r3, r2
 8000916:	62fb      	str	r3, [r7, #44]	@ 0x2c
            r = (num_str[4]-'0')*10 + (num_str[5]-'0');
 8000918:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800091a:	3304      	adds	r3, #4
 800091c:	781b      	ldrb	r3, [r3, #0]
 800091e:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8000922:	4613      	mov	r3, r2
 8000924:	009b      	lsls	r3, r3, #2
 8000926:	4413      	add	r3, r2
 8000928:	005b      	lsls	r3, r3, #1
 800092a:	461a      	mov	r2, r3
 800092c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800092e:	3305      	adds	r3, #5
 8000930:	781b      	ldrb	r3, [r3, #0]
 8000932:	3b30      	subs	r3, #48	@ 0x30
 8000934:	4413      	add	r3, r2
 8000936:	62bb      	str	r3, [r7, #40]	@ 0x28

            if (g >= GREEN_MIN && g <= GREEN_MAX &&
 8000938:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800093a:	2b0e      	cmp	r3, #14
 800093c:	dd2e      	ble.n	800099c <process_cmd+0x1d0>
 800093e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000940:	2b2d      	cmp	r3, #45	@ 0x2d
 8000942:	dc2b      	bgt.n	800099c <process_cmd+0x1d0>
 8000944:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000946:	2b02      	cmp	r3, #2
 8000948:	dd28      	ble.n	800099c <process_cmd+0x1d0>
                y >= YELLOW_MIN && y <= YELLOW_MAX &&
 800094a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800094c:	2b05      	cmp	r3, #5
 800094e:	dc25      	bgt.n	800099c <process_cmd+0x1d0>
 8000950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000952:	2b0e      	cmp	r3, #14
 8000954:	dd22      	ble.n	800099c <process_cmd+0x1d0>
                r >= RED_MIN && r <= RED_MAX) {
 8000956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000958:	2b5a      	cmp	r3, #90	@ 0x5a
 800095a:	dc1f      	bgt.n	800099c <process_cmd+0x1d0>

                time_green = g;
 800095c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800095e:	b29a      	uxth	r2, r3
 8000960:	4b3f      	ldr	r3, [pc, #252]	@ (8000a60 <process_cmd+0x294>)
 8000962:	801a      	strh	r2, [r3, #0]
                time_yellow = y;
 8000964:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000966:	b29a      	uxth	r2, r3
 8000968:	4b3e      	ldr	r3, [pc, #248]	@ (8000a64 <process_cmd+0x298>)
 800096a:	801a      	strh	r2, [r3, #0]
                time_red = r;
 800096c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800096e:	b29a      	uxth	r2, r3
 8000970:	4b3d      	ldr	r3, [pc, #244]	@ (8000a68 <process_cmd+0x29c>)
 8000972:	801a      	strh	r2, [r3, #0]

                send_uart("CFGTIME OK\r\n");
 8000974:	483d      	ldr	r0, [pc, #244]	@ (8000a6c <process_cmd+0x2a0>)
 8000976:	f000 f927 	bl	8000bc8 <send_uart>

                if(current_mode == MODE_2){
 800097a:	4b3d      	ldr	r3, [pc, #244]	@ (8000a70 <process_cmd+0x2a4>)
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	2b02      	cmp	r3, #2
 8000980:	d15e      	bne.n	8000a40 <process_cmd+0x274>
                    curr_phase = PHASE_GREEN;
 8000982:	4b3c      	ldr	r3, [pc, #240]	@ (8000a74 <process_cmd+0x2a8>)
 8000984:	2200      	movs	r2, #0
 8000986:	701a      	strb	r2, [r3, #0]
                    phase_remaining = time_green;
 8000988:	4b35      	ldr	r3, [pc, #212]	@ (8000a60 <process_cmd+0x294>)
 800098a:	881a      	ldrh	r2, [r3, #0]
 800098c:	4b3a      	ldr	r3, [pc, #232]	@ (8000a78 <process_cmd+0x2ac>)
 800098e:	801a      	strh	r2, [r3, #0]
                    set_leds(1,0,0);
 8000990:	2200      	movs	r2, #0
 8000992:	2100      	movs	r1, #0
 8000994:	2001      	movs	r0, #1
 8000996:	f000 f8e3 	bl	8000b60 <set_leds>
                }
                return;
 800099a:	e051      	b.n	8000a40 <process_cmd+0x274>
            }
        }

        send_uart("CFGTIME FAIL\r\n");
 800099c:	4837      	ldr	r0, [pc, #220]	@ (8000a7c <process_cmd+0x2b0>)
 800099e:	f000 f913 	bl	8000bc8 <send_uart>
        return;
 80009a2:	e04e      	b.n	8000a42 <process_cmd+0x276>
    }

    // -------- CFGMODE ----------
    if (strncmp(p, "CFGMODE", 7) == 0) {
 80009a4:	2207      	movs	r2, #7
 80009a6:	4936      	ldr	r1, [pc, #216]	@ (8000a80 <process_cmd+0x2b4>)
 80009a8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80009aa:	f003 f9fb 	bl	8003da4 <strncmp>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d141      	bne.n	8000a38 <process_cmd+0x26c>
        char m = '0';
 80009b4:	2330      	movs	r3, #48	@ 0x30
 80009b6:	77fb      	strb	r3, [r7, #31]

        if (sscanf(p, "CFGMODE %c", &m) != 1 &&
 80009b8:	f107 031f 	add.w	r3, r7, #31
 80009bc:	461a      	mov	r2, r3
 80009be:	4931      	ldr	r1, [pc, #196]	@ (8000a84 <process_cmd+0x2b8>)
 80009c0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80009c2:	f003 f9b9 	bl	8003d38 <siscanf>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b01      	cmp	r3, #1
 80009ca:	d00d      	beq.n	80009e8 <process_cmd+0x21c>
            sscanf(p, "CFGMODE%c", &m) != 1) {
 80009cc:	f107 031f 	add.w	r3, r7, #31
 80009d0:	461a      	mov	r2, r3
 80009d2:	492d      	ldr	r1, [pc, #180]	@ (8000a88 <process_cmd+0x2bc>)
 80009d4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80009d6:	f003 f9af 	bl	8003d38 <siscanf>
 80009da:	4603      	mov	r3, r0
        if (sscanf(p, "CFGMODE %c", &m) != 1 &&
 80009dc:	2b01      	cmp	r3, #1
 80009de:	d003      	beq.n	80009e8 <process_cmd+0x21c>
            send_uart("CFGMODE FAIL\r\n");
 80009e0:	482a      	ldr	r0, [pc, #168]	@ (8000a8c <process_cmd+0x2c0>)
 80009e2:	f000 f8f1 	bl	8000bc8 <send_uart>
            return;
 80009e6:	e02c      	b.n	8000a42 <process_cmd+0x276>
        }

        if (m=='1' || m=='2') {
 80009e8:	7ffb      	ldrb	r3, [r7, #31]
 80009ea:	2b31      	cmp	r3, #49	@ 0x31
 80009ec:	d002      	beq.n	80009f4 <process_cmd+0x228>
 80009ee:	7ffb      	ldrb	r3, [r7, #31]
 80009f0:	2b32      	cmp	r3, #50	@ 0x32
 80009f2:	d11d      	bne.n	8000a30 <process_cmd+0x264>
            current_mode = (m=='1') ? MODE_1 : MODE_2;
 80009f4:	7ffb      	ldrb	r3, [r7, #31]
 80009f6:	2b31      	cmp	r3, #49	@ 0x31
 80009f8:	d101      	bne.n	80009fe <process_cmd+0x232>
 80009fa:	2201      	movs	r2, #1
 80009fc:	e000      	b.n	8000a00 <process_cmd+0x234>
 80009fe:	2202      	movs	r2, #2
 8000a00:	4b1b      	ldr	r3, [pc, #108]	@ (8000a70 <process_cmd+0x2a4>)
 8000a02:	701a      	strb	r2, [r3, #0]
            apply_mode(current_mode);
 8000a04:	4b1a      	ldr	r3, [pc, #104]	@ (8000a70 <process_cmd+0x2a4>)
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f000 f86d 	bl	8000ae8 <apply_mode>

            send_uart("CFGMODE OK\r\n");
 8000a0e:	4820      	ldr	r0, [pc, #128]	@ (8000a90 <process_cmd+0x2c4>)
 8000a10:	f000 f8da 	bl	8000bc8 <send_uart>

            char out[20];
            sprintf(out, "MODE%c SELECTED\r\n", m);
 8000a14:	7ffb      	ldrb	r3, [r7, #31]
 8000a16:	461a      	mov	r2, r3
 8000a18:	f107 0308 	add.w	r3, r7, #8
 8000a1c:	491d      	ldr	r1, [pc, #116]	@ (8000a94 <process_cmd+0x2c8>)
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f003 f968 	bl	8003cf4 <siprintf>
            send_uart(out);
 8000a24:	f107 0308 	add.w	r3, r7, #8
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f000 f8cd 	bl	8000bc8 <send_uart>
 8000a2e:	e008      	b.n	8000a42 <process_cmd+0x276>
            return;
        }

        send_uart("CFGMODE FAIL\r\n");
 8000a30:	4816      	ldr	r0, [pc, #88]	@ (8000a8c <process_cmd+0x2c0>)
 8000a32:	f000 f8c9 	bl	8000bc8 <send_uart>
        return;
 8000a36:	e004      	b.n	8000a42 <process_cmd+0x276>
    }

    send_uart("ERROR\r\n");
 8000a38:	4817      	ldr	r0, [pc, #92]	@ (8000a98 <process_cmd+0x2cc>)
 8000a3a:	f000 f8c5 	bl	8000bc8 <send_uart>
 8000a3e:	e000      	b.n	8000a42 <process_cmd+0x276>
                return;
 8000a40:	bf00      	nop
}
 8000a42:	3740      	adds	r7, #64	@ 0x40
 8000a44:	46bd      	mov	sp, r7
 8000a46:	bd80      	pop	{r7, pc}
 8000a48:	08004fe0 	.word	0x08004fe0
 8000a4c:	08004fe4 	.word	0x08004fe4
 8000a50:	08004ff0 	.word	0x08004ff0
 8000a54:	08004ff8 	.word	0x08004ff8
 8000a58:	08005004 	.word	0x08005004
 8000a5c:	080050cc 	.word	0x080050cc
 8000a60:	20000000 	.word	0x20000000
 8000a64:	20000002 	.word	0x20000002
 8000a68:	20000004 	.word	0x20000004
 8000a6c:	0800500c 	.word	0x0800500c
 8000a70:	20000006 	.word	0x20000006
 8000a74:	20000159 	.word	0x20000159
 8000a78:	2000015a 	.word	0x2000015a
 8000a7c:	0800501c 	.word	0x0800501c
 8000a80:	0800502c 	.word	0x0800502c
 8000a84:	08005034 	.word	0x08005034
 8000a88:	08005040 	.word	0x08005040
 8000a8c:	0800504c 	.word	0x0800504c
 8000a90:	0800505c 	.word	0x0800505c
 8000a94:	0800506c 	.word	0x0800506c
 8000a98:	08005080 	.word	0x08005080

08000a9c <toggle_mode>:


void toggle_mode(void) {
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b086      	sub	sp, #24
 8000aa0:	af00      	add	r7, sp, #0
    current_mode = (current_mode == MODE_1) ? MODE_2 : MODE_1;
 8000aa2:	4b0f      	ldr	r3, [pc, #60]	@ (8000ae0 <toggle_mode+0x44>)
 8000aa4:	781b      	ldrb	r3, [r3, #0]
 8000aa6:	2b01      	cmp	r3, #1
 8000aa8:	d101      	bne.n	8000aae <toggle_mode+0x12>
 8000aaa:	2202      	movs	r2, #2
 8000aac:	e000      	b.n	8000ab0 <toggle_mode+0x14>
 8000aae:	2201      	movs	r2, #1
 8000ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ae0 <toggle_mode+0x44>)
 8000ab2:	701a      	strb	r2, [r3, #0]
    apply_mode(current_mode);
 8000ab4:	4b0a      	ldr	r3, [pc, #40]	@ (8000ae0 <toggle_mode+0x44>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f000 f815 	bl	8000ae8 <apply_mode>

    char msg[20];
    sprintf(msg, "MODE%d SELECTED\r\n", current_mode);
 8000abe:	4b08      	ldr	r3, [pc, #32]	@ (8000ae0 <toggle_mode+0x44>)
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	461a      	mov	r2, r3
 8000ac4:	1d3b      	adds	r3, r7, #4
 8000ac6:	4907      	ldr	r1, [pc, #28]	@ (8000ae4 <toggle_mode+0x48>)
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f003 f913 	bl	8003cf4 <siprintf>
    send_uart(msg);
 8000ace:	1d3b      	adds	r3, r7, #4
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f000 f879 	bl	8000bc8 <send_uart>
}
 8000ad6:	bf00      	nop
 8000ad8:	3718      	adds	r7, #24
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	20000006 	.word	0x20000006
 8000ae4:	08005088 	.word	0x08005088

08000ae8 <apply_mode>:

void apply_mode(device_mode_t m) {
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b082      	sub	sp, #8
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	4603      	mov	r3, r0
 8000af0:	71fb      	strb	r3, [r7, #7]
    if (m == MODE_1) {
 8000af2:	79fb      	ldrb	r3, [r7, #7]
 8000af4:	2b01      	cmp	r3, #1
 8000af6:	d108      	bne.n	8000b0a <apply_mode+0x22>
        yellow_state = 0;
 8000af8:	4b13      	ldr	r3, [pc, #76]	@ (8000b48 <apply_mode+0x60>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	701a      	strb	r2, [r3, #0]
        set_leds(0,0,0);
 8000afe:	2200      	movs	r2, #0
 8000b00:	2100      	movs	r1, #0
 8000b02:	2000      	movs	r0, #0
 8000b04:	f000 f82c 	bl	8000b60 <set_leds>
        set_leds(1,0,0);

        just_switched_mode2 = 1;
        HAL_TIM_Base_Start_IT(&htim2);
    }
}
 8000b08:	e019      	b.n	8000b3e <apply_mode+0x56>
        HAL_TIM_Base_Stop_IT(&htim2);
 8000b0a:	4810      	ldr	r0, [pc, #64]	@ (8000b4c <apply_mode+0x64>)
 8000b0c:	f001 fcd6 	bl	80024bc <HAL_TIM_Base_Stop_IT>
        set_leds(0,0,0);
 8000b10:	2200      	movs	r2, #0
 8000b12:	2100      	movs	r1, #0
 8000b14:	2000      	movs	r0, #0
 8000b16:	f000 f823 	bl	8000b60 <set_leds>
        curr_phase = PHASE_GREEN;
 8000b1a:	4b0d      	ldr	r3, [pc, #52]	@ (8000b50 <apply_mode+0x68>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	701a      	strb	r2, [r3, #0]
        phase_remaining = time_green;
 8000b20:	4b0c      	ldr	r3, [pc, #48]	@ (8000b54 <apply_mode+0x6c>)
 8000b22:	881a      	ldrh	r2, [r3, #0]
 8000b24:	4b0c      	ldr	r3, [pc, #48]	@ (8000b58 <apply_mode+0x70>)
 8000b26:	801a      	strh	r2, [r3, #0]
        set_leds(1,0,0);
 8000b28:	2200      	movs	r2, #0
 8000b2a:	2100      	movs	r1, #0
 8000b2c:	2001      	movs	r0, #1
 8000b2e:	f000 f817 	bl	8000b60 <set_leds>
        just_switched_mode2 = 1;
 8000b32:	4b0a      	ldr	r3, [pc, #40]	@ (8000b5c <apply_mode+0x74>)
 8000b34:	2201      	movs	r2, #1
 8000b36:	701a      	strb	r2, [r3, #0]
        HAL_TIM_Base_Start_IT(&htim2);
 8000b38:	4804      	ldr	r0, [pc, #16]	@ (8000b4c <apply_mode+0x64>)
 8000b3a:	f001 fc5d 	bl	80023f8 <HAL_TIM_Base_Start_IT>
}
 8000b3e:	bf00      	nop
 8000b40:	3708      	adds	r7, #8
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	2000015c 	.word	0x2000015c
 8000b4c:	20000080 	.word	0x20000080
 8000b50:	20000159 	.word	0x20000159
 8000b54:	20000000 	.word	0x20000000
 8000b58:	2000015a 	.word	0x2000015a
 8000b5c:	20000158 	.word	0x20000158

08000b60 <set_leds>:



void set_leds(uint8_t g, uint8_t y, uint8_t r) {
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b082      	sub	sp, #8
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	4603      	mov	r3, r0
 8000b68:	71fb      	strb	r3, [r7, #7]
 8000b6a:	460b      	mov	r3, r1
 8000b6c:	71bb      	strb	r3, [r7, #6]
 8000b6e:	4613      	mov	r3, r2
 8000b70:	717b      	strb	r3, [r7, #5]
    HAL_GPIO_WritePin(LED_GREEN_PORT,  LED_GREEN_PIN,  g ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000b72:	79fb      	ldrb	r3, [r7, #7]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	bf14      	ite	ne
 8000b78:	2301      	movne	r3, #1
 8000b7a:	2300      	moveq	r3, #0
 8000b7c:	b2db      	uxtb	r3, r3
 8000b7e:	461a      	mov	r2, r3
 8000b80:	2140      	movs	r1, #64	@ 0x40
 8000b82:	480f      	ldr	r0, [pc, #60]	@ (8000bc0 <set_leds+0x60>)
 8000b84:	f000 ff5e 	bl	8001a44 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_YELLOW_PORT, LED_YELLOW_PIN, y ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000b88:	79bb      	ldrb	r3, [r7, #6]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	bf0c      	ite	eq
 8000b8e:	2301      	moveq	r3, #1
 8000b90:	2300      	movne	r3, #0
 8000b92:	b2db      	uxtb	r3, r3
 8000b94:	461a      	mov	r2, r3
 8000b96:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b9a:	480a      	ldr	r0, [pc, #40]	@ (8000bc4 <set_leds+0x64>)
 8000b9c:	f000 ff52 	bl	8001a44 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_RED_PORT,    LED_RED_PIN,    r ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000ba0:	797b      	ldrb	r3, [r7, #5]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	bf14      	ite	ne
 8000ba6:	2301      	movne	r3, #1
 8000ba8:	2300      	moveq	r3, #0
 8000baa:	b2db      	uxtb	r3, r3
 8000bac:	461a      	mov	r2, r3
 8000bae:	2120      	movs	r1, #32
 8000bb0:	4803      	ldr	r0, [pc, #12]	@ (8000bc0 <set_leds+0x60>)
 8000bb2:	f000 ff47 	bl	8001a44 <HAL_GPIO_WritePin>
}
 8000bb6:	bf00      	nop
 8000bb8:	3708      	adds	r7, #8
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	40020000 	.word	0x40020000
 8000bc4:	40020800 	.word	0x40020800

08000bc8 <send_uart>:

void send_uart(const char *s) {
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b082      	sub	sp, #8
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)s, strlen(s), 1000);
 8000bd0:	6878      	ldr	r0, [r7, #4]
 8000bd2:	f7ff fb05 	bl	80001e0 <strlen>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	b29a      	uxth	r2, r3
 8000bda:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bde:	6879      	ldr	r1, [r7, #4]
 8000be0:	4803      	ldr	r0, [pc, #12]	@ (8000bf0 <send_uart+0x28>)
 8000be2:	f002 f86b 	bl	8002cbc <HAL_UART_Transmit>
}
 8000be6:	bf00      	nop
 8000be8:	3708      	adds	r7, #8
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	20000110 	.word	0x20000110

08000bf4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bf8:	f000 fb8a 	bl	8001310 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bfc:	f000 f838 	bl	8000c70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c00:	f000 f940 	bl	8000e84 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000c04:	f000 f89c 	bl	8000d40 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000c08:	f000 f8e8 	bl	8000ddc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000c0c:	f000 f910 	bl	8000e30 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  //HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
  HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 8000c10:	2201      	movs	r2, #1
 8000c12:	490f      	ldr	r1, [pc, #60]	@ (8000c50 <main+0x5c>)
 8000c14:	480f      	ldr	r0, [pc, #60]	@ (8000c54 <main+0x60>)
 8000c16:	f002 f8dc 	bl	8002dd2 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8000c1a:	480f      	ldr	r0, [pc, #60]	@ (8000c58 <main+0x64>)
 8000c1c:	f001 fbec 	bl	80023f8 <HAL_TIM_Base_Start_IT>
    current_mode = MODE_1;
 8000c20:	4b0e      	ldr	r3, [pc, #56]	@ (8000c5c <main+0x68>)
 8000c22:	2201      	movs	r2, #1
 8000c24:	701a      	strb	r2, [r3, #0]
    apply_mode(current_mode);
 8000c26:	4b0d      	ldr	r3, [pc, #52]	@ (8000c5c <main+0x68>)
 8000c28:	781b      	ldrb	r3, [r3, #0]
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f7ff ff5c 	bl	8000ae8 <apply_mode>
    if (current_mode == MODE_2) {
 8000c30:	4b0a      	ldr	r3, [pc, #40]	@ (8000c5c <main+0x68>)
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	2b02      	cmp	r3, #2
 8000c36:	d106      	bne.n	8000c46 <main+0x52>
        curr_phase = PHASE_GREEN;
 8000c38:	4b09      	ldr	r3, [pc, #36]	@ (8000c60 <main+0x6c>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	701a      	strb	r2, [r3, #0]
        phase_remaining = time_green;
 8000c3e:	4b09      	ldr	r3, [pc, #36]	@ (8000c64 <main+0x70>)
 8000c40:	881a      	ldrh	r2, [r3, #0]
 8000c42:	4b09      	ldr	r3, [pc, #36]	@ (8000c68 <main+0x74>)
 8000c44:	801a      	strh	r2, [r3, #0]
    }
    send_uart("UART OK\r\n");
 8000c46:	4809      	ldr	r0, [pc, #36]	@ (8000c6c <main+0x78>)
 8000c48:	f7ff ffbe 	bl	8000bc8 <send_uart>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c4c:	bf00      	nop
 8000c4e:	e7fd      	b.n	8000c4c <main+0x58>
 8000c50:	2000015d 	.word	0x2000015d
 8000c54:	20000110 	.word	0x20000110
 8000c58:	20000080 	.word	0x20000080
 8000c5c:	20000006 	.word	0x20000006
 8000c60:	20000159 	.word	0x20000159
 8000c64:	20000000 	.word	0x20000000
 8000c68:	2000015a 	.word	0x2000015a
 8000c6c:	0800509c 	.word	0x0800509c

08000c70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b094      	sub	sp, #80	@ 0x50
 8000c74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c76:	f107 0320 	add.w	r3, r7, #32
 8000c7a:	2230      	movs	r2, #48	@ 0x30
 8000c7c:	2100      	movs	r1, #0
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f003 f888 	bl	8003d94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c84:	f107 030c 	add.w	r3, r7, #12
 8000c88:	2200      	movs	r2, #0
 8000c8a:	601a      	str	r2, [r3, #0]
 8000c8c:	605a      	str	r2, [r3, #4]
 8000c8e:	609a      	str	r2, [r3, #8]
 8000c90:	60da      	str	r2, [r3, #12]
 8000c92:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c94:	2300      	movs	r3, #0
 8000c96:	60bb      	str	r3, [r7, #8]
 8000c98:	4b27      	ldr	r3, [pc, #156]	@ (8000d38 <SystemClock_Config+0xc8>)
 8000c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c9c:	4a26      	ldr	r2, [pc, #152]	@ (8000d38 <SystemClock_Config+0xc8>)
 8000c9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ca2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ca4:	4b24      	ldr	r3, [pc, #144]	@ (8000d38 <SystemClock_Config+0xc8>)
 8000ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ca8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cac:	60bb      	str	r3, [r7, #8]
 8000cae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	607b      	str	r3, [r7, #4]
 8000cb4:	4b21      	ldr	r3, [pc, #132]	@ (8000d3c <SystemClock_Config+0xcc>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a20      	ldr	r2, [pc, #128]	@ (8000d3c <SystemClock_Config+0xcc>)
 8000cba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000cbe:	6013      	str	r3, [r2, #0]
 8000cc0:	4b1e      	ldr	r3, [pc, #120]	@ (8000d3c <SystemClock_Config+0xcc>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000cc8:	607b      	str	r3, [r7, #4]
 8000cca:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ccc:	2302      	movs	r3, #2
 8000cce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cd4:	2310      	movs	r3, #16
 8000cd6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cd8:	2302      	movs	r3, #2
 8000cda:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000ce0:	2308      	movs	r3, #8
 8000ce2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000ce4:	2364      	movs	r3, #100	@ 0x64
 8000ce6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ce8:	2302      	movs	r3, #2
 8000cea:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000cec:	2304      	movs	r3, #4
 8000cee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cf0:	f107 0320 	add.w	r3, r7, #32
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f000 fed7 	bl	8001aa8 <HAL_RCC_OscConfig>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d001      	beq.n	8000d04 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000d00:	f000 f94e 	bl	8000fa0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d04:	230f      	movs	r3, #15
 8000d06:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d08:	2302      	movs	r3, #2
 8000d0a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d10:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d14:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d16:	2300      	movs	r3, #0
 8000d18:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000d1a:	f107 030c 	add.w	r3, r7, #12
 8000d1e:	2103      	movs	r1, #3
 8000d20:	4618      	mov	r0, r3
 8000d22:	f001 f939 	bl	8001f98 <HAL_RCC_ClockConfig>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d001      	beq.n	8000d30 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000d2c:	f000 f938 	bl	8000fa0 <Error_Handler>
  }
}
 8000d30:	bf00      	nop
 8000d32:	3750      	adds	r7, #80	@ 0x50
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	40023800 	.word	0x40023800
 8000d3c:	40007000 	.word	0x40007000

08000d40 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b086      	sub	sp, #24
 8000d44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d46:	f107 0308 	add.w	r3, r7, #8
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	601a      	str	r2, [r3, #0]
 8000d4e:	605a      	str	r2, [r3, #4]
 8000d50:	609a      	str	r2, [r3, #8]
 8000d52:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d54:	463b      	mov	r3, r7
 8000d56:	2200      	movs	r2, #0
 8000d58:	601a      	str	r2, [r3, #0]
 8000d5a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d5c:	4b1e      	ldr	r3, [pc, #120]	@ (8000dd8 <MX_TIM2_Init+0x98>)
 8000d5e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d62:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 9999;
 8000d64:	4b1c      	ldr	r3, [pc, #112]	@ (8000dd8 <MX_TIM2_Init+0x98>)
 8000d66:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000d6a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d6c:	4b1a      	ldr	r3, [pc, #104]	@ (8000dd8 <MX_TIM2_Init+0x98>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8000d72:	4b19      	ldr	r3, [pc, #100]	@ (8000dd8 <MX_TIM2_Init+0x98>)
 8000d74:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000d78:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d7a:	4b17      	ldr	r3, [pc, #92]	@ (8000dd8 <MX_TIM2_Init+0x98>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d80:	4b15      	ldr	r3, [pc, #84]	@ (8000dd8 <MX_TIM2_Init+0x98>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d86:	4814      	ldr	r0, [pc, #80]	@ (8000dd8 <MX_TIM2_Init+0x98>)
 8000d88:	f001 fae6 	bl	8002358 <HAL_TIM_Base_Init>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d001      	beq.n	8000d96 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000d92:	f000 f905 	bl	8000fa0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d9a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d9c:	f107 0308 	add.w	r3, r7, #8
 8000da0:	4619      	mov	r1, r3
 8000da2:	480d      	ldr	r0, [pc, #52]	@ (8000dd8 <MX_TIM2_Init+0x98>)
 8000da4:	f001 fca9 	bl	80026fa <HAL_TIM_ConfigClockSource>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d001      	beq.n	8000db2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000dae:	f000 f8f7 	bl	8000fa0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000db2:	2300      	movs	r3, #0
 8000db4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000db6:	2300      	movs	r3, #0
 8000db8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000dba:	463b      	mov	r3, r7
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	4806      	ldr	r0, [pc, #24]	@ (8000dd8 <MX_TIM2_Init+0x98>)
 8000dc0:	f001 feaa 	bl	8002b18 <HAL_TIMEx_MasterConfigSynchronization>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000dca:	f000 f8e9 	bl	8000fa0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000dce:	bf00      	nop
 8000dd0:	3718      	adds	r7, #24
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	20000080 	.word	0x20000080

08000ddc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000de0:	4b11      	ldr	r3, [pc, #68]	@ (8000e28 <MX_USART1_UART_Init+0x4c>)
 8000de2:	4a12      	ldr	r2, [pc, #72]	@ (8000e2c <MX_USART1_UART_Init+0x50>)
 8000de4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000de6:	4b10      	ldr	r3, [pc, #64]	@ (8000e28 <MX_USART1_UART_Init+0x4c>)
 8000de8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000dec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000dee:	4b0e      	ldr	r3, [pc, #56]	@ (8000e28 <MX_USART1_UART_Init+0x4c>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000df4:	4b0c      	ldr	r3, [pc, #48]	@ (8000e28 <MX_USART1_UART_Init+0x4c>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000dfa:	4b0b      	ldr	r3, [pc, #44]	@ (8000e28 <MX_USART1_UART_Init+0x4c>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e00:	4b09      	ldr	r3, [pc, #36]	@ (8000e28 <MX_USART1_UART_Init+0x4c>)
 8000e02:	220c      	movs	r2, #12
 8000e04:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e06:	4b08      	ldr	r3, [pc, #32]	@ (8000e28 <MX_USART1_UART_Init+0x4c>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e0c:	4b06      	ldr	r3, [pc, #24]	@ (8000e28 <MX_USART1_UART_Init+0x4c>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e12:	4805      	ldr	r0, [pc, #20]	@ (8000e28 <MX_USART1_UART_Init+0x4c>)
 8000e14:	f001 ff02 	bl	8002c1c <HAL_UART_Init>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000e1e:	f000 f8bf 	bl	8000fa0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e22:	bf00      	nop
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	200000c8 	.word	0x200000c8
 8000e2c:	40011000 	.word	0x40011000

08000e30 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e34:	4b11      	ldr	r3, [pc, #68]	@ (8000e7c <MX_USART2_UART_Init+0x4c>)
 8000e36:	4a12      	ldr	r2, [pc, #72]	@ (8000e80 <MX_USART2_UART_Init+0x50>)
 8000e38:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e3a:	4b10      	ldr	r3, [pc, #64]	@ (8000e7c <MX_USART2_UART_Init+0x4c>)
 8000e3c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e40:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e42:	4b0e      	ldr	r3, [pc, #56]	@ (8000e7c <MX_USART2_UART_Init+0x4c>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e48:	4b0c      	ldr	r3, [pc, #48]	@ (8000e7c <MX_USART2_UART_Init+0x4c>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e4e:	4b0b      	ldr	r3, [pc, #44]	@ (8000e7c <MX_USART2_UART_Init+0x4c>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e54:	4b09      	ldr	r3, [pc, #36]	@ (8000e7c <MX_USART2_UART_Init+0x4c>)
 8000e56:	220c      	movs	r2, #12
 8000e58:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e5a:	4b08      	ldr	r3, [pc, #32]	@ (8000e7c <MX_USART2_UART_Init+0x4c>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e60:	4b06      	ldr	r3, [pc, #24]	@ (8000e7c <MX_USART2_UART_Init+0x4c>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e66:	4805      	ldr	r0, [pc, #20]	@ (8000e7c <MX_USART2_UART_Init+0x4c>)
 8000e68:	f001 fed8 	bl	8002c1c <HAL_UART_Init>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000e72:	f000 f895 	bl	8000fa0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e76:	bf00      	nop
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	20000110 	.word	0x20000110
 8000e80:	40004400 	.word	0x40004400

08000e84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b08a      	sub	sp, #40	@ 0x28
 8000e88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e8a:	f107 0314 	add.w	r3, r7, #20
 8000e8e:	2200      	movs	r2, #0
 8000e90:	601a      	str	r2, [r3, #0]
 8000e92:	605a      	str	r2, [r3, #4]
 8000e94:	609a      	str	r2, [r3, #8]
 8000e96:	60da      	str	r2, [r3, #12]
 8000e98:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	613b      	str	r3, [r7, #16]
 8000e9e:	4b3c      	ldr	r3, [pc, #240]	@ (8000f90 <MX_GPIO_Init+0x10c>)
 8000ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ea2:	4a3b      	ldr	r2, [pc, #236]	@ (8000f90 <MX_GPIO_Init+0x10c>)
 8000ea4:	f043 0304 	orr.w	r3, r3, #4
 8000ea8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eaa:	4b39      	ldr	r3, [pc, #228]	@ (8000f90 <MX_GPIO_Init+0x10c>)
 8000eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eae:	f003 0304 	and.w	r3, r3, #4
 8000eb2:	613b      	str	r3, [r7, #16]
 8000eb4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	60fb      	str	r3, [r7, #12]
 8000eba:	4b35      	ldr	r3, [pc, #212]	@ (8000f90 <MX_GPIO_Init+0x10c>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ebe:	4a34      	ldr	r2, [pc, #208]	@ (8000f90 <MX_GPIO_Init+0x10c>)
 8000ec0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ec4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ec6:	4b32      	ldr	r3, [pc, #200]	@ (8000f90 <MX_GPIO_Init+0x10c>)
 8000ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ece:	60fb      	str	r3, [r7, #12]
 8000ed0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	60bb      	str	r3, [r7, #8]
 8000ed6:	4b2e      	ldr	r3, [pc, #184]	@ (8000f90 <MX_GPIO_Init+0x10c>)
 8000ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eda:	4a2d      	ldr	r2, [pc, #180]	@ (8000f90 <MX_GPIO_Init+0x10c>)
 8000edc:	f043 0301 	orr.w	r3, r3, #1
 8000ee0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ee2:	4b2b      	ldr	r3, [pc, #172]	@ (8000f90 <MX_GPIO_Init+0x10c>)
 8000ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ee6:	f003 0301 	and.w	r3, r3, #1
 8000eea:	60bb      	str	r3, [r7, #8]
 8000eec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eee:	2300      	movs	r3, #0
 8000ef0:	607b      	str	r3, [r7, #4]
 8000ef2:	4b27      	ldr	r3, [pc, #156]	@ (8000f90 <MX_GPIO_Init+0x10c>)
 8000ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef6:	4a26      	ldr	r2, [pc, #152]	@ (8000f90 <MX_GPIO_Init+0x10c>)
 8000ef8:	f043 0302 	orr.w	r3, r3, #2
 8000efc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000efe:	4b24      	ldr	r3, [pc, #144]	@ (8000f90 <MX_GPIO_Init+0x10c>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f02:	f003 0302 	and.w	r3, r3, #2
 8000f06:	607b      	str	r3, [r7, #4]
 8000f08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f10:	4820      	ldr	r0, [pc, #128]	@ (8000f94 <MX_GPIO_Init+0x110>)
 8000f12:	f000 fd97 	bl	8001a44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8000f16:	2200      	movs	r2, #0
 8000f18:	2160      	movs	r1, #96	@ 0x60
 8000f1a:	481f      	ldr	r0, [pc, #124]	@ (8000f98 <MX_GPIO_Init+0x114>)
 8000f1c:	f000 fd92 	bl	8001a44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000f20:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f26:	2301      	movs	r3, #1
 8000f28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f32:	f107 0314 	add.w	r3, r7, #20
 8000f36:	4619      	mov	r1, r3
 8000f38:	4816      	ldr	r0, [pc, #88]	@ (8000f94 <MX_GPIO_Init+0x110>)
 8000f3a:	f000 fbff 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000f3e:	2360      	movs	r3, #96	@ 0x60
 8000f40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f42:	2301      	movs	r3, #1
 8000f44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f46:	2300      	movs	r3, #0
 8000f48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f4e:	f107 0314 	add.w	r3, r7, #20
 8000f52:	4619      	mov	r1, r3
 8000f54:	4810      	ldr	r0, [pc, #64]	@ (8000f98 <MX_GPIO_Init+0x114>)
 8000f56:	f000 fbf1 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000f5a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f60:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000f64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f66:	2301      	movs	r3, #1
 8000f68:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f6a:	f107 0314 	add.w	r3, r7, #20
 8000f6e:	4619      	mov	r1, r3
 8000f70:	480a      	ldr	r0, [pc, #40]	@ (8000f9c <MX_GPIO_Init+0x118>)
 8000f72:	f000 fbe3 	bl	800173c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000f76:	2200      	movs	r2, #0
 8000f78:	2100      	movs	r1, #0
 8000f7a:	2028      	movs	r0, #40	@ 0x28
 8000f7c:	f000 fb15 	bl	80015aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000f80:	2028      	movs	r0, #40	@ 0x28
 8000f82:	f000 fb2e 	bl	80015e2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f86:	bf00      	nop
 8000f88:	3728      	adds	r7, #40	@ 0x28
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	40023800 	.word	0x40023800
 8000f94:	40020800 	.word	0x40020800
 8000f98:	40020000 	.word	0x40020000
 8000f9c:	40020400 	.word	0x40020400

08000fa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fa4:	b672      	cpsid	i
}
 8000fa6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fa8:	bf00      	nop
 8000faa:	e7fd      	b.n	8000fa8 <Error_Handler+0x8>

08000fac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	607b      	str	r3, [r7, #4]
 8000fb6:	4b10      	ldr	r3, [pc, #64]	@ (8000ff8 <HAL_MspInit+0x4c>)
 8000fb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fba:	4a0f      	ldr	r2, [pc, #60]	@ (8000ff8 <HAL_MspInit+0x4c>)
 8000fbc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fc0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fc2:	4b0d      	ldr	r3, [pc, #52]	@ (8000ff8 <HAL_MspInit+0x4c>)
 8000fc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fc6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fca:	607b      	str	r3, [r7, #4]
 8000fcc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fce:	2300      	movs	r3, #0
 8000fd0:	603b      	str	r3, [r7, #0]
 8000fd2:	4b09      	ldr	r3, [pc, #36]	@ (8000ff8 <HAL_MspInit+0x4c>)
 8000fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fd6:	4a08      	ldr	r2, [pc, #32]	@ (8000ff8 <HAL_MspInit+0x4c>)
 8000fd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fdc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fde:	4b06      	ldr	r3, [pc, #24]	@ (8000ff8 <HAL_MspInit+0x4c>)
 8000fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fe2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fe6:	603b      	str	r3, [r7, #0]
 8000fe8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fea:	bf00      	nop
 8000fec:	370c      	adds	r7, #12
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop
 8000ff8:	40023800 	.word	0x40023800

08000ffc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b084      	sub	sp, #16
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800100c:	d115      	bne.n	800103a <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800100e:	2300      	movs	r3, #0
 8001010:	60fb      	str	r3, [r7, #12]
 8001012:	4b0c      	ldr	r3, [pc, #48]	@ (8001044 <HAL_TIM_Base_MspInit+0x48>)
 8001014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001016:	4a0b      	ldr	r2, [pc, #44]	@ (8001044 <HAL_TIM_Base_MspInit+0x48>)
 8001018:	f043 0301 	orr.w	r3, r3, #1
 800101c:	6413      	str	r3, [r2, #64]	@ 0x40
 800101e:	4b09      	ldr	r3, [pc, #36]	@ (8001044 <HAL_TIM_Base_MspInit+0x48>)
 8001020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001022:	f003 0301 	and.w	r3, r3, #1
 8001026:	60fb      	str	r3, [r7, #12]
 8001028:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800102a:	2200      	movs	r2, #0
 800102c:	2100      	movs	r1, #0
 800102e:	201c      	movs	r0, #28
 8001030:	f000 fabb 	bl	80015aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001034:	201c      	movs	r0, #28
 8001036:	f000 fad4 	bl	80015e2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800103a:	bf00      	nop
 800103c:	3710      	adds	r7, #16
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	40023800 	.word	0x40023800

08001048 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b08c      	sub	sp, #48	@ 0x30
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001050:	f107 031c 	add.w	r3, r7, #28
 8001054:	2200      	movs	r2, #0
 8001056:	601a      	str	r2, [r3, #0]
 8001058:	605a      	str	r2, [r3, #4]
 800105a:	609a      	str	r2, [r3, #8]
 800105c:	60da      	str	r2, [r3, #12]
 800105e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4a42      	ldr	r2, [pc, #264]	@ (8001170 <HAL_UART_MspInit+0x128>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d135      	bne.n	80010d6 <HAL_UART_MspInit+0x8e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800106a:	2300      	movs	r3, #0
 800106c:	61bb      	str	r3, [r7, #24]
 800106e:	4b41      	ldr	r3, [pc, #260]	@ (8001174 <HAL_UART_MspInit+0x12c>)
 8001070:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001072:	4a40      	ldr	r2, [pc, #256]	@ (8001174 <HAL_UART_MspInit+0x12c>)
 8001074:	f043 0310 	orr.w	r3, r3, #16
 8001078:	6453      	str	r3, [r2, #68]	@ 0x44
 800107a:	4b3e      	ldr	r3, [pc, #248]	@ (8001174 <HAL_UART_MspInit+0x12c>)
 800107c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800107e:	f003 0310 	and.w	r3, r3, #16
 8001082:	61bb      	str	r3, [r7, #24]
 8001084:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001086:	2300      	movs	r3, #0
 8001088:	617b      	str	r3, [r7, #20]
 800108a:	4b3a      	ldr	r3, [pc, #232]	@ (8001174 <HAL_UART_MspInit+0x12c>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108e:	4a39      	ldr	r2, [pc, #228]	@ (8001174 <HAL_UART_MspInit+0x12c>)
 8001090:	f043 0301 	orr.w	r3, r3, #1
 8001094:	6313      	str	r3, [r2, #48]	@ 0x30
 8001096:	4b37      	ldr	r3, [pc, #220]	@ (8001174 <HAL_UART_MspInit+0x12c>)
 8001098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800109a:	f003 0301 	and.w	r3, r3, #1
 800109e:	617b      	str	r3, [r7, #20]
 80010a0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80010a2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80010a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a8:	2302      	movs	r3, #2
 80010aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ac:	2300      	movs	r3, #0
 80010ae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010b0:	2303      	movs	r3, #3
 80010b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80010b4:	2307      	movs	r3, #7
 80010b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b8:	f107 031c 	add.w	r3, r7, #28
 80010bc:	4619      	mov	r1, r3
 80010be:	482e      	ldr	r0, [pc, #184]	@ (8001178 <HAL_UART_MspInit+0x130>)
 80010c0:	f000 fb3c 	bl	800173c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80010c4:	2200      	movs	r2, #0
 80010c6:	2100      	movs	r1, #0
 80010c8:	2025      	movs	r0, #37	@ 0x25
 80010ca:	f000 fa6e 	bl	80015aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80010ce:	2025      	movs	r0, #37	@ 0x25
 80010d0:	f000 fa87 	bl	80015e2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 80010d4:	e048      	b.n	8001168 <HAL_UART_MspInit+0x120>
  else if(huart->Instance==USART2)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	4a28      	ldr	r2, [pc, #160]	@ (800117c <HAL_UART_MspInit+0x134>)
 80010dc:	4293      	cmp	r3, r2
 80010de:	d143      	bne.n	8001168 <HAL_UART_MspInit+0x120>
    __HAL_RCC_USART2_CLK_ENABLE();
 80010e0:	2300      	movs	r3, #0
 80010e2:	613b      	str	r3, [r7, #16]
 80010e4:	4b23      	ldr	r3, [pc, #140]	@ (8001174 <HAL_UART_MspInit+0x12c>)
 80010e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010e8:	4a22      	ldr	r2, [pc, #136]	@ (8001174 <HAL_UART_MspInit+0x12c>)
 80010ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80010f0:	4b20      	ldr	r3, [pc, #128]	@ (8001174 <HAL_UART_MspInit+0x12c>)
 80010f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010f8:	613b      	str	r3, [r7, #16]
 80010fa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010fc:	2300      	movs	r3, #0
 80010fe:	60fb      	str	r3, [r7, #12]
 8001100:	4b1c      	ldr	r3, [pc, #112]	@ (8001174 <HAL_UART_MspInit+0x12c>)
 8001102:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001104:	4a1b      	ldr	r2, [pc, #108]	@ (8001174 <HAL_UART_MspInit+0x12c>)
 8001106:	f043 0301 	orr.w	r3, r3, #1
 800110a:	6313      	str	r3, [r2, #48]	@ 0x30
 800110c:	4b19      	ldr	r3, [pc, #100]	@ (8001174 <HAL_UART_MspInit+0x12c>)
 800110e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001110:	f003 0301 	and.w	r3, r3, #1
 8001114:	60fb      	str	r3, [r7, #12]
 8001116:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001118:	2304      	movs	r3, #4
 800111a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800111c:	2302      	movs	r3, #2
 800111e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001120:	2300      	movs	r3, #0
 8001122:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001124:	2303      	movs	r3, #3
 8001126:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001128:	2307      	movs	r3, #7
 800112a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800112c:	f107 031c 	add.w	r3, r7, #28
 8001130:	4619      	mov	r1, r3
 8001132:	4811      	ldr	r0, [pc, #68]	@ (8001178 <HAL_UART_MspInit+0x130>)
 8001134:	f000 fb02 	bl	800173c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001138:	2308      	movs	r3, #8
 800113a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800113c:	2302      	movs	r3, #2
 800113e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001140:	2301      	movs	r3, #1
 8001142:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001144:	2303      	movs	r3, #3
 8001146:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001148:	2307      	movs	r3, #7
 800114a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800114c:	f107 031c 	add.w	r3, r7, #28
 8001150:	4619      	mov	r1, r3
 8001152:	4809      	ldr	r0, [pc, #36]	@ (8001178 <HAL_UART_MspInit+0x130>)
 8001154:	f000 faf2 	bl	800173c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001158:	2200      	movs	r2, #0
 800115a:	2100      	movs	r1, #0
 800115c:	2026      	movs	r0, #38	@ 0x26
 800115e:	f000 fa24 	bl	80015aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001162:	2026      	movs	r0, #38	@ 0x26
 8001164:	f000 fa3d 	bl	80015e2 <HAL_NVIC_EnableIRQ>
}
 8001168:	bf00      	nop
 800116a:	3730      	adds	r7, #48	@ 0x30
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	40011000 	.word	0x40011000
 8001174:	40023800 	.word	0x40023800
 8001178:	40020000 	.word	0x40020000
 800117c:	40004400 	.word	0x40004400

08001180 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001184:	bf00      	nop
 8001186:	e7fd      	b.n	8001184 <NMI_Handler+0x4>

08001188 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800118c:	bf00      	nop
 800118e:	e7fd      	b.n	800118c <HardFault_Handler+0x4>

08001190 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001194:	bf00      	nop
 8001196:	e7fd      	b.n	8001194 <MemManage_Handler+0x4>

08001198 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800119c:	bf00      	nop
 800119e:	e7fd      	b.n	800119c <BusFault_Handler+0x4>

080011a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011a4:	bf00      	nop
 80011a6:	e7fd      	b.n	80011a4 <UsageFault_Handler+0x4>

080011a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011ac:	bf00      	nop
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr

080011b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011b6:	b480      	push	{r7}
 80011b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011ba:	bf00      	nop
 80011bc:	46bd      	mov	sp, r7
 80011be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c2:	4770      	bx	lr

080011c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011c8:	bf00      	nop
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr

080011d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011d2:	b580      	push	{r7, lr}
 80011d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011d6:	f000 f8ed 	bl	80013b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011da:	bf00      	nop
 80011dc:	bd80      	pop	{r7, pc}
	...

080011e0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80011e4:	4802      	ldr	r0, [pc, #8]	@ (80011f0 <TIM2_IRQHandler+0x10>)
 80011e6:	f001 f998 	bl	800251a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80011ea:	bf00      	nop
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	20000080 	.word	0x20000080

080011f4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80011f8:	4802      	ldr	r0, [pc, #8]	@ (8001204 <USART1_IRQHandler+0x10>)
 80011fa:	f001 fe0f 	bl	8002e1c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80011fe:	bf00      	nop
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	200000c8 	.word	0x200000c8

08001208 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800120c:	4802      	ldr	r0, [pc, #8]	@ (8001218 <USART2_IRQHandler+0x10>)
 800120e:	f001 fe05 	bl	8002e1c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001212:	bf00      	nop
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	20000110 	.word	0x20000110

0800121c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8001220:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001224:	f000 fc28 	bl	8001a78 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001228:	bf00      	nop
 800122a:	bd80      	pop	{r7, pc}

0800122c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b086      	sub	sp, #24
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001234:	4a14      	ldr	r2, [pc, #80]	@ (8001288 <_sbrk+0x5c>)
 8001236:	4b15      	ldr	r3, [pc, #84]	@ (800128c <_sbrk+0x60>)
 8001238:	1ad3      	subs	r3, r2, r3
 800123a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001240:	4b13      	ldr	r3, [pc, #76]	@ (8001290 <_sbrk+0x64>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	2b00      	cmp	r3, #0
 8001246:	d102      	bne.n	800124e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001248:	4b11      	ldr	r3, [pc, #68]	@ (8001290 <_sbrk+0x64>)
 800124a:	4a12      	ldr	r2, [pc, #72]	@ (8001294 <_sbrk+0x68>)
 800124c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800124e:	4b10      	ldr	r3, [pc, #64]	@ (8001290 <_sbrk+0x64>)
 8001250:	681a      	ldr	r2, [r3, #0]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	4413      	add	r3, r2
 8001256:	693a      	ldr	r2, [r7, #16]
 8001258:	429a      	cmp	r2, r3
 800125a:	d207      	bcs.n	800126c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800125c:	f002 fdb4 	bl	8003dc8 <__errno>
 8001260:	4603      	mov	r3, r0
 8001262:	220c      	movs	r2, #12
 8001264:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001266:	f04f 33ff 	mov.w	r3, #4294967295
 800126a:	e009      	b.n	8001280 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800126c:	4b08      	ldr	r3, [pc, #32]	@ (8001290 <_sbrk+0x64>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001272:	4b07      	ldr	r3, [pc, #28]	@ (8001290 <_sbrk+0x64>)
 8001274:	681a      	ldr	r2, [r3, #0]
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4413      	add	r3, r2
 800127a:	4a05      	ldr	r2, [pc, #20]	@ (8001290 <_sbrk+0x64>)
 800127c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800127e:	68fb      	ldr	r3, [r7, #12]
}
 8001280:	4618      	mov	r0, r3
 8001282:	3718      	adds	r7, #24
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	20020000 	.word	0x20020000
 800128c:	00000400 	.word	0x00000400
 8001290:	200001a8 	.word	0x200001a8
 8001294:	200002f8 	.word	0x200002f8

08001298 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800129c:	4b06      	ldr	r3, [pc, #24]	@ (80012b8 <SystemInit+0x20>)
 800129e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012a2:	4a05      	ldr	r2, [pc, #20]	@ (80012b8 <SystemInit+0x20>)
 80012a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012ac:	bf00      	nop
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr
 80012b6:	bf00      	nop
 80012b8:	e000ed00 	.word	0xe000ed00

080012bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80012bc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012f4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80012c0:	f7ff ffea 	bl	8001298 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80012c4:	480c      	ldr	r0, [pc, #48]	@ (80012f8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80012c6:	490d      	ldr	r1, [pc, #52]	@ (80012fc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80012c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001300 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80012ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012cc:	e002      	b.n	80012d4 <LoopCopyDataInit>

080012ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012d2:	3304      	adds	r3, #4

080012d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012d8:	d3f9      	bcc.n	80012ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012da:	4a0a      	ldr	r2, [pc, #40]	@ (8001304 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012dc:	4c0a      	ldr	r4, [pc, #40]	@ (8001308 <LoopFillZerobss+0x22>)
  movs r3, #0
 80012de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012e0:	e001      	b.n	80012e6 <LoopFillZerobss>

080012e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012e4:	3204      	adds	r2, #4

080012e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012e8:	d3fb      	bcc.n	80012e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012ea:	f002 fd73 	bl	8003dd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012ee:	f7ff fc81 	bl	8000bf4 <main>
  bx  lr    
 80012f2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80012f4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80012f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012fc:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001300:	0800522c 	.word	0x0800522c
  ldr r2, =_sbss
 8001304:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001308:	200002f8 	.word	0x200002f8

0800130c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800130c:	e7fe      	b.n	800130c <ADC_IRQHandler>
	...

08001310 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001314:	4b0e      	ldr	r3, [pc, #56]	@ (8001350 <HAL_Init+0x40>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a0d      	ldr	r2, [pc, #52]	@ (8001350 <HAL_Init+0x40>)
 800131a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800131e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001320:	4b0b      	ldr	r3, [pc, #44]	@ (8001350 <HAL_Init+0x40>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a0a      	ldr	r2, [pc, #40]	@ (8001350 <HAL_Init+0x40>)
 8001326:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800132a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800132c:	4b08      	ldr	r3, [pc, #32]	@ (8001350 <HAL_Init+0x40>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a07      	ldr	r2, [pc, #28]	@ (8001350 <HAL_Init+0x40>)
 8001332:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001336:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001338:	2003      	movs	r0, #3
 800133a:	f000 f92b 	bl	8001594 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800133e:	200f      	movs	r0, #15
 8001340:	f000 f808 	bl	8001354 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001344:	f7ff fe32 	bl	8000fac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001348:	2300      	movs	r3, #0
}
 800134a:	4618      	mov	r0, r3
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	40023c00 	.word	0x40023c00

08001354 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800135c:	4b12      	ldr	r3, [pc, #72]	@ (80013a8 <HAL_InitTick+0x54>)
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	4b12      	ldr	r3, [pc, #72]	@ (80013ac <HAL_InitTick+0x58>)
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	4619      	mov	r1, r3
 8001366:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800136a:	fbb3 f3f1 	udiv	r3, r3, r1
 800136e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001372:	4618      	mov	r0, r3
 8001374:	f000 f943 	bl	80015fe <HAL_SYSTICK_Config>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800137e:	2301      	movs	r3, #1
 8001380:	e00e      	b.n	80013a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	2b0f      	cmp	r3, #15
 8001386:	d80a      	bhi.n	800139e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001388:	2200      	movs	r2, #0
 800138a:	6879      	ldr	r1, [r7, #4]
 800138c:	f04f 30ff 	mov.w	r0, #4294967295
 8001390:	f000 f90b 	bl	80015aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001394:	4a06      	ldr	r2, [pc, #24]	@ (80013b0 <HAL_InitTick+0x5c>)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800139a:	2300      	movs	r3, #0
 800139c:	e000      	b.n	80013a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800139e:	2301      	movs	r3, #1
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	3708      	adds	r7, #8
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	20000008 	.word	0x20000008
 80013ac:	20000010 	.word	0x20000010
 80013b0:	2000000c 	.word	0x2000000c

080013b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013b8:	4b06      	ldr	r3, [pc, #24]	@ (80013d4 <HAL_IncTick+0x20>)
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	461a      	mov	r2, r3
 80013be:	4b06      	ldr	r3, [pc, #24]	@ (80013d8 <HAL_IncTick+0x24>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4413      	add	r3, r2
 80013c4:	4a04      	ldr	r2, [pc, #16]	@ (80013d8 <HAL_IncTick+0x24>)
 80013c6:	6013      	str	r3, [r2, #0]
}
 80013c8:	bf00      	nop
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	20000010 	.word	0x20000010
 80013d8:	200001ac 	.word	0x200001ac

080013dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
  return uwTick;
 80013e0:	4b03      	ldr	r3, [pc, #12]	@ (80013f0 <HAL_GetTick+0x14>)
 80013e2:	681b      	ldr	r3, [r3, #0]
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop
 80013f0:	200001ac 	.word	0x200001ac

080013f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b085      	sub	sp, #20
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	f003 0307 	and.w	r3, r3, #7
 8001402:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001404:	4b0c      	ldr	r3, [pc, #48]	@ (8001438 <__NVIC_SetPriorityGrouping+0x44>)
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800140a:	68ba      	ldr	r2, [r7, #8]
 800140c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001410:	4013      	ands	r3, r2
 8001412:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001418:	68bb      	ldr	r3, [r7, #8]
 800141a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800141c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001420:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001424:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001426:	4a04      	ldr	r2, [pc, #16]	@ (8001438 <__NVIC_SetPriorityGrouping+0x44>)
 8001428:	68bb      	ldr	r3, [r7, #8]
 800142a:	60d3      	str	r3, [r2, #12]
}
 800142c:	bf00      	nop
 800142e:	3714      	adds	r7, #20
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr
 8001438:	e000ed00 	.word	0xe000ed00

0800143c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001440:	4b04      	ldr	r3, [pc, #16]	@ (8001454 <__NVIC_GetPriorityGrouping+0x18>)
 8001442:	68db      	ldr	r3, [r3, #12]
 8001444:	0a1b      	lsrs	r3, r3, #8
 8001446:	f003 0307 	and.w	r3, r3, #7
}
 800144a:	4618      	mov	r0, r3
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr
 8001454:	e000ed00 	.word	0xe000ed00

08001458 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
 800145e:	4603      	mov	r3, r0
 8001460:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001466:	2b00      	cmp	r3, #0
 8001468:	db0b      	blt.n	8001482 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800146a:	79fb      	ldrb	r3, [r7, #7]
 800146c:	f003 021f 	and.w	r2, r3, #31
 8001470:	4907      	ldr	r1, [pc, #28]	@ (8001490 <__NVIC_EnableIRQ+0x38>)
 8001472:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001476:	095b      	lsrs	r3, r3, #5
 8001478:	2001      	movs	r0, #1
 800147a:	fa00 f202 	lsl.w	r2, r0, r2
 800147e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001482:	bf00      	nop
 8001484:	370c      	adds	r7, #12
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	e000e100 	.word	0xe000e100

08001494 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	4603      	mov	r3, r0
 800149c:	6039      	str	r1, [r7, #0]
 800149e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	db0a      	blt.n	80014be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	b2da      	uxtb	r2, r3
 80014ac:	490c      	ldr	r1, [pc, #48]	@ (80014e0 <__NVIC_SetPriority+0x4c>)
 80014ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014b2:	0112      	lsls	r2, r2, #4
 80014b4:	b2d2      	uxtb	r2, r2
 80014b6:	440b      	add	r3, r1
 80014b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014bc:	e00a      	b.n	80014d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	b2da      	uxtb	r2, r3
 80014c2:	4908      	ldr	r1, [pc, #32]	@ (80014e4 <__NVIC_SetPriority+0x50>)
 80014c4:	79fb      	ldrb	r3, [r7, #7]
 80014c6:	f003 030f 	and.w	r3, r3, #15
 80014ca:	3b04      	subs	r3, #4
 80014cc:	0112      	lsls	r2, r2, #4
 80014ce:	b2d2      	uxtb	r2, r2
 80014d0:	440b      	add	r3, r1
 80014d2:	761a      	strb	r2, [r3, #24]
}
 80014d4:	bf00      	nop
 80014d6:	370c      	adds	r7, #12
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr
 80014e0:	e000e100 	.word	0xe000e100
 80014e4:	e000ed00 	.word	0xe000ed00

080014e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b089      	sub	sp, #36	@ 0x24
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	60f8      	str	r0, [r7, #12]
 80014f0:	60b9      	str	r1, [r7, #8]
 80014f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	f003 0307 	and.w	r3, r3, #7
 80014fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014fc:	69fb      	ldr	r3, [r7, #28]
 80014fe:	f1c3 0307 	rsb	r3, r3, #7
 8001502:	2b04      	cmp	r3, #4
 8001504:	bf28      	it	cs
 8001506:	2304      	movcs	r3, #4
 8001508:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800150a:	69fb      	ldr	r3, [r7, #28]
 800150c:	3304      	adds	r3, #4
 800150e:	2b06      	cmp	r3, #6
 8001510:	d902      	bls.n	8001518 <NVIC_EncodePriority+0x30>
 8001512:	69fb      	ldr	r3, [r7, #28]
 8001514:	3b03      	subs	r3, #3
 8001516:	e000      	b.n	800151a <NVIC_EncodePriority+0x32>
 8001518:	2300      	movs	r3, #0
 800151a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800151c:	f04f 32ff 	mov.w	r2, #4294967295
 8001520:	69bb      	ldr	r3, [r7, #24]
 8001522:	fa02 f303 	lsl.w	r3, r2, r3
 8001526:	43da      	mvns	r2, r3
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	401a      	ands	r2, r3
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001530:	f04f 31ff 	mov.w	r1, #4294967295
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	fa01 f303 	lsl.w	r3, r1, r3
 800153a:	43d9      	mvns	r1, r3
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001540:	4313      	orrs	r3, r2
         );
}
 8001542:	4618      	mov	r0, r3
 8001544:	3724      	adds	r7, #36	@ 0x24
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
	...

08001550 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	3b01      	subs	r3, #1
 800155c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001560:	d301      	bcc.n	8001566 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001562:	2301      	movs	r3, #1
 8001564:	e00f      	b.n	8001586 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001566:	4a0a      	ldr	r2, [pc, #40]	@ (8001590 <SysTick_Config+0x40>)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	3b01      	subs	r3, #1
 800156c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800156e:	210f      	movs	r1, #15
 8001570:	f04f 30ff 	mov.w	r0, #4294967295
 8001574:	f7ff ff8e 	bl	8001494 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001578:	4b05      	ldr	r3, [pc, #20]	@ (8001590 <SysTick_Config+0x40>)
 800157a:	2200      	movs	r2, #0
 800157c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800157e:	4b04      	ldr	r3, [pc, #16]	@ (8001590 <SysTick_Config+0x40>)
 8001580:	2207      	movs	r2, #7
 8001582:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001584:	2300      	movs	r3, #0
}
 8001586:	4618      	mov	r0, r3
 8001588:	3708      	adds	r7, #8
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	e000e010 	.word	0xe000e010

08001594 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800159c:	6878      	ldr	r0, [r7, #4]
 800159e:	f7ff ff29 	bl	80013f4 <__NVIC_SetPriorityGrouping>
}
 80015a2:	bf00      	nop
 80015a4:	3708      	adds	r7, #8
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}

080015aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015aa:	b580      	push	{r7, lr}
 80015ac:	b086      	sub	sp, #24
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	4603      	mov	r3, r0
 80015b2:	60b9      	str	r1, [r7, #8]
 80015b4:	607a      	str	r2, [r7, #4]
 80015b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015b8:	2300      	movs	r3, #0
 80015ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015bc:	f7ff ff3e 	bl	800143c <__NVIC_GetPriorityGrouping>
 80015c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015c2:	687a      	ldr	r2, [r7, #4]
 80015c4:	68b9      	ldr	r1, [r7, #8]
 80015c6:	6978      	ldr	r0, [r7, #20]
 80015c8:	f7ff ff8e 	bl	80014e8 <NVIC_EncodePriority>
 80015cc:	4602      	mov	r2, r0
 80015ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015d2:	4611      	mov	r1, r2
 80015d4:	4618      	mov	r0, r3
 80015d6:	f7ff ff5d 	bl	8001494 <__NVIC_SetPriority>
}
 80015da:	bf00      	nop
 80015dc:	3718      	adds	r7, #24
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}

080015e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015e2:	b580      	push	{r7, lr}
 80015e4:	b082      	sub	sp, #8
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	4603      	mov	r3, r0
 80015ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f0:	4618      	mov	r0, r3
 80015f2:	f7ff ff31 	bl	8001458 <__NVIC_EnableIRQ>
}
 80015f6:	bf00      	nop
 80015f8:	3708      	adds	r7, #8
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}

080015fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015fe:	b580      	push	{r7, lr}
 8001600:	b082      	sub	sp, #8
 8001602:	af00      	add	r7, sp, #0
 8001604:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001606:	6878      	ldr	r0, [r7, #4]
 8001608:	f7ff ffa2 	bl	8001550 <SysTick_Config>
 800160c:	4603      	mov	r3, r0
}
 800160e:	4618      	mov	r0, r3
 8001610:	3708      	adds	r7, #8
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}

08001616 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001616:	b580      	push	{r7, lr}
 8001618:	b084      	sub	sp, #16
 800161a:	af00      	add	r7, sp, #0
 800161c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001622:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001624:	f7ff feda 	bl	80013dc <HAL_GetTick>
 8001628:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001630:	b2db      	uxtb	r3, r3
 8001632:	2b02      	cmp	r3, #2
 8001634:	d008      	beq.n	8001648 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2280      	movs	r2, #128	@ 0x80
 800163a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2200      	movs	r2, #0
 8001640:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001644:	2301      	movs	r3, #1
 8001646:	e052      	b.n	80016ee <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	681a      	ldr	r2, [r3, #0]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f022 0216 	bic.w	r2, r2, #22
 8001656:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	695a      	ldr	r2, [r3, #20]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001666:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800166c:	2b00      	cmp	r3, #0
 800166e:	d103      	bne.n	8001678 <HAL_DMA_Abort+0x62>
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001674:	2b00      	cmp	r3, #0
 8001676:	d007      	beq.n	8001688 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	681a      	ldr	r2, [r3, #0]
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f022 0208 	bic.w	r2, r2, #8
 8001686:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	681a      	ldr	r2, [r3, #0]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f022 0201 	bic.w	r2, r2, #1
 8001696:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001698:	e013      	b.n	80016c2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800169a:	f7ff fe9f 	bl	80013dc <HAL_GetTick>
 800169e:	4602      	mov	r2, r0
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	2b05      	cmp	r3, #5
 80016a6:	d90c      	bls.n	80016c2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	2220      	movs	r2, #32
 80016ac:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2203      	movs	r2, #3
 80016b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2200      	movs	r2, #0
 80016ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80016be:	2303      	movs	r3, #3
 80016c0:	e015      	b.n	80016ee <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f003 0301 	and.w	r3, r3, #1
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d1e4      	bne.n	800169a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016d4:	223f      	movs	r2, #63	@ 0x3f
 80016d6:	409a      	lsls	r2, r3
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2201      	movs	r2, #1
 80016e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2200      	movs	r2, #0
 80016e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80016ec:	2300      	movs	r3, #0
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3710      	adds	r7, #16
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}

080016f6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80016f6:	b480      	push	{r7}
 80016f8:	b083      	sub	sp, #12
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001704:	b2db      	uxtb	r3, r3
 8001706:	2b02      	cmp	r3, #2
 8001708:	d004      	beq.n	8001714 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2280      	movs	r2, #128	@ 0x80
 800170e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001710:	2301      	movs	r3, #1
 8001712:	e00c      	b.n	800172e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2205      	movs	r2, #5
 8001718:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	681a      	ldr	r2, [r3, #0]
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f022 0201 	bic.w	r2, r2, #1
 800172a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800172c:	2300      	movs	r3, #0
}
 800172e:	4618      	mov	r0, r3
 8001730:	370c      	adds	r7, #12
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr
	...

0800173c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800173c:	b480      	push	{r7}
 800173e:	b089      	sub	sp, #36	@ 0x24
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001746:	2300      	movs	r3, #0
 8001748:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800174a:	2300      	movs	r3, #0
 800174c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800174e:	2300      	movs	r3, #0
 8001750:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001752:	2300      	movs	r3, #0
 8001754:	61fb      	str	r3, [r7, #28]
 8001756:	e159      	b.n	8001a0c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001758:	2201      	movs	r2, #1
 800175a:	69fb      	ldr	r3, [r7, #28]
 800175c:	fa02 f303 	lsl.w	r3, r2, r3
 8001760:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	697a      	ldr	r2, [r7, #20]
 8001768:	4013      	ands	r3, r2
 800176a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800176c:	693a      	ldr	r2, [r7, #16]
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	429a      	cmp	r2, r3
 8001772:	f040 8148 	bne.w	8001a06 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	685b      	ldr	r3, [r3, #4]
 800177a:	f003 0303 	and.w	r3, r3, #3
 800177e:	2b01      	cmp	r3, #1
 8001780:	d005      	beq.n	800178e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800178a:	2b02      	cmp	r3, #2
 800178c:	d130      	bne.n	80017f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	689b      	ldr	r3, [r3, #8]
 8001792:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001794:	69fb      	ldr	r3, [r7, #28]
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	2203      	movs	r2, #3
 800179a:	fa02 f303 	lsl.w	r3, r2, r3
 800179e:	43db      	mvns	r3, r3
 80017a0:	69ba      	ldr	r2, [r7, #24]
 80017a2:	4013      	ands	r3, r2
 80017a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	68da      	ldr	r2, [r3, #12]
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	005b      	lsls	r3, r3, #1
 80017ae:	fa02 f303 	lsl.w	r3, r2, r3
 80017b2:	69ba      	ldr	r2, [r7, #24]
 80017b4:	4313      	orrs	r3, r2
 80017b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	69ba      	ldr	r2, [r7, #24]
 80017bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017c4:	2201      	movs	r2, #1
 80017c6:	69fb      	ldr	r3, [r7, #28]
 80017c8:	fa02 f303 	lsl.w	r3, r2, r3
 80017cc:	43db      	mvns	r3, r3
 80017ce:	69ba      	ldr	r2, [r7, #24]
 80017d0:	4013      	ands	r3, r2
 80017d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	091b      	lsrs	r3, r3, #4
 80017da:	f003 0201 	and.w	r2, r3, #1
 80017de:	69fb      	ldr	r3, [r7, #28]
 80017e0:	fa02 f303 	lsl.w	r3, r2, r3
 80017e4:	69ba      	ldr	r2, [r7, #24]
 80017e6:	4313      	orrs	r3, r2
 80017e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	69ba      	ldr	r2, [r7, #24]
 80017ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	f003 0303 	and.w	r3, r3, #3
 80017f8:	2b03      	cmp	r3, #3
 80017fa:	d017      	beq.n	800182c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	68db      	ldr	r3, [r3, #12]
 8001800:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001802:	69fb      	ldr	r3, [r7, #28]
 8001804:	005b      	lsls	r3, r3, #1
 8001806:	2203      	movs	r2, #3
 8001808:	fa02 f303 	lsl.w	r3, r2, r3
 800180c:	43db      	mvns	r3, r3
 800180e:	69ba      	ldr	r2, [r7, #24]
 8001810:	4013      	ands	r3, r2
 8001812:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	689a      	ldr	r2, [r3, #8]
 8001818:	69fb      	ldr	r3, [r7, #28]
 800181a:	005b      	lsls	r3, r3, #1
 800181c:	fa02 f303 	lsl.w	r3, r2, r3
 8001820:	69ba      	ldr	r2, [r7, #24]
 8001822:	4313      	orrs	r3, r2
 8001824:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	69ba      	ldr	r2, [r7, #24]
 800182a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	f003 0303 	and.w	r3, r3, #3
 8001834:	2b02      	cmp	r3, #2
 8001836:	d123      	bne.n	8001880 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001838:	69fb      	ldr	r3, [r7, #28]
 800183a:	08da      	lsrs	r2, r3, #3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	3208      	adds	r2, #8
 8001840:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001844:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001846:	69fb      	ldr	r3, [r7, #28]
 8001848:	f003 0307 	and.w	r3, r3, #7
 800184c:	009b      	lsls	r3, r3, #2
 800184e:	220f      	movs	r2, #15
 8001850:	fa02 f303 	lsl.w	r3, r2, r3
 8001854:	43db      	mvns	r3, r3
 8001856:	69ba      	ldr	r2, [r7, #24]
 8001858:	4013      	ands	r3, r2
 800185a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	691a      	ldr	r2, [r3, #16]
 8001860:	69fb      	ldr	r3, [r7, #28]
 8001862:	f003 0307 	and.w	r3, r3, #7
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	fa02 f303 	lsl.w	r3, r2, r3
 800186c:	69ba      	ldr	r2, [r7, #24]
 800186e:	4313      	orrs	r3, r2
 8001870:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001872:	69fb      	ldr	r3, [r7, #28]
 8001874:	08da      	lsrs	r2, r3, #3
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	3208      	adds	r2, #8
 800187a:	69b9      	ldr	r1, [r7, #24]
 800187c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	005b      	lsls	r3, r3, #1
 800188a:	2203      	movs	r2, #3
 800188c:	fa02 f303 	lsl.w	r3, r2, r3
 8001890:	43db      	mvns	r3, r3
 8001892:	69ba      	ldr	r2, [r7, #24]
 8001894:	4013      	ands	r3, r2
 8001896:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	f003 0203 	and.w	r2, r3, #3
 80018a0:	69fb      	ldr	r3, [r7, #28]
 80018a2:	005b      	lsls	r3, r3, #1
 80018a4:	fa02 f303 	lsl.w	r3, r2, r3
 80018a8:	69ba      	ldr	r2, [r7, #24]
 80018aa:	4313      	orrs	r3, r2
 80018ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	69ba      	ldr	r2, [r7, #24]
 80018b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80018bc:	2b00      	cmp	r3, #0
 80018be:	f000 80a2 	beq.w	8001a06 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018c2:	2300      	movs	r3, #0
 80018c4:	60fb      	str	r3, [r7, #12]
 80018c6:	4b57      	ldr	r3, [pc, #348]	@ (8001a24 <HAL_GPIO_Init+0x2e8>)
 80018c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ca:	4a56      	ldr	r2, [pc, #344]	@ (8001a24 <HAL_GPIO_Init+0x2e8>)
 80018cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80018d2:	4b54      	ldr	r3, [pc, #336]	@ (8001a24 <HAL_GPIO_Init+0x2e8>)
 80018d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018da:	60fb      	str	r3, [r7, #12]
 80018dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80018de:	4a52      	ldr	r2, [pc, #328]	@ (8001a28 <HAL_GPIO_Init+0x2ec>)
 80018e0:	69fb      	ldr	r3, [r7, #28]
 80018e2:	089b      	lsrs	r3, r3, #2
 80018e4:	3302      	adds	r3, #2
 80018e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80018ec:	69fb      	ldr	r3, [r7, #28]
 80018ee:	f003 0303 	and.w	r3, r3, #3
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	220f      	movs	r2, #15
 80018f6:	fa02 f303 	lsl.w	r3, r2, r3
 80018fa:	43db      	mvns	r3, r3
 80018fc:	69ba      	ldr	r2, [r7, #24]
 80018fe:	4013      	ands	r3, r2
 8001900:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4a49      	ldr	r2, [pc, #292]	@ (8001a2c <HAL_GPIO_Init+0x2f0>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d019      	beq.n	800193e <HAL_GPIO_Init+0x202>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	4a48      	ldr	r2, [pc, #288]	@ (8001a30 <HAL_GPIO_Init+0x2f4>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d013      	beq.n	800193a <HAL_GPIO_Init+0x1fe>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	4a47      	ldr	r2, [pc, #284]	@ (8001a34 <HAL_GPIO_Init+0x2f8>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d00d      	beq.n	8001936 <HAL_GPIO_Init+0x1fa>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	4a46      	ldr	r2, [pc, #280]	@ (8001a38 <HAL_GPIO_Init+0x2fc>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d007      	beq.n	8001932 <HAL_GPIO_Init+0x1f6>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4a45      	ldr	r2, [pc, #276]	@ (8001a3c <HAL_GPIO_Init+0x300>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d101      	bne.n	800192e <HAL_GPIO_Init+0x1f2>
 800192a:	2304      	movs	r3, #4
 800192c:	e008      	b.n	8001940 <HAL_GPIO_Init+0x204>
 800192e:	2307      	movs	r3, #7
 8001930:	e006      	b.n	8001940 <HAL_GPIO_Init+0x204>
 8001932:	2303      	movs	r3, #3
 8001934:	e004      	b.n	8001940 <HAL_GPIO_Init+0x204>
 8001936:	2302      	movs	r3, #2
 8001938:	e002      	b.n	8001940 <HAL_GPIO_Init+0x204>
 800193a:	2301      	movs	r3, #1
 800193c:	e000      	b.n	8001940 <HAL_GPIO_Init+0x204>
 800193e:	2300      	movs	r3, #0
 8001940:	69fa      	ldr	r2, [r7, #28]
 8001942:	f002 0203 	and.w	r2, r2, #3
 8001946:	0092      	lsls	r2, r2, #2
 8001948:	4093      	lsls	r3, r2
 800194a:	69ba      	ldr	r2, [r7, #24]
 800194c:	4313      	orrs	r3, r2
 800194e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001950:	4935      	ldr	r1, [pc, #212]	@ (8001a28 <HAL_GPIO_Init+0x2ec>)
 8001952:	69fb      	ldr	r3, [r7, #28]
 8001954:	089b      	lsrs	r3, r3, #2
 8001956:	3302      	adds	r3, #2
 8001958:	69ba      	ldr	r2, [r7, #24]
 800195a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800195e:	4b38      	ldr	r3, [pc, #224]	@ (8001a40 <HAL_GPIO_Init+0x304>)
 8001960:	689b      	ldr	r3, [r3, #8]
 8001962:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001964:	693b      	ldr	r3, [r7, #16]
 8001966:	43db      	mvns	r3, r3
 8001968:	69ba      	ldr	r2, [r7, #24]
 800196a:	4013      	ands	r3, r2
 800196c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001976:	2b00      	cmp	r3, #0
 8001978:	d003      	beq.n	8001982 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800197a:	69ba      	ldr	r2, [r7, #24]
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	4313      	orrs	r3, r2
 8001980:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001982:	4a2f      	ldr	r2, [pc, #188]	@ (8001a40 <HAL_GPIO_Init+0x304>)
 8001984:	69bb      	ldr	r3, [r7, #24]
 8001986:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001988:	4b2d      	ldr	r3, [pc, #180]	@ (8001a40 <HAL_GPIO_Init+0x304>)
 800198a:	68db      	ldr	r3, [r3, #12]
 800198c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800198e:	693b      	ldr	r3, [r7, #16]
 8001990:	43db      	mvns	r3, r3
 8001992:	69ba      	ldr	r2, [r7, #24]
 8001994:	4013      	ands	r3, r2
 8001996:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d003      	beq.n	80019ac <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80019a4:	69ba      	ldr	r2, [r7, #24]
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	4313      	orrs	r3, r2
 80019aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80019ac:	4a24      	ldr	r2, [pc, #144]	@ (8001a40 <HAL_GPIO_Init+0x304>)
 80019ae:	69bb      	ldr	r3, [r7, #24]
 80019b0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80019b2:	4b23      	ldr	r3, [pc, #140]	@ (8001a40 <HAL_GPIO_Init+0x304>)
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019b8:	693b      	ldr	r3, [r7, #16]
 80019ba:	43db      	mvns	r3, r3
 80019bc:	69ba      	ldr	r2, [r7, #24]
 80019be:	4013      	ands	r3, r2
 80019c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d003      	beq.n	80019d6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80019ce:	69ba      	ldr	r2, [r7, #24]
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	4313      	orrs	r3, r2
 80019d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80019d6:	4a1a      	ldr	r2, [pc, #104]	@ (8001a40 <HAL_GPIO_Init+0x304>)
 80019d8:	69bb      	ldr	r3, [r7, #24]
 80019da:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019dc:	4b18      	ldr	r3, [pc, #96]	@ (8001a40 <HAL_GPIO_Init+0x304>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019e2:	693b      	ldr	r3, [r7, #16]
 80019e4:	43db      	mvns	r3, r3
 80019e6:	69ba      	ldr	r2, [r7, #24]
 80019e8:	4013      	ands	r3, r2
 80019ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d003      	beq.n	8001a00 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80019f8:	69ba      	ldr	r2, [r7, #24]
 80019fa:	693b      	ldr	r3, [r7, #16]
 80019fc:	4313      	orrs	r3, r2
 80019fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a00:	4a0f      	ldr	r2, [pc, #60]	@ (8001a40 <HAL_GPIO_Init+0x304>)
 8001a02:	69bb      	ldr	r3, [r7, #24]
 8001a04:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	3301      	adds	r3, #1
 8001a0a:	61fb      	str	r3, [r7, #28]
 8001a0c:	69fb      	ldr	r3, [r7, #28]
 8001a0e:	2b0f      	cmp	r3, #15
 8001a10:	f67f aea2 	bls.w	8001758 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001a14:	bf00      	nop
 8001a16:	bf00      	nop
 8001a18:	3724      	adds	r7, #36	@ 0x24
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop
 8001a24:	40023800 	.word	0x40023800
 8001a28:	40013800 	.word	0x40013800
 8001a2c:	40020000 	.word	0x40020000
 8001a30:	40020400 	.word	0x40020400
 8001a34:	40020800 	.word	0x40020800
 8001a38:	40020c00 	.word	0x40020c00
 8001a3c:	40021000 	.word	0x40021000
 8001a40:	40013c00 	.word	0x40013c00

08001a44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
 8001a4c:	460b      	mov	r3, r1
 8001a4e:	807b      	strh	r3, [r7, #2]
 8001a50:	4613      	mov	r3, r2
 8001a52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a54:	787b      	ldrb	r3, [r7, #1]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d003      	beq.n	8001a62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a5a:	887a      	ldrh	r2, [r7, #2]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001a60:	e003      	b.n	8001a6a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001a62:	887b      	ldrh	r3, [r7, #2]
 8001a64:	041a      	lsls	r2, r3, #16
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	619a      	str	r2, [r3, #24]
}
 8001a6a:	bf00      	nop
 8001a6c:	370c      	adds	r7, #12
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
	...

08001a78 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	4603      	mov	r3, r0
 8001a80:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001a82:	4b08      	ldr	r3, [pc, #32]	@ (8001aa4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001a84:	695a      	ldr	r2, [r3, #20]
 8001a86:	88fb      	ldrh	r3, [r7, #6]
 8001a88:	4013      	ands	r3, r2
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d006      	beq.n	8001a9c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001a8e:	4a05      	ldr	r2, [pc, #20]	@ (8001aa4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001a90:	88fb      	ldrh	r3, [r7, #6]
 8001a92:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001a94:	88fb      	ldrh	r3, [r7, #6]
 8001a96:	4618      	mov	r0, r3
 8001a98:	f7fe fe26 	bl	80006e8 <HAL_GPIO_EXTI_Callback>
  }
}
 8001a9c:	bf00      	nop
 8001a9e:	3708      	adds	r7, #8
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	40013c00 	.word	0x40013c00

08001aa8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b086      	sub	sp, #24
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d101      	bne.n	8001aba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e267      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f003 0301 	and.w	r3, r3, #1
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d075      	beq.n	8001bb2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001ac6:	4b88      	ldr	r3, [pc, #544]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001ac8:	689b      	ldr	r3, [r3, #8]
 8001aca:	f003 030c 	and.w	r3, r3, #12
 8001ace:	2b04      	cmp	r3, #4
 8001ad0:	d00c      	beq.n	8001aec <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ad2:	4b85      	ldr	r3, [pc, #532]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001ad4:	689b      	ldr	r3, [r3, #8]
 8001ad6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001ada:	2b08      	cmp	r3, #8
 8001adc:	d112      	bne.n	8001b04 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ade:	4b82      	ldr	r3, [pc, #520]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ae6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001aea:	d10b      	bne.n	8001b04 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001aec:	4b7e      	ldr	r3, [pc, #504]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d05b      	beq.n	8001bb0 <HAL_RCC_OscConfig+0x108>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d157      	bne.n	8001bb0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001b00:	2301      	movs	r3, #1
 8001b02:	e242      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b0c:	d106      	bne.n	8001b1c <HAL_RCC_OscConfig+0x74>
 8001b0e:	4b76      	ldr	r3, [pc, #472]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4a75      	ldr	r2, [pc, #468]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001b14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b18:	6013      	str	r3, [r2, #0]
 8001b1a:	e01d      	b.n	8001b58 <HAL_RCC_OscConfig+0xb0>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001b24:	d10c      	bne.n	8001b40 <HAL_RCC_OscConfig+0x98>
 8001b26:	4b70      	ldr	r3, [pc, #448]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a6f      	ldr	r2, [pc, #444]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001b2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b30:	6013      	str	r3, [r2, #0]
 8001b32:	4b6d      	ldr	r3, [pc, #436]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a6c      	ldr	r2, [pc, #432]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001b38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b3c:	6013      	str	r3, [r2, #0]
 8001b3e:	e00b      	b.n	8001b58 <HAL_RCC_OscConfig+0xb0>
 8001b40:	4b69      	ldr	r3, [pc, #420]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a68      	ldr	r2, [pc, #416]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001b46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b4a:	6013      	str	r3, [r2, #0]
 8001b4c:	4b66      	ldr	r3, [pc, #408]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a65      	ldr	r2, [pc, #404]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001b52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d013      	beq.n	8001b88 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b60:	f7ff fc3c 	bl	80013dc <HAL_GetTick>
 8001b64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b66:	e008      	b.n	8001b7a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b68:	f7ff fc38 	bl	80013dc <HAL_GetTick>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	693b      	ldr	r3, [r7, #16]
 8001b70:	1ad3      	subs	r3, r2, r3
 8001b72:	2b64      	cmp	r3, #100	@ 0x64
 8001b74:	d901      	bls.n	8001b7a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001b76:	2303      	movs	r3, #3
 8001b78:	e207      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b7a:	4b5b      	ldr	r3, [pc, #364]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d0f0      	beq.n	8001b68 <HAL_RCC_OscConfig+0xc0>
 8001b86:	e014      	b.n	8001bb2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b88:	f7ff fc28 	bl	80013dc <HAL_GetTick>
 8001b8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b8e:	e008      	b.n	8001ba2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b90:	f7ff fc24 	bl	80013dc <HAL_GetTick>
 8001b94:	4602      	mov	r2, r0
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	2b64      	cmp	r3, #100	@ 0x64
 8001b9c:	d901      	bls.n	8001ba2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	e1f3      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ba2:	4b51      	ldr	r3, [pc, #324]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d1f0      	bne.n	8001b90 <HAL_RCC_OscConfig+0xe8>
 8001bae:	e000      	b.n	8001bb2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bb0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f003 0302 	and.w	r3, r3, #2
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d063      	beq.n	8001c86 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001bbe:	4b4a      	ldr	r3, [pc, #296]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	f003 030c 	and.w	r3, r3, #12
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d00b      	beq.n	8001be2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001bca:	4b47      	ldr	r3, [pc, #284]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001bcc:	689b      	ldr	r3, [r3, #8]
 8001bce:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001bd2:	2b08      	cmp	r3, #8
 8001bd4:	d11c      	bne.n	8001c10 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001bd6:	4b44      	ldr	r3, [pc, #272]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d116      	bne.n	8001c10 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001be2:	4b41      	ldr	r3, [pc, #260]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f003 0302 	and.w	r3, r3, #2
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d005      	beq.n	8001bfa <HAL_RCC_OscConfig+0x152>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	68db      	ldr	r3, [r3, #12]
 8001bf2:	2b01      	cmp	r3, #1
 8001bf4:	d001      	beq.n	8001bfa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	e1c7      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bfa:	4b3b      	ldr	r3, [pc, #236]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	691b      	ldr	r3, [r3, #16]
 8001c06:	00db      	lsls	r3, r3, #3
 8001c08:	4937      	ldr	r1, [pc, #220]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001c0a:	4313      	orrs	r3, r2
 8001c0c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c0e:	e03a      	b.n	8001c86 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d020      	beq.n	8001c5a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c18:	4b34      	ldr	r3, [pc, #208]	@ (8001cec <HAL_RCC_OscConfig+0x244>)
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c1e:	f7ff fbdd 	bl	80013dc <HAL_GetTick>
 8001c22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c24:	e008      	b.n	8001c38 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c26:	f7ff fbd9 	bl	80013dc <HAL_GetTick>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	d901      	bls.n	8001c38 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001c34:	2303      	movs	r3, #3
 8001c36:	e1a8      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c38:	4b2b      	ldr	r3, [pc, #172]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f003 0302 	and.w	r3, r3, #2
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d0f0      	beq.n	8001c26 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c44:	4b28      	ldr	r3, [pc, #160]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	691b      	ldr	r3, [r3, #16]
 8001c50:	00db      	lsls	r3, r3, #3
 8001c52:	4925      	ldr	r1, [pc, #148]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001c54:	4313      	orrs	r3, r2
 8001c56:	600b      	str	r3, [r1, #0]
 8001c58:	e015      	b.n	8001c86 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c5a:	4b24      	ldr	r3, [pc, #144]	@ (8001cec <HAL_RCC_OscConfig+0x244>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c60:	f7ff fbbc 	bl	80013dc <HAL_GetTick>
 8001c64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c66:	e008      	b.n	8001c7a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c68:	f7ff fbb8 	bl	80013dc <HAL_GetTick>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	2b02      	cmp	r3, #2
 8001c74:	d901      	bls.n	8001c7a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001c76:	2303      	movs	r3, #3
 8001c78:	e187      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c7a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 0302 	and.w	r3, r3, #2
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d1f0      	bne.n	8001c68 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 0308 	and.w	r3, r3, #8
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d036      	beq.n	8001d00 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	695b      	ldr	r3, [r3, #20]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d016      	beq.n	8001cc8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c9a:	4b15      	ldr	r3, [pc, #84]	@ (8001cf0 <HAL_RCC_OscConfig+0x248>)
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ca0:	f7ff fb9c 	bl	80013dc <HAL_GetTick>
 8001ca4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ca6:	e008      	b.n	8001cba <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ca8:	f7ff fb98 	bl	80013dc <HAL_GetTick>
 8001cac:	4602      	mov	r2, r0
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	1ad3      	subs	r3, r2, r3
 8001cb2:	2b02      	cmp	r3, #2
 8001cb4:	d901      	bls.n	8001cba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	e167      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cba:	4b0b      	ldr	r3, [pc, #44]	@ (8001ce8 <HAL_RCC_OscConfig+0x240>)
 8001cbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001cbe:	f003 0302 	and.w	r3, r3, #2
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d0f0      	beq.n	8001ca8 <HAL_RCC_OscConfig+0x200>
 8001cc6:	e01b      	b.n	8001d00 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cc8:	4b09      	ldr	r3, [pc, #36]	@ (8001cf0 <HAL_RCC_OscConfig+0x248>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cce:	f7ff fb85 	bl	80013dc <HAL_GetTick>
 8001cd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cd4:	e00e      	b.n	8001cf4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cd6:	f7ff fb81 	bl	80013dc <HAL_GetTick>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	1ad3      	subs	r3, r2, r3
 8001ce0:	2b02      	cmp	r3, #2
 8001ce2:	d907      	bls.n	8001cf4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	e150      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
 8001ce8:	40023800 	.word	0x40023800
 8001cec:	42470000 	.word	0x42470000
 8001cf0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cf4:	4b88      	ldr	r3, [pc, #544]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001cf6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001cf8:	f003 0302 	and.w	r3, r3, #2
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d1ea      	bne.n	8001cd6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f003 0304 	and.w	r3, r3, #4
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	f000 8097 	beq.w	8001e3c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d12:	4b81      	ldr	r3, [pc, #516]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d10f      	bne.n	8001d3e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d1e:	2300      	movs	r3, #0
 8001d20:	60bb      	str	r3, [r7, #8]
 8001d22:	4b7d      	ldr	r3, [pc, #500]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d26:	4a7c      	ldr	r2, [pc, #496]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001d28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d2e:	4b7a      	ldr	r3, [pc, #488]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d36:	60bb      	str	r3, [r7, #8]
 8001d38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d3e:	4b77      	ldr	r3, [pc, #476]	@ (8001f1c <HAL_RCC_OscConfig+0x474>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d118      	bne.n	8001d7c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d4a:	4b74      	ldr	r3, [pc, #464]	@ (8001f1c <HAL_RCC_OscConfig+0x474>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a73      	ldr	r2, [pc, #460]	@ (8001f1c <HAL_RCC_OscConfig+0x474>)
 8001d50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d56:	f7ff fb41 	bl	80013dc <HAL_GetTick>
 8001d5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d5c:	e008      	b.n	8001d70 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d5e:	f7ff fb3d 	bl	80013dc <HAL_GetTick>
 8001d62:	4602      	mov	r2, r0
 8001d64:	693b      	ldr	r3, [r7, #16]
 8001d66:	1ad3      	subs	r3, r2, r3
 8001d68:	2b02      	cmp	r3, #2
 8001d6a:	d901      	bls.n	8001d70 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001d6c:	2303      	movs	r3, #3
 8001d6e:	e10c      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d70:	4b6a      	ldr	r3, [pc, #424]	@ (8001f1c <HAL_RCC_OscConfig+0x474>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d0f0      	beq.n	8001d5e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d106      	bne.n	8001d92 <HAL_RCC_OscConfig+0x2ea>
 8001d84:	4b64      	ldr	r3, [pc, #400]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001d86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d88:	4a63      	ldr	r2, [pc, #396]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001d8a:	f043 0301 	orr.w	r3, r3, #1
 8001d8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d90:	e01c      	b.n	8001dcc <HAL_RCC_OscConfig+0x324>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	2b05      	cmp	r3, #5
 8001d98:	d10c      	bne.n	8001db4 <HAL_RCC_OscConfig+0x30c>
 8001d9a:	4b5f      	ldr	r3, [pc, #380]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001d9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d9e:	4a5e      	ldr	r2, [pc, #376]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001da0:	f043 0304 	orr.w	r3, r3, #4
 8001da4:	6713      	str	r3, [r2, #112]	@ 0x70
 8001da6:	4b5c      	ldr	r3, [pc, #368]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001da8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001daa:	4a5b      	ldr	r2, [pc, #364]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001dac:	f043 0301 	orr.w	r3, r3, #1
 8001db0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001db2:	e00b      	b.n	8001dcc <HAL_RCC_OscConfig+0x324>
 8001db4:	4b58      	ldr	r3, [pc, #352]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001db6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001db8:	4a57      	ldr	r2, [pc, #348]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001dba:	f023 0301 	bic.w	r3, r3, #1
 8001dbe:	6713      	str	r3, [r2, #112]	@ 0x70
 8001dc0:	4b55      	ldr	r3, [pc, #340]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001dc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001dc4:	4a54      	ldr	r2, [pc, #336]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001dc6:	f023 0304 	bic.w	r3, r3, #4
 8001dca:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d015      	beq.n	8001e00 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dd4:	f7ff fb02 	bl	80013dc <HAL_GetTick>
 8001dd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dda:	e00a      	b.n	8001df2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ddc:	f7ff fafe 	bl	80013dc <HAL_GetTick>
 8001de0:	4602      	mov	r2, r0
 8001de2:	693b      	ldr	r3, [r7, #16]
 8001de4:	1ad3      	subs	r3, r2, r3
 8001de6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d901      	bls.n	8001df2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001dee:	2303      	movs	r3, #3
 8001df0:	e0cb      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001df2:	4b49      	ldr	r3, [pc, #292]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001df4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001df6:	f003 0302 	and.w	r3, r3, #2
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d0ee      	beq.n	8001ddc <HAL_RCC_OscConfig+0x334>
 8001dfe:	e014      	b.n	8001e2a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e00:	f7ff faec 	bl	80013dc <HAL_GetTick>
 8001e04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e06:	e00a      	b.n	8001e1e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e08:	f7ff fae8 	bl	80013dc <HAL_GetTick>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d901      	bls.n	8001e1e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001e1a:	2303      	movs	r3, #3
 8001e1c:	e0b5      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e1e:	4b3e      	ldr	r3, [pc, #248]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001e20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e22:	f003 0302 	and.w	r3, r3, #2
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d1ee      	bne.n	8001e08 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001e2a:	7dfb      	ldrb	r3, [r7, #23]
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d105      	bne.n	8001e3c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e30:	4b39      	ldr	r3, [pc, #228]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e34:	4a38      	ldr	r2, [pc, #224]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001e36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e3a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	699b      	ldr	r3, [r3, #24]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	f000 80a1 	beq.w	8001f88 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001e46:	4b34      	ldr	r3, [pc, #208]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001e48:	689b      	ldr	r3, [r3, #8]
 8001e4a:	f003 030c 	and.w	r3, r3, #12
 8001e4e:	2b08      	cmp	r3, #8
 8001e50:	d05c      	beq.n	8001f0c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	699b      	ldr	r3, [r3, #24]
 8001e56:	2b02      	cmp	r3, #2
 8001e58:	d141      	bne.n	8001ede <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e5a:	4b31      	ldr	r3, [pc, #196]	@ (8001f20 <HAL_RCC_OscConfig+0x478>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e60:	f7ff fabc 	bl	80013dc <HAL_GetTick>
 8001e64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e66:	e008      	b.n	8001e7a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e68:	f7ff fab8 	bl	80013dc <HAL_GetTick>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	1ad3      	subs	r3, r2, r3
 8001e72:	2b02      	cmp	r3, #2
 8001e74:	d901      	bls.n	8001e7a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001e76:	2303      	movs	r3, #3
 8001e78:	e087      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e7a:	4b27      	ldr	r3, [pc, #156]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d1f0      	bne.n	8001e68 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	69da      	ldr	r2, [r3, #28]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6a1b      	ldr	r3, [r3, #32]
 8001e8e:	431a      	orrs	r2, r3
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e94:	019b      	lsls	r3, r3, #6
 8001e96:	431a      	orrs	r2, r3
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e9c:	085b      	lsrs	r3, r3, #1
 8001e9e:	3b01      	subs	r3, #1
 8001ea0:	041b      	lsls	r3, r3, #16
 8001ea2:	431a      	orrs	r2, r3
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ea8:	061b      	lsls	r3, r3, #24
 8001eaa:	491b      	ldr	r1, [pc, #108]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001eac:	4313      	orrs	r3, r2
 8001eae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001eb0:	4b1b      	ldr	r3, [pc, #108]	@ (8001f20 <HAL_RCC_OscConfig+0x478>)
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb6:	f7ff fa91 	bl	80013dc <HAL_GetTick>
 8001eba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ebc:	e008      	b.n	8001ed0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ebe:	f7ff fa8d 	bl	80013dc <HAL_GetTick>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	1ad3      	subs	r3, r2, r3
 8001ec8:	2b02      	cmp	r3, #2
 8001eca:	d901      	bls.n	8001ed0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001ecc:	2303      	movs	r3, #3
 8001ece:	e05c      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ed0:	4b11      	ldr	r3, [pc, #68]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d0f0      	beq.n	8001ebe <HAL_RCC_OscConfig+0x416>
 8001edc:	e054      	b.n	8001f88 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ede:	4b10      	ldr	r3, [pc, #64]	@ (8001f20 <HAL_RCC_OscConfig+0x478>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee4:	f7ff fa7a 	bl	80013dc <HAL_GetTick>
 8001ee8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001eea:	e008      	b.n	8001efe <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001eec:	f7ff fa76 	bl	80013dc <HAL_GetTick>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	2b02      	cmp	r3, #2
 8001ef8:	d901      	bls.n	8001efe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001efa:	2303      	movs	r3, #3
 8001efc:	e045      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001efe:	4b06      	ldr	r3, [pc, #24]	@ (8001f18 <HAL_RCC_OscConfig+0x470>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d1f0      	bne.n	8001eec <HAL_RCC_OscConfig+0x444>
 8001f0a:	e03d      	b.n	8001f88 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	699b      	ldr	r3, [r3, #24]
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	d107      	bne.n	8001f24 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	e038      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
 8001f18:	40023800 	.word	0x40023800
 8001f1c:	40007000 	.word	0x40007000
 8001f20:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001f24:	4b1b      	ldr	r3, [pc, #108]	@ (8001f94 <HAL_RCC_OscConfig+0x4ec>)
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	699b      	ldr	r3, [r3, #24]
 8001f2e:	2b01      	cmp	r3, #1
 8001f30:	d028      	beq.n	8001f84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d121      	bne.n	8001f84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f4a:	429a      	cmp	r2, r3
 8001f4c:	d11a      	bne.n	8001f84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001f4e:	68fa      	ldr	r2, [r7, #12]
 8001f50:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001f54:	4013      	ands	r3, r2
 8001f56:	687a      	ldr	r2, [r7, #4]
 8001f58:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001f5a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d111      	bne.n	8001f84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f6a:	085b      	lsrs	r3, r3, #1
 8001f6c:	3b01      	subs	r3, #1
 8001f6e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d107      	bne.n	8001f84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f7e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001f80:	429a      	cmp	r2, r3
 8001f82:	d001      	beq.n	8001f88 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001f84:	2301      	movs	r3, #1
 8001f86:	e000      	b.n	8001f8a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001f88:	2300      	movs	r3, #0
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3718      	adds	r7, #24
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	40023800 	.word	0x40023800

08001f98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b084      	sub	sp, #16
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
 8001fa0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d101      	bne.n	8001fac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e0cc      	b.n	8002146 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001fac:	4b68      	ldr	r3, [pc, #416]	@ (8002150 <HAL_RCC_ClockConfig+0x1b8>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f003 0307 	and.w	r3, r3, #7
 8001fb4:	683a      	ldr	r2, [r7, #0]
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	d90c      	bls.n	8001fd4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fba:	4b65      	ldr	r3, [pc, #404]	@ (8002150 <HAL_RCC_ClockConfig+0x1b8>)
 8001fbc:	683a      	ldr	r2, [r7, #0]
 8001fbe:	b2d2      	uxtb	r2, r2
 8001fc0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fc2:	4b63      	ldr	r3, [pc, #396]	@ (8002150 <HAL_RCC_ClockConfig+0x1b8>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f003 0307 	and.w	r3, r3, #7
 8001fca:	683a      	ldr	r2, [r7, #0]
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d001      	beq.n	8001fd4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	e0b8      	b.n	8002146 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f003 0302 	and.w	r3, r3, #2
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d020      	beq.n	8002022 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f003 0304 	and.w	r3, r3, #4
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d005      	beq.n	8001ff8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001fec:	4b59      	ldr	r3, [pc, #356]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	4a58      	ldr	r2, [pc, #352]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 8001ff2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001ff6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f003 0308 	and.w	r3, r3, #8
 8002000:	2b00      	cmp	r3, #0
 8002002:	d005      	beq.n	8002010 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002004:	4b53      	ldr	r3, [pc, #332]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	4a52      	ldr	r2, [pc, #328]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 800200a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800200e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002010:	4b50      	ldr	r3, [pc, #320]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 8002012:	689b      	ldr	r3, [r3, #8]
 8002014:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	494d      	ldr	r1, [pc, #308]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 800201e:	4313      	orrs	r3, r2
 8002020:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f003 0301 	and.w	r3, r3, #1
 800202a:	2b00      	cmp	r3, #0
 800202c:	d044      	beq.n	80020b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	2b01      	cmp	r3, #1
 8002034:	d107      	bne.n	8002046 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002036:	4b47      	ldr	r3, [pc, #284]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800203e:	2b00      	cmp	r3, #0
 8002040:	d119      	bne.n	8002076 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	e07f      	b.n	8002146 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	2b02      	cmp	r3, #2
 800204c:	d003      	beq.n	8002056 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002052:	2b03      	cmp	r3, #3
 8002054:	d107      	bne.n	8002066 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002056:	4b3f      	ldr	r3, [pc, #252]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800205e:	2b00      	cmp	r3, #0
 8002060:	d109      	bne.n	8002076 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e06f      	b.n	8002146 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002066:	4b3b      	ldr	r3, [pc, #236]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 0302 	and.w	r3, r3, #2
 800206e:	2b00      	cmp	r3, #0
 8002070:	d101      	bne.n	8002076 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e067      	b.n	8002146 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002076:	4b37      	ldr	r3, [pc, #220]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 8002078:	689b      	ldr	r3, [r3, #8]
 800207a:	f023 0203 	bic.w	r2, r3, #3
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	4934      	ldr	r1, [pc, #208]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 8002084:	4313      	orrs	r3, r2
 8002086:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002088:	f7ff f9a8 	bl	80013dc <HAL_GetTick>
 800208c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800208e:	e00a      	b.n	80020a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002090:	f7ff f9a4 	bl	80013dc <HAL_GetTick>
 8002094:	4602      	mov	r2, r0
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800209e:	4293      	cmp	r3, r2
 80020a0:	d901      	bls.n	80020a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80020a2:	2303      	movs	r3, #3
 80020a4:	e04f      	b.n	8002146 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020a6:	4b2b      	ldr	r3, [pc, #172]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	f003 020c 	and.w	r2, r3, #12
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	429a      	cmp	r2, r3
 80020b6:	d1eb      	bne.n	8002090 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80020b8:	4b25      	ldr	r3, [pc, #148]	@ (8002150 <HAL_RCC_ClockConfig+0x1b8>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f003 0307 	and.w	r3, r3, #7
 80020c0:	683a      	ldr	r2, [r7, #0]
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d20c      	bcs.n	80020e0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020c6:	4b22      	ldr	r3, [pc, #136]	@ (8002150 <HAL_RCC_ClockConfig+0x1b8>)
 80020c8:	683a      	ldr	r2, [r7, #0]
 80020ca:	b2d2      	uxtb	r2, r2
 80020cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020ce:	4b20      	ldr	r3, [pc, #128]	@ (8002150 <HAL_RCC_ClockConfig+0x1b8>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f003 0307 	and.w	r3, r3, #7
 80020d6:	683a      	ldr	r2, [r7, #0]
 80020d8:	429a      	cmp	r2, r3
 80020da:	d001      	beq.n	80020e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80020dc:	2301      	movs	r3, #1
 80020de:	e032      	b.n	8002146 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 0304 	and.w	r3, r3, #4
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d008      	beq.n	80020fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020ec:	4b19      	ldr	r3, [pc, #100]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	4916      	ldr	r1, [pc, #88]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 80020fa:	4313      	orrs	r3, r2
 80020fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 0308 	and.w	r3, r3, #8
 8002106:	2b00      	cmp	r3, #0
 8002108:	d009      	beq.n	800211e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800210a:	4b12      	ldr	r3, [pc, #72]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	691b      	ldr	r3, [r3, #16]
 8002116:	00db      	lsls	r3, r3, #3
 8002118:	490e      	ldr	r1, [pc, #56]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 800211a:	4313      	orrs	r3, r2
 800211c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800211e:	f000 f821 	bl	8002164 <HAL_RCC_GetSysClockFreq>
 8002122:	4602      	mov	r2, r0
 8002124:	4b0b      	ldr	r3, [pc, #44]	@ (8002154 <HAL_RCC_ClockConfig+0x1bc>)
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	091b      	lsrs	r3, r3, #4
 800212a:	f003 030f 	and.w	r3, r3, #15
 800212e:	490a      	ldr	r1, [pc, #40]	@ (8002158 <HAL_RCC_ClockConfig+0x1c0>)
 8002130:	5ccb      	ldrb	r3, [r1, r3]
 8002132:	fa22 f303 	lsr.w	r3, r2, r3
 8002136:	4a09      	ldr	r2, [pc, #36]	@ (800215c <HAL_RCC_ClockConfig+0x1c4>)
 8002138:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800213a:	4b09      	ldr	r3, [pc, #36]	@ (8002160 <HAL_RCC_ClockConfig+0x1c8>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4618      	mov	r0, r3
 8002140:	f7ff f908 	bl	8001354 <HAL_InitTick>

  return HAL_OK;
 8002144:	2300      	movs	r3, #0
}
 8002146:	4618      	mov	r0, r3
 8002148:	3710      	adds	r7, #16
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	40023c00 	.word	0x40023c00
 8002154:	40023800 	.word	0x40023800
 8002158:	080050b4 	.word	0x080050b4
 800215c:	20000008 	.word	0x20000008
 8002160:	2000000c 	.word	0x2000000c

08002164 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002164:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002168:	b090      	sub	sp, #64	@ 0x40
 800216a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800216c:	2300      	movs	r3, #0
 800216e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002170:	2300      	movs	r3, #0
 8002172:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002174:	2300      	movs	r3, #0
 8002176:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002178:	2300      	movs	r3, #0
 800217a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800217c:	4b59      	ldr	r3, [pc, #356]	@ (80022e4 <HAL_RCC_GetSysClockFreq+0x180>)
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	f003 030c 	and.w	r3, r3, #12
 8002184:	2b08      	cmp	r3, #8
 8002186:	d00d      	beq.n	80021a4 <HAL_RCC_GetSysClockFreq+0x40>
 8002188:	2b08      	cmp	r3, #8
 800218a:	f200 80a1 	bhi.w	80022d0 <HAL_RCC_GetSysClockFreq+0x16c>
 800218e:	2b00      	cmp	r3, #0
 8002190:	d002      	beq.n	8002198 <HAL_RCC_GetSysClockFreq+0x34>
 8002192:	2b04      	cmp	r3, #4
 8002194:	d003      	beq.n	800219e <HAL_RCC_GetSysClockFreq+0x3a>
 8002196:	e09b      	b.n	80022d0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002198:	4b53      	ldr	r3, [pc, #332]	@ (80022e8 <HAL_RCC_GetSysClockFreq+0x184>)
 800219a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800219c:	e09b      	b.n	80022d6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800219e:	4b53      	ldr	r3, [pc, #332]	@ (80022ec <HAL_RCC_GetSysClockFreq+0x188>)
 80021a0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80021a2:	e098      	b.n	80022d6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80021a4:	4b4f      	ldr	r3, [pc, #316]	@ (80022e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80021ac:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80021ae:	4b4d      	ldr	r3, [pc, #308]	@ (80022e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d028      	beq.n	800220c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021ba:	4b4a      	ldr	r3, [pc, #296]	@ (80022e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	099b      	lsrs	r3, r3, #6
 80021c0:	2200      	movs	r2, #0
 80021c2:	623b      	str	r3, [r7, #32]
 80021c4:	627a      	str	r2, [r7, #36]	@ 0x24
 80021c6:	6a3b      	ldr	r3, [r7, #32]
 80021c8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80021cc:	2100      	movs	r1, #0
 80021ce:	4b47      	ldr	r3, [pc, #284]	@ (80022ec <HAL_RCC_GetSysClockFreq+0x188>)
 80021d0:	fb03 f201 	mul.w	r2, r3, r1
 80021d4:	2300      	movs	r3, #0
 80021d6:	fb00 f303 	mul.w	r3, r0, r3
 80021da:	4413      	add	r3, r2
 80021dc:	4a43      	ldr	r2, [pc, #268]	@ (80022ec <HAL_RCC_GetSysClockFreq+0x188>)
 80021de:	fba0 1202 	umull	r1, r2, r0, r2
 80021e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80021e4:	460a      	mov	r2, r1
 80021e6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80021e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80021ea:	4413      	add	r3, r2
 80021ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80021ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021f0:	2200      	movs	r2, #0
 80021f2:	61bb      	str	r3, [r7, #24]
 80021f4:	61fa      	str	r2, [r7, #28]
 80021f6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80021fa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80021fe:	f7fe f847 	bl	8000290 <__aeabi_uldivmod>
 8002202:	4602      	mov	r2, r0
 8002204:	460b      	mov	r3, r1
 8002206:	4613      	mov	r3, r2
 8002208:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800220a:	e053      	b.n	80022b4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800220c:	4b35      	ldr	r3, [pc, #212]	@ (80022e4 <HAL_RCC_GetSysClockFreq+0x180>)
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	099b      	lsrs	r3, r3, #6
 8002212:	2200      	movs	r2, #0
 8002214:	613b      	str	r3, [r7, #16]
 8002216:	617a      	str	r2, [r7, #20]
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800221e:	f04f 0b00 	mov.w	fp, #0
 8002222:	4652      	mov	r2, sl
 8002224:	465b      	mov	r3, fp
 8002226:	f04f 0000 	mov.w	r0, #0
 800222a:	f04f 0100 	mov.w	r1, #0
 800222e:	0159      	lsls	r1, r3, #5
 8002230:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002234:	0150      	lsls	r0, r2, #5
 8002236:	4602      	mov	r2, r0
 8002238:	460b      	mov	r3, r1
 800223a:	ebb2 080a 	subs.w	r8, r2, sl
 800223e:	eb63 090b 	sbc.w	r9, r3, fp
 8002242:	f04f 0200 	mov.w	r2, #0
 8002246:	f04f 0300 	mov.w	r3, #0
 800224a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800224e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002252:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002256:	ebb2 0408 	subs.w	r4, r2, r8
 800225a:	eb63 0509 	sbc.w	r5, r3, r9
 800225e:	f04f 0200 	mov.w	r2, #0
 8002262:	f04f 0300 	mov.w	r3, #0
 8002266:	00eb      	lsls	r3, r5, #3
 8002268:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800226c:	00e2      	lsls	r2, r4, #3
 800226e:	4614      	mov	r4, r2
 8002270:	461d      	mov	r5, r3
 8002272:	eb14 030a 	adds.w	r3, r4, sl
 8002276:	603b      	str	r3, [r7, #0]
 8002278:	eb45 030b 	adc.w	r3, r5, fp
 800227c:	607b      	str	r3, [r7, #4]
 800227e:	f04f 0200 	mov.w	r2, #0
 8002282:	f04f 0300 	mov.w	r3, #0
 8002286:	e9d7 4500 	ldrd	r4, r5, [r7]
 800228a:	4629      	mov	r1, r5
 800228c:	028b      	lsls	r3, r1, #10
 800228e:	4621      	mov	r1, r4
 8002290:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002294:	4621      	mov	r1, r4
 8002296:	028a      	lsls	r2, r1, #10
 8002298:	4610      	mov	r0, r2
 800229a:	4619      	mov	r1, r3
 800229c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800229e:	2200      	movs	r2, #0
 80022a0:	60bb      	str	r3, [r7, #8]
 80022a2:	60fa      	str	r2, [r7, #12]
 80022a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80022a8:	f7fd fff2 	bl	8000290 <__aeabi_uldivmod>
 80022ac:	4602      	mov	r2, r0
 80022ae:	460b      	mov	r3, r1
 80022b0:	4613      	mov	r3, r2
 80022b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80022b4:	4b0b      	ldr	r3, [pc, #44]	@ (80022e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	0c1b      	lsrs	r3, r3, #16
 80022ba:	f003 0303 	and.w	r3, r3, #3
 80022be:	3301      	adds	r3, #1
 80022c0:	005b      	lsls	r3, r3, #1
 80022c2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80022c4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80022c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80022cc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80022ce:	e002      	b.n	80022d6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80022d0:	4b05      	ldr	r3, [pc, #20]	@ (80022e8 <HAL_RCC_GetSysClockFreq+0x184>)
 80022d2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80022d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80022d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80022d8:	4618      	mov	r0, r3
 80022da:	3740      	adds	r7, #64	@ 0x40
 80022dc:	46bd      	mov	sp, r7
 80022de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80022e2:	bf00      	nop
 80022e4:	40023800 	.word	0x40023800
 80022e8:	00f42400 	.word	0x00f42400
 80022ec:	017d7840 	.word	0x017d7840

080022f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022f0:	b480      	push	{r7}
 80022f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80022f4:	4b03      	ldr	r3, [pc, #12]	@ (8002304 <HAL_RCC_GetHCLKFreq+0x14>)
 80022f6:	681b      	ldr	r3, [r3, #0]
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop
 8002304:	20000008 	.word	0x20000008

08002308 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800230c:	f7ff fff0 	bl	80022f0 <HAL_RCC_GetHCLKFreq>
 8002310:	4602      	mov	r2, r0
 8002312:	4b05      	ldr	r3, [pc, #20]	@ (8002328 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	0a9b      	lsrs	r3, r3, #10
 8002318:	f003 0307 	and.w	r3, r3, #7
 800231c:	4903      	ldr	r1, [pc, #12]	@ (800232c <HAL_RCC_GetPCLK1Freq+0x24>)
 800231e:	5ccb      	ldrb	r3, [r1, r3]
 8002320:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002324:	4618      	mov	r0, r3
 8002326:	bd80      	pop	{r7, pc}
 8002328:	40023800 	.word	0x40023800
 800232c:	080050c4 	.word	0x080050c4

08002330 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002334:	f7ff ffdc 	bl	80022f0 <HAL_RCC_GetHCLKFreq>
 8002338:	4602      	mov	r2, r0
 800233a:	4b05      	ldr	r3, [pc, #20]	@ (8002350 <HAL_RCC_GetPCLK2Freq+0x20>)
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	0b5b      	lsrs	r3, r3, #13
 8002340:	f003 0307 	and.w	r3, r3, #7
 8002344:	4903      	ldr	r1, [pc, #12]	@ (8002354 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002346:	5ccb      	ldrb	r3, [r1, r3]
 8002348:	fa22 f303 	lsr.w	r3, r2, r3
}
 800234c:	4618      	mov	r0, r3
 800234e:	bd80      	pop	{r7, pc}
 8002350:	40023800 	.word	0x40023800
 8002354:	080050c4 	.word	0x080050c4

08002358 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b082      	sub	sp, #8
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d101      	bne.n	800236a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	e041      	b.n	80023ee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002370:	b2db      	uxtb	r3, r3
 8002372:	2b00      	cmp	r3, #0
 8002374:	d106      	bne.n	8002384 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2200      	movs	r2, #0
 800237a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800237e:	6878      	ldr	r0, [r7, #4]
 8002380:	f7fe fe3c 	bl	8000ffc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2202      	movs	r2, #2
 8002388:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	3304      	adds	r3, #4
 8002394:	4619      	mov	r1, r3
 8002396:	4610      	mov	r0, r2
 8002398:	f000 fa9e 	bl	80028d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2201      	movs	r2, #1
 80023a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2201      	movs	r2, #1
 80023a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2201      	movs	r2, #1
 80023b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2201      	movs	r2, #1
 80023b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2201      	movs	r2, #1
 80023c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2201      	movs	r2, #1
 80023c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2201      	movs	r2, #1
 80023d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2201      	movs	r2, #1
 80023d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2201      	movs	r2, #1
 80023e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2201      	movs	r2, #1
 80023e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80023ec:	2300      	movs	r3, #0
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3708      	adds	r7, #8
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
	...

080023f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b085      	sub	sp, #20
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002406:	b2db      	uxtb	r3, r3
 8002408:	2b01      	cmp	r3, #1
 800240a:	d001      	beq.n	8002410 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800240c:	2301      	movs	r3, #1
 800240e:	e044      	b.n	800249a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2202      	movs	r2, #2
 8002414:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	68da      	ldr	r2, [r3, #12]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f042 0201 	orr.w	r2, r2, #1
 8002426:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a1e      	ldr	r2, [pc, #120]	@ (80024a8 <HAL_TIM_Base_Start_IT+0xb0>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d018      	beq.n	8002464 <HAL_TIM_Base_Start_IT+0x6c>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800243a:	d013      	beq.n	8002464 <HAL_TIM_Base_Start_IT+0x6c>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a1a      	ldr	r2, [pc, #104]	@ (80024ac <HAL_TIM_Base_Start_IT+0xb4>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d00e      	beq.n	8002464 <HAL_TIM_Base_Start_IT+0x6c>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a19      	ldr	r2, [pc, #100]	@ (80024b0 <HAL_TIM_Base_Start_IT+0xb8>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d009      	beq.n	8002464 <HAL_TIM_Base_Start_IT+0x6c>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a17      	ldr	r2, [pc, #92]	@ (80024b4 <HAL_TIM_Base_Start_IT+0xbc>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d004      	beq.n	8002464 <HAL_TIM_Base_Start_IT+0x6c>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a16      	ldr	r2, [pc, #88]	@ (80024b8 <HAL_TIM_Base_Start_IT+0xc0>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d111      	bne.n	8002488 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	f003 0307 	and.w	r3, r3, #7
 800246e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	2b06      	cmp	r3, #6
 8002474:	d010      	beq.n	8002498 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f042 0201 	orr.w	r2, r2, #1
 8002484:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002486:	e007      	b.n	8002498 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f042 0201 	orr.w	r2, r2, #1
 8002496:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002498:	2300      	movs	r3, #0
}
 800249a:	4618      	mov	r0, r3
 800249c:	3714      	adds	r7, #20
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	40010000 	.word	0x40010000
 80024ac:	40000400 	.word	0x40000400
 80024b0:	40000800 	.word	0x40000800
 80024b4:	40000c00 	.word	0x40000c00
 80024b8:	40014000 	.word	0x40014000

080024bc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	68da      	ldr	r2, [r3, #12]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f022 0201 	bic.w	r2, r2, #1
 80024d2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	6a1a      	ldr	r2, [r3, #32]
 80024da:	f241 1311 	movw	r3, #4369	@ 0x1111
 80024de:	4013      	ands	r3, r2
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d10f      	bne.n	8002504 <HAL_TIM_Base_Stop_IT+0x48>
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	6a1a      	ldr	r2, [r3, #32]
 80024ea:	f240 4344 	movw	r3, #1092	@ 0x444
 80024ee:	4013      	ands	r3, r2
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d107      	bne.n	8002504 <HAL_TIM_Base_Stop_IT+0x48>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f022 0201 	bic.w	r2, r2, #1
 8002502:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2201      	movs	r2, #1
 8002508:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800250c:	2300      	movs	r3, #0
}
 800250e:	4618      	mov	r0, r3
 8002510:	370c      	adds	r7, #12
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr

0800251a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800251a:	b580      	push	{r7, lr}
 800251c:	b084      	sub	sp, #16
 800251e:	af00      	add	r7, sp, #0
 8002520:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	68db      	ldr	r3, [r3, #12]
 8002528:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	691b      	ldr	r3, [r3, #16]
 8002530:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	f003 0302 	and.w	r3, r3, #2
 8002538:	2b00      	cmp	r3, #0
 800253a:	d020      	beq.n	800257e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	f003 0302 	and.w	r3, r3, #2
 8002542:	2b00      	cmp	r3, #0
 8002544:	d01b      	beq.n	800257e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f06f 0202 	mvn.w	r2, #2
 800254e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2201      	movs	r2, #1
 8002554:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	699b      	ldr	r3, [r3, #24]
 800255c:	f003 0303 	and.w	r3, r3, #3
 8002560:	2b00      	cmp	r3, #0
 8002562:	d003      	beq.n	800256c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002564:	6878      	ldr	r0, [r7, #4]
 8002566:	f000 f999 	bl	800289c <HAL_TIM_IC_CaptureCallback>
 800256a:	e005      	b.n	8002578 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800256c:	6878      	ldr	r0, [r7, #4]
 800256e:	f000 f98b 	bl	8002888 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	f000 f99c 	bl	80028b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2200      	movs	r2, #0
 800257c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	f003 0304 	and.w	r3, r3, #4
 8002584:	2b00      	cmp	r3, #0
 8002586:	d020      	beq.n	80025ca <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	f003 0304 	and.w	r3, r3, #4
 800258e:	2b00      	cmp	r3, #0
 8002590:	d01b      	beq.n	80025ca <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f06f 0204 	mvn.w	r2, #4
 800259a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2202      	movs	r2, #2
 80025a0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	699b      	ldr	r3, [r3, #24]
 80025a8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d003      	beq.n	80025b8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80025b0:	6878      	ldr	r0, [r7, #4]
 80025b2:	f000 f973 	bl	800289c <HAL_TIM_IC_CaptureCallback>
 80025b6:	e005      	b.n	80025c4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025b8:	6878      	ldr	r0, [r7, #4]
 80025ba:	f000 f965 	bl	8002888 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025be:	6878      	ldr	r0, [r7, #4]
 80025c0:	f000 f976 	bl	80028b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2200      	movs	r2, #0
 80025c8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	f003 0308 	and.w	r3, r3, #8
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d020      	beq.n	8002616 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	f003 0308 	and.w	r3, r3, #8
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d01b      	beq.n	8002616 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f06f 0208 	mvn.w	r2, #8
 80025e6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2204      	movs	r2, #4
 80025ec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	69db      	ldr	r3, [r3, #28]
 80025f4:	f003 0303 	and.w	r3, r3, #3
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d003      	beq.n	8002604 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80025fc:	6878      	ldr	r0, [r7, #4]
 80025fe:	f000 f94d 	bl	800289c <HAL_TIM_IC_CaptureCallback>
 8002602:	e005      	b.n	8002610 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f000 f93f 	bl	8002888 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f000 f950 	bl	80028b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2200      	movs	r2, #0
 8002614:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002616:	68bb      	ldr	r3, [r7, #8]
 8002618:	f003 0310 	and.w	r3, r3, #16
 800261c:	2b00      	cmp	r3, #0
 800261e:	d020      	beq.n	8002662 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	f003 0310 	and.w	r3, r3, #16
 8002626:	2b00      	cmp	r3, #0
 8002628:	d01b      	beq.n	8002662 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f06f 0210 	mvn.w	r2, #16
 8002632:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2208      	movs	r2, #8
 8002638:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	69db      	ldr	r3, [r3, #28]
 8002640:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002644:	2b00      	cmp	r3, #0
 8002646:	d003      	beq.n	8002650 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002648:	6878      	ldr	r0, [r7, #4]
 800264a:	f000 f927 	bl	800289c <HAL_TIM_IC_CaptureCallback>
 800264e:	e005      	b.n	800265c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	f000 f919 	bl	8002888 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002656:	6878      	ldr	r0, [r7, #4]
 8002658:	f000 f92a 	bl	80028b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2200      	movs	r2, #0
 8002660:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	f003 0301 	and.w	r3, r3, #1
 8002668:	2b00      	cmp	r3, #0
 800266a:	d00c      	beq.n	8002686 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	f003 0301 	and.w	r3, r3, #1
 8002672:	2b00      	cmp	r3, #0
 8002674:	d007      	beq.n	8002686 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f06f 0201 	mvn.w	r2, #1
 800267e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002680:	6878      	ldr	r0, [r7, #4]
 8002682:	f7fd ff9b 	bl	80005bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002686:	68bb      	ldr	r3, [r7, #8]
 8002688:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800268c:	2b00      	cmp	r3, #0
 800268e:	d00c      	beq.n	80026aa <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002696:	2b00      	cmp	r3, #0
 8002698:	d007      	beq.n	80026aa <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80026a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80026a4:	6878      	ldr	r0, [r7, #4]
 80026a6:	f000 faaf 	bl	8002c08 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d00c      	beq.n	80026ce <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d007      	beq.n	80026ce <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80026c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80026c8:	6878      	ldr	r0, [r7, #4]
 80026ca:	f000 f8fb 	bl	80028c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	f003 0320 	and.w	r3, r3, #32
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d00c      	beq.n	80026f2 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	f003 0320 	and.w	r3, r3, #32
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d007      	beq.n	80026f2 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f06f 0220 	mvn.w	r2, #32
 80026ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	f000 fa81 	bl	8002bf4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80026f2:	bf00      	nop
 80026f4:	3710      	adds	r7, #16
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b084      	sub	sp, #16
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
 8002702:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002704:	2300      	movs	r3, #0
 8002706:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800270e:	2b01      	cmp	r3, #1
 8002710:	d101      	bne.n	8002716 <HAL_TIM_ConfigClockSource+0x1c>
 8002712:	2302      	movs	r3, #2
 8002714:	e0b4      	b.n	8002880 <HAL_TIM_ConfigClockSource+0x186>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2201      	movs	r2, #1
 800271a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2202      	movs	r2, #2
 8002722:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002734:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800273c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	68ba      	ldr	r2, [r7, #8]
 8002744:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800274e:	d03e      	beq.n	80027ce <HAL_TIM_ConfigClockSource+0xd4>
 8002750:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002754:	f200 8087 	bhi.w	8002866 <HAL_TIM_ConfigClockSource+0x16c>
 8002758:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800275c:	f000 8086 	beq.w	800286c <HAL_TIM_ConfigClockSource+0x172>
 8002760:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002764:	d87f      	bhi.n	8002866 <HAL_TIM_ConfigClockSource+0x16c>
 8002766:	2b70      	cmp	r3, #112	@ 0x70
 8002768:	d01a      	beq.n	80027a0 <HAL_TIM_ConfigClockSource+0xa6>
 800276a:	2b70      	cmp	r3, #112	@ 0x70
 800276c:	d87b      	bhi.n	8002866 <HAL_TIM_ConfigClockSource+0x16c>
 800276e:	2b60      	cmp	r3, #96	@ 0x60
 8002770:	d050      	beq.n	8002814 <HAL_TIM_ConfigClockSource+0x11a>
 8002772:	2b60      	cmp	r3, #96	@ 0x60
 8002774:	d877      	bhi.n	8002866 <HAL_TIM_ConfigClockSource+0x16c>
 8002776:	2b50      	cmp	r3, #80	@ 0x50
 8002778:	d03c      	beq.n	80027f4 <HAL_TIM_ConfigClockSource+0xfa>
 800277a:	2b50      	cmp	r3, #80	@ 0x50
 800277c:	d873      	bhi.n	8002866 <HAL_TIM_ConfigClockSource+0x16c>
 800277e:	2b40      	cmp	r3, #64	@ 0x40
 8002780:	d058      	beq.n	8002834 <HAL_TIM_ConfigClockSource+0x13a>
 8002782:	2b40      	cmp	r3, #64	@ 0x40
 8002784:	d86f      	bhi.n	8002866 <HAL_TIM_ConfigClockSource+0x16c>
 8002786:	2b30      	cmp	r3, #48	@ 0x30
 8002788:	d064      	beq.n	8002854 <HAL_TIM_ConfigClockSource+0x15a>
 800278a:	2b30      	cmp	r3, #48	@ 0x30
 800278c:	d86b      	bhi.n	8002866 <HAL_TIM_ConfigClockSource+0x16c>
 800278e:	2b20      	cmp	r3, #32
 8002790:	d060      	beq.n	8002854 <HAL_TIM_ConfigClockSource+0x15a>
 8002792:	2b20      	cmp	r3, #32
 8002794:	d867      	bhi.n	8002866 <HAL_TIM_ConfigClockSource+0x16c>
 8002796:	2b00      	cmp	r3, #0
 8002798:	d05c      	beq.n	8002854 <HAL_TIM_ConfigClockSource+0x15a>
 800279a:	2b10      	cmp	r3, #16
 800279c:	d05a      	beq.n	8002854 <HAL_TIM_ConfigClockSource+0x15a>
 800279e:	e062      	b.n	8002866 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80027b0:	f000 f992 	bl	8002ad8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	689b      	ldr	r3, [r3, #8]
 80027ba:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80027c2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	68ba      	ldr	r2, [r7, #8]
 80027ca:	609a      	str	r2, [r3, #8]
      break;
 80027cc:	e04f      	b.n	800286e <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80027de:	f000 f97b 	bl	8002ad8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	689a      	ldr	r2, [r3, #8]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80027f0:	609a      	str	r2, [r3, #8]
      break;
 80027f2:	e03c      	b.n	800286e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002800:	461a      	mov	r2, r3
 8002802:	f000 f8ef 	bl	80029e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	2150      	movs	r1, #80	@ 0x50
 800280c:	4618      	mov	r0, r3
 800280e:	f000 f948 	bl	8002aa2 <TIM_ITRx_SetConfig>
      break;
 8002812:	e02c      	b.n	800286e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002820:	461a      	mov	r2, r3
 8002822:	f000 f90e 	bl	8002a42 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	2160      	movs	r1, #96	@ 0x60
 800282c:	4618      	mov	r0, r3
 800282e:	f000 f938 	bl	8002aa2 <TIM_ITRx_SetConfig>
      break;
 8002832:	e01c      	b.n	800286e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002840:	461a      	mov	r2, r3
 8002842:	f000 f8cf 	bl	80029e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	2140      	movs	r1, #64	@ 0x40
 800284c:	4618      	mov	r0, r3
 800284e:	f000 f928 	bl	8002aa2 <TIM_ITRx_SetConfig>
      break;
 8002852:	e00c      	b.n	800286e <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4619      	mov	r1, r3
 800285e:	4610      	mov	r0, r2
 8002860:	f000 f91f 	bl	8002aa2 <TIM_ITRx_SetConfig>
      break;
 8002864:	e003      	b.n	800286e <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	73fb      	strb	r3, [r7, #15]
      break;
 800286a:	e000      	b.n	800286e <HAL_TIM_ConfigClockSource+0x174>
      break;
 800286c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2201      	movs	r2, #1
 8002872:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2200      	movs	r2, #0
 800287a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800287e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002880:	4618      	mov	r0, r3
 8002882:	3710      	adds	r7, #16
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}

08002888 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002890:	bf00      	nop
 8002892:	370c      	adds	r7, #12
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr

0800289c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80028a4:	bf00      	nop
 80028a6:	370c      	adds	r7, #12
 80028a8:	46bd      	mov	sp, r7
 80028aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ae:	4770      	bx	lr

080028b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b083      	sub	sp, #12
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80028b8:	bf00      	nop
 80028ba:	370c      	adds	r7, #12
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr

080028c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80028cc:	bf00      	nop
 80028ce:	370c      	adds	r7, #12
 80028d0:	46bd      	mov	sp, r7
 80028d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d6:	4770      	bx	lr

080028d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80028d8:	b480      	push	{r7}
 80028da:	b085      	sub	sp, #20
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	4a37      	ldr	r2, [pc, #220]	@ (80029c8 <TIM_Base_SetConfig+0xf0>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d00f      	beq.n	8002910 <TIM_Base_SetConfig+0x38>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028f6:	d00b      	beq.n	8002910 <TIM_Base_SetConfig+0x38>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	4a34      	ldr	r2, [pc, #208]	@ (80029cc <TIM_Base_SetConfig+0xf4>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d007      	beq.n	8002910 <TIM_Base_SetConfig+0x38>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	4a33      	ldr	r2, [pc, #204]	@ (80029d0 <TIM_Base_SetConfig+0xf8>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d003      	beq.n	8002910 <TIM_Base_SetConfig+0x38>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	4a32      	ldr	r2, [pc, #200]	@ (80029d4 <TIM_Base_SetConfig+0xfc>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d108      	bne.n	8002922 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002916:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	68fa      	ldr	r2, [r7, #12]
 800291e:	4313      	orrs	r3, r2
 8002920:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	4a28      	ldr	r2, [pc, #160]	@ (80029c8 <TIM_Base_SetConfig+0xf0>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d01b      	beq.n	8002962 <TIM_Base_SetConfig+0x8a>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002930:	d017      	beq.n	8002962 <TIM_Base_SetConfig+0x8a>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	4a25      	ldr	r2, [pc, #148]	@ (80029cc <TIM_Base_SetConfig+0xf4>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d013      	beq.n	8002962 <TIM_Base_SetConfig+0x8a>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	4a24      	ldr	r2, [pc, #144]	@ (80029d0 <TIM_Base_SetConfig+0xf8>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d00f      	beq.n	8002962 <TIM_Base_SetConfig+0x8a>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4a23      	ldr	r2, [pc, #140]	@ (80029d4 <TIM_Base_SetConfig+0xfc>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d00b      	beq.n	8002962 <TIM_Base_SetConfig+0x8a>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	4a22      	ldr	r2, [pc, #136]	@ (80029d8 <TIM_Base_SetConfig+0x100>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d007      	beq.n	8002962 <TIM_Base_SetConfig+0x8a>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	4a21      	ldr	r2, [pc, #132]	@ (80029dc <TIM_Base_SetConfig+0x104>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d003      	beq.n	8002962 <TIM_Base_SetConfig+0x8a>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	4a20      	ldr	r2, [pc, #128]	@ (80029e0 <TIM_Base_SetConfig+0x108>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d108      	bne.n	8002974 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002968:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	68db      	ldr	r3, [r3, #12]
 800296e:	68fa      	ldr	r2, [r7, #12]
 8002970:	4313      	orrs	r3, r2
 8002972:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	695b      	ldr	r3, [r3, #20]
 800297e:	4313      	orrs	r3, r2
 8002980:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	689a      	ldr	r2, [r3, #8]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	4a0c      	ldr	r2, [pc, #48]	@ (80029c8 <TIM_Base_SetConfig+0xf0>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d103      	bne.n	80029a2 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	691a      	ldr	r2, [r3, #16]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f043 0204 	orr.w	r2, r3, #4
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2201      	movs	r2, #1
 80029b2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	68fa      	ldr	r2, [r7, #12]
 80029b8:	601a      	str	r2, [r3, #0]
}
 80029ba:	bf00      	nop
 80029bc:	3714      	adds	r7, #20
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr
 80029c6:	bf00      	nop
 80029c8:	40010000 	.word	0x40010000
 80029cc:	40000400 	.word	0x40000400
 80029d0:	40000800 	.word	0x40000800
 80029d4:	40000c00 	.word	0x40000c00
 80029d8:	40014000 	.word	0x40014000
 80029dc:	40014400 	.word	0x40014400
 80029e0:	40014800 	.word	0x40014800

080029e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b087      	sub	sp, #28
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	60f8      	str	r0, [r7, #12]
 80029ec:	60b9      	str	r1, [r7, #8]
 80029ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	6a1b      	ldr	r3, [r3, #32]
 80029f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	6a1b      	ldr	r3, [r3, #32]
 80029fa:	f023 0201 	bic.w	r2, r3, #1
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	699b      	ldr	r3, [r3, #24]
 8002a06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002a0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	011b      	lsls	r3, r3, #4
 8002a14:	693a      	ldr	r2, [r7, #16]
 8002a16:	4313      	orrs	r3, r2
 8002a18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	f023 030a 	bic.w	r3, r3, #10
 8002a20:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002a22:	697a      	ldr	r2, [r7, #20]
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	4313      	orrs	r3, r2
 8002a28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	693a      	ldr	r2, [r7, #16]
 8002a2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	697a      	ldr	r2, [r7, #20]
 8002a34:	621a      	str	r2, [r3, #32]
}
 8002a36:	bf00      	nop
 8002a38:	371c      	adds	r7, #28
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a40:	4770      	bx	lr

08002a42 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002a42:	b480      	push	{r7}
 8002a44:	b087      	sub	sp, #28
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	60f8      	str	r0, [r7, #12]
 8002a4a:	60b9      	str	r1, [r7, #8]
 8002a4c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	6a1b      	ldr	r3, [r3, #32]
 8002a52:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	6a1b      	ldr	r3, [r3, #32]
 8002a58:	f023 0210 	bic.w	r2, r3, #16
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	699b      	ldr	r3, [r3, #24]
 8002a64:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002a6c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	031b      	lsls	r3, r3, #12
 8002a72:	693a      	ldr	r2, [r7, #16]
 8002a74:	4313      	orrs	r3, r2
 8002a76:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002a7e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	011b      	lsls	r3, r3, #4
 8002a84:	697a      	ldr	r2, [r7, #20]
 8002a86:	4313      	orrs	r3, r2
 8002a88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	693a      	ldr	r2, [r7, #16]
 8002a8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	697a      	ldr	r2, [r7, #20]
 8002a94:	621a      	str	r2, [r3, #32]
}
 8002a96:	bf00      	nop
 8002a98:	371c      	adds	r7, #28
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr

08002aa2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002aa2:	b480      	push	{r7}
 8002aa4:	b085      	sub	sp, #20
 8002aa6:	af00      	add	r7, sp, #0
 8002aa8:	6078      	str	r0, [r7, #4]
 8002aaa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ab8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002aba:	683a      	ldr	r2, [r7, #0]
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	f043 0307 	orr.w	r3, r3, #7
 8002ac4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	68fa      	ldr	r2, [r7, #12]
 8002aca:	609a      	str	r2, [r3, #8]
}
 8002acc:	bf00      	nop
 8002ace:	3714      	adds	r7, #20
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr

08002ad8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b087      	sub	sp, #28
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	60f8      	str	r0, [r7, #12]
 8002ae0:	60b9      	str	r1, [r7, #8]
 8002ae2:	607a      	str	r2, [r7, #4]
 8002ae4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002af2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	021a      	lsls	r2, r3, #8
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	431a      	orrs	r2, r3
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	4313      	orrs	r3, r2
 8002b00:	697a      	ldr	r2, [r7, #20]
 8002b02:	4313      	orrs	r3, r2
 8002b04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	697a      	ldr	r2, [r7, #20]
 8002b0a:	609a      	str	r2, [r3, #8]
}
 8002b0c:	bf00      	nop
 8002b0e:	371c      	adds	r7, #28
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr

08002b18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b085      	sub	sp, #20
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
 8002b20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b28:	2b01      	cmp	r3, #1
 8002b2a:	d101      	bne.n	8002b30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002b2c:	2302      	movs	r3, #2
 8002b2e:	e050      	b.n	8002bd2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2201      	movs	r2, #1
 8002b34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2202      	movs	r2, #2
 8002b3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b56:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	68fa      	ldr	r2, [r7, #12]
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	68fa      	ldr	r2, [r7, #12]
 8002b68:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a1c      	ldr	r2, [pc, #112]	@ (8002be0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d018      	beq.n	8002ba6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b7c:	d013      	beq.n	8002ba6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a18      	ldr	r2, [pc, #96]	@ (8002be4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d00e      	beq.n	8002ba6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a16      	ldr	r2, [pc, #88]	@ (8002be8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d009      	beq.n	8002ba6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a15      	ldr	r2, [pc, #84]	@ (8002bec <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d004      	beq.n	8002ba6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a13      	ldr	r2, [pc, #76]	@ (8002bf0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d10c      	bne.n	8002bc0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002bac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	68ba      	ldr	r2, [r7, #8]
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	68ba      	ldr	r2, [r7, #8]
 8002bbe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002bd0:	2300      	movs	r3, #0
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3714      	adds	r7, #20
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bdc:	4770      	bx	lr
 8002bde:	bf00      	nop
 8002be0:	40010000 	.word	0x40010000
 8002be4:	40000400 	.word	0x40000400
 8002be8:	40000800 	.word	0x40000800
 8002bec:	40000c00 	.word	0x40000c00
 8002bf0:	40014000 	.word	0x40014000

08002bf4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b083      	sub	sp, #12
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002bfc:	bf00      	nop
 8002bfe:	370c      	adds	r7, #12
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr

08002c08 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b083      	sub	sp, #12
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c10:	bf00      	nop
 8002c12:	370c      	adds	r7, #12
 8002c14:	46bd      	mov	sp, r7
 8002c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1a:	4770      	bx	lr

08002c1c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b082      	sub	sp, #8
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d101      	bne.n	8002c2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e042      	b.n	8002cb4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d106      	bne.n	8002c48 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c42:	6878      	ldr	r0, [r7, #4]
 8002c44:	f7fe fa00 	bl	8001048 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2224      	movs	r2, #36	@ 0x24
 8002c4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	68da      	ldr	r2, [r3, #12]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002c5e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002c60:	6878      	ldr	r0, [r7, #4]
 8002c62:	f000 fdd3 	bl	800380c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	691a      	ldr	r2, [r3, #16]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002c74:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	695a      	ldr	r2, [r3, #20]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002c84:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	68da      	ldr	r2, [r3, #12]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002c94:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2220      	movs	r2, #32
 8002ca0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2220      	movs	r2, #32
 8002ca8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002cb2:	2300      	movs	r3, #0
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	3708      	adds	r7, #8
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}

08002cbc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b08a      	sub	sp, #40	@ 0x28
 8002cc0:	af02      	add	r7, sp, #8
 8002cc2:	60f8      	str	r0, [r7, #12]
 8002cc4:	60b9      	str	r1, [r7, #8]
 8002cc6:	603b      	str	r3, [r7, #0]
 8002cc8:	4613      	mov	r3, r2
 8002cca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	2b20      	cmp	r3, #32
 8002cda:	d175      	bne.n	8002dc8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d002      	beq.n	8002ce8 <HAL_UART_Transmit+0x2c>
 8002ce2:	88fb      	ldrh	r3, [r7, #6]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d101      	bne.n	8002cec <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e06e      	b.n	8002dca <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	2200      	movs	r2, #0
 8002cf0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	2221      	movs	r2, #33	@ 0x21
 8002cf6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002cfa:	f7fe fb6f 	bl	80013dc <HAL_GetTick>
 8002cfe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	88fa      	ldrh	r2, [r7, #6]
 8002d04:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	88fa      	ldrh	r2, [r7, #6]
 8002d0a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d14:	d108      	bne.n	8002d28 <HAL_UART_Transmit+0x6c>
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	691b      	ldr	r3, [r3, #16]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d104      	bne.n	8002d28 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	61bb      	str	r3, [r7, #24]
 8002d26:	e003      	b.n	8002d30 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002d30:	e02e      	b.n	8002d90 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	9300      	str	r3, [sp, #0]
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	2180      	movs	r1, #128	@ 0x80
 8002d3c:	68f8      	ldr	r0, [r7, #12]
 8002d3e:	f000 fb37 	bl	80033b0 <UART_WaitOnFlagUntilTimeout>
 8002d42:	4603      	mov	r3, r0
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d005      	beq.n	8002d54 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2220      	movs	r2, #32
 8002d4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002d50:	2303      	movs	r3, #3
 8002d52:	e03a      	b.n	8002dca <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002d54:	69fb      	ldr	r3, [r7, #28]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d10b      	bne.n	8002d72 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d5a:	69bb      	ldr	r3, [r7, #24]
 8002d5c:	881b      	ldrh	r3, [r3, #0]
 8002d5e:	461a      	mov	r2, r3
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d68:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002d6a:	69bb      	ldr	r3, [r7, #24]
 8002d6c:	3302      	adds	r3, #2
 8002d6e:	61bb      	str	r3, [r7, #24]
 8002d70:	e007      	b.n	8002d82 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d72:	69fb      	ldr	r3, [r7, #28]
 8002d74:	781a      	ldrb	r2, [r3, #0]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002d7c:	69fb      	ldr	r3, [r7, #28]
 8002d7e:	3301      	adds	r3, #1
 8002d80:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	3b01      	subs	r3, #1
 8002d8a:	b29a      	uxth	r2, r3
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002d94:	b29b      	uxth	r3, r3
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d1cb      	bne.n	8002d32 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	9300      	str	r3, [sp, #0]
 8002d9e:	697b      	ldr	r3, [r7, #20]
 8002da0:	2200      	movs	r2, #0
 8002da2:	2140      	movs	r1, #64	@ 0x40
 8002da4:	68f8      	ldr	r0, [r7, #12]
 8002da6:	f000 fb03 	bl	80033b0 <UART_WaitOnFlagUntilTimeout>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d005      	beq.n	8002dbc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	2220      	movs	r2, #32
 8002db4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002db8:	2303      	movs	r3, #3
 8002dba:	e006      	b.n	8002dca <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2220      	movs	r2, #32
 8002dc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	e000      	b.n	8002dca <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002dc8:	2302      	movs	r3, #2
  }
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	3720      	adds	r7, #32
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}

08002dd2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002dd2:	b580      	push	{r7, lr}
 8002dd4:	b084      	sub	sp, #16
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	60f8      	str	r0, [r7, #12]
 8002dda:	60b9      	str	r1, [r7, #8]
 8002ddc:	4613      	mov	r3, r2
 8002dde:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002de6:	b2db      	uxtb	r3, r3
 8002de8:	2b20      	cmp	r3, #32
 8002dea:	d112      	bne.n	8002e12 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d002      	beq.n	8002df8 <HAL_UART_Receive_IT+0x26>
 8002df2:	88fb      	ldrh	r3, [r7, #6]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d101      	bne.n	8002dfc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	e00b      	b.n	8002e14 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002e02:	88fb      	ldrh	r3, [r7, #6]
 8002e04:	461a      	mov	r2, r3
 8002e06:	68b9      	ldr	r1, [r7, #8]
 8002e08:	68f8      	ldr	r0, [r7, #12]
 8002e0a:	f000 fb2a 	bl	8003462 <UART_Start_Receive_IT>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	e000      	b.n	8002e14 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002e12:	2302      	movs	r3, #2
  }
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	3710      	adds	r7, #16
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}

08002e1c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b0ba      	sub	sp, #232	@ 0xe8
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	68db      	ldr	r3, [r3, #12]
 8002e34:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	695b      	ldr	r3, [r3, #20]
 8002e3e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002e42:	2300      	movs	r3, #0
 8002e44:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002e4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e52:	f003 030f 	and.w	r3, r3, #15
 8002e56:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002e5a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d10f      	bne.n	8002e82 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002e62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e66:	f003 0320 	and.w	r3, r3, #32
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d009      	beq.n	8002e82 <HAL_UART_IRQHandler+0x66>
 8002e6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e72:	f003 0320 	and.w	r3, r3, #32
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d003      	beq.n	8002e82 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	f000 fc07 	bl	800368e <UART_Receive_IT>
      return;
 8002e80:	e273      	b.n	800336a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002e82:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	f000 80de 	beq.w	8003048 <HAL_UART_IRQHandler+0x22c>
 8002e8c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002e90:	f003 0301 	and.w	r3, r3, #1
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d106      	bne.n	8002ea6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002e98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e9c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	f000 80d1 	beq.w	8003048 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002ea6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002eaa:	f003 0301 	and.w	r3, r3, #1
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d00b      	beq.n	8002eca <HAL_UART_IRQHandler+0xae>
 8002eb2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002eb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d005      	beq.n	8002eca <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ec2:	f043 0201 	orr.w	r2, r3, #1
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002eca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ece:	f003 0304 	and.w	r3, r3, #4
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d00b      	beq.n	8002eee <HAL_UART_IRQHandler+0xd2>
 8002ed6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002eda:	f003 0301 	and.w	r3, r3, #1
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d005      	beq.n	8002eee <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ee6:	f043 0202 	orr.w	r2, r3, #2
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002eee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ef2:	f003 0302 	and.w	r3, r3, #2
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d00b      	beq.n	8002f12 <HAL_UART_IRQHandler+0xf6>
 8002efa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002efe:	f003 0301 	and.w	r3, r3, #1
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d005      	beq.n	8002f12 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f0a:	f043 0204 	orr.w	r2, r3, #4
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002f12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f16:	f003 0308 	and.w	r3, r3, #8
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d011      	beq.n	8002f42 <HAL_UART_IRQHandler+0x126>
 8002f1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f22:	f003 0320 	and.w	r3, r3, #32
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d105      	bne.n	8002f36 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002f2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002f2e:	f003 0301 	and.w	r3, r3, #1
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d005      	beq.n	8002f42 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f3a:	f043 0208 	orr.w	r2, r3, #8
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	f000 820a 	beq.w	8003360 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002f4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f50:	f003 0320 	and.w	r3, r3, #32
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d008      	beq.n	8002f6a <HAL_UART_IRQHandler+0x14e>
 8002f58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f5c:	f003 0320 	and.w	r3, r3, #32
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d002      	beq.n	8002f6a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002f64:	6878      	ldr	r0, [r7, #4]
 8002f66:	f000 fb92 	bl	800368e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	695b      	ldr	r3, [r3, #20]
 8002f70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f74:	2b40      	cmp	r3, #64	@ 0x40
 8002f76:	bf0c      	ite	eq
 8002f78:	2301      	moveq	r3, #1
 8002f7a:	2300      	movne	r3, #0
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f86:	f003 0308 	and.w	r3, r3, #8
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d103      	bne.n	8002f96 <HAL_UART_IRQHandler+0x17a>
 8002f8e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d04f      	beq.n	8003036 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f000 fa9d 	bl	80034d6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	695b      	ldr	r3, [r3, #20]
 8002fa2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fa6:	2b40      	cmp	r3, #64	@ 0x40
 8002fa8:	d141      	bne.n	800302e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	3314      	adds	r3, #20
 8002fb0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fb4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002fb8:	e853 3f00 	ldrex	r3, [r3]
 8002fbc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002fc0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002fc4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002fc8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	3314      	adds	r3, #20
 8002fd2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002fd6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002fda:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fde:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002fe2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002fe6:	e841 2300 	strex	r3, r2, [r1]
 8002fea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002fee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d1d9      	bne.n	8002faa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d013      	beq.n	8003026 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003002:	4a8a      	ldr	r2, [pc, #552]	@ (800322c <HAL_UART_IRQHandler+0x410>)
 8003004:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800300a:	4618      	mov	r0, r3
 800300c:	f7fe fb73 	bl	80016f6 <HAL_DMA_Abort_IT>
 8003010:	4603      	mov	r3, r0
 8003012:	2b00      	cmp	r3, #0
 8003014:	d016      	beq.n	8003044 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800301a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800301c:	687a      	ldr	r2, [r7, #4]
 800301e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003020:	4610      	mov	r0, r2
 8003022:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003024:	e00e      	b.n	8003044 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003026:	6878      	ldr	r0, [r7, #4]
 8003028:	f000 f9ac 	bl	8003384 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800302c:	e00a      	b.n	8003044 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f000 f9a8 	bl	8003384 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003034:	e006      	b.n	8003044 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f000 f9a4 	bl	8003384 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2200      	movs	r2, #0
 8003040:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003042:	e18d      	b.n	8003360 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003044:	bf00      	nop
    return;
 8003046:	e18b      	b.n	8003360 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800304c:	2b01      	cmp	r3, #1
 800304e:	f040 8167 	bne.w	8003320 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003052:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003056:	f003 0310 	and.w	r3, r3, #16
 800305a:	2b00      	cmp	r3, #0
 800305c:	f000 8160 	beq.w	8003320 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8003060:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003064:	f003 0310 	and.w	r3, r3, #16
 8003068:	2b00      	cmp	r3, #0
 800306a:	f000 8159 	beq.w	8003320 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800306e:	2300      	movs	r3, #0
 8003070:	60bb      	str	r3, [r7, #8]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	60bb      	str	r3, [r7, #8]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	60bb      	str	r3, [r7, #8]
 8003082:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	695b      	ldr	r3, [r3, #20]
 800308a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800308e:	2b40      	cmp	r3, #64	@ 0x40
 8003090:	f040 80ce 	bne.w	8003230 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80030a0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	f000 80a9 	beq.w	80031fc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80030ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80030b2:	429a      	cmp	r2, r3
 80030b4:	f080 80a2 	bcs.w	80031fc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80030be:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030c4:	69db      	ldr	r3, [r3, #28]
 80030c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030ca:	f000 8088 	beq.w	80031de <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	330c      	adds	r3, #12
 80030d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80030dc:	e853 3f00 	ldrex	r3, [r3]
 80030e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80030e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80030e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80030ec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	330c      	adds	r3, #12
 80030f6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80030fa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80030fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003102:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003106:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800310a:	e841 2300 	strex	r3, r2, [r1]
 800310e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003112:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003116:	2b00      	cmp	r3, #0
 8003118:	d1d9      	bne.n	80030ce <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	3314      	adds	r3, #20
 8003120:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003122:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003124:	e853 3f00 	ldrex	r3, [r3]
 8003128:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800312a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800312c:	f023 0301 	bic.w	r3, r3, #1
 8003130:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	3314      	adds	r3, #20
 800313a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800313e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003142:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003144:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003146:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800314a:	e841 2300 	strex	r3, r2, [r1]
 800314e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003150:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003152:	2b00      	cmp	r3, #0
 8003154:	d1e1      	bne.n	800311a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	3314      	adds	r3, #20
 800315c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800315e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003160:	e853 3f00 	ldrex	r3, [r3]
 8003164:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003166:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003168:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800316c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	3314      	adds	r3, #20
 8003176:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800317a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800317c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800317e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003180:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003182:	e841 2300 	strex	r3, r2, [r1]
 8003186:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003188:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800318a:	2b00      	cmp	r3, #0
 800318c:	d1e3      	bne.n	8003156 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2220      	movs	r2, #32
 8003192:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2200      	movs	r2, #0
 800319a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	330c      	adds	r3, #12
 80031a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80031a6:	e853 3f00 	ldrex	r3, [r3]
 80031aa:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80031ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80031ae:	f023 0310 	bic.w	r3, r3, #16
 80031b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	330c      	adds	r3, #12
 80031bc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80031c0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80031c2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031c4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80031c6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80031c8:	e841 2300 	strex	r3, r2, [r1]
 80031cc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80031ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d1e3      	bne.n	800319c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031d8:	4618      	mov	r0, r3
 80031da:	f7fe fa1c 	bl	8001616 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2202      	movs	r2, #2
 80031e2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80031ec:	b29b      	uxth	r3, r3
 80031ee:	1ad3      	subs	r3, r2, r3
 80031f0:	b29b      	uxth	r3, r3
 80031f2:	4619      	mov	r1, r3
 80031f4:	6878      	ldr	r0, [r7, #4]
 80031f6:	f000 f8cf 	bl	8003398 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80031fa:	e0b3      	b.n	8003364 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003200:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003204:	429a      	cmp	r2, r3
 8003206:	f040 80ad 	bne.w	8003364 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800320e:	69db      	ldr	r3, [r3, #28]
 8003210:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003214:	f040 80a6 	bne.w	8003364 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2202      	movs	r2, #2
 800321c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003222:	4619      	mov	r1, r3
 8003224:	6878      	ldr	r0, [r7, #4]
 8003226:	f000 f8b7 	bl	8003398 <HAL_UARTEx_RxEventCallback>
      return;
 800322a:	e09b      	b.n	8003364 <HAL_UART_IRQHandler+0x548>
 800322c:	0800359d 	.word	0x0800359d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003238:	b29b      	uxth	r3, r3
 800323a:	1ad3      	subs	r3, r2, r3
 800323c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003244:	b29b      	uxth	r3, r3
 8003246:	2b00      	cmp	r3, #0
 8003248:	f000 808e 	beq.w	8003368 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800324c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003250:	2b00      	cmp	r3, #0
 8003252:	f000 8089 	beq.w	8003368 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	330c      	adds	r3, #12
 800325c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800325e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003260:	e853 3f00 	ldrex	r3, [r3]
 8003264:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003266:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003268:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800326c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	330c      	adds	r3, #12
 8003276:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800327a:	647a      	str	r2, [r7, #68]	@ 0x44
 800327c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800327e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003280:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003282:	e841 2300 	strex	r3, r2, [r1]
 8003286:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003288:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800328a:	2b00      	cmp	r3, #0
 800328c:	d1e3      	bne.n	8003256 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	3314      	adds	r3, #20
 8003294:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003298:	e853 3f00 	ldrex	r3, [r3]
 800329c:	623b      	str	r3, [r7, #32]
   return(result);
 800329e:	6a3b      	ldr	r3, [r7, #32]
 80032a0:	f023 0301 	bic.w	r3, r3, #1
 80032a4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	3314      	adds	r3, #20
 80032ae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80032b2:	633a      	str	r2, [r7, #48]	@ 0x30
 80032b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80032b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80032ba:	e841 2300 	strex	r3, r2, [r1]
 80032be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80032c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d1e3      	bne.n	800328e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2220      	movs	r2, #32
 80032ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	330c      	adds	r3, #12
 80032da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	e853 3f00 	ldrex	r3, [r3]
 80032e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	f023 0310 	bic.w	r3, r3, #16
 80032ea:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	330c      	adds	r3, #12
 80032f4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80032f8:	61fa      	str	r2, [r7, #28]
 80032fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032fc:	69b9      	ldr	r1, [r7, #24]
 80032fe:	69fa      	ldr	r2, [r7, #28]
 8003300:	e841 2300 	strex	r3, r2, [r1]
 8003304:	617b      	str	r3, [r7, #20]
   return(result);
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d1e3      	bne.n	80032d4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2202      	movs	r2, #2
 8003310:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003312:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003316:	4619      	mov	r1, r3
 8003318:	6878      	ldr	r0, [r7, #4]
 800331a:	f000 f83d 	bl	8003398 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800331e:	e023      	b.n	8003368 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003320:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003324:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003328:	2b00      	cmp	r3, #0
 800332a:	d009      	beq.n	8003340 <HAL_UART_IRQHandler+0x524>
 800332c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003330:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003334:	2b00      	cmp	r3, #0
 8003336:	d003      	beq.n	8003340 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003338:	6878      	ldr	r0, [r7, #4]
 800333a:	f000 f940 	bl	80035be <UART_Transmit_IT>
    return;
 800333e:	e014      	b.n	800336a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003340:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003344:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003348:	2b00      	cmp	r3, #0
 800334a:	d00e      	beq.n	800336a <HAL_UART_IRQHandler+0x54e>
 800334c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003350:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003354:	2b00      	cmp	r3, #0
 8003356:	d008      	beq.n	800336a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8003358:	6878      	ldr	r0, [r7, #4]
 800335a:	f000 f980 	bl	800365e <UART_EndTransmit_IT>
    return;
 800335e:	e004      	b.n	800336a <HAL_UART_IRQHandler+0x54e>
    return;
 8003360:	bf00      	nop
 8003362:	e002      	b.n	800336a <HAL_UART_IRQHandler+0x54e>
      return;
 8003364:	bf00      	nop
 8003366:	e000      	b.n	800336a <HAL_UART_IRQHandler+0x54e>
      return;
 8003368:	bf00      	nop
  }
}
 800336a:	37e8      	adds	r7, #232	@ 0xe8
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}

08003370 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003370:	b480      	push	{r7}
 8003372:	b083      	sub	sp, #12
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003378:	bf00      	nop
 800337a:	370c      	adds	r7, #12
 800337c:	46bd      	mov	sp, r7
 800337e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003382:	4770      	bx	lr

08003384 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003384:	b480      	push	{r7}
 8003386:	b083      	sub	sp, #12
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800338c:	bf00      	nop
 800338e:	370c      	adds	r7, #12
 8003390:	46bd      	mov	sp, r7
 8003392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003396:	4770      	bx	lr

08003398 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
 80033a0:	460b      	mov	r3, r1
 80033a2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80033a4:	bf00      	nop
 80033a6:	370c      	adds	r7, #12
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr

080033b0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b086      	sub	sp, #24
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	60f8      	str	r0, [r7, #12]
 80033b8:	60b9      	str	r1, [r7, #8]
 80033ba:	603b      	str	r3, [r7, #0]
 80033bc:	4613      	mov	r3, r2
 80033be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80033c0:	e03b      	b.n	800343a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033c2:	6a3b      	ldr	r3, [r7, #32]
 80033c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033c8:	d037      	beq.n	800343a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033ca:	f7fe f807 	bl	80013dc <HAL_GetTick>
 80033ce:	4602      	mov	r2, r0
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	1ad3      	subs	r3, r2, r3
 80033d4:	6a3a      	ldr	r2, [r7, #32]
 80033d6:	429a      	cmp	r2, r3
 80033d8:	d302      	bcc.n	80033e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80033da:	6a3b      	ldr	r3, [r7, #32]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d101      	bne.n	80033e4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80033e0:	2303      	movs	r3, #3
 80033e2:	e03a      	b.n	800345a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	68db      	ldr	r3, [r3, #12]
 80033ea:	f003 0304 	and.w	r3, r3, #4
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d023      	beq.n	800343a <UART_WaitOnFlagUntilTimeout+0x8a>
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	2b80      	cmp	r3, #128	@ 0x80
 80033f6:	d020      	beq.n	800343a <UART_WaitOnFlagUntilTimeout+0x8a>
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	2b40      	cmp	r3, #64	@ 0x40
 80033fc:	d01d      	beq.n	800343a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f003 0308 	and.w	r3, r3, #8
 8003408:	2b08      	cmp	r3, #8
 800340a:	d116      	bne.n	800343a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800340c:	2300      	movs	r3, #0
 800340e:	617b      	str	r3, [r7, #20]
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	617b      	str	r3, [r7, #20]
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	617b      	str	r3, [r7, #20]
 8003420:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003422:	68f8      	ldr	r0, [r7, #12]
 8003424:	f000 f857 	bl	80034d6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	2208      	movs	r2, #8
 800342c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2200      	movs	r2, #0
 8003432:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	e00f      	b.n	800345a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	681a      	ldr	r2, [r3, #0]
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	4013      	ands	r3, r2
 8003444:	68ba      	ldr	r2, [r7, #8]
 8003446:	429a      	cmp	r2, r3
 8003448:	bf0c      	ite	eq
 800344a:	2301      	moveq	r3, #1
 800344c:	2300      	movne	r3, #0
 800344e:	b2db      	uxtb	r3, r3
 8003450:	461a      	mov	r2, r3
 8003452:	79fb      	ldrb	r3, [r7, #7]
 8003454:	429a      	cmp	r2, r3
 8003456:	d0b4      	beq.n	80033c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003458:	2300      	movs	r3, #0
}
 800345a:	4618      	mov	r0, r3
 800345c:	3718      	adds	r7, #24
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}

08003462 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003462:	b480      	push	{r7}
 8003464:	b085      	sub	sp, #20
 8003466:	af00      	add	r7, sp, #0
 8003468:	60f8      	str	r0, [r7, #12]
 800346a:	60b9      	str	r1, [r7, #8]
 800346c:	4613      	mov	r3, r2
 800346e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	68ba      	ldr	r2, [r7, #8]
 8003474:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	88fa      	ldrh	r2, [r7, #6]
 800347a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	88fa      	ldrh	r2, [r7, #6]
 8003480:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2200      	movs	r2, #0
 8003486:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2222      	movs	r2, #34	@ 0x22
 800348c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	691b      	ldr	r3, [r3, #16]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d007      	beq.n	80034a8 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	68da      	ldr	r2, [r3, #12]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80034a6:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	695a      	ldr	r2, [r3, #20]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f042 0201 	orr.w	r2, r2, #1
 80034b6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	68da      	ldr	r2, [r3, #12]
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f042 0220 	orr.w	r2, r2, #32
 80034c6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80034c8:	2300      	movs	r3, #0
}
 80034ca:	4618      	mov	r0, r3
 80034cc:	3714      	adds	r7, #20
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr

080034d6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80034d6:	b480      	push	{r7}
 80034d8:	b095      	sub	sp, #84	@ 0x54
 80034da:	af00      	add	r7, sp, #0
 80034dc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	330c      	adds	r3, #12
 80034e4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034e8:	e853 3f00 	ldrex	r3, [r3]
 80034ec:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80034ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80034f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	330c      	adds	r3, #12
 80034fc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80034fe:	643a      	str	r2, [r7, #64]	@ 0x40
 8003500:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003502:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003504:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003506:	e841 2300 	strex	r3, r2, [r1]
 800350a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800350c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800350e:	2b00      	cmp	r3, #0
 8003510:	d1e5      	bne.n	80034de <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	3314      	adds	r3, #20
 8003518:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800351a:	6a3b      	ldr	r3, [r7, #32]
 800351c:	e853 3f00 	ldrex	r3, [r3]
 8003520:	61fb      	str	r3, [r7, #28]
   return(result);
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	f023 0301 	bic.w	r3, r3, #1
 8003528:	64bb      	str	r3, [r7, #72]	@ 0x48
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	3314      	adds	r3, #20
 8003530:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003532:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003534:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003536:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003538:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800353a:	e841 2300 	strex	r3, r2, [r1]
 800353e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003542:	2b00      	cmp	r3, #0
 8003544:	d1e5      	bne.n	8003512 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800354a:	2b01      	cmp	r3, #1
 800354c:	d119      	bne.n	8003582 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	330c      	adds	r3, #12
 8003554:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	e853 3f00 	ldrex	r3, [r3]
 800355c:	60bb      	str	r3, [r7, #8]
   return(result);
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	f023 0310 	bic.w	r3, r3, #16
 8003564:	647b      	str	r3, [r7, #68]	@ 0x44
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	330c      	adds	r3, #12
 800356c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800356e:	61ba      	str	r2, [r7, #24]
 8003570:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003572:	6979      	ldr	r1, [r7, #20]
 8003574:	69ba      	ldr	r2, [r7, #24]
 8003576:	e841 2300 	strex	r3, r2, [r1]
 800357a:	613b      	str	r3, [r7, #16]
   return(result);
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d1e5      	bne.n	800354e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2220      	movs	r2, #32
 8003586:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2200      	movs	r2, #0
 800358e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003590:	bf00      	nop
 8003592:	3754      	adds	r7, #84	@ 0x54
 8003594:	46bd      	mov	sp, r7
 8003596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359a:	4770      	bx	lr

0800359c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b084      	sub	sp, #16
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035a8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2200      	movs	r2, #0
 80035ae:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80035b0:	68f8      	ldr	r0, [r7, #12]
 80035b2:	f7ff fee7 	bl	8003384 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80035b6:	bf00      	nop
 80035b8:	3710      	adds	r7, #16
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}

080035be <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80035be:	b480      	push	{r7}
 80035c0:	b085      	sub	sp, #20
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	2b21      	cmp	r3, #33	@ 0x21
 80035d0:	d13e      	bne.n	8003650 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035da:	d114      	bne.n	8003606 <UART_Transmit_IT+0x48>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	691b      	ldr	r3, [r3, #16]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d110      	bne.n	8003606 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6a1b      	ldr	r3, [r3, #32]
 80035e8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	881b      	ldrh	r3, [r3, #0]
 80035ee:	461a      	mov	r2, r3
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80035f8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6a1b      	ldr	r3, [r3, #32]
 80035fe:	1c9a      	adds	r2, r3, #2
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	621a      	str	r2, [r3, #32]
 8003604:	e008      	b.n	8003618 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6a1b      	ldr	r3, [r3, #32]
 800360a:	1c59      	adds	r1, r3, #1
 800360c:	687a      	ldr	r2, [r7, #4]
 800360e:	6211      	str	r1, [r2, #32]
 8003610:	781a      	ldrb	r2, [r3, #0]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800361c:	b29b      	uxth	r3, r3
 800361e:	3b01      	subs	r3, #1
 8003620:	b29b      	uxth	r3, r3
 8003622:	687a      	ldr	r2, [r7, #4]
 8003624:	4619      	mov	r1, r3
 8003626:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003628:	2b00      	cmp	r3, #0
 800362a:	d10f      	bne.n	800364c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	68da      	ldr	r2, [r3, #12]
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800363a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	68da      	ldr	r2, [r3, #12]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800364a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800364c:	2300      	movs	r3, #0
 800364e:	e000      	b.n	8003652 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003650:	2302      	movs	r3, #2
  }
}
 8003652:	4618      	mov	r0, r3
 8003654:	3714      	adds	r7, #20
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr

0800365e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800365e:	b580      	push	{r7, lr}
 8003660:	b082      	sub	sp, #8
 8003662:	af00      	add	r7, sp, #0
 8003664:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	68da      	ldr	r2, [r3, #12]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003674:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2220      	movs	r2, #32
 800367a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800367e:	6878      	ldr	r0, [r7, #4]
 8003680:	f7ff fe76 	bl	8003370 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003684:	2300      	movs	r3, #0
}
 8003686:	4618      	mov	r0, r3
 8003688:	3708      	adds	r7, #8
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}

0800368e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800368e:	b580      	push	{r7, lr}
 8003690:	b08c      	sub	sp, #48	@ 0x30
 8003692:	af00      	add	r7, sp, #0
 8003694:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8003696:	2300      	movs	r3, #0
 8003698:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800369a:	2300      	movs	r3, #0
 800369c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	2b22      	cmp	r3, #34	@ 0x22
 80036a8:	f040 80aa 	bne.w	8003800 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036b4:	d115      	bne.n	80036e2 <UART_Receive_IT+0x54>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	691b      	ldr	r3, [r3, #16]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d111      	bne.n	80036e2 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036c2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	b29b      	uxth	r3, r3
 80036cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036d0:	b29a      	uxth	r2, r3
 80036d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036d4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036da:	1c9a      	adds	r2, r3, #2
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	629a      	str	r2, [r3, #40]	@ 0x28
 80036e0:	e024      	b.n	800372c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	689b      	ldr	r3, [r3, #8]
 80036ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036f0:	d007      	beq.n	8003702 <UART_Receive_IT+0x74>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d10a      	bne.n	8003710 <UART_Receive_IT+0x82>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	691b      	ldr	r3, [r3, #16]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d106      	bne.n	8003710 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	b2da      	uxtb	r2, r3
 800370a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800370c:	701a      	strb	r2, [r3, #0]
 800370e:	e008      	b.n	8003722 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	b2db      	uxtb	r3, r3
 8003718:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800371c:	b2da      	uxtb	r2, r3
 800371e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003720:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003726:	1c5a      	adds	r2, r3, #1
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003730:	b29b      	uxth	r3, r3
 8003732:	3b01      	subs	r3, #1
 8003734:	b29b      	uxth	r3, r3
 8003736:	687a      	ldr	r2, [r7, #4]
 8003738:	4619      	mov	r1, r3
 800373a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800373c:	2b00      	cmp	r3, #0
 800373e:	d15d      	bne.n	80037fc <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	68da      	ldr	r2, [r3, #12]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f022 0220 	bic.w	r2, r2, #32
 800374e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	68da      	ldr	r2, [r3, #12]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800375e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	695a      	ldr	r2, [r3, #20]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f022 0201 	bic.w	r2, r2, #1
 800376e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2220      	movs	r2, #32
 8003774:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2200      	movs	r2, #0
 800377c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003782:	2b01      	cmp	r3, #1
 8003784:	d135      	bne.n	80037f2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2200      	movs	r2, #0
 800378a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	330c      	adds	r3, #12
 8003792:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	e853 3f00 	ldrex	r3, [r3]
 800379a:	613b      	str	r3, [r7, #16]
   return(result);
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	f023 0310 	bic.w	r3, r3, #16
 80037a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	330c      	adds	r3, #12
 80037aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037ac:	623a      	str	r2, [r7, #32]
 80037ae:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037b0:	69f9      	ldr	r1, [r7, #28]
 80037b2:	6a3a      	ldr	r2, [r7, #32]
 80037b4:	e841 2300 	strex	r3, r2, [r1]
 80037b8:	61bb      	str	r3, [r7, #24]
   return(result);
 80037ba:	69bb      	ldr	r3, [r7, #24]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d1e5      	bne.n	800378c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f003 0310 	and.w	r3, r3, #16
 80037ca:	2b10      	cmp	r3, #16
 80037cc:	d10a      	bne.n	80037e4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80037ce:	2300      	movs	r3, #0
 80037d0:	60fb      	str	r3, [r7, #12]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	60fb      	str	r3, [r7, #12]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	60fb      	str	r3, [r7, #12]
 80037e2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80037e8:	4619      	mov	r1, r3
 80037ea:	6878      	ldr	r0, [r7, #4]
 80037ec:	f7ff fdd4 	bl	8003398 <HAL_UARTEx_RxEventCallback>
 80037f0:	e002      	b.n	80037f8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80037f2:	6878      	ldr	r0, [r7, #4]
 80037f4:	f7fc ff96 	bl	8000724 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80037f8:	2300      	movs	r3, #0
 80037fa:	e002      	b.n	8003802 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80037fc:	2300      	movs	r3, #0
 80037fe:	e000      	b.n	8003802 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003800:	2302      	movs	r3, #2
  }
}
 8003802:	4618      	mov	r0, r3
 8003804:	3730      	adds	r7, #48	@ 0x30
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}
	...

0800380c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800380c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003810:	b0c0      	sub	sp, #256	@ 0x100
 8003812:	af00      	add	r7, sp, #0
 8003814:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003818:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	691b      	ldr	r3, [r3, #16]
 8003820:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003824:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003828:	68d9      	ldr	r1, [r3, #12]
 800382a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	ea40 0301 	orr.w	r3, r0, r1
 8003834:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003836:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800383a:	689a      	ldr	r2, [r3, #8]
 800383c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003840:	691b      	ldr	r3, [r3, #16]
 8003842:	431a      	orrs	r2, r3
 8003844:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003848:	695b      	ldr	r3, [r3, #20]
 800384a:	431a      	orrs	r2, r3
 800384c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003850:	69db      	ldr	r3, [r3, #28]
 8003852:	4313      	orrs	r3, r2
 8003854:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003858:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	68db      	ldr	r3, [r3, #12]
 8003860:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003864:	f021 010c 	bic.w	r1, r1, #12
 8003868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003872:	430b      	orrs	r3, r1
 8003874:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003876:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	695b      	ldr	r3, [r3, #20]
 800387e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003882:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003886:	6999      	ldr	r1, [r3, #24]
 8003888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	ea40 0301 	orr.w	r3, r0, r1
 8003892:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	4b8f      	ldr	r3, [pc, #572]	@ (8003ad8 <UART_SetConfig+0x2cc>)
 800389c:	429a      	cmp	r2, r3
 800389e:	d005      	beq.n	80038ac <UART_SetConfig+0xa0>
 80038a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038a4:	681a      	ldr	r2, [r3, #0]
 80038a6:	4b8d      	ldr	r3, [pc, #564]	@ (8003adc <UART_SetConfig+0x2d0>)
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d104      	bne.n	80038b6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80038ac:	f7fe fd40 	bl	8002330 <HAL_RCC_GetPCLK2Freq>
 80038b0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80038b4:	e003      	b.n	80038be <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80038b6:	f7fe fd27 	bl	8002308 <HAL_RCC_GetPCLK1Freq>
 80038ba:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038c2:	69db      	ldr	r3, [r3, #28]
 80038c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038c8:	f040 810c 	bne.w	8003ae4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80038cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80038d0:	2200      	movs	r2, #0
 80038d2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80038d6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80038da:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80038de:	4622      	mov	r2, r4
 80038e0:	462b      	mov	r3, r5
 80038e2:	1891      	adds	r1, r2, r2
 80038e4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80038e6:	415b      	adcs	r3, r3
 80038e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80038ea:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80038ee:	4621      	mov	r1, r4
 80038f0:	eb12 0801 	adds.w	r8, r2, r1
 80038f4:	4629      	mov	r1, r5
 80038f6:	eb43 0901 	adc.w	r9, r3, r1
 80038fa:	f04f 0200 	mov.w	r2, #0
 80038fe:	f04f 0300 	mov.w	r3, #0
 8003902:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003906:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800390a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800390e:	4690      	mov	r8, r2
 8003910:	4699      	mov	r9, r3
 8003912:	4623      	mov	r3, r4
 8003914:	eb18 0303 	adds.w	r3, r8, r3
 8003918:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800391c:	462b      	mov	r3, r5
 800391e:	eb49 0303 	adc.w	r3, r9, r3
 8003922:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003926:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	2200      	movs	r2, #0
 800392e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003932:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003936:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800393a:	460b      	mov	r3, r1
 800393c:	18db      	adds	r3, r3, r3
 800393e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003940:	4613      	mov	r3, r2
 8003942:	eb42 0303 	adc.w	r3, r2, r3
 8003946:	657b      	str	r3, [r7, #84]	@ 0x54
 8003948:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800394c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003950:	f7fc fc9e 	bl	8000290 <__aeabi_uldivmod>
 8003954:	4602      	mov	r2, r0
 8003956:	460b      	mov	r3, r1
 8003958:	4b61      	ldr	r3, [pc, #388]	@ (8003ae0 <UART_SetConfig+0x2d4>)
 800395a:	fba3 2302 	umull	r2, r3, r3, r2
 800395e:	095b      	lsrs	r3, r3, #5
 8003960:	011c      	lsls	r4, r3, #4
 8003962:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003966:	2200      	movs	r2, #0
 8003968:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800396c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003970:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003974:	4642      	mov	r2, r8
 8003976:	464b      	mov	r3, r9
 8003978:	1891      	adds	r1, r2, r2
 800397a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800397c:	415b      	adcs	r3, r3
 800397e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003980:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003984:	4641      	mov	r1, r8
 8003986:	eb12 0a01 	adds.w	sl, r2, r1
 800398a:	4649      	mov	r1, r9
 800398c:	eb43 0b01 	adc.w	fp, r3, r1
 8003990:	f04f 0200 	mov.w	r2, #0
 8003994:	f04f 0300 	mov.w	r3, #0
 8003998:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800399c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80039a0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80039a4:	4692      	mov	sl, r2
 80039a6:	469b      	mov	fp, r3
 80039a8:	4643      	mov	r3, r8
 80039aa:	eb1a 0303 	adds.w	r3, sl, r3
 80039ae:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80039b2:	464b      	mov	r3, r9
 80039b4:	eb4b 0303 	adc.w	r3, fp, r3
 80039b8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80039bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	2200      	movs	r2, #0
 80039c4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80039c8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80039cc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80039d0:	460b      	mov	r3, r1
 80039d2:	18db      	adds	r3, r3, r3
 80039d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80039d6:	4613      	mov	r3, r2
 80039d8:	eb42 0303 	adc.w	r3, r2, r3
 80039dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80039de:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80039e2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80039e6:	f7fc fc53 	bl	8000290 <__aeabi_uldivmod>
 80039ea:	4602      	mov	r2, r0
 80039ec:	460b      	mov	r3, r1
 80039ee:	4611      	mov	r1, r2
 80039f0:	4b3b      	ldr	r3, [pc, #236]	@ (8003ae0 <UART_SetConfig+0x2d4>)
 80039f2:	fba3 2301 	umull	r2, r3, r3, r1
 80039f6:	095b      	lsrs	r3, r3, #5
 80039f8:	2264      	movs	r2, #100	@ 0x64
 80039fa:	fb02 f303 	mul.w	r3, r2, r3
 80039fe:	1acb      	subs	r3, r1, r3
 8003a00:	00db      	lsls	r3, r3, #3
 8003a02:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003a06:	4b36      	ldr	r3, [pc, #216]	@ (8003ae0 <UART_SetConfig+0x2d4>)
 8003a08:	fba3 2302 	umull	r2, r3, r3, r2
 8003a0c:	095b      	lsrs	r3, r3, #5
 8003a0e:	005b      	lsls	r3, r3, #1
 8003a10:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003a14:	441c      	add	r4, r3
 8003a16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003a20:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003a24:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003a28:	4642      	mov	r2, r8
 8003a2a:	464b      	mov	r3, r9
 8003a2c:	1891      	adds	r1, r2, r2
 8003a2e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003a30:	415b      	adcs	r3, r3
 8003a32:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003a34:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003a38:	4641      	mov	r1, r8
 8003a3a:	1851      	adds	r1, r2, r1
 8003a3c:	6339      	str	r1, [r7, #48]	@ 0x30
 8003a3e:	4649      	mov	r1, r9
 8003a40:	414b      	adcs	r3, r1
 8003a42:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a44:	f04f 0200 	mov.w	r2, #0
 8003a48:	f04f 0300 	mov.w	r3, #0
 8003a4c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003a50:	4659      	mov	r1, fp
 8003a52:	00cb      	lsls	r3, r1, #3
 8003a54:	4651      	mov	r1, sl
 8003a56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a5a:	4651      	mov	r1, sl
 8003a5c:	00ca      	lsls	r2, r1, #3
 8003a5e:	4610      	mov	r0, r2
 8003a60:	4619      	mov	r1, r3
 8003a62:	4603      	mov	r3, r0
 8003a64:	4642      	mov	r2, r8
 8003a66:	189b      	adds	r3, r3, r2
 8003a68:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003a6c:	464b      	mov	r3, r9
 8003a6e:	460a      	mov	r2, r1
 8003a70:	eb42 0303 	adc.w	r3, r2, r3
 8003a74:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003a78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003a84:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003a88:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003a8c:	460b      	mov	r3, r1
 8003a8e:	18db      	adds	r3, r3, r3
 8003a90:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003a92:	4613      	mov	r3, r2
 8003a94:	eb42 0303 	adc.w	r3, r2, r3
 8003a98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a9a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003a9e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003aa2:	f7fc fbf5 	bl	8000290 <__aeabi_uldivmod>
 8003aa6:	4602      	mov	r2, r0
 8003aa8:	460b      	mov	r3, r1
 8003aaa:	4b0d      	ldr	r3, [pc, #52]	@ (8003ae0 <UART_SetConfig+0x2d4>)
 8003aac:	fba3 1302 	umull	r1, r3, r3, r2
 8003ab0:	095b      	lsrs	r3, r3, #5
 8003ab2:	2164      	movs	r1, #100	@ 0x64
 8003ab4:	fb01 f303 	mul.w	r3, r1, r3
 8003ab8:	1ad3      	subs	r3, r2, r3
 8003aba:	00db      	lsls	r3, r3, #3
 8003abc:	3332      	adds	r3, #50	@ 0x32
 8003abe:	4a08      	ldr	r2, [pc, #32]	@ (8003ae0 <UART_SetConfig+0x2d4>)
 8003ac0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ac4:	095b      	lsrs	r3, r3, #5
 8003ac6:	f003 0207 	and.w	r2, r3, #7
 8003aca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4422      	add	r2, r4
 8003ad2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003ad4:	e106      	b.n	8003ce4 <UART_SetConfig+0x4d8>
 8003ad6:	bf00      	nop
 8003ad8:	40011000 	.word	0x40011000
 8003adc:	40011400 	.word	0x40011400
 8003ae0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003ae4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003aee:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003af2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003af6:	4642      	mov	r2, r8
 8003af8:	464b      	mov	r3, r9
 8003afa:	1891      	adds	r1, r2, r2
 8003afc:	6239      	str	r1, [r7, #32]
 8003afe:	415b      	adcs	r3, r3
 8003b00:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b02:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003b06:	4641      	mov	r1, r8
 8003b08:	1854      	adds	r4, r2, r1
 8003b0a:	4649      	mov	r1, r9
 8003b0c:	eb43 0501 	adc.w	r5, r3, r1
 8003b10:	f04f 0200 	mov.w	r2, #0
 8003b14:	f04f 0300 	mov.w	r3, #0
 8003b18:	00eb      	lsls	r3, r5, #3
 8003b1a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b1e:	00e2      	lsls	r2, r4, #3
 8003b20:	4614      	mov	r4, r2
 8003b22:	461d      	mov	r5, r3
 8003b24:	4643      	mov	r3, r8
 8003b26:	18e3      	adds	r3, r4, r3
 8003b28:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003b2c:	464b      	mov	r3, r9
 8003b2e:	eb45 0303 	adc.w	r3, r5, r3
 8003b32:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003b36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003b42:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003b46:	f04f 0200 	mov.w	r2, #0
 8003b4a:	f04f 0300 	mov.w	r3, #0
 8003b4e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003b52:	4629      	mov	r1, r5
 8003b54:	008b      	lsls	r3, r1, #2
 8003b56:	4621      	mov	r1, r4
 8003b58:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b5c:	4621      	mov	r1, r4
 8003b5e:	008a      	lsls	r2, r1, #2
 8003b60:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003b64:	f7fc fb94 	bl	8000290 <__aeabi_uldivmod>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	460b      	mov	r3, r1
 8003b6c:	4b60      	ldr	r3, [pc, #384]	@ (8003cf0 <UART_SetConfig+0x4e4>)
 8003b6e:	fba3 2302 	umull	r2, r3, r3, r2
 8003b72:	095b      	lsrs	r3, r3, #5
 8003b74:	011c      	lsls	r4, r3, #4
 8003b76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003b80:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003b84:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003b88:	4642      	mov	r2, r8
 8003b8a:	464b      	mov	r3, r9
 8003b8c:	1891      	adds	r1, r2, r2
 8003b8e:	61b9      	str	r1, [r7, #24]
 8003b90:	415b      	adcs	r3, r3
 8003b92:	61fb      	str	r3, [r7, #28]
 8003b94:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b98:	4641      	mov	r1, r8
 8003b9a:	1851      	adds	r1, r2, r1
 8003b9c:	6139      	str	r1, [r7, #16]
 8003b9e:	4649      	mov	r1, r9
 8003ba0:	414b      	adcs	r3, r1
 8003ba2:	617b      	str	r3, [r7, #20]
 8003ba4:	f04f 0200 	mov.w	r2, #0
 8003ba8:	f04f 0300 	mov.w	r3, #0
 8003bac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003bb0:	4659      	mov	r1, fp
 8003bb2:	00cb      	lsls	r3, r1, #3
 8003bb4:	4651      	mov	r1, sl
 8003bb6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003bba:	4651      	mov	r1, sl
 8003bbc:	00ca      	lsls	r2, r1, #3
 8003bbe:	4610      	mov	r0, r2
 8003bc0:	4619      	mov	r1, r3
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	4642      	mov	r2, r8
 8003bc6:	189b      	adds	r3, r3, r2
 8003bc8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003bcc:	464b      	mov	r3, r9
 8003bce:	460a      	mov	r2, r1
 8003bd0:	eb42 0303 	adc.w	r3, r2, r3
 8003bd4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003bd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	2200      	movs	r2, #0
 8003be0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003be2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003be4:	f04f 0200 	mov.w	r2, #0
 8003be8:	f04f 0300 	mov.w	r3, #0
 8003bec:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003bf0:	4649      	mov	r1, r9
 8003bf2:	008b      	lsls	r3, r1, #2
 8003bf4:	4641      	mov	r1, r8
 8003bf6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003bfa:	4641      	mov	r1, r8
 8003bfc:	008a      	lsls	r2, r1, #2
 8003bfe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003c02:	f7fc fb45 	bl	8000290 <__aeabi_uldivmod>
 8003c06:	4602      	mov	r2, r0
 8003c08:	460b      	mov	r3, r1
 8003c0a:	4611      	mov	r1, r2
 8003c0c:	4b38      	ldr	r3, [pc, #224]	@ (8003cf0 <UART_SetConfig+0x4e4>)
 8003c0e:	fba3 2301 	umull	r2, r3, r3, r1
 8003c12:	095b      	lsrs	r3, r3, #5
 8003c14:	2264      	movs	r2, #100	@ 0x64
 8003c16:	fb02 f303 	mul.w	r3, r2, r3
 8003c1a:	1acb      	subs	r3, r1, r3
 8003c1c:	011b      	lsls	r3, r3, #4
 8003c1e:	3332      	adds	r3, #50	@ 0x32
 8003c20:	4a33      	ldr	r2, [pc, #204]	@ (8003cf0 <UART_SetConfig+0x4e4>)
 8003c22:	fba2 2303 	umull	r2, r3, r2, r3
 8003c26:	095b      	lsrs	r3, r3, #5
 8003c28:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c2c:	441c      	add	r4, r3
 8003c2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c32:	2200      	movs	r2, #0
 8003c34:	673b      	str	r3, [r7, #112]	@ 0x70
 8003c36:	677a      	str	r2, [r7, #116]	@ 0x74
 8003c38:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003c3c:	4642      	mov	r2, r8
 8003c3e:	464b      	mov	r3, r9
 8003c40:	1891      	adds	r1, r2, r2
 8003c42:	60b9      	str	r1, [r7, #8]
 8003c44:	415b      	adcs	r3, r3
 8003c46:	60fb      	str	r3, [r7, #12]
 8003c48:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003c4c:	4641      	mov	r1, r8
 8003c4e:	1851      	adds	r1, r2, r1
 8003c50:	6039      	str	r1, [r7, #0]
 8003c52:	4649      	mov	r1, r9
 8003c54:	414b      	adcs	r3, r1
 8003c56:	607b      	str	r3, [r7, #4]
 8003c58:	f04f 0200 	mov.w	r2, #0
 8003c5c:	f04f 0300 	mov.w	r3, #0
 8003c60:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003c64:	4659      	mov	r1, fp
 8003c66:	00cb      	lsls	r3, r1, #3
 8003c68:	4651      	mov	r1, sl
 8003c6a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003c6e:	4651      	mov	r1, sl
 8003c70:	00ca      	lsls	r2, r1, #3
 8003c72:	4610      	mov	r0, r2
 8003c74:	4619      	mov	r1, r3
 8003c76:	4603      	mov	r3, r0
 8003c78:	4642      	mov	r2, r8
 8003c7a:	189b      	adds	r3, r3, r2
 8003c7c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003c7e:	464b      	mov	r3, r9
 8003c80:	460a      	mov	r2, r1
 8003c82:	eb42 0303 	adc.w	r3, r2, r3
 8003c86:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003c88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	663b      	str	r3, [r7, #96]	@ 0x60
 8003c92:	667a      	str	r2, [r7, #100]	@ 0x64
 8003c94:	f04f 0200 	mov.w	r2, #0
 8003c98:	f04f 0300 	mov.w	r3, #0
 8003c9c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003ca0:	4649      	mov	r1, r9
 8003ca2:	008b      	lsls	r3, r1, #2
 8003ca4:	4641      	mov	r1, r8
 8003ca6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003caa:	4641      	mov	r1, r8
 8003cac:	008a      	lsls	r2, r1, #2
 8003cae:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003cb2:	f7fc faed 	bl	8000290 <__aeabi_uldivmod>
 8003cb6:	4602      	mov	r2, r0
 8003cb8:	460b      	mov	r3, r1
 8003cba:	4b0d      	ldr	r3, [pc, #52]	@ (8003cf0 <UART_SetConfig+0x4e4>)
 8003cbc:	fba3 1302 	umull	r1, r3, r3, r2
 8003cc0:	095b      	lsrs	r3, r3, #5
 8003cc2:	2164      	movs	r1, #100	@ 0x64
 8003cc4:	fb01 f303 	mul.w	r3, r1, r3
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	011b      	lsls	r3, r3, #4
 8003ccc:	3332      	adds	r3, #50	@ 0x32
 8003cce:	4a08      	ldr	r2, [pc, #32]	@ (8003cf0 <UART_SetConfig+0x4e4>)
 8003cd0:	fba2 2303 	umull	r2, r3, r2, r3
 8003cd4:	095b      	lsrs	r3, r3, #5
 8003cd6:	f003 020f 	and.w	r2, r3, #15
 8003cda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4422      	add	r2, r4
 8003ce2:	609a      	str	r2, [r3, #8]
}
 8003ce4:	bf00      	nop
 8003ce6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003cea:	46bd      	mov	sp, r7
 8003cec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003cf0:	51eb851f 	.word	0x51eb851f

08003cf4 <siprintf>:
 8003cf4:	b40e      	push	{r1, r2, r3}
 8003cf6:	b510      	push	{r4, lr}
 8003cf8:	b09d      	sub	sp, #116	@ 0x74
 8003cfa:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003cfc:	9002      	str	r0, [sp, #8]
 8003cfe:	9006      	str	r0, [sp, #24]
 8003d00:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003d04:	480a      	ldr	r0, [pc, #40]	@ (8003d30 <siprintf+0x3c>)
 8003d06:	9107      	str	r1, [sp, #28]
 8003d08:	9104      	str	r1, [sp, #16]
 8003d0a:	490a      	ldr	r1, [pc, #40]	@ (8003d34 <siprintf+0x40>)
 8003d0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003d10:	9105      	str	r1, [sp, #20]
 8003d12:	2400      	movs	r4, #0
 8003d14:	a902      	add	r1, sp, #8
 8003d16:	6800      	ldr	r0, [r0, #0]
 8003d18:	9301      	str	r3, [sp, #4]
 8003d1a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003d1c:	f000 f9d4 	bl	80040c8 <_svfiprintf_r>
 8003d20:	9b02      	ldr	r3, [sp, #8]
 8003d22:	701c      	strb	r4, [r3, #0]
 8003d24:	b01d      	add	sp, #116	@ 0x74
 8003d26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d2a:	b003      	add	sp, #12
 8003d2c:	4770      	bx	lr
 8003d2e:	bf00      	nop
 8003d30:	20000014 	.word	0x20000014
 8003d34:	ffff0208 	.word	0xffff0208

08003d38 <siscanf>:
 8003d38:	b40e      	push	{r1, r2, r3}
 8003d3a:	b570      	push	{r4, r5, r6, lr}
 8003d3c:	b09d      	sub	sp, #116	@ 0x74
 8003d3e:	ac21      	add	r4, sp, #132	@ 0x84
 8003d40:	2500      	movs	r5, #0
 8003d42:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8003d46:	f854 6b04 	ldr.w	r6, [r4], #4
 8003d4a:	f8ad 2014 	strh.w	r2, [sp, #20]
 8003d4e:	951b      	str	r5, [sp, #108]	@ 0x6c
 8003d50:	9002      	str	r0, [sp, #8]
 8003d52:	9006      	str	r0, [sp, #24]
 8003d54:	f7fc fa44 	bl	80001e0 <strlen>
 8003d58:	4b0b      	ldr	r3, [pc, #44]	@ (8003d88 <siscanf+0x50>)
 8003d5a:	9003      	str	r0, [sp, #12]
 8003d5c:	9007      	str	r0, [sp, #28]
 8003d5e:	480b      	ldr	r0, [pc, #44]	@ (8003d8c <siscanf+0x54>)
 8003d60:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003d62:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003d66:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003d6a:	4632      	mov	r2, r6
 8003d6c:	4623      	mov	r3, r4
 8003d6e:	a902      	add	r1, sp, #8
 8003d70:	6800      	ldr	r0, [r0, #0]
 8003d72:	950f      	str	r5, [sp, #60]	@ 0x3c
 8003d74:	9514      	str	r5, [sp, #80]	@ 0x50
 8003d76:	9401      	str	r4, [sp, #4]
 8003d78:	f000 fafc 	bl	8004374 <__ssvfiscanf_r>
 8003d7c:	b01d      	add	sp, #116	@ 0x74
 8003d7e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8003d82:	b003      	add	sp, #12
 8003d84:	4770      	bx	lr
 8003d86:	bf00      	nop
 8003d88:	08003d91 	.word	0x08003d91
 8003d8c:	20000014 	.word	0x20000014

08003d90 <__seofread>:
 8003d90:	2000      	movs	r0, #0
 8003d92:	4770      	bx	lr

08003d94 <memset>:
 8003d94:	4402      	add	r2, r0
 8003d96:	4603      	mov	r3, r0
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d100      	bne.n	8003d9e <memset+0xa>
 8003d9c:	4770      	bx	lr
 8003d9e:	f803 1b01 	strb.w	r1, [r3], #1
 8003da2:	e7f9      	b.n	8003d98 <memset+0x4>

08003da4 <strncmp>:
 8003da4:	b510      	push	{r4, lr}
 8003da6:	b16a      	cbz	r2, 8003dc4 <strncmp+0x20>
 8003da8:	3901      	subs	r1, #1
 8003daa:	1884      	adds	r4, r0, r2
 8003dac:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003db0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d103      	bne.n	8003dc0 <strncmp+0x1c>
 8003db8:	42a0      	cmp	r0, r4
 8003dba:	d001      	beq.n	8003dc0 <strncmp+0x1c>
 8003dbc:	2a00      	cmp	r2, #0
 8003dbe:	d1f5      	bne.n	8003dac <strncmp+0x8>
 8003dc0:	1ad0      	subs	r0, r2, r3
 8003dc2:	bd10      	pop	{r4, pc}
 8003dc4:	4610      	mov	r0, r2
 8003dc6:	e7fc      	b.n	8003dc2 <strncmp+0x1e>

08003dc8 <__errno>:
 8003dc8:	4b01      	ldr	r3, [pc, #4]	@ (8003dd0 <__errno+0x8>)
 8003dca:	6818      	ldr	r0, [r3, #0]
 8003dcc:	4770      	bx	lr
 8003dce:	bf00      	nop
 8003dd0:	20000014 	.word	0x20000014

08003dd4 <__libc_init_array>:
 8003dd4:	b570      	push	{r4, r5, r6, lr}
 8003dd6:	4d0d      	ldr	r5, [pc, #52]	@ (8003e0c <__libc_init_array+0x38>)
 8003dd8:	4c0d      	ldr	r4, [pc, #52]	@ (8003e10 <__libc_init_array+0x3c>)
 8003dda:	1b64      	subs	r4, r4, r5
 8003ddc:	10a4      	asrs	r4, r4, #2
 8003dde:	2600      	movs	r6, #0
 8003de0:	42a6      	cmp	r6, r4
 8003de2:	d109      	bne.n	8003df8 <__libc_init_array+0x24>
 8003de4:	4d0b      	ldr	r5, [pc, #44]	@ (8003e14 <__libc_init_array+0x40>)
 8003de6:	4c0c      	ldr	r4, [pc, #48]	@ (8003e18 <__libc_init_array+0x44>)
 8003de8:	f001 f8e2 	bl	8004fb0 <_init>
 8003dec:	1b64      	subs	r4, r4, r5
 8003dee:	10a4      	asrs	r4, r4, #2
 8003df0:	2600      	movs	r6, #0
 8003df2:	42a6      	cmp	r6, r4
 8003df4:	d105      	bne.n	8003e02 <__libc_init_array+0x2e>
 8003df6:	bd70      	pop	{r4, r5, r6, pc}
 8003df8:	f855 3b04 	ldr.w	r3, [r5], #4
 8003dfc:	4798      	blx	r3
 8003dfe:	3601      	adds	r6, #1
 8003e00:	e7ee      	b.n	8003de0 <__libc_init_array+0xc>
 8003e02:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e06:	4798      	blx	r3
 8003e08:	3601      	adds	r6, #1
 8003e0a:	e7f2      	b.n	8003df2 <__libc_init_array+0x1e>
 8003e0c:	08005224 	.word	0x08005224
 8003e10:	08005224 	.word	0x08005224
 8003e14:	08005224 	.word	0x08005224
 8003e18:	08005228 	.word	0x08005228

08003e1c <__retarget_lock_acquire_recursive>:
 8003e1c:	4770      	bx	lr

08003e1e <__retarget_lock_release_recursive>:
 8003e1e:	4770      	bx	lr

08003e20 <_free_r>:
 8003e20:	b538      	push	{r3, r4, r5, lr}
 8003e22:	4605      	mov	r5, r0
 8003e24:	2900      	cmp	r1, #0
 8003e26:	d041      	beq.n	8003eac <_free_r+0x8c>
 8003e28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003e2c:	1f0c      	subs	r4, r1, #4
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	bfb8      	it	lt
 8003e32:	18e4      	addlt	r4, r4, r3
 8003e34:	f000 f8e0 	bl	8003ff8 <__malloc_lock>
 8003e38:	4a1d      	ldr	r2, [pc, #116]	@ (8003eb0 <_free_r+0x90>)
 8003e3a:	6813      	ldr	r3, [r2, #0]
 8003e3c:	b933      	cbnz	r3, 8003e4c <_free_r+0x2c>
 8003e3e:	6063      	str	r3, [r4, #4]
 8003e40:	6014      	str	r4, [r2, #0]
 8003e42:	4628      	mov	r0, r5
 8003e44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003e48:	f000 b8dc 	b.w	8004004 <__malloc_unlock>
 8003e4c:	42a3      	cmp	r3, r4
 8003e4e:	d908      	bls.n	8003e62 <_free_r+0x42>
 8003e50:	6820      	ldr	r0, [r4, #0]
 8003e52:	1821      	adds	r1, r4, r0
 8003e54:	428b      	cmp	r3, r1
 8003e56:	bf01      	itttt	eq
 8003e58:	6819      	ldreq	r1, [r3, #0]
 8003e5a:	685b      	ldreq	r3, [r3, #4]
 8003e5c:	1809      	addeq	r1, r1, r0
 8003e5e:	6021      	streq	r1, [r4, #0]
 8003e60:	e7ed      	b.n	8003e3e <_free_r+0x1e>
 8003e62:	461a      	mov	r2, r3
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	b10b      	cbz	r3, 8003e6c <_free_r+0x4c>
 8003e68:	42a3      	cmp	r3, r4
 8003e6a:	d9fa      	bls.n	8003e62 <_free_r+0x42>
 8003e6c:	6811      	ldr	r1, [r2, #0]
 8003e6e:	1850      	adds	r0, r2, r1
 8003e70:	42a0      	cmp	r0, r4
 8003e72:	d10b      	bne.n	8003e8c <_free_r+0x6c>
 8003e74:	6820      	ldr	r0, [r4, #0]
 8003e76:	4401      	add	r1, r0
 8003e78:	1850      	adds	r0, r2, r1
 8003e7a:	4283      	cmp	r3, r0
 8003e7c:	6011      	str	r1, [r2, #0]
 8003e7e:	d1e0      	bne.n	8003e42 <_free_r+0x22>
 8003e80:	6818      	ldr	r0, [r3, #0]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	6053      	str	r3, [r2, #4]
 8003e86:	4408      	add	r0, r1
 8003e88:	6010      	str	r0, [r2, #0]
 8003e8a:	e7da      	b.n	8003e42 <_free_r+0x22>
 8003e8c:	d902      	bls.n	8003e94 <_free_r+0x74>
 8003e8e:	230c      	movs	r3, #12
 8003e90:	602b      	str	r3, [r5, #0]
 8003e92:	e7d6      	b.n	8003e42 <_free_r+0x22>
 8003e94:	6820      	ldr	r0, [r4, #0]
 8003e96:	1821      	adds	r1, r4, r0
 8003e98:	428b      	cmp	r3, r1
 8003e9a:	bf04      	itt	eq
 8003e9c:	6819      	ldreq	r1, [r3, #0]
 8003e9e:	685b      	ldreq	r3, [r3, #4]
 8003ea0:	6063      	str	r3, [r4, #4]
 8003ea2:	bf04      	itt	eq
 8003ea4:	1809      	addeq	r1, r1, r0
 8003ea6:	6021      	streq	r1, [r4, #0]
 8003ea8:	6054      	str	r4, [r2, #4]
 8003eaa:	e7ca      	b.n	8003e42 <_free_r+0x22>
 8003eac:	bd38      	pop	{r3, r4, r5, pc}
 8003eae:	bf00      	nop
 8003eb0:	200002f4 	.word	0x200002f4

08003eb4 <sbrk_aligned>:
 8003eb4:	b570      	push	{r4, r5, r6, lr}
 8003eb6:	4e0f      	ldr	r6, [pc, #60]	@ (8003ef4 <sbrk_aligned+0x40>)
 8003eb8:	460c      	mov	r4, r1
 8003eba:	6831      	ldr	r1, [r6, #0]
 8003ebc:	4605      	mov	r5, r0
 8003ebe:	b911      	cbnz	r1, 8003ec6 <sbrk_aligned+0x12>
 8003ec0:	f000 ff36 	bl	8004d30 <_sbrk_r>
 8003ec4:	6030      	str	r0, [r6, #0]
 8003ec6:	4621      	mov	r1, r4
 8003ec8:	4628      	mov	r0, r5
 8003eca:	f000 ff31 	bl	8004d30 <_sbrk_r>
 8003ece:	1c43      	adds	r3, r0, #1
 8003ed0:	d103      	bne.n	8003eda <sbrk_aligned+0x26>
 8003ed2:	f04f 34ff 	mov.w	r4, #4294967295
 8003ed6:	4620      	mov	r0, r4
 8003ed8:	bd70      	pop	{r4, r5, r6, pc}
 8003eda:	1cc4      	adds	r4, r0, #3
 8003edc:	f024 0403 	bic.w	r4, r4, #3
 8003ee0:	42a0      	cmp	r0, r4
 8003ee2:	d0f8      	beq.n	8003ed6 <sbrk_aligned+0x22>
 8003ee4:	1a21      	subs	r1, r4, r0
 8003ee6:	4628      	mov	r0, r5
 8003ee8:	f000 ff22 	bl	8004d30 <_sbrk_r>
 8003eec:	3001      	adds	r0, #1
 8003eee:	d1f2      	bne.n	8003ed6 <sbrk_aligned+0x22>
 8003ef0:	e7ef      	b.n	8003ed2 <sbrk_aligned+0x1e>
 8003ef2:	bf00      	nop
 8003ef4:	200002f0 	.word	0x200002f0

08003ef8 <_malloc_r>:
 8003ef8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003efc:	1ccd      	adds	r5, r1, #3
 8003efe:	f025 0503 	bic.w	r5, r5, #3
 8003f02:	3508      	adds	r5, #8
 8003f04:	2d0c      	cmp	r5, #12
 8003f06:	bf38      	it	cc
 8003f08:	250c      	movcc	r5, #12
 8003f0a:	2d00      	cmp	r5, #0
 8003f0c:	4606      	mov	r6, r0
 8003f0e:	db01      	blt.n	8003f14 <_malloc_r+0x1c>
 8003f10:	42a9      	cmp	r1, r5
 8003f12:	d904      	bls.n	8003f1e <_malloc_r+0x26>
 8003f14:	230c      	movs	r3, #12
 8003f16:	6033      	str	r3, [r6, #0]
 8003f18:	2000      	movs	r0, #0
 8003f1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003f1e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003ff4 <_malloc_r+0xfc>
 8003f22:	f000 f869 	bl	8003ff8 <__malloc_lock>
 8003f26:	f8d8 3000 	ldr.w	r3, [r8]
 8003f2a:	461c      	mov	r4, r3
 8003f2c:	bb44      	cbnz	r4, 8003f80 <_malloc_r+0x88>
 8003f2e:	4629      	mov	r1, r5
 8003f30:	4630      	mov	r0, r6
 8003f32:	f7ff ffbf 	bl	8003eb4 <sbrk_aligned>
 8003f36:	1c43      	adds	r3, r0, #1
 8003f38:	4604      	mov	r4, r0
 8003f3a:	d158      	bne.n	8003fee <_malloc_r+0xf6>
 8003f3c:	f8d8 4000 	ldr.w	r4, [r8]
 8003f40:	4627      	mov	r7, r4
 8003f42:	2f00      	cmp	r7, #0
 8003f44:	d143      	bne.n	8003fce <_malloc_r+0xd6>
 8003f46:	2c00      	cmp	r4, #0
 8003f48:	d04b      	beq.n	8003fe2 <_malloc_r+0xea>
 8003f4a:	6823      	ldr	r3, [r4, #0]
 8003f4c:	4639      	mov	r1, r7
 8003f4e:	4630      	mov	r0, r6
 8003f50:	eb04 0903 	add.w	r9, r4, r3
 8003f54:	f000 feec 	bl	8004d30 <_sbrk_r>
 8003f58:	4581      	cmp	r9, r0
 8003f5a:	d142      	bne.n	8003fe2 <_malloc_r+0xea>
 8003f5c:	6821      	ldr	r1, [r4, #0]
 8003f5e:	1a6d      	subs	r5, r5, r1
 8003f60:	4629      	mov	r1, r5
 8003f62:	4630      	mov	r0, r6
 8003f64:	f7ff ffa6 	bl	8003eb4 <sbrk_aligned>
 8003f68:	3001      	adds	r0, #1
 8003f6a:	d03a      	beq.n	8003fe2 <_malloc_r+0xea>
 8003f6c:	6823      	ldr	r3, [r4, #0]
 8003f6e:	442b      	add	r3, r5
 8003f70:	6023      	str	r3, [r4, #0]
 8003f72:	f8d8 3000 	ldr.w	r3, [r8]
 8003f76:	685a      	ldr	r2, [r3, #4]
 8003f78:	bb62      	cbnz	r2, 8003fd4 <_malloc_r+0xdc>
 8003f7a:	f8c8 7000 	str.w	r7, [r8]
 8003f7e:	e00f      	b.n	8003fa0 <_malloc_r+0xa8>
 8003f80:	6822      	ldr	r2, [r4, #0]
 8003f82:	1b52      	subs	r2, r2, r5
 8003f84:	d420      	bmi.n	8003fc8 <_malloc_r+0xd0>
 8003f86:	2a0b      	cmp	r2, #11
 8003f88:	d917      	bls.n	8003fba <_malloc_r+0xc2>
 8003f8a:	1961      	adds	r1, r4, r5
 8003f8c:	42a3      	cmp	r3, r4
 8003f8e:	6025      	str	r5, [r4, #0]
 8003f90:	bf18      	it	ne
 8003f92:	6059      	strne	r1, [r3, #4]
 8003f94:	6863      	ldr	r3, [r4, #4]
 8003f96:	bf08      	it	eq
 8003f98:	f8c8 1000 	streq.w	r1, [r8]
 8003f9c:	5162      	str	r2, [r4, r5]
 8003f9e:	604b      	str	r3, [r1, #4]
 8003fa0:	4630      	mov	r0, r6
 8003fa2:	f000 f82f 	bl	8004004 <__malloc_unlock>
 8003fa6:	f104 000b 	add.w	r0, r4, #11
 8003faa:	1d23      	adds	r3, r4, #4
 8003fac:	f020 0007 	bic.w	r0, r0, #7
 8003fb0:	1ac2      	subs	r2, r0, r3
 8003fb2:	bf1c      	itt	ne
 8003fb4:	1a1b      	subne	r3, r3, r0
 8003fb6:	50a3      	strne	r3, [r4, r2]
 8003fb8:	e7af      	b.n	8003f1a <_malloc_r+0x22>
 8003fba:	6862      	ldr	r2, [r4, #4]
 8003fbc:	42a3      	cmp	r3, r4
 8003fbe:	bf0c      	ite	eq
 8003fc0:	f8c8 2000 	streq.w	r2, [r8]
 8003fc4:	605a      	strne	r2, [r3, #4]
 8003fc6:	e7eb      	b.n	8003fa0 <_malloc_r+0xa8>
 8003fc8:	4623      	mov	r3, r4
 8003fca:	6864      	ldr	r4, [r4, #4]
 8003fcc:	e7ae      	b.n	8003f2c <_malloc_r+0x34>
 8003fce:	463c      	mov	r4, r7
 8003fd0:	687f      	ldr	r7, [r7, #4]
 8003fd2:	e7b6      	b.n	8003f42 <_malloc_r+0x4a>
 8003fd4:	461a      	mov	r2, r3
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	42a3      	cmp	r3, r4
 8003fda:	d1fb      	bne.n	8003fd4 <_malloc_r+0xdc>
 8003fdc:	2300      	movs	r3, #0
 8003fde:	6053      	str	r3, [r2, #4]
 8003fe0:	e7de      	b.n	8003fa0 <_malloc_r+0xa8>
 8003fe2:	230c      	movs	r3, #12
 8003fe4:	6033      	str	r3, [r6, #0]
 8003fe6:	4630      	mov	r0, r6
 8003fe8:	f000 f80c 	bl	8004004 <__malloc_unlock>
 8003fec:	e794      	b.n	8003f18 <_malloc_r+0x20>
 8003fee:	6005      	str	r5, [r0, #0]
 8003ff0:	e7d6      	b.n	8003fa0 <_malloc_r+0xa8>
 8003ff2:	bf00      	nop
 8003ff4:	200002f4 	.word	0x200002f4

08003ff8 <__malloc_lock>:
 8003ff8:	4801      	ldr	r0, [pc, #4]	@ (8004000 <__malloc_lock+0x8>)
 8003ffa:	f7ff bf0f 	b.w	8003e1c <__retarget_lock_acquire_recursive>
 8003ffe:	bf00      	nop
 8004000:	200002ec 	.word	0x200002ec

08004004 <__malloc_unlock>:
 8004004:	4801      	ldr	r0, [pc, #4]	@ (800400c <__malloc_unlock+0x8>)
 8004006:	f7ff bf0a 	b.w	8003e1e <__retarget_lock_release_recursive>
 800400a:	bf00      	nop
 800400c:	200002ec 	.word	0x200002ec

08004010 <__ssputs_r>:
 8004010:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004014:	688e      	ldr	r6, [r1, #8]
 8004016:	461f      	mov	r7, r3
 8004018:	42be      	cmp	r6, r7
 800401a:	680b      	ldr	r3, [r1, #0]
 800401c:	4682      	mov	sl, r0
 800401e:	460c      	mov	r4, r1
 8004020:	4690      	mov	r8, r2
 8004022:	d82d      	bhi.n	8004080 <__ssputs_r+0x70>
 8004024:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004028:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800402c:	d026      	beq.n	800407c <__ssputs_r+0x6c>
 800402e:	6965      	ldr	r5, [r4, #20]
 8004030:	6909      	ldr	r1, [r1, #16]
 8004032:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004036:	eba3 0901 	sub.w	r9, r3, r1
 800403a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800403e:	1c7b      	adds	r3, r7, #1
 8004040:	444b      	add	r3, r9
 8004042:	106d      	asrs	r5, r5, #1
 8004044:	429d      	cmp	r5, r3
 8004046:	bf38      	it	cc
 8004048:	461d      	movcc	r5, r3
 800404a:	0553      	lsls	r3, r2, #21
 800404c:	d527      	bpl.n	800409e <__ssputs_r+0x8e>
 800404e:	4629      	mov	r1, r5
 8004050:	f7ff ff52 	bl	8003ef8 <_malloc_r>
 8004054:	4606      	mov	r6, r0
 8004056:	b360      	cbz	r0, 80040b2 <__ssputs_r+0xa2>
 8004058:	6921      	ldr	r1, [r4, #16]
 800405a:	464a      	mov	r2, r9
 800405c:	f000 fe78 	bl	8004d50 <memcpy>
 8004060:	89a3      	ldrh	r3, [r4, #12]
 8004062:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004066:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800406a:	81a3      	strh	r3, [r4, #12]
 800406c:	6126      	str	r6, [r4, #16]
 800406e:	6165      	str	r5, [r4, #20]
 8004070:	444e      	add	r6, r9
 8004072:	eba5 0509 	sub.w	r5, r5, r9
 8004076:	6026      	str	r6, [r4, #0]
 8004078:	60a5      	str	r5, [r4, #8]
 800407a:	463e      	mov	r6, r7
 800407c:	42be      	cmp	r6, r7
 800407e:	d900      	bls.n	8004082 <__ssputs_r+0x72>
 8004080:	463e      	mov	r6, r7
 8004082:	6820      	ldr	r0, [r4, #0]
 8004084:	4632      	mov	r2, r6
 8004086:	4641      	mov	r1, r8
 8004088:	f000 fe37 	bl	8004cfa <memmove>
 800408c:	68a3      	ldr	r3, [r4, #8]
 800408e:	1b9b      	subs	r3, r3, r6
 8004090:	60a3      	str	r3, [r4, #8]
 8004092:	6823      	ldr	r3, [r4, #0]
 8004094:	4433      	add	r3, r6
 8004096:	6023      	str	r3, [r4, #0]
 8004098:	2000      	movs	r0, #0
 800409a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800409e:	462a      	mov	r2, r5
 80040a0:	f000 fe64 	bl	8004d6c <_realloc_r>
 80040a4:	4606      	mov	r6, r0
 80040a6:	2800      	cmp	r0, #0
 80040a8:	d1e0      	bne.n	800406c <__ssputs_r+0x5c>
 80040aa:	6921      	ldr	r1, [r4, #16]
 80040ac:	4650      	mov	r0, sl
 80040ae:	f7ff feb7 	bl	8003e20 <_free_r>
 80040b2:	230c      	movs	r3, #12
 80040b4:	f8ca 3000 	str.w	r3, [sl]
 80040b8:	89a3      	ldrh	r3, [r4, #12]
 80040ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80040be:	81a3      	strh	r3, [r4, #12]
 80040c0:	f04f 30ff 	mov.w	r0, #4294967295
 80040c4:	e7e9      	b.n	800409a <__ssputs_r+0x8a>
	...

080040c8 <_svfiprintf_r>:
 80040c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040cc:	4698      	mov	r8, r3
 80040ce:	898b      	ldrh	r3, [r1, #12]
 80040d0:	061b      	lsls	r3, r3, #24
 80040d2:	b09d      	sub	sp, #116	@ 0x74
 80040d4:	4607      	mov	r7, r0
 80040d6:	460d      	mov	r5, r1
 80040d8:	4614      	mov	r4, r2
 80040da:	d510      	bpl.n	80040fe <_svfiprintf_r+0x36>
 80040dc:	690b      	ldr	r3, [r1, #16]
 80040de:	b973      	cbnz	r3, 80040fe <_svfiprintf_r+0x36>
 80040e0:	2140      	movs	r1, #64	@ 0x40
 80040e2:	f7ff ff09 	bl	8003ef8 <_malloc_r>
 80040e6:	6028      	str	r0, [r5, #0]
 80040e8:	6128      	str	r0, [r5, #16]
 80040ea:	b930      	cbnz	r0, 80040fa <_svfiprintf_r+0x32>
 80040ec:	230c      	movs	r3, #12
 80040ee:	603b      	str	r3, [r7, #0]
 80040f0:	f04f 30ff 	mov.w	r0, #4294967295
 80040f4:	b01d      	add	sp, #116	@ 0x74
 80040f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040fa:	2340      	movs	r3, #64	@ 0x40
 80040fc:	616b      	str	r3, [r5, #20]
 80040fe:	2300      	movs	r3, #0
 8004100:	9309      	str	r3, [sp, #36]	@ 0x24
 8004102:	2320      	movs	r3, #32
 8004104:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004108:	f8cd 800c 	str.w	r8, [sp, #12]
 800410c:	2330      	movs	r3, #48	@ 0x30
 800410e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80042ac <_svfiprintf_r+0x1e4>
 8004112:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004116:	f04f 0901 	mov.w	r9, #1
 800411a:	4623      	mov	r3, r4
 800411c:	469a      	mov	sl, r3
 800411e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004122:	b10a      	cbz	r2, 8004128 <_svfiprintf_r+0x60>
 8004124:	2a25      	cmp	r2, #37	@ 0x25
 8004126:	d1f9      	bne.n	800411c <_svfiprintf_r+0x54>
 8004128:	ebba 0b04 	subs.w	fp, sl, r4
 800412c:	d00b      	beq.n	8004146 <_svfiprintf_r+0x7e>
 800412e:	465b      	mov	r3, fp
 8004130:	4622      	mov	r2, r4
 8004132:	4629      	mov	r1, r5
 8004134:	4638      	mov	r0, r7
 8004136:	f7ff ff6b 	bl	8004010 <__ssputs_r>
 800413a:	3001      	adds	r0, #1
 800413c:	f000 80a7 	beq.w	800428e <_svfiprintf_r+0x1c6>
 8004140:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004142:	445a      	add	r2, fp
 8004144:	9209      	str	r2, [sp, #36]	@ 0x24
 8004146:	f89a 3000 	ldrb.w	r3, [sl]
 800414a:	2b00      	cmp	r3, #0
 800414c:	f000 809f 	beq.w	800428e <_svfiprintf_r+0x1c6>
 8004150:	2300      	movs	r3, #0
 8004152:	f04f 32ff 	mov.w	r2, #4294967295
 8004156:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800415a:	f10a 0a01 	add.w	sl, sl, #1
 800415e:	9304      	str	r3, [sp, #16]
 8004160:	9307      	str	r3, [sp, #28]
 8004162:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004166:	931a      	str	r3, [sp, #104]	@ 0x68
 8004168:	4654      	mov	r4, sl
 800416a:	2205      	movs	r2, #5
 800416c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004170:	484e      	ldr	r0, [pc, #312]	@ (80042ac <_svfiprintf_r+0x1e4>)
 8004172:	f7fc f83d 	bl	80001f0 <memchr>
 8004176:	9a04      	ldr	r2, [sp, #16]
 8004178:	b9d8      	cbnz	r0, 80041b2 <_svfiprintf_r+0xea>
 800417a:	06d0      	lsls	r0, r2, #27
 800417c:	bf44      	itt	mi
 800417e:	2320      	movmi	r3, #32
 8004180:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004184:	0711      	lsls	r1, r2, #28
 8004186:	bf44      	itt	mi
 8004188:	232b      	movmi	r3, #43	@ 0x2b
 800418a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800418e:	f89a 3000 	ldrb.w	r3, [sl]
 8004192:	2b2a      	cmp	r3, #42	@ 0x2a
 8004194:	d015      	beq.n	80041c2 <_svfiprintf_r+0xfa>
 8004196:	9a07      	ldr	r2, [sp, #28]
 8004198:	4654      	mov	r4, sl
 800419a:	2000      	movs	r0, #0
 800419c:	f04f 0c0a 	mov.w	ip, #10
 80041a0:	4621      	mov	r1, r4
 80041a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80041a6:	3b30      	subs	r3, #48	@ 0x30
 80041a8:	2b09      	cmp	r3, #9
 80041aa:	d94b      	bls.n	8004244 <_svfiprintf_r+0x17c>
 80041ac:	b1b0      	cbz	r0, 80041dc <_svfiprintf_r+0x114>
 80041ae:	9207      	str	r2, [sp, #28]
 80041b0:	e014      	b.n	80041dc <_svfiprintf_r+0x114>
 80041b2:	eba0 0308 	sub.w	r3, r0, r8
 80041b6:	fa09 f303 	lsl.w	r3, r9, r3
 80041ba:	4313      	orrs	r3, r2
 80041bc:	9304      	str	r3, [sp, #16]
 80041be:	46a2      	mov	sl, r4
 80041c0:	e7d2      	b.n	8004168 <_svfiprintf_r+0xa0>
 80041c2:	9b03      	ldr	r3, [sp, #12]
 80041c4:	1d19      	adds	r1, r3, #4
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	9103      	str	r1, [sp, #12]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	bfbb      	ittet	lt
 80041ce:	425b      	neglt	r3, r3
 80041d0:	f042 0202 	orrlt.w	r2, r2, #2
 80041d4:	9307      	strge	r3, [sp, #28]
 80041d6:	9307      	strlt	r3, [sp, #28]
 80041d8:	bfb8      	it	lt
 80041da:	9204      	strlt	r2, [sp, #16]
 80041dc:	7823      	ldrb	r3, [r4, #0]
 80041de:	2b2e      	cmp	r3, #46	@ 0x2e
 80041e0:	d10a      	bne.n	80041f8 <_svfiprintf_r+0x130>
 80041e2:	7863      	ldrb	r3, [r4, #1]
 80041e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80041e6:	d132      	bne.n	800424e <_svfiprintf_r+0x186>
 80041e8:	9b03      	ldr	r3, [sp, #12]
 80041ea:	1d1a      	adds	r2, r3, #4
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	9203      	str	r2, [sp, #12]
 80041f0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80041f4:	3402      	adds	r4, #2
 80041f6:	9305      	str	r3, [sp, #20]
 80041f8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80042bc <_svfiprintf_r+0x1f4>
 80041fc:	7821      	ldrb	r1, [r4, #0]
 80041fe:	2203      	movs	r2, #3
 8004200:	4650      	mov	r0, sl
 8004202:	f7fb fff5 	bl	80001f0 <memchr>
 8004206:	b138      	cbz	r0, 8004218 <_svfiprintf_r+0x150>
 8004208:	9b04      	ldr	r3, [sp, #16]
 800420a:	eba0 000a 	sub.w	r0, r0, sl
 800420e:	2240      	movs	r2, #64	@ 0x40
 8004210:	4082      	lsls	r2, r0
 8004212:	4313      	orrs	r3, r2
 8004214:	3401      	adds	r4, #1
 8004216:	9304      	str	r3, [sp, #16]
 8004218:	f814 1b01 	ldrb.w	r1, [r4], #1
 800421c:	4824      	ldr	r0, [pc, #144]	@ (80042b0 <_svfiprintf_r+0x1e8>)
 800421e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004222:	2206      	movs	r2, #6
 8004224:	f7fb ffe4 	bl	80001f0 <memchr>
 8004228:	2800      	cmp	r0, #0
 800422a:	d036      	beq.n	800429a <_svfiprintf_r+0x1d2>
 800422c:	4b21      	ldr	r3, [pc, #132]	@ (80042b4 <_svfiprintf_r+0x1ec>)
 800422e:	bb1b      	cbnz	r3, 8004278 <_svfiprintf_r+0x1b0>
 8004230:	9b03      	ldr	r3, [sp, #12]
 8004232:	3307      	adds	r3, #7
 8004234:	f023 0307 	bic.w	r3, r3, #7
 8004238:	3308      	adds	r3, #8
 800423a:	9303      	str	r3, [sp, #12]
 800423c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800423e:	4433      	add	r3, r6
 8004240:	9309      	str	r3, [sp, #36]	@ 0x24
 8004242:	e76a      	b.n	800411a <_svfiprintf_r+0x52>
 8004244:	fb0c 3202 	mla	r2, ip, r2, r3
 8004248:	460c      	mov	r4, r1
 800424a:	2001      	movs	r0, #1
 800424c:	e7a8      	b.n	80041a0 <_svfiprintf_r+0xd8>
 800424e:	2300      	movs	r3, #0
 8004250:	3401      	adds	r4, #1
 8004252:	9305      	str	r3, [sp, #20]
 8004254:	4619      	mov	r1, r3
 8004256:	f04f 0c0a 	mov.w	ip, #10
 800425a:	4620      	mov	r0, r4
 800425c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004260:	3a30      	subs	r2, #48	@ 0x30
 8004262:	2a09      	cmp	r2, #9
 8004264:	d903      	bls.n	800426e <_svfiprintf_r+0x1a6>
 8004266:	2b00      	cmp	r3, #0
 8004268:	d0c6      	beq.n	80041f8 <_svfiprintf_r+0x130>
 800426a:	9105      	str	r1, [sp, #20]
 800426c:	e7c4      	b.n	80041f8 <_svfiprintf_r+0x130>
 800426e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004272:	4604      	mov	r4, r0
 8004274:	2301      	movs	r3, #1
 8004276:	e7f0      	b.n	800425a <_svfiprintf_r+0x192>
 8004278:	ab03      	add	r3, sp, #12
 800427a:	9300      	str	r3, [sp, #0]
 800427c:	462a      	mov	r2, r5
 800427e:	4b0e      	ldr	r3, [pc, #56]	@ (80042b8 <_svfiprintf_r+0x1f0>)
 8004280:	a904      	add	r1, sp, #16
 8004282:	4638      	mov	r0, r7
 8004284:	f3af 8000 	nop.w
 8004288:	1c42      	adds	r2, r0, #1
 800428a:	4606      	mov	r6, r0
 800428c:	d1d6      	bne.n	800423c <_svfiprintf_r+0x174>
 800428e:	89ab      	ldrh	r3, [r5, #12]
 8004290:	065b      	lsls	r3, r3, #25
 8004292:	f53f af2d 	bmi.w	80040f0 <_svfiprintf_r+0x28>
 8004296:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004298:	e72c      	b.n	80040f4 <_svfiprintf_r+0x2c>
 800429a:	ab03      	add	r3, sp, #12
 800429c:	9300      	str	r3, [sp, #0]
 800429e:	462a      	mov	r2, r5
 80042a0:	4b05      	ldr	r3, [pc, #20]	@ (80042b8 <_svfiprintf_r+0x1f0>)
 80042a2:	a904      	add	r1, sp, #16
 80042a4:	4638      	mov	r0, r7
 80042a6:	f000 fa49 	bl	800473c <_printf_i>
 80042aa:	e7ed      	b.n	8004288 <_svfiprintf_r+0x1c0>
 80042ac:	080051cd 	.word	0x080051cd
 80042b0:	080051d7 	.word	0x080051d7
 80042b4:	00000000 	.word	0x00000000
 80042b8:	08004011 	.word	0x08004011
 80042bc:	080051d3 	.word	0x080051d3

080042c0 <_sungetc_r>:
 80042c0:	b538      	push	{r3, r4, r5, lr}
 80042c2:	1c4b      	adds	r3, r1, #1
 80042c4:	4614      	mov	r4, r2
 80042c6:	d103      	bne.n	80042d0 <_sungetc_r+0x10>
 80042c8:	f04f 35ff 	mov.w	r5, #4294967295
 80042cc:	4628      	mov	r0, r5
 80042ce:	bd38      	pop	{r3, r4, r5, pc}
 80042d0:	8993      	ldrh	r3, [r2, #12]
 80042d2:	f023 0320 	bic.w	r3, r3, #32
 80042d6:	8193      	strh	r3, [r2, #12]
 80042d8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80042da:	6852      	ldr	r2, [r2, #4]
 80042dc:	b2cd      	uxtb	r5, r1
 80042de:	b18b      	cbz	r3, 8004304 <_sungetc_r+0x44>
 80042e0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80042e2:	4293      	cmp	r3, r2
 80042e4:	dd08      	ble.n	80042f8 <_sungetc_r+0x38>
 80042e6:	6823      	ldr	r3, [r4, #0]
 80042e8:	1e5a      	subs	r2, r3, #1
 80042ea:	6022      	str	r2, [r4, #0]
 80042ec:	f803 5c01 	strb.w	r5, [r3, #-1]
 80042f0:	6863      	ldr	r3, [r4, #4]
 80042f2:	3301      	adds	r3, #1
 80042f4:	6063      	str	r3, [r4, #4]
 80042f6:	e7e9      	b.n	80042cc <_sungetc_r+0xc>
 80042f8:	4621      	mov	r1, r4
 80042fa:	f000 fcc4 	bl	8004c86 <__submore>
 80042fe:	2800      	cmp	r0, #0
 8004300:	d0f1      	beq.n	80042e6 <_sungetc_r+0x26>
 8004302:	e7e1      	b.n	80042c8 <_sungetc_r+0x8>
 8004304:	6921      	ldr	r1, [r4, #16]
 8004306:	6823      	ldr	r3, [r4, #0]
 8004308:	b151      	cbz	r1, 8004320 <_sungetc_r+0x60>
 800430a:	4299      	cmp	r1, r3
 800430c:	d208      	bcs.n	8004320 <_sungetc_r+0x60>
 800430e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8004312:	42a9      	cmp	r1, r5
 8004314:	d104      	bne.n	8004320 <_sungetc_r+0x60>
 8004316:	3b01      	subs	r3, #1
 8004318:	3201      	adds	r2, #1
 800431a:	6023      	str	r3, [r4, #0]
 800431c:	6062      	str	r2, [r4, #4]
 800431e:	e7d5      	b.n	80042cc <_sungetc_r+0xc>
 8004320:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8004324:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004328:	6363      	str	r3, [r4, #52]	@ 0x34
 800432a:	2303      	movs	r3, #3
 800432c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800432e:	4623      	mov	r3, r4
 8004330:	f803 5f46 	strb.w	r5, [r3, #70]!
 8004334:	6023      	str	r3, [r4, #0]
 8004336:	2301      	movs	r3, #1
 8004338:	e7dc      	b.n	80042f4 <_sungetc_r+0x34>

0800433a <__ssrefill_r>:
 800433a:	b510      	push	{r4, lr}
 800433c:	460c      	mov	r4, r1
 800433e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8004340:	b169      	cbz	r1, 800435e <__ssrefill_r+0x24>
 8004342:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004346:	4299      	cmp	r1, r3
 8004348:	d001      	beq.n	800434e <__ssrefill_r+0x14>
 800434a:	f7ff fd69 	bl	8003e20 <_free_r>
 800434e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004350:	6063      	str	r3, [r4, #4]
 8004352:	2000      	movs	r0, #0
 8004354:	6360      	str	r0, [r4, #52]	@ 0x34
 8004356:	b113      	cbz	r3, 800435e <__ssrefill_r+0x24>
 8004358:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800435a:	6023      	str	r3, [r4, #0]
 800435c:	bd10      	pop	{r4, pc}
 800435e:	6923      	ldr	r3, [r4, #16]
 8004360:	6023      	str	r3, [r4, #0]
 8004362:	2300      	movs	r3, #0
 8004364:	6063      	str	r3, [r4, #4]
 8004366:	89a3      	ldrh	r3, [r4, #12]
 8004368:	f043 0320 	orr.w	r3, r3, #32
 800436c:	81a3      	strh	r3, [r4, #12]
 800436e:	f04f 30ff 	mov.w	r0, #4294967295
 8004372:	e7f3      	b.n	800435c <__ssrefill_r+0x22>

08004374 <__ssvfiscanf_r>:
 8004374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004378:	460c      	mov	r4, r1
 800437a:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800437e:	2100      	movs	r1, #0
 8004380:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8004384:	49a6      	ldr	r1, [pc, #664]	@ (8004620 <__ssvfiscanf_r+0x2ac>)
 8004386:	91a0      	str	r1, [sp, #640]	@ 0x280
 8004388:	f10d 0804 	add.w	r8, sp, #4
 800438c:	49a5      	ldr	r1, [pc, #660]	@ (8004624 <__ssvfiscanf_r+0x2b0>)
 800438e:	4fa6      	ldr	r7, [pc, #664]	@ (8004628 <__ssvfiscanf_r+0x2b4>)
 8004390:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8004394:	4606      	mov	r6, r0
 8004396:	91a1      	str	r1, [sp, #644]	@ 0x284
 8004398:	9300      	str	r3, [sp, #0]
 800439a:	f892 9000 	ldrb.w	r9, [r2]
 800439e:	f1b9 0f00 	cmp.w	r9, #0
 80043a2:	f000 8158 	beq.w	8004656 <__ssvfiscanf_r+0x2e2>
 80043a6:	f817 3009 	ldrb.w	r3, [r7, r9]
 80043aa:	f013 0308 	ands.w	r3, r3, #8
 80043ae:	f102 0501 	add.w	r5, r2, #1
 80043b2:	d019      	beq.n	80043e8 <__ssvfiscanf_r+0x74>
 80043b4:	6863      	ldr	r3, [r4, #4]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	dd0f      	ble.n	80043da <__ssvfiscanf_r+0x66>
 80043ba:	6823      	ldr	r3, [r4, #0]
 80043bc:	781a      	ldrb	r2, [r3, #0]
 80043be:	5cba      	ldrb	r2, [r7, r2]
 80043c0:	0712      	lsls	r2, r2, #28
 80043c2:	d401      	bmi.n	80043c8 <__ssvfiscanf_r+0x54>
 80043c4:	462a      	mov	r2, r5
 80043c6:	e7e8      	b.n	800439a <__ssvfiscanf_r+0x26>
 80043c8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80043ca:	3201      	adds	r2, #1
 80043cc:	9245      	str	r2, [sp, #276]	@ 0x114
 80043ce:	6862      	ldr	r2, [r4, #4]
 80043d0:	3301      	adds	r3, #1
 80043d2:	3a01      	subs	r2, #1
 80043d4:	6062      	str	r2, [r4, #4]
 80043d6:	6023      	str	r3, [r4, #0]
 80043d8:	e7ec      	b.n	80043b4 <__ssvfiscanf_r+0x40>
 80043da:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80043dc:	4621      	mov	r1, r4
 80043de:	4630      	mov	r0, r6
 80043e0:	4798      	blx	r3
 80043e2:	2800      	cmp	r0, #0
 80043e4:	d0e9      	beq.n	80043ba <__ssvfiscanf_r+0x46>
 80043e6:	e7ed      	b.n	80043c4 <__ssvfiscanf_r+0x50>
 80043e8:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 80043ec:	f040 8085 	bne.w	80044fa <__ssvfiscanf_r+0x186>
 80043f0:	9341      	str	r3, [sp, #260]	@ 0x104
 80043f2:	9343      	str	r3, [sp, #268]	@ 0x10c
 80043f4:	7853      	ldrb	r3, [r2, #1]
 80043f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80043f8:	bf02      	ittt	eq
 80043fa:	2310      	moveq	r3, #16
 80043fc:	1c95      	addeq	r5, r2, #2
 80043fe:	9341      	streq	r3, [sp, #260]	@ 0x104
 8004400:	220a      	movs	r2, #10
 8004402:	46aa      	mov	sl, r5
 8004404:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8004408:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800440c:	2b09      	cmp	r3, #9
 800440e:	d91e      	bls.n	800444e <__ssvfiscanf_r+0xda>
 8004410:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800462c <__ssvfiscanf_r+0x2b8>
 8004414:	2203      	movs	r2, #3
 8004416:	4658      	mov	r0, fp
 8004418:	f7fb feea 	bl	80001f0 <memchr>
 800441c:	b138      	cbz	r0, 800442e <__ssvfiscanf_r+0xba>
 800441e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8004420:	eba0 000b 	sub.w	r0, r0, fp
 8004424:	2301      	movs	r3, #1
 8004426:	4083      	lsls	r3, r0
 8004428:	4313      	orrs	r3, r2
 800442a:	9341      	str	r3, [sp, #260]	@ 0x104
 800442c:	4655      	mov	r5, sl
 800442e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004432:	2b78      	cmp	r3, #120	@ 0x78
 8004434:	d806      	bhi.n	8004444 <__ssvfiscanf_r+0xd0>
 8004436:	2b57      	cmp	r3, #87	@ 0x57
 8004438:	d810      	bhi.n	800445c <__ssvfiscanf_r+0xe8>
 800443a:	2b25      	cmp	r3, #37	@ 0x25
 800443c:	d05d      	beq.n	80044fa <__ssvfiscanf_r+0x186>
 800443e:	d857      	bhi.n	80044f0 <__ssvfiscanf_r+0x17c>
 8004440:	2b00      	cmp	r3, #0
 8004442:	d075      	beq.n	8004530 <__ssvfiscanf_r+0x1bc>
 8004444:	2303      	movs	r3, #3
 8004446:	9347      	str	r3, [sp, #284]	@ 0x11c
 8004448:	230a      	movs	r3, #10
 800444a:	9342      	str	r3, [sp, #264]	@ 0x108
 800444c:	e088      	b.n	8004560 <__ssvfiscanf_r+0x1ec>
 800444e:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8004450:	fb02 1103 	mla	r1, r2, r3, r1
 8004454:	3930      	subs	r1, #48	@ 0x30
 8004456:	9143      	str	r1, [sp, #268]	@ 0x10c
 8004458:	4655      	mov	r5, sl
 800445a:	e7d2      	b.n	8004402 <__ssvfiscanf_r+0x8e>
 800445c:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8004460:	2a20      	cmp	r2, #32
 8004462:	d8ef      	bhi.n	8004444 <__ssvfiscanf_r+0xd0>
 8004464:	a101      	add	r1, pc, #4	@ (adr r1, 800446c <__ssvfiscanf_r+0xf8>)
 8004466:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800446a:	bf00      	nop
 800446c:	0800453f 	.word	0x0800453f
 8004470:	08004445 	.word	0x08004445
 8004474:	08004445 	.word	0x08004445
 8004478:	08004599 	.word	0x08004599
 800447c:	08004445 	.word	0x08004445
 8004480:	08004445 	.word	0x08004445
 8004484:	08004445 	.word	0x08004445
 8004488:	08004445 	.word	0x08004445
 800448c:	08004445 	.word	0x08004445
 8004490:	08004445 	.word	0x08004445
 8004494:	08004445 	.word	0x08004445
 8004498:	080045af 	.word	0x080045af
 800449c:	08004595 	.word	0x08004595
 80044a0:	080044f7 	.word	0x080044f7
 80044a4:	080044f7 	.word	0x080044f7
 80044a8:	080044f7 	.word	0x080044f7
 80044ac:	08004445 	.word	0x08004445
 80044b0:	08004551 	.word	0x08004551
 80044b4:	08004445 	.word	0x08004445
 80044b8:	08004445 	.word	0x08004445
 80044bc:	08004445 	.word	0x08004445
 80044c0:	08004445 	.word	0x08004445
 80044c4:	080045bf 	.word	0x080045bf
 80044c8:	08004559 	.word	0x08004559
 80044cc:	08004537 	.word	0x08004537
 80044d0:	08004445 	.word	0x08004445
 80044d4:	08004445 	.word	0x08004445
 80044d8:	080045bb 	.word	0x080045bb
 80044dc:	08004445 	.word	0x08004445
 80044e0:	08004595 	.word	0x08004595
 80044e4:	08004445 	.word	0x08004445
 80044e8:	08004445 	.word	0x08004445
 80044ec:	0800453f 	.word	0x0800453f
 80044f0:	3b45      	subs	r3, #69	@ 0x45
 80044f2:	2b02      	cmp	r3, #2
 80044f4:	d8a6      	bhi.n	8004444 <__ssvfiscanf_r+0xd0>
 80044f6:	2305      	movs	r3, #5
 80044f8:	e031      	b.n	800455e <__ssvfiscanf_r+0x1ea>
 80044fa:	6863      	ldr	r3, [r4, #4]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	dd0d      	ble.n	800451c <__ssvfiscanf_r+0x1a8>
 8004500:	6823      	ldr	r3, [r4, #0]
 8004502:	781a      	ldrb	r2, [r3, #0]
 8004504:	454a      	cmp	r2, r9
 8004506:	f040 80a6 	bne.w	8004656 <__ssvfiscanf_r+0x2e2>
 800450a:	3301      	adds	r3, #1
 800450c:	6862      	ldr	r2, [r4, #4]
 800450e:	6023      	str	r3, [r4, #0]
 8004510:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8004512:	3a01      	subs	r2, #1
 8004514:	3301      	adds	r3, #1
 8004516:	6062      	str	r2, [r4, #4]
 8004518:	9345      	str	r3, [sp, #276]	@ 0x114
 800451a:	e753      	b.n	80043c4 <__ssvfiscanf_r+0x50>
 800451c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800451e:	4621      	mov	r1, r4
 8004520:	4630      	mov	r0, r6
 8004522:	4798      	blx	r3
 8004524:	2800      	cmp	r0, #0
 8004526:	d0eb      	beq.n	8004500 <__ssvfiscanf_r+0x18c>
 8004528:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800452a:	2800      	cmp	r0, #0
 800452c:	f040 808b 	bne.w	8004646 <__ssvfiscanf_r+0x2d2>
 8004530:	f04f 30ff 	mov.w	r0, #4294967295
 8004534:	e08b      	b.n	800464e <__ssvfiscanf_r+0x2da>
 8004536:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8004538:	f042 0220 	orr.w	r2, r2, #32
 800453c:	9241      	str	r2, [sp, #260]	@ 0x104
 800453e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8004540:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004544:	9241      	str	r2, [sp, #260]	@ 0x104
 8004546:	2210      	movs	r2, #16
 8004548:	2b6e      	cmp	r3, #110	@ 0x6e
 800454a:	9242      	str	r2, [sp, #264]	@ 0x108
 800454c:	d902      	bls.n	8004554 <__ssvfiscanf_r+0x1e0>
 800454e:	e005      	b.n	800455c <__ssvfiscanf_r+0x1e8>
 8004550:	2300      	movs	r3, #0
 8004552:	9342      	str	r3, [sp, #264]	@ 0x108
 8004554:	2303      	movs	r3, #3
 8004556:	e002      	b.n	800455e <__ssvfiscanf_r+0x1ea>
 8004558:	2308      	movs	r3, #8
 800455a:	9342      	str	r3, [sp, #264]	@ 0x108
 800455c:	2304      	movs	r3, #4
 800455e:	9347      	str	r3, [sp, #284]	@ 0x11c
 8004560:	6863      	ldr	r3, [r4, #4]
 8004562:	2b00      	cmp	r3, #0
 8004564:	dd39      	ble.n	80045da <__ssvfiscanf_r+0x266>
 8004566:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8004568:	0659      	lsls	r1, r3, #25
 800456a:	d404      	bmi.n	8004576 <__ssvfiscanf_r+0x202>
 800456c:	6823      	ldr	r3, [r4, #0]
 800456e:	781a      	ldrb	r2, [r3, #0]
 8004570:	5cba      	ldrb	r2, [r7, r2]
 8004572:	0712      	lsls	r2, r2, #28
 8004574:	d438      	bmi.n	80045e8 <__ssvfiscanf_r+0x274>
 8004576:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8004578:	2b02      	cmp	r3, #2
 800457a:	dc47      	bgt.n	800460c <__ssvfiscanf_r+0x298>
 800457c:	466b      	mov	r3, sp
 800457e:	4622      	mov	r2, r4
 8004580:	a941      	add	r1, sp, #260	@ 0x104
 8004582:	4630      	mov	r0, r6
 8004584:	f000 f9f8 	bl	8004978 <_scanf_chars>
 8004588:	2801      	cmp	r0, #1
 800458a:	d064      	beq.n	8004656 <__ssvfiscanf_r+0x2e2>
 800458c:	2802      	cmp	r0, #2
 800458e:	f47f af19 	bne.w	80043c4 <__ssvfiscanf_r+0x50>
 8004592:	e7c9      	b.n	8004528 <__ssvfiscanf_r+0x1b4>
 8004594:	220a      	movs	r2, #10
 8004596:	e7d7      	b.n	8004548 <__ssvfiscanf_r+0x1d4>
 8004598:	4629      	mov	r1, r5
 800459a:	4640      	mov	r0, r8
 800459c:	f000 fb3a 	bl	8004c14 <__sccl>
 80045a0:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80045a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80045a6:	9341      	str	r3, [sp, #260]	@ 0x104
 80045a8:	4605      	mov	r5, r0
 80045aa:	2301      	movs	r3, #1
 80045ac:	e7d7      	b.n	800455e <__ssvfiscanf_r+0x1ea>
 80045ae:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80045b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80045b4:	9341      	str	r3, [sp, #260]	@ 0x104
 80045b6:	2300      	movs	r3, #0
 80045b8:	e7d1      	b.n	800455e <__ssvfiscanf_r+0x1ea>
 80045ba:	2302      	movs	r3, #2
 80045bc:	e7cf      	b.n	800455e <__ssvfiscanf_r+0x1ea>
 80045be:	9841      	ldr	r0, [sp, #260]	@ 0x104
 80045c0:	06c3      	lsls	r3, r0, #27
 80045c2:	f53f aeff 	bmi.w	80043c4 <__ssvfiscanf_r+0x50>
 80045c6:	9b00      	ldr	r3, [sp, #0]
 80045c8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80045ca:	1d19      	adds	r1, r3, #4
 80045cc:	9100      	str	r1, [sp, #0]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	07c0      	lsls	r0, r0, #31
 80045d2:	bf4c      	ite	mi
 80045d4:	801a      	strhmi	r2, [r3, #0]
 80045d6:	601a      	strpl	r2, [r3, #0]
 80045d8:	e6f4      	b.n	80043c4 <__ssvfiscanf_r+0x50>
 80045da:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80045dc:	4621      	mov	r1, r4
 80045de:	4630      	mov	r0, r6
 80045e0:	4798      	blx	r3
 80045e2:	2800      	cmp	r0, #0
 80045e4:	d0bf      	beq.n	8004566 <__ssvfiscanf_r+0x1f2>
 80045e6:	e79f      	b.n	8004528 <__ssvfiscanf_r+0x1b4>
 80045e8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80045ea:	3201      	adds	r2, #1
 80045ec:	9245      	str	r2, [sp, #276]	@ 0x114
 80045ee:	6862      	ldr	r2, [r4, #4]
 80045f0:	3a01      	subs	r2, #1
 80045f2:	2a00      	cmp	r2, #0
 80045f4:	6062      	str	r2, [r4, #4]
 80045f6:	dd02      	ble.n	80045fe <__ssvfiscanf_r+0x28a>
 80045f8:	3301      	adds	r3, #1
 80045fa:	6023      	str	r3, [r4, #0]
 80045fc:	e7b6      	b.n	800456c <__ssvfiscanf_r+0x1f8>
 80045fe:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8004600:	4621      	mov	r1, r4
 8004602:	4630      	mov	r0, r6
 8004604:	4798      	blx	r3
 8004606:	2800      	cmp	r0, #0
 8004608:	d0b0      	beq.n	800456c <__ssvfiscanf_r+0x1f8>
 800460a:	e78d      	b.n	8004528 <__ssvfiscanf_r+0x1b4>
 800460c:	2b04      	cmp	r3, #4
 800460e:	dc0f      	bgt.n	8004630 <__ssvfiscanf_r+0x2bc>
 8004610:	466b      	mov	r3, sp
 8004612:	4622      	mov	r2, r4
 8004614:	a941      	add	r1, sp, #260	@ 0x104
 8004616:	4630      	mov	r0, r6
 8004618:	f000 fa08 	bl	8004a2c <_scanf_i>
 800461c:	e7b4      	b.n	8004588 <__ssvfiscanf_r+0x214>
 800461e:	bf00      	nop
 8004620:	080042c1 	.word	0x080042c1
 8004624:	0800433b 	.word	0x0800433b
 8004628:	080050cd 	.word	0x080050cd
 800462c:	080051d3 	.word	0x080051d3
 8004630:	4b0a      	ldr	r3, [pc, #40]	@ (800465c <__ssvfiscanf_r+0x2e8>)
 8004632:	2b00      	cmp	r3, #0
 8004634:	f43f aec6 	beq.w	80043c4 <__ssvfiscanf_r+0x50>
 8004638:	466b      	mov	r3, sp
 800463a:	4622      	mov	r2, r4
 800463c:	a941      	add	r1, sp, #260	@ 0x104
 800463e:	4630      	mov	r0, r6
 8004640:	f3af 8000 	nop.w
 8004644:	e7a0      	b.n	8004588 <__ssvfiscanf_r+0x214>
 8004646:	89a3      	ldrh	r3, [r4, #12]
 8004648:	065b      	lsls	r3, r3, #25
 800464a:	f53f af71 	bmi.w	8004530 <__ssvfiscanf_r+0x1bc>
 800464e:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8004652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004656:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8004658:	e7f9      	b.n	800464e <__ssvfiscanf_r+0x2da>
 800465a:	bf00      	nop
 800465c:	00000000 	.word	0x00000000

08004660 <_printf_common>:
 8004660:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004664:	4616      	mov	r6, r2
 8004666:	4698      	mov	r8, r3
 8004668:	688a      	ldr	r2, [r1, #8]
 800466a:	690b      	ldr	r3, [r1, #16]
 800466c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004670:	4293      	cmp	r3, r2
 8004672:	bfb8      	it	lt
 8004674:	4613      	movlt	r3, r2
 8004676:	6033      	str	r3, [r6, #0]
 8004678:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800467c:	4607      	mov	r7, r0
 800467e:	460c      	mov	r4, r1
 8004680:	b10a      	cbz	r2, 8004686 <_printf_common+0x26>
 8004682:	3301      	adds	r3, #1
 8004684:	6033      	str	r3, [r6, #0]
 8004686:	6823      	ldr	r3, [r4, #0]
 8004688:	0699      	lsls	r1, r3, #26
 800468a:	bf42      	ittt	mi
 800468c:	6833      	ldrmi	r3, [r6, #0]
 800468e:	3302      	addmi	r3, #2
 8004690:	6033      	strmi	r3, [r6, #0]
 8004692:	6825      	ldr	r5, [r4, #0]
 8004694:	f015 0506 	ands.w	r5, r5, #6
 8004698:	d106      	bne.n	80046a8 <_printf_common+0x48>
 800469a:	f104 0a19 	add.w	sl, r4, #25
 800469e:	68e3      	ldr	r3, [r4, #12]
 80046a0:	6832      	ldr	r2, [r6, #0]
 80046a2:	1a9b      	subs	r3, r3, r2
 80046a4:	42ab      	cmp	r3, r5
 80046a6:	dc26      	bgt.n	80046f6 <_printf_common+0x96>
 80046a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80046ac:	6822      	ldr	r2, [r4, #0]
 80046ae:	3b00      	subs	r3, #0
 80046b0:	bf18      	it	ne
 80046b2:	2301      	movne	r3, #1
 80046b4:	0692      	lsls	r2, r2, #26
 80046b6:	d42b      	bmi.n	8004710 <_printf_common+0xb0>
 80046b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80046bc:	4641      	mov	r1, r8
 80046be:	4638      	mov	r0, r7
 80046c0:	47c8      	blx	r9
 80046c2:	3001      	adds	r0, #1
 80046c4:	d01e      	beq.n	8004704 <_printf_common+0xa4>
 80046c6:	6823      	ldr	r3, [r4, #0]
 80046c8:	6922      	ldr	r2, [r4, #16]
 80046ca:	f003 0306 	and.w	r3, r3, #6
 80046ce:	2b04      	cmp	r3, #4
 80046d0:	bf02      	ittt	eq
 80046d2:	68e5      	ldreq	r5, [r4, #12]
 80046d4:	6833      	ldreq	r3, [r6, #0]
 80046d6:	1aed      	subeq	r5, r5, r3
 80046d8:	68a3      	ldr	r3, [r4, #8]
 80046da:	bf0c      	ite	eq
 80046dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80046e0:	2500      	movne	r5, #0
 80046e2:	4293      	cmp	r3, r2
 80046e4:	bfc4      	itt	gt
 80046e6:	1a9b      	subgt	r3, r3, r2
 80046e8:	18ed      	addgt	r5, r5, r3
 80046ea:	2600      	movs	r6, #0
 80046ec:	341a      	adds	r4, #26
 80046ee:	42b5      	cmp	r5, r6
 80046f0:	d11a      	bne.n	8004728 <_printf_common+0xc8>
 80046f2:	2000      	movs	r0, #0
 80046f4:	e008      	b.n	8004708 <_printf_common+0xa8>
 80046f6:	2301      	movs	r3, #1
 80046f8:	4652      	mov	r2, sl
 80046fa:	4641      	mov	r1, r8
 80046fc:	4638      	mov	r0, r7
 80046fe:	47c8      	blx	r9
 8004700:	3001      	adds	r0, #1
 8004702:	d103      	bne.n	800470c <_printf_common+0xac>
 8004704:	f04f 30ff 	mov.w	r0, #4294967295
 8004708:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800470c:	3501      	adds	r5, #1
 800470e:	e7c6      	b.n	800469e <_printf_common+0x3e>
 8004710:	18e1      	adds	r1, r4, r3
 8004712:	1c5a      	adds	r2, r3, #1
 8004714:	2030      	movs	r0, #48	@ 0x30
 8004716:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800471a:	4422      	add	r2, r4
 800471c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004720:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004724:	3302      	adds	r3, #2
 8004726:	e7c7      	b.n	80046b8 <_printf_common+0x58>
 8004728:	2301      	movs	r3, #1
 800472a:	4622      	mov	r2, r4
 800472c:	4641      	mov	r1, r8
 800472e:	4638      	mov	r0, r7
 8004730:	47c8      	blx	r9
 8004732:	3001      	adds	r0, #1
 8004734:	d0e6      	beq.n	8004704 <_printf_common+0xa4>
 8004736:	3601      	adds	r6, #1
 8004738:	e7d9      	b.n	80046ee <_printf_common+0x8e>
	...

0800473c <_printf_i>:
 800473c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004740:	7e0f      	ldrb	r7, [r1, #24]
 8004742:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004744:	2f78      	cmp	r7, #120	@ 0x78
 8004746:	4691      	mov	r9, r2
 8004748:	4680      	mov	r8, r0
 800474a:	460c      	mov	r4, r1
 800474c:	469a      	mov	sl, r3
 800474e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004752:	d807      	bhi.n	8004764 <_printf_i+0x28>
 8004754:	2f62      	cmp	r7, #98	@ 0x62
 8004756:	d80a      	bhi.n	800476e <_printf_i+0x32>
 8004758:	2f00      	cmp	r7, #0
 800475a:	f000 80d1 	beq.w	8004900 <_printf_i+0x1c4>
 800475e:	2f58      	cmp	r7, #88	@ 0x58
 8004760:	f000 80b8 	beq.w	80048d4 <_printf_i+0x198>
 8004764:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004768:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800476c:	e03a      	b.n	80047e4 <_printf_i+0xa8>
 800476e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004772:	2b15      	cmp	r3, #21
 8004774:	d8f6      	bhi.n	8004764 <_printf_i+0x28>
 8004776:	a101      	add	r1, pc, #4	@ (adr r1, 800477c <_printf_i+0x40>)
 8004778:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800477c:	080047d5 	.word	0x080047d5
 8004780:	080047e9 	.word	0x080047e9
 8004784:	08004765 	.word	0x08004765
 8004788:	08004765 	.word	0x08004765
 800478c:	08004765 	.word	0x08004765
 8004790:	08004765 	.word	0x08004765
 8004794:	080047e9 	.word	0x080047e9
 8004798:	08004765 	.word	0x08004765
 800479c:	08004765 	.word	0x08004765
 80047a0:	08004765 	.word	0x08004765
 80047a4:	08004765 	.word	0x08004765
 80047a8:	080048e7 	.word	0x080048e7
 80047ac:	08004813 	.word	0x08004813
 80047b0:	080048a1 	.word	0x080048a1
 80047b4:	08004765 	.word	0x08004765
 80047b8:	08004765 	.word	0x08004765
 80047bc:	08004909 	.word	0x08004909
 80047c0:	08004765 	.word	0x08004765
 80047c4:	08004813 	.word	0x08004813
 80047c8:	08004765 	.word	0x08004765
 80047cc:	08004765 	.word	0x08004765
 80047d0:	080048a9 	.word	0x080048a9
 80047d4:	6833      	ldr	r3, [r6, #0]
 80047d6:	1d1a      	adds	r2, r3, #4
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	6032      	str	r2, [r6, #0]
 80047dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80047e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80047e4:	2301      	movs	r3, #1
 80047e6:	e09c      	b.n	8004922 <_printf_i+0x1e6>
 80047e8:	6833      	ldr	r3, [r6, #0]
 80047ea:	6820      	ldr	r0, [r4, #0]
 80047ec:	1d19      	adds	r1, r3, #4
 80047ee:	6031      	str	r1, [r6, #0]
 80047f0:	0606      	lsls	r6, r0, #24
 80047f2:	d501      	bpl.n	80047f8 <_printf_i+0xbc>
 80047f4:	681d      	ldr	r5, [r3, #0]
 80047f6:	e003      	b.n	8004800 <_printf_i+0xc4>
 80047f8:	0645      	lsls	r5, r0, #25
 80047fa:	d5fb      	bpl.n	80047f4 <_printf_i+0xb8>
 80047fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004800:	2d00      	cmp	r5, #0
 8004802:	da03      	bge.n	800480c <_printf_i+0xd0>
 8004804:	232d      	movs	r3, #45	@ 0x2d
 8004806:	426d      	negs	r5, r5
 8004808:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800480c:	4858      	ldr	r0, [pc, #352]	@ (8004970 <_printf_i+0x234>)
 800480e:	230a      	movs	r3, #10
 8004810:	e011      	b.n	8004836 <_printf_i+0xfa>
 8004812:	6821      	ldr	r1, [r4, #0]
 8004814:	6833      	ldr	r3, [r6, #0]
 8004816:	0608      	lsls	r0, r1, #24
 8004818:	f853 5b04 	ldr.w	r5, [r3], #4
 800481c:	d402      	bmi.n	8004824 <_printf_i+0xe8>
 800481e:	0649      	lsls	r1, r1, #25
 8004820:	bf48      	it	mi
 8004822:	b2ad      	uxthmi	r5, r5
 8004824:	2f6f      	cmp	r7, #111	@ 0x6f
 8004826:	4852      	ldr	r0, [pc, #328]	@ (8004970 <_printf_i+0x234>)
 8004828:	6033      	str	r3, [r6, #0]
 800482a:	bf14      	ite	ne
 800482c:	230a      	movne	r3, #10
 800482e:	2308      	moveq	r3, #8
 8004830:	2100      	movs	r1, #0
 8004832:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004836:	6866      	ldr	r6, [r4, #4]
 8004838:	60a6      	str	r6, [r4, #8]
 800483a:	2e00      	cmp	r6, #0
 800483c:	db05      	blt.n	800484a <_printf_i+0x10e>
 800483e:	6821      	ldr	r1, [r4, #0]
 8004840:	432e      	orrs	r6, r5
 8004842:	f021 0104 	bic.w	r1, r1, #4
 8004846:	6021      	str	r1, [r4, #0]
 8004848:	d04b      	beq.n	80048e2 <_printf_i+0x1a6>
 800484a:	4616      	mov	r6, r2
 800484c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004850:	fb03 5711 	mls	r7, r3, r1, r5
 8004854:	5dc7      	ldrb	r7, [r0, r7]
 8004856:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800485a:	462f      	mov	r7, r5
 800485c:	42bb      	cmp	r3, r7
 800485e:	460d      	mov	r5, r1
 8004860:	d9f4      	bls.n	800484c <_printf_i+0x110>
 8004862:	2b08      	cmp	r3, #8
 8004864:	d10b      	bne.n	800487e <_printf_i+0x142>
 8004866:	6823      	ldr	r3, [r4, #0]
 8004868:	07df      	lsls	r7, r3, #31
 800486a:	d508      	bpl.n	800487e <_printf_i+0x142>
 800486c:	6923      	ldr	r3, [r4, #16]
 800486e:	6861      	ldr	r1, [r4, #4]
 8004870:	4299      	cmp	r1, r3
 8004872:	bfde      	ittt	le
 8004874:	2330      	movle	r3, #48	@ 0x30
 8004876:	f806 3c01 	strble.w	r3, [r6, #-1]
 800487a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800487e:	1b92      	subs	r2, r2, r6
 8004880:	6122      	str	r2, [r4, #16]
 8004882:	f8cd a000 	str.w	sl, [sp]
 8004886:	464b      	mov	r3, r9
 8004888:	aa03      	add	r2, sp, #12
 800488a:	4621      	mov	r1, r4
 800488c:	4640      	mov	r0, r8
 800488e:	f7ff fee7 	bl	8004660 <_printf_common>
 8004892:	3001      	adds	r0, #1
 8004894:	d14a      	bne.n	800492c <_printf_i+0x1f0>
 8004896:	f04f 30ff 	mov.w	r0, #4294967295
 800489a:	b004      	add	sp, #16
 800489c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048a0:	6823      	ldr	r3, [r4, #0]
 80048a2:	f043 0320 	orr.w	r3, r3, #32
 80048a6:	6023      	str	r3, [r4, #0]
 80048a8:	4832      	ldr	r0, [pc, #200]	@ (8004974 <_printf_i+0x238>)
 80048aa:	2778      	movs	r7, #120	@ 0x78
 80048ac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80048b0:	6823      	ldr	r3, [r4, #0]
 80048b2:	6831      	ldr	r1, [r6, #0]
 80048b4:	061f      	lsls	r7, r3, #24
 80048b6:	f851 5b04 	ldr.w	r5, [r1], #4
 80048ba:	d402      	bmi.n	80048c2 <_printf_i+0x186>
 80048bc:	065f      	lsls	r7, r3, #25
 80048be:	bf48      	it	mi
 80048c0:	b2ad      	uxthmi	r5, r5
 80048c2:	6031      	str	r1, [r6, #0]
 80048c4:	07d9      	lsls	r1, r3, #31
 80048c6:	bf44      	itt	mi
 80048c8:	f043 0320 	orrmi.w	r3, r3, #32
 80048cc:	6023      	strmi	r3, [r4, #0]
 80048ce:	b11d      	cbz	r5, 80048d8 <_printf_i+0x19c>
 80048d0:	2310      	movs	r3, #16
 80048d2:	e7ad      	b.n	8004830 <_printf_i+0xf4>
 80048d4:	4826      	ldr	r0, [pc, #152]	@ (8004970 <_printf_i+0x234>)
 80048d6:	e7e9      	b.n	80048ac <_printf_i+0x170>
 80048d8:	6823      	ldr	r3, [r4, #0]
 80048da:	f023 0320 	bic.w	r3, r3, #32
 80048de:	6023      	str	r3, [r4, #0]
 80048e0:	e7f6      	b.n	80048d0 <_printf_i+0x194>
 80048e2:	4616      	mov	r6, r2
 80048e4:	e7bd      	b.n	8004862 <_printf_i+0x126>
 80048e6:	6833      	ldr	r3, [r6, #0]
 80048e8:	6825      	ldr	r5, [r4, #0]
 80048ea:	6961      	ldr	r1, [r4, #20]
 80048ec:	1d18      	adds	r0, r3, #4
 80048ee:	6030      	str	r0, [r6, #0]
 80048f0:	062e      	lsls	r6, r5, #24
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	d501      	bpl.n	80048fa <_printf_i+0x1be>
 80048f6:	6019      	str	r1, [r3, #0]
 80048f8:	e002      	b.n	8004900 <_printf_i+0x1c4>
 80048fa:	0668      	lsls	r0, r5, #25
 80048fc:	d5fb      	bpl.n	80048f6 <_printf_i+0x1ba>
 80048fe:	8019      	strh	r1, [r3, #0]
 8004900:	2300      	movs	r3, #0
 8004902:	6123      	str	r3, [r4, #16]
 8004904:	4616      	mov	r6, r2
 8004906:	e7bc      	b.n	8004882 <_printf_i+0x146>
 8004908:	6833      	ldr	r3, [r6, #0]
 800490a:	1d1a      	adds	r2, r3, #4
 800490c:	6032      	str	r2, [r6, #0]
 800490e:	681e      	ldr	r6, [r3, #0]
 8004910:	6862      	ldr	r2, [r4, #4]
 8004912:	2100      	movs	r1, #0
 8004914:	4630      	mov	r0, r6
 8004916:	f7fb fc6b 	bl	80001f0 <memchr>
 800491a:	b108      	cbz	r0, 8004920 <_printf_i+0x1e4>
 800491c:	1b80      	subs	r0, r0, r6
 800491e:	6060      	str	r0, [r4, #4]
 8004920:	6863      	ldr	r3, [r4, #4]
 8004922:	6123      	str	r3, [r4, #16]
 8004924:	2300      	movs	r3, #0
 8004926:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800492a:	e7aa      	b.n	8004882 <_printf_i+0x146>
 800492c:	6923      	ldr	r3, [r4, #16]
 800492e:	4632      	mov	r2, r6
 8004930:	4649      	mov	r1, r9
 8004932:	4640      	mov	r0, r8
 8004934:	47d0      	blx	sl
 8004936:	3001      	adds	r0, #1
 8004938:	d0ad      	beq.n	8004896 <_printf_i+0x15a>
 800493a:	6823      	ldr	r3, [r4, #0]
 800493c:	079b      	lsls	r3, r3, #30
 800493e:	d413      	bmi.n	8004968 <_printf_i+0x22c>
 8004940:	68e0      	ldr	r0, [r4, #12]
 8004942:	9b03      	ldr	r3, [sp, #12]
 8004944:	4298      	cmp	r0, r3
 8004946:	bfb8      	it	lt
 8004948:	4618      	movlt	r0, r3
 800494a:	e7a6      	b.n	800489a <_printf_i+0x15e>
 800494c:	2301      	movs	r3, #1
 800494e:	4632      	mov	r2, r6
 8004950:	4649      	mov	r1, r9
 8004952:	4640      	mov	r0, r8
 8004954:	47d0      	blx	sl
 8004956:	3001      	adds	r0, #1
 8004958:	d09d      	beq.n	8004896 <_printf_i+0x15a>
 800495a:	3501      	adds	r5, #1
 800495c:	68e3      	ldr	r3, [r4, #12]
 800495e:	9903      	ldr	r1, [sp, #12]
 8004960:	1a5b      	subs	r3, r3, r1
 8004962:	42ab      	cmp	r3, r5
 8004964:	dcf2      	bgt.n	800494c <_printf_i+0x210>
 8004966:	e7eb      	b.n	8004940 <_printf_i+0x204>
 8004968:	2500      	movs	r5, #0
 800496a:	f104 0619 	add.w	r6, r4, #25
 800496e:	e7f5      	b.n	800495c <_printf_i+0x220>
 8004970:	080051de 	.word	0x080051de
 8004974:	080051ef 	.word	0x080051ef

08004978 <_scanf_chars>:
 8004978:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800497c:	4615      	mov	r5, r2
 800497e:	688a      	ldr	r2, [r1, #8]
 8004980:	4680      	mov	r8, r0
 8004982:	460c      	mov	r4, r1
 8004984:	b932      	cbnz	r2, 8004994 <_scanf_chars+0x1c>
 8004986:	698a      	ldr	r2, [r1, #24]
 8004988:	2a00      	cmp	r2, #0
 800498a:	bf14      	ite	ne
 800498c:	f04f 32ff 	movne.w	r2, #4294967295
 8004990:	2201      	moveq	r2, #1
 8004992:	608a      	str	r2, [r1, #8]
 8004994:	6822      	ldr	r2, [r4, #0]
 8004996:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8004a28 <_scanf_chars+0xb0>
 800499a:	06d1      	lsls	r1, r2, #27
 800499c:	bf5f      	itttt	pl
 800499e:	681a      	ldrpl	r2, [r3, #0]
 80049a0:	1d11      	addpl	r1, r2, #4
 80049a2:	6019      	strpl	r1, [r3, #0]
 80049a4:	6816      	ldrpl	r6, [r2, #0]
 80049a6:	2700      	movs	r7, #0
 80049a8:	69a0      	ldr	r0, [r4, #24]
 80049aa:	b188      	cbz	r0, 80049d0 <_scanf_chars+0x58>
 80049ac:	2801      	cmp	r0, #1
 80049ae:	d107      	bne.n	80049c0 <_scanf_chars+0x48>
 80049b0:	682b      	ldr	r3, [r5, #0]
 80049b2:	781a      	ldrb	r2, [r3, #0]
 80049b4:	6963      	ldr	r3, [r4, #20]
 80049b6:	5c9b      	ldrb	r3, [r3, r2]
 80049b8:	b953      	cbnz	r3, 80049d0 <_scanf_chars+0x58>
 80049ba:	2f00      	cmp	r7, #0
 80049bc:	d031      	beq.n	8004a22 <_scanf_chars+0xaa>
 80049be:	e022      	b.n	8004a06 <_scanf_chars+0x8e>
 80049c0:	2802      	cmp	r0, #2
 80049c2:	d120      	bne.n	8004a06 <_scanf_chars+0x8e>
 80049c4:	682b      	ldr	r3, [r5, #0]
 80049c6:	781b      	ldrb	r3, [r3, #0]
 80049c8:	f819 3003 	ldrb.w	r3, [r9, r3]
 80049cc:	071b      	lsls	r3, r3, #28
 80049ce:	d41a      	bmi.n	8004a06 <_scanf_chars+0x8e>
 80049d0:	6823      	ldr	r3, [r4, #0]
 80049d2:	06da      	lsls	r2, r3, #27
 80049d4:	bf5e      	ittt	pl
 80049d6:	682b      	ldrpl	r3, [r5, #0]
 80049d8:	781b      	ldrbpl	r3, [r3, #0]
 80049da:	f806 3b01 	strbpl.w	r3, [r6], #1
 80049de:	682a      	ldr	r2, [r5, #0]
 80049e0:	686b      	ldr	r3, [r5, #4]
 80049e2:	3201      	adds	r2, #1
 80049e4:	602a      	str	r2, [r5, #0]
 80049e6:	68a2      	ldr	r2, [r4, #8]
 80049e8:	3b01      	subs	r3, #1
 80049ea:	3a01      	subs	r2, #1
 80049ec:	606b      	str	r3, [r5, #4]
 80049ee:	3701      	adds	r7, #1
 80049f0:	60a2      	str	r2, [r4, #8]
 80049f2:	b142      	cbz	r2, 8004a06 <_scanf_chars+0x8e>
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	dcd7      	bgt.n	80049a8 <_scanf_chars+0x30>
 80049f8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80049fc:	4629      	mov	r1, r5
 80049fe:	4640      	mov	r0, r8
 8004a00:	4798      	blx	r3
 8004a02:	2800      	cmp	r0, #0
 8004a04:	d0d0      	beq.n	80049a8 <_scanf_chars+0x30>
 8004a06:	6823      	ldr	r3, [r4, #0]
 8004a08:	f013 0310 	ands.w	r3, r3, #16
 8004a0c:	d105      	bne.n	8004a1a <_scanf_chars+0xa2>
 8004a0e:	68e2      	ldr	r2, [r4, #12]
 8004a10:	3201      	adds	r2, #1
 8004a12:	60e2      	str	r2, [r4, #12]
 8004a14:	69a2      	ldr	r2, [r4, #24]
 8004a16:	b102      	cbz	r2, 8004a1a <_scanf_chars+0xa2>
 8004a18:	7033      	strb	r3, [r6, #0]
 8004a1a:	6923      	ldr	r3, [r4, #16]
 8004a1c:	443b      	add	r3, r7
 8004a1e:	6123      	str	r3, [r4, #16]
 8004a20:	2000      	movs	r0, #0
 8004a22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a26:	bf00      	nop
 8004a28:	080050cd 	.word	0x080050cd

08004a2c <_scanf_i>:
 8004a2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a30:	4698      	mov	r8, r3
 8004a32:	4b74      	ldr	r3, [pc, #464]	@ (8004c04 <_scanf_i+0x1d8>)
 8004a34:	460c      	mov	r4, r1
 8004a36:	4682      	mov	sl, r0
 8004a38:	4616      	mov	r6, r2
 8004a3a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004a3e:	b087      	sub	sp, #28
 8004a40:	ab03      	add	r3, sp, #12
 8004a42:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8004a46:	4b70      	ldr	r3, [pc, #448]	@ (8004c08 <_scanf_i+0x1dc>)
 8004a48:	69a1      	ldr	r1, [r4, #24]
 8004a4a:	4a70      	ldr	r2, [pc, #448]	@ (8004c0c <_scanf_i+0x1e0>)
 8004a4c:	2903      	cmp	r1, #3
 8004a4e:	bf08      	it	eq
 8004a50:	461a      	moveq	r2, r3
 8004a52:	68a3      	ldr	r3, [r4, #8]
 8004a54:	9201      	str	r2, [sp, #4]
 8004a56:	1e5a      	subs	r2, r3, #1
 8004a58:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8004a5c:	bf88      	it	hi
 8004a5e:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8004a62:	4627      	mov	r7, r4
 8004a64:	bf82      	ittt	hi
 8004a66:	eb03 0905 	addhi.w	r9, r3, r5
 8004a6a:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8004a6e:	60a3      	strhi	r3, [r4, #8]
 8004a70:	f857 3b1c 	ldr.w	r3, [r7], #28
 8004a74:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8004a78:	bf98      	it	ls
 8004a7a:	f04f 0900 	movls.w	r9, #0
 8004a7e:	6023      	str	r3, [r4, #0]
 8004a80:	463d      	mov	r5, r7
 8004a82:	f04f 0b00 	mov.w	fp, #0
 8004a86:	6831      	ldr	r1, [r6, #0]
 8004a88:	ab03      	add	r3, sp, #12
 8004a8a:	7809      	ldrb	r1, [r1, #0]
 8004a8c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8004a90:	2202      	movs	r2, #2
 8004a92:	f7fb fbad 	bl	80001f0 <memchr>
 8004a96:	b328      	cbz	r0, 8004ae4 <_scanf_i+0xb8>
 8004a98:	f1bb 0f01 	cmp.w	fp, #1
 8004a9c:	d159      	bne.n	8004b52 <_scanf_i+0x126>
 8004a9e:	6862      	ldr	r2, [r4, #4]
 8004aa0:	b92a      	cbnz	r2, 8004aae <_scanf_i+0x82>
 8004aa2:	6822      	ldr	r2, [r4, #0]
 8004aa4:	2108      	movs	r1, #8
 8004aa6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004aaa:	6061      	str	r1, [r4, #4]
 8004aac:	6022      	str	r2, [r4, #0]
 8004aae:	6822      	ldr	r2, [r4, #0]
 8004ab0:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8004ab4:	6022      	str	r2, [r4, #0]
 8004ab6:	68a2      	ldr	r2, [r4, #8]
 8004ab8:	1e51      	subs	r1, r2, #1
 8004aba:	60a1      	str	r1, [r4, #8]
 8004abc:	b192      	cbz	r2, 8004ae4 <_scanf_i+0xb8>
 8004abe:	6832      	ldr	r2, [r6, #0]
 8004ac0:	1c51      	adds	r1, r2, #1
 8004ac2:	6031      	str	r1, [r6, #0]
 8004ac4:	7812      	ldrb	r2, [r2, #0]
 8004ac6:	f805 2b01 	strb.w	r2, [r5], #1
 8004aca:	6872      	ldr	r2, [r6, #4]
 8004acc:	3a01      	subs	r2, #1
 8004ace:	2a00      	cmp	r2, #0
 8004ad0:	6072      	str	r2, [r6, #4]
 8004ad2:	dc07      	bgt.n	8004ae4 <_scanf_i+0xb8>
 8004ad4:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8004ad8:	4631      	mov	r1, r6
 8004ada:	4650      	mov	r0, sl
 8004adc:	4790      	blx	r2
 8004ade:	2800      	cmp	r0, #0
 8004ae0:	f040 8085 	bne.w	8004bee <_scanf_i+0x1c2>
 8004ae4:	f10b 0b01 	add.w	fp, fp, #1
 8004ae8:	f1bb 0f03 	cmp.w	fp, #3
 8004aec:	d1cb      	bne.n	8004a86 <_scanf_i+0x5a>
 8004aee:	6863      	ldr	r3, [r4, #4]
 8004af0:	b90b      	cbnz	r3, 8004af6 <_scanf_i+0xca>
 8004af2:	230a      	movs	r3, #10
 8004af4:	6063      	str	r3, [r4, #4]
 8004af6:	6863      	ldr	r3, [r4, #4]
 8004af8:	4945      	ldr	r1, [pc, #276]	@ (8004c10 <_scanf_i+0x1e4>)
 8004afa:	6960      	ldr	r0, [r4, #20]
 8004afc:	1ac9      	subs	r1, r1, r3
 8004afe:	f000 f889 	bl	8004c14 <__sccl>
 8004b02:	f04f 0b00 	mov.w	fp, #0
 8004b06:	68a3      	ldr	r3, [r4, #8]
 8004b08:	6822      	ldr	r2, [r4, #0]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d03d      	beq.n	8004b8a <_scanf_i+0x15e>
 8004b0e:	6831      	ldr	r1, [r6, #0]
 8004b10:	6960      	ldr	r0, [r4, #20]
 8004b12:	f891 c000 	ldrb.w	ip, [r1]
 8004b16:	f810 000c 	ldrb.w	r0, [r0, ip]
 8004b1a:	2800      	cmp	r0, #0
 8004b1c:	d035      	beq.n	8004b8a <_scanf_i+0x15e>
 8004b1e:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8004b22:	d124      	bne.n	8004b6e <_scanf_i+0x142>
 8004b24:	0510      	lsls	r0, r2, #20
 8004b26:	d522      	bpl.n	8004b6e <_scanf_i+0x142>
 8004b28:	f10b 0b01 	add.w	fp, fp, #1
 8004b2c:	f1b9 0f00 	cmp.w	r9, #0
 8004b30:	d003      	beq.n	8004b3a <_scanf_i+0x10e>
 8004b32:	3301      	adds	r3, #1
 8004b34:	f109 39ff 	add.w	r9, r9, #4294967295
 8004b38:	60a3      	str	r3, [r4, #8]
 8004b3a:	6873      	ldr	r3, [r6, #4]
 8004b3c:	3b01      	subs	r3, #1
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	6073      	str	r3, [r6, #4]
 8004b42:	dd1b      	ble.n	8004b7c <_scanf_i+0x150>
 8004b44:	6833      	ldr	r3, [r6, #0]
 8004b46:	3301      	adds	r3, #1
 8004b48:	6033      	str	r3, [r6, #0]
 8004b4a:	68a3      	ldr	r3, [r4, #8]
 8004b4c:	3b01      	subs	r3, #1
 8004b4e:	60a3      	str	r3, [r4, #8]
 8004b50:	e7d9      	b.n	8004b06 <_scanf_i+0xda>
 8004b52:	f1bb 0f02 	cmp.w	fp, #2
 8004b56:	d1ae      	bne.n	8004ab6 <_scanf_i+0x8a>
 8004b58:	6822      	ldr	r2, [r4, #0]
 8004b5a:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8004b5e:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8004b62:	d1c4      	bne.n	8004aee <_scanf_i+0xc2>
 8004b64:	2110      	movs	r1, #16
 8004b66:	6061      	str	r1, [r4, #4]
 8004b68:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b6c:	e7a2      	b.n	8004ab4 <_scanf_i+0x88>
 8004b6e:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8004b72:	6022      	str	r2, [r4, #0]
 8004b74:	780b      	ldrb	r3, [r1, #0]
 8004b76:	f805 3b01 	strb.w	r3, [r5], #1
 8004b7a:	e7de      	b.n	8004b3a <_scanf_i+0x10e>
 8004b7c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004b80:	4631      	mov	r1, r6
 8004b82:	4650      	mov	r0, sl
 8004b84:	4798      	blx	r3
 8004b86:	2800      	cmp	r0, #0
 8004b88:	d0df      	beq.n	8004b4a <_scanf_i+0x11e>
 8004b8a:	6823      	ldr	r3, [r4, #0]
 8004b8c:	05d9      	lsls	r1, r3, #23
 8004b8e:	d50d      	bpl.n	8004bac <_scanf_i+0x180>
 8004b90:	42bd      	cmp	r5, r7
 8004b92:	d909      	bls.n	8004ba8 <_scanf_i+0x17c>
 8004b94:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8004b98:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004b9c:	4632      	mov	r2, r6
 8004b9e:	4650      	mov	r0, sl
 8004ba0:	4798      	blx	r3
 8004ba2:	f105 39ff 	add.w	r9, r5, #4294967295
 8004ba6:	464d      	mov	r5, r9
 8004ba8:	42bd      	cmp	r5, r7
 8004baa:	d028      	beq.n	8004bfe <_scanf_i+0x1d2>
 8004bac:	6822      	ldr	r2, [r4, #0]
 8004bae:	f012 0210 	ands.w	r2, r2, #16
 8004bb2:	d113      	bne.n	8004bdc <_scanf_i+0x1b0>
 8004bb4:	702a      	strb	r2, [r5, #0]
 8004bb6:	6863      	ldr	r3, [r4, #4]
 8004bb8:	9e01      	ldr	r6, [sp, #4]
 8004bba:	4639      	mov	r1, r7
 8004bbc:	4650      	mov	r0, sl
 8004bbe:	47b0      	blx	r6
 8004bc0:	f8d8 3000 	ldr.w	r3, [r8]
 8004bc4:	6821      	ldr	r1, [r4, #0]
 8004bc6:	1d1a      	adds	r2, r3, #4
 8004bc8:	f8c8 2000 	str.w	r2, [r8]
 8004bcc:	f011 0f20 	tst.w	r1, #32
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	d00f      	beq.n	8004bf4 <_scanf_i+0x1c8>
 8004bd4:	6018      	str	r0, [r3, #0]
 8004bd6:	68e3      	ldr	r3, [r4, #12]
 8004bd8:	3301      	adds	r3, #1
 8004bda:	60e3      	str	r3, [r4, #12]
 8004bdc:	6923      	ldr	r3, [r4, #16]
 8004bde:	1bed      	subs	r5, r5, r7
 8004be0:	445d      	add	r5, fp
 8004be2:	442b      	add	r3, r5
 8004be4:	6123      	str	r3, [r4, #16]
 8004be6:	2000      	movs	r0, #0
 8004be8:	b007      	add	sp, #28
 8004bea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bee:	f04f 0b00 	mov.w	fp, #0
 8004bf2:	e7ca      	b.n	8004b8a <_scanf_i+0x15e>
 8004bf4:	07ca      	lsls	r2, r1, #31
 8004bf6:	bf4c      	ite	mi
 8004bf8:	8018      	strhmi	r0, [r3, #0]
 8004bfa:	6018      	strpl	r0, [r3, #0]
 8004bfc:	e7eb      	b.n	8004bd6 <_scanf_i+0x1aa>
 8004bfe:	2001      	movs	r0, #1
 8004c00:	e7f2      	b.n	8004be8 <_scanf_i+0x1bc>
 8004c02:	bf00      	nop
 8004c04:	080050a8 	.word	0x080050a8
 8004c08:	08004ebd 	.word	0x08004ebd
 8004c0c:	08004f9d 	.word	0x08004f9d
 8004c10:	08005210 	.word	0x08005210

08004c14 <__sccl>:
 8004c14:	b570      	push	{r4, r5, r6, lr}
 8004c16:	780b      	ldrb	r3, [r1, #0]
 8004c18:	4604      	mov	r4, r0
 8004c1a:	2b5e      	cmp	r3, #94	@ 0x5e
 8004c1c:	bf0b      	itete	eq
 8004c1e:	784b      	ldrbeq	r3, [r1, #1]
 8004c20:	1c4a      	addne	r2, r1, #1
 8004c22:	1c8a      	addeq	r2, r1, #2
 8004c24:	2100      	movne	r1, #0
 8004c26:	bf08      	it	eq
 8004c28:	2101      	moveq	r1, #1
 8004c2a:	3801      	subs	r0, #1
 8004c2c:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8004c30:	f800 1f01 	strb.w	r1, [r0, #1]!
 8004c34:	42a8      	cmp	r0, r5
 8004c36:	d1fb      	bne.n	8004c30 <__sccl+0x1c>
 8004c38:	b90b      	cbnz	r3, 8004c3e <__sccl+0x2a>
 8004c3a:	1e50      	subs	r0, r2, #1
 8004c3c:	bd70      	pop	{r4, r5, r6, pc}
 8004c3e:	f081 0101 	eor.w	r1, r1, #1
 8004c42:	54e1      	strb	r1, [r4, r3]
 8004c44:	4610      	mov	r0, r2
 8004c46:	4602      	mov	r2, r0
 8004c48:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004c4c:	2d2d      	cmp	r5, #45	@ 0x2d
 8004c4e:	d005      	beq.n	8004c5c <__sccl+0x48>
 8004c50:	2d5d      	cmp	r5, #93	@ 0x5d
 8004c52:	d016      	beq.n	8004c82 <__sccl+0x6e>
 8004c54:	2d00      	cmp	r5, #0
 8004c56:	d0f1      	beq.n	8004c3c <__sccl+0x28>
 8004c58:	462b      	mov	r3, r5
 8004c5a:	e7f2      	b.n	8004c42 <__sccl+0x2e>
 8004c5c:	7846      	ldrb	r6, [r0, #1]
 8004c5e:	2e5d      	cmp	r6, #93	@ 0x5d
 8004c60:	d0fa      	beq.n	8004c58 <__sccl+0x44>
 8004c62:	42b3      	cmp	r3, r6
 8004c64:	dcf8      	bgt.n	8004c58 <__sccl+0x44>
 8004c66:	3002      	adds	r0, #2
 8004c68:	461a      	mov	r2, r3
 8004c6a:	3201      	adds	r2, #1
 8004c6c:	4296      	cmp	r6, r2
 8004c6e:	54a1      	strb	r1, [r4, r2]
 8004c70:	dcfb      	bgt.n	8004c6a <__sccl+0x56>
 8004c72:	1af2      	subs	r2, r6, r3
 8004c74:	3a01      	subs	r2, #1
 8004c76:	1c5d      	adds	r5, r3, #1
 8004c78:	42b3      	cmp	r3, r6
 8004c7a:	bfa8      	it	ge
 8004c7c:	2200      	movge	r2, #0
 8004c7e:	18ab      	adds	r3, r5, r2
 8004c80:	e7e1      	b.n	8004c46 <__sccl+0x32>
 8004c82:	4610      	mov	r0, r2
 8004c84:	e7da      	b.n	8004c3c <__sccl+0x28>

08004c86 <__submore>:
 8004c86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c8a:	460c      	mov	r4, r1
 8004c8c:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8004c8e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004c92:	4299      	cmp	r1, r3
 8004c94:	d11d      	bne.n	8004cd2 <__submore+0x4c>
 8004c96:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004c9a:	f7ff f92d 	bl	8003ef8 <_malloc_r>
 8004c9e:	b918      	cbnz	r0, 8004ca8 <__submore+0x22>
 8004ca0:	f04f 30ff 	mov.w	r0, #4294967295
 8004ca4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ca8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004cac:	63a3      	str	r3, [r4, #56]	@ 0x38
 8004cae:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8004cb2:	6360      	str	r0, [r4, #52]	@ 0x34
 8004cb4:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8004cb8:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8004cbc:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8004cc0:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8004cc4:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8004cc8:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8004ccc:	6020      	str	r0, [r4, #0]
 8004cce:	2000      	movs	r0, #0
 8004cd0:	e7e8      	b.n	8004ca4 <__submore+0x1e>
 8004cd2:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8004cd4:	0077      	lsls	r7, r6, #1
 8004cd6:	463a      	mov	r2, r7
 8004cd8:	f000 f848 	bl	8004d6c <_realloc_r>
 8004cdc:	4605      	mov	r5, r0
 8004cde:	2800      	cmp	r0, #0
 8004ce0:	d0de      	beq.n	8004ca0 <__submore+0x1a>
 8004ce2:	eb00 0806 	add.w	r8, r0, r6
 8004ce6:	4601      	mov	r1, r0
 8004ce8:	4632      	mov	r2, r6
 8004cea:	4640      	mov	r0, r8
 8004cec:	f000 f830 	bl	8004d50 <memcpy>
 8004cf0:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8004cf4:	f8c4 8000 	str.w	r8, [r4]
 8004cf8:	e7e9      	b.n	8004cce <__submore+0x48>

08004cfa <memmove>:
 8004cfa:	4288      	cmp	r0, r1
 8004cfc:	b510      	push	{r4, lr}
 8004cfe:	eb01 0402 	add.w	r4, r1, r2
 8004d02:	d902      	bls.n	8004d0a <memmove+0x10>
 8004d04:	4284      	cmp	r4, r0
 8004d06:	4623      	mov	r3, r4
 8004d08:	d807      	bhi.n	8004d1a <memmove+0x20>
 8004d0a:	1e43      	subs	r3, r0, #1
 8004d0c:	42a1      	cmp	r1, r4
 8004d0e:	d008      	beq.n	8004d22 <memmove+0x28>
 8004d10:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004d14:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004d18:	e7f8      	b.n	8004d0c <memmove+0x12>
 8004d1a:	4402      	add	r2, r0
 8004d1c:	4601      	mov	r1, r0
 8004d1e:	428a      	cmp	r2, r1
 8004d20:	d100      	bne.n	8004d24 <memmove+0x2a>
 8004d22:	bd10      	pop	{r4, pc}
 8004d24:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004d28:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004d2c:	e7f7      	b.n	8004d1e <memmove+0x24>
	...

08004d30 <_sbrk_r>:
 8004d30:	b538      	push	{r3, r4, r5, lr}
 8004d32:	4d06      	ldr	r5, [pc, #24]	@ (8004d4c <_sbrk_r+0x1c>)
 8004d34:	2300      	movs	r3, #0
 8004d36:	4604      	mov	r4, r0
 8004d38:	4608      	mov	r0, r1
 8004d3a:	602b      	str	r3, [r5, #0]
 8004d3c:	f7fc fa76 	bl	800122c <_sbrk>
 8004d40:	1c43      	adds	r3, r0, #1
 8004d42:	d102      	bne.n	8004d4a <_sbrk_r+0x1a>
 8004d44:	682b      	ldr	r3, [r5, #0]
 8004d46:	b103      	cbz	r3, 8004d4a <_sbrk_r+0x1a>
 8004d48:	6023      	str	r3, [r4, #0]
 8004d4a:	bd38      	pop	{r3, r4, r5, pc}
 8004d4c:	200002e8 	.word	0x200002e8

08004d50 <memcpy>:
 8004d50:	440a      	add	r2, r1
 8004d52:	4291      	cmp	r1, r2
 8004d54:	f100 33ff 	add.w	r3, r0, #4294967295
 8004d58:	d100      	bne.n	8004d5c <memcpy+0xc>
 8004d5a:	4770      	bx	lr
 8004d5c:	b510      	push	{r4, lr}
 8004d5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d62:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004d66:	4291      	cmp	r1, r2
 8004d68:	d1f9      	bne.n	8004d5e <memcpy+0xe>
 8004d6a:	bd10      	pop	{r4, pc}

08004d6c <_realloc_r>:
 8004d6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d70:	4607      	mov	r7, r0
 8004d72:	4614      	mov	r4, r2
 8004d74:	460d      	mov	r5, r1
 8004d76:	b921      	cbnz	r1, 8004d82 <_realloc_r+0x16>
 8004d78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004d7c:	4611      	mov	r1, r2
 8004d7e:	f7ff b8bb 	b.w	8003ef8 <_malloc_r>
 8004d82:	b92a      	cbnz	r2, 8004d90 <_realloc_r+0x24>
 8004d84:	f7ff f84c 	bl	8003e20 <_free_r>
 8004d88:	4625      	mov	r5, r4
 8004d8a:	4628      	mov	r0, r5
 8004d8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d90:	f000 f906 	bl	8004fa0 <_malloc_usable_size_r>
 8004d94:	4284      	cmp	r4, r0
 8004d96:	4606      	mov	r6, r0
 8004d98:	d802      	bhi.n	8004da0 <_realloc_r+0x34>
 8004d9a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004d9e:	d8f4      	bhi.n	8004d8a <_realloc_r+0x1e>
 8004da0:	4621      	mov	r1, r4
 8004da2:	4638      	mov	r0, r7
 8004da4:	f7ff f8a8 	bl	8003ef8 <_malloc_r>
 8004da8:	4680      	mov	r8, r0
 8004daa:	b908      	cbnz	r0, 8004db0 <_realloc_r+0x44>
 8004dac:	4645      	mov	r5, r8
 8004dae:	e7ec      	b.n	8004d8a <_realloc_r+0x1e>
 8004db0:	42b4      	cmp	r4, r6
 8004db2:	4622      	mov	r2, r4
 8004db4:	4629      	mov	r1, r5
 8004db6:	bf28      	it	cs
 8004db8:	4632      	movcs	r2, r6
 8004dba:	f7ff ffc9 	bl	8004d50 <memcpy>
 8004dbe:	4629      	mov	r1, r5
 8004dc0:	4638      	mov	r0, r7
 8004dc2:	f7ff f82d 	bl	8003e20 <_free_r>
 8004dc6:	e7f1      	b.n	8004dac <_realloc_r+0x40>

08004dc8 <_strtol_l.isra.0>:
 8004dc8:	2b24      	cmp	r3, #36	@ 0x24
 8004dca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004dce:	4686      	mov	lr, r0
 8004dd0:	4690      	mov	r8, r2
 8004dd2:	d801      	bhi.n	8004dd8 <_strtol_l.isra.0+0x10>
 8004dd4:	2b01      	cmp	r3, #1
 8004dd6:	d106      	bne.n	8004de6 <_strtol_l.isra.0+0x1e>
 8004dd8:	f7fe fff6 	bl	8003dc8 <__errno>
 8004ddc:	2316      	movs	r3, #22
 8004dde:	6003      	str	r3, [r0, #0]
 8004de0:	2000      	movs	r0, #0
 8004de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004de6:	4834      	ldr	r0, [pc, #208]	@ (8004eb8 <_strtol_l.isra.0+0xf0>)
 8004de8:	460d      	mov	r5, r1
 8004dea:	462a      	mov	r2, r5
 8004dec:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004df0:	5d06      	ldrb	r6, [r0, r4]
 8004df2:	f016 0608 	ands.w	r6, r6, #8
 8004df6:	d1f8      	bne.n	8004dea <_strtol_l.isra.0+0x22>
 8004df8:	2c2d      	cmp	r4, #45	@ 0x2d
 8004dfa:	d110      	bne.n	8004e1e <_strtol_l.isra.0+0x56>
 8004dfc:	782c      	ldrb	r4, [r5, #0]
 8004dfe:	2601      	movs	r6, #1
 8004e00:	1c95      	adds	r5, r2, #2
 8004e02:	f033 0210 	bics.w	r2, r3, #16
 8004e06:	d115      	bne.n	8004e34 <_strtol_l.isra.0+0x6c>
 8004e08:	2c30      	cmp	r4, #48	@ 0x30
 8004e0a:	d10d      	bne.n	8004e28 <_strtol_l.isra.0+0x60>
 8004e0c:	782a      	ldrb	r2, [r5, #0]
 8004e0e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8004e12:	2a58      	cmp	r2, #88	@ 0x58
 8004e14:	d108      	bne.n	8004e28 <_strtol_l.isra.0+0x60>
 8004e16:	786c      	ldrb	r4, [r5, #1]
 8004e18:	3502      	adds	r5, #2
 8004e1a:	2310      	movs	r3, #16
 8004e1c:	e00a      	b.n	8004e34 <_strtol_l.isra.0+0x6c>
 8004e1e:	2c2b      	cmp	r4, #43	@ 0x2b
 8004e20:	bf04      	itt	eq
 8004e22:	782c      	ldrbeq	r4, [r5, #0]
 8004e24:	1c95      	addeq	r5, r2, #2
 8004e26:	e7ec      	b.n	8004e02 <_strtol_l.isra.0+0x3a>
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d1f6      	bne.n	8004e1a <_strtol_l.isra.0+0x52>
 8004e2c:	2c30      	cmp	r4, #48	@ 0x30
 8004e2e:	bf14      	ite	ne
 8004e30:	230a      	movne	r3, #10
 8004e32:	2308      	moveq	r3, #8
 8004e34:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8004e38:	f10c 3cff 	add.w	ip, ip, #4294967295
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	fbbc f9f3 	udiv	r9, ip, r3
 8004e42:	4610      	mov	r0, r2
 8004e44:	fb03 ca19 	mls	sl, r3, r9, ip
 8004e48:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8004e4c:	2f09      	cmp	r7, #9
 8004e4e:	d80f      	bhi.n	8004e70 <_strtol_l.isra.0+0xa8>
 8004e50:	463c      	mov	r4, r7
 8004e52:	42a3      	cmp	r3, r4
 8004e54:	dd1b      	ble.n	8004e8e <_strtol_l.isra.0+0xc6>
 8004e56:	1c57      	adds	r7, r2, #1
 8004e58:	d007      	beq.n	8004e6a <_strtol_l.isra.0+0xa2>
 8004e5a:	4581      	cmp	r9, r0
 8004e5c:	d314      	bcc.n	8004e88 <_strtol_l.isra.0+0xc0>
 8004e5e:	d101      	bne.n	8004e64 <_strtol_l.isra.0+0x9c>
 8004e60:	45a2      	cmp	sl, r4
 8004e62:	db11      	blt.n	8004e88 <_strtol_l.isra.0+0xc0>
 8004e64:	fb00 4003 	mla	r0, r0, r3, r4
 8004e68:	2201      	movs	r2, #1
 8004e6a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004e6e:	e7eb      	b.n	8004e48 <_strtol_l.isra.0+0x80>
 8004e70:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8004e74:	2f19      	cmp	r7, #25
 8004e76:	d801      	bhi.n	8004e7c <_strtol_l.isra.0+0xb4>
 8004e78:	3c37      	subs	r4, #55	@ 0x37
 8004e7a:	e7ea      	b.n	8004e52 <_strtol_l.isra.0+0x8a>
 8004e7c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8004e80:	2f19      	cmp	r7, #25
 8004e82:	d804      	bhi.n	8004e8e <_strtol_l.isra.0+0xc6>
 8004e84:	3c57      	subs	r4, #87	@ 0x57
 8004e86:	e7e4      	b.n	8004e52 <_strtol_l.isra.0+0x8a>
 8004e88:	f04f 32ff 	mov.w	r2, #4294967295
 8004e8c:	e7ed      	b.n	8004e6a <_strtol_l.isra.0+0xa2>
 8004e8e:	1c53      	adds	r3, r2, #1
 8004e90:	d108      	bne.n	8004ea4 <_strtol_l.isra.0+0xdc>
 8004e92:	2322      	movs	r3, #34	@ 0x22
 8004e94:	f8ce 3000 	str.w	r3, [lr]
 8004e98:	4660      	mov	r0, ip
 8004e9a:	f1b8 0f00 	cmp.w	r8, #0
 8004e9e:	d0a0      	beq.n	8004de2 <_strtol_l.isra.0+0x1a>
 8004ea0:	1e69      	subs	r1, r5, #1
 8004ea2:	e006      	b.n	8004eb2 <_strtol_l.isra.0+0xea>
 8004ea4:	b106      	cbz	r6, 8004ea8 <_strtol_l.isra.0+0xe0>
 8004ea6:	4240      	negs	r0, r0
 8004ea8:	f1b8 0f00 	cmp.w	r8, #0
 8004eac:	d099      	beq.n	8004de2 <_strtol_l.isra.0+0x1a>
 8004eae:	2a00      	cmp	r2, #0
 8004eb0:	d1f6      	bne.n	8004ea0 <_strtol_l.isra.0+0xd8>
 8004eb2:	f8c8 1000 	str.w	r1, [r8]
 8004eb6:	e794      	b.n	8004de2 <_strtol_l.isra.0+0x1a>
 8004eb8:	080050cd 	.word	0x080050cd

08004ebc <_strtol_r>:
 8004ebc:	f7ff bf84 	b.w	8004dc8 <_strtol_l.isra.0>

08004ec0 <_strtoul_l.isra.0>:
 8004ec0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004ec4:	4e34      	ldr	r6, [pc, #208]	@ (8004f98 <_strtoul_l.isra.0+0xd8>)
 8004ec6:	4686      	mov	lr, r0
 8004ec8:	460d      	mov	r5, r1
 8004eca:	4628      	mov	r0, r5
 8004ecc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004ed0:	5d37      	ldrb	r7, [r6, r4]
 8004ed2:	f017 0708 	ands.w	r7, r7, #8
 8004ed6:	d1f8      	bne.n	8004eca <_strtoul_l.isra.0+0xa>
 8004ed8:	2c2d      	cmp	r4, #45	@ 0x2d
 8004eda:	d110      	bne.n	8004efe <_strtoul_l.isra.0+0x3e>
 8004edc:	782c      	ldrb	r4, [r5, #0]
 8004ede:	2701      	movs	r7, #1
 8004ee0:	1c85      	adds	r5, r0, #2
 8004ee2:	f033 0010 	bics.w	r0, r3, #16
 8004ee6:	d115      	bne.n	8004f14 <_strtoul_l.isra.0+0x54>
 8004ee8:	2c30      	cmp	r4, #48	@ 0x30
 8004eea:	d10d      	bne.n	8004f08 <_strtoul_l.isra.0+0x48>
 8004eec:	7828      	ldrb	r0, [r5, #0]
 8004eee:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8004ef2:	2858      	cmp	r0, #88	@ 0x58
 8004ef4:	d108      	bne.n	8004f08 <_strtoul_l.isra.0+0x48>
 8004ef6:	786c      	ldrb	r4, [r5, #1]
 8004ef8:	3502      	adds	r5, #2
 8004efa:	2310      	movs	r3, #16
 8004efc:	e00a      	b.n	8004f14 <_strtoul_l.isra.0+0x54>
 8004efe:	2c2b      	cmp	r4, #43	@ 0x2b
 8004f00:	bf04      	itt	eq
 8004f02:	782c      	ldrbeq	r4, [r5, #0]
 8004f04:	1c85      	addeq	r5, r0, #2
 8004f06:	e7ec      	b.n	8004ee2 <_strtoul_l.isra.0+0x22>
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d1f6      	bne.n	8004efa <_strtoul_l.isra.0+0x3a>
 8004f0c:	2c30      	cmp	r4, #48	@ 0x30
 8004f0e:	bf14      	ite	ne
 8004f10:	230a      	movne	r3, #10
 8004f12:	2308      	moveq	r3, #8
 8004f14:	f04f 38ff 	mov.w	r8, #4294967295
 8004f18:	2600      	movs	r6, #0
 8004f1a:	fbb8 f8f3 	udiv	r8, r8, r3
 8004f1e:	fb03 f908 	mul.w	r9, r3, r8
 8004f22:	ea6f 0909 	mvn.w	r9, r9
 8004f26:	4630      	mov	r0, r6
 8004f28:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8004f2c:	f1bc 0f09 	cmp.w	ip, #9
 8004f30:	d810      	bhi.n	8004f54 <_strtoul_l.isra.0+0x94>
 8004f32:	4664      	mov	r4, ip
 8004f34:	42a3      	cmp	r3, r4
 8004f36:	dd1e      	ble.n	8004f76 <_strtoul_l.isra.0+0xb6>
 8004f38:	f1b6 3fff 	cmp.w	r6, #4294967295
 8004f3c:	d007      	beq.n	8004f4e <_strtoul_l.isra.0+0x8e>
 8004f3e:	4580      	cmp	r8, r0
 8004f40:	d316      	bcc.n	8004f70 <_strtoul_l.isra.0+0xb0>
 8004f42:	d101      	bne.n	8004f48 <_strtoul_l.isra.0+0x88>
 8004f44:	45a1      	cmp	r9, r4
 8004f46:	db13      	blt.n	8004f70 <_strtoul_l.isra.0+0xb0>
 8004f48:	fb00 4003 	mla	r0, r0, r3, r4
 8004f4c:	2601      	movs	r6, #1
 8004f4e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004f52:	e7e9      	b.n	8004f28 <_strtoul_l.isra.0+0x68>
 8004f54:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8004f58:	f1bc 0f19 	cmp.w	ip, #25
 8004f5c:	d801      	bhi.n	8004f62 <_strtoul_l.isra.0+0xa2>
 8004f5e:	3c37      	subs	r4, #55	@ 0x37
 8004f60:	e7e8      	b.n	8004f34 <_strtoul_l.isra.0+0x74>
 8004f62:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8004f66:	f1bc 0f19 	cmp.w	ip, #25
 8004f6a:	d804      	bhi.n	8004f76 <_strtoul_l.isra.0+0xb6>
 8004f6c:	3c57      	subs	r4, #87	@ 0x57
 8004f6e:	e7e1      	b.n	8004f34 <_strtoul_l.isra.0+0x74>
 8004f70:	f04f 36ff 	mov.w	r6, #4294967295
 8004f74:	e7eb      	b.n	8004f4e <_strtoul_l.isra.0+0x8e>
 8004f76:	1c73      	adds	r3, r6, #1
 8004f78:	d106      	bne.n	8004f88 <_strtoul_l.isra.0+0xc8>
 8004f7a:	2322      	movs	r3, #34	@ 0x22
 8004f7c:	f8ce 3000 	str.w	r3, [lr]
 8004f80:	4630      	mov	r0, r6
 8004f82:	b932      	cbnz	r2, 8004f92 <_strtoul_l.isra.0+0xd2>
 8004f84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004f88:	b107      	cbz	r7, 8004f8c <_strtoul_l.isra.0+0xcc>
 8004f8a:	4240      	negs	r0, r0
 8004f8c:	2a00      	cmp	r2, #0
 8004f8e:	d0f9      	beq.n	8004f84 <_strtoul_l.isra.0+0xc4>
 8004f90:	b106      	cbz	r6, 8004f94 <_strtoul_l.isra.0+0xd4>
 8004f92:	1e69      	subs	r1, r5, #1
 8004f94:	6011      	str	r1, [r2, #0]
 8004f96:	e7f5      	b.n	8004f84 <_strtoul_l.isra.0+0xc4>
 8004f98:	080050cd 	.word	0x080050cd

08004f9c <_strtoul_r>:
 8004f9c:	f7ff bf90 	b.w	8004ec0 <_strtoul_l.isra.0>

08004fa0 <_malloc_usable_size_r>:
 8004fa0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004fa4:	1f18      	subs	r0, r3, #4
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	bfbc      	itt	lt
 8004faa:	580b      	ldrlt	r3, [r1, r0]
 8004fac:	18c0      	addlt	r0, r0, r3
 8004fae:	4770      	bx	lr

08004fb0 <_init>:
 8004fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fb2:	bf00      	nop
 8004fb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fb6:	bc08      	pop	{r3}
 8004fb8:	469e      	mov	lr, r3
 8004fba:	4770      	bx	lr

08004fbc <_fini>:
 8004fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fbe:	bf00      	nop
 8004fc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fc2:	bc08      	pop	{r3}
 8004fc4:	469e      	mov	lr, r3
 8004fc6:	4770      	bx	lr
