<!-- @format -->

#

## Why SystemVerilog?

"SystemVerilog is an extension of Verilog with many such verification features that allow engineers to verify the design using complex testbench structures and random stimuli in simulation." (Chipverify Tutorial)

- More features in OOP that will support complicated testing procedures

## Definitions

- DUT: Design Under Test
- DUV: Design Under Verification

## Data Types

| Data Type | 2-State/4-State | # Bits | (Un)Signed |
| --------- | --------------- | ------ | ---------- |
| reg       | 4               | >=1    | Unsigned   |
| wire      | 4               | >=1    | Unsigned   |
| integer   | 4               | 32     | Signed     |
| real      | --              | --     | --         |
