

================================================================
== Vitis HLS Report for 'ProcessingElement_Pipeline_WriteC_Flattened'
================================================================
* Date:           Mon Nov 11 16:40:25 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.188 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     1026|     1026|  10.260 us|  10.260 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WriteC_Flattened  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n1 = alloca i32 1" [../kernel/Compute.cpp:161]   --->   Operation 5 'alloca' 'n1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%inner = alloca i32 1" [../kernel/Compute.cpp:166]   --->   Operation 6 'alloca' 'inner' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../kernel/Compute.cpp:168]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%m1 = alloca i32 1" [../kernel/Compute.cpp:165]   --->   Operation 8 'alloca' 'm1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cPipes_31, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln165 = store i6 0, i6 %m1" [../kernel/Compute.cpp:165]   --->   Operation 10 'store' 'store_ln165' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln168 = store i11 0, i11 %i" [../kernel/Compute.cpp:168]   --->   Operation 11 'store' 'store_ln168' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln166 = store i32 0, i32 %inner" [../kernel/Compute.cpp:166]   --->   Operation 12 'store' 'store_ln166' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln161 = store i4 0, i4 %n1" [../kernel/Compute.cpp:161]   --->   Operation 13 'store' 'store_ln161' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body187"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.61>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%inner_1 = load i32 %inner" [../kernel/Compute.cpp:191]   --->   Operation 15 'load' 'inner_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [../kernel/Compute.cpp:168]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.73ns)   --->   "%icmp_ln168 = icmp_eq  i11 %i_1, i11 1024" [../kernel/Compute.cpp:168]   --->   Operation 17 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.73ns)   --->   "%i_2 = add i11 %i_1, i11 1" [../kernel/Compute.cpp:168]   --->   Operation 19 'add' 'i_2' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln168 = br i1 %icmp_ln168, void %for.body187.split, void %for.inc225.exitStub" [../kernel/Compute.cpp:168]   --->   Operation 20 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln169 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [../kernel/Compute.cpp:169]   --->   Operation 21 'specpipeline' 'specpipeline_ln169' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln168 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../kernel/Compute.cpp:168]   --->   Operation 22 'specloopname' 'specloopname_ln168' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %inner_1, i32 6, i32 31" [../kernel/Compute.cpp:170]   --->   Operation 23 'partselect' 'tmp_1' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.84ns)   --->   "%icmp_ln170 = icmp_eq  i26 %tmp_1, i26 0" [../kernel/Compute.cpp:170]   --->   Operation 24 'icmp' 'icmp_ln170' <Predicate = (!icmp_ln168)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln170 = br i1 %icmp_ln170, void %if.end214, void %if.then190" [../kernel/Compute.cpp:170]   --->   Operation 25 'br' 'br_ln170' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%n1_load_1 = load i4 %n1" [../kernel/Compute.cpp:171]   --->   Operation 26 'load' 'n1_load_1' <Predicate = (!icmp_ln168 & icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%m1_load = load i6 %m1" [../kernel/Compute.cpp:180]   --->   Operation 27 'load' 'm1_load' <Predicate = (!icmp_ln168 & icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %n1_load_1, i6 %m1_load" [../kernel/Compute.cpp:171]   --->   Operation 28 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln168 & icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i10 %tmp" [../kernel/Compute.cpp:171]   --->   Operation 29 'zext' 'zext_ln171' <Predicate = (!icmp_ln168 & icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%cBuffer_addr = getelementptr i256 %cBuffer, i64 0, i64 %zext_ln171" [../kernel/Compute.cpp:171]   --->   Operation 30 'getelementptr' 'cBuffer_addr' <Predicate = (!icmp_ln168 & icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (1.20ns)   --->   "%cBuffer_load = load i10 %cBuffer_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Compute.cpp:171]   --->   Operation 31 'load' 'cBuffer_load' <Predicate = (!icmp_ln168 & icmp_ln170)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1024> <RAM>
ST_2 : Operation 32 [1/1] (0.70ns)   --->   "%m1_1 = add i6 %m1_load, i6 1" [../kernel/Compute.cpp:180]   --->   Operation 32 'add' 'm1_1' <Predicate = (!icmp_ln168 & icmp_ln170)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln165 = store i6 %m1_1, i6 %m1" [../kernel/Compute.cpp:165]   --->   Operation 33 'store' 'store_ln165' <Predicate = (!icmp_ln168 & icmp_ln170)> <Delay = 0.38>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%n1_load = load i4 %n1" [../kernel/Compute.cpp:189]   --->   Operation 34 'load' 'n1_load' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.88ns)   --->   "%icmp_ln187 = icmp_eq  i32 %inner_1, i32 63" [../kernel/Compute.cpp:187]   --->   Operation 35 'icmp' 'icmp_ln187' <Predicate = (!icmp_ln168)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.70ns)   --->   "%n1_4 = add i4 %n1_load, i4 1" [../kernel/Compute.cpp:189]   --->   Operation 36 'add' 'n1_4' <Predicate = (!icmp_ln168)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.88ns)   --->   "%inner_2 = add i32 %inner_1, i32 1" [../kernel/Compute.cpp:191]   --->   Operation 37 'add' 'inner_2' <Predicate = (!icmp_ln168)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.35ns)   --->   "%n1_5 = select i1 %icmp_ln187, i4 %n1_4, i4 %n1_load" [../kernel/Compute.cpp:187]   --->   Operation 38 'select' 'n1_5' <Predicate = (!icmp_ln168)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.22ns)   --->   "%inner_3 = select i1 %icmp_ln187, i32 0, i32 %inner_2" [../kernel/Compute.cpp:187]   --->   Operation 39 'select' 'inner_3' <Predicate = (!icmp_ln168)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln168 = store i11 %i_2, i11 %i" [../kernel/Compute.cpp:168]   --->   Operation 40 'store' 'store_ln168' <Predicate = (!icmp_ln168)> <Delay = 0.38>
ST_2 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln166 = store i32 %inner_3, i32 %inner" [../kernel/Compute.cpp:166]   --->   Operation 41 'store' 'store_ln166' <Predicate = (!icmp_ln168)> <Delay = 0.38>
ST_2 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln161 = store i4 %n1_5, i4 %n1" [../kernel/Compute.cpp:161]   --->   Operation 42 'store' 'store_ln161' <Predicate = (!icmp_ln168)> <Delay = 0.38>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln168 = br void %for.body187" [../kernel/Compute.cpp:168]   --->   Operation 43 'br' 'br_ln168' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln168)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 44 [1/2] (1.20ns)   --->   "%cBuffer_load = load i10 %cBuffer_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Compute.cpp:171]   --->   Operation 44 'load' 'cBuffer_load' <Predicate = (icmp_ln170)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1024> <RAM>
ST_3 : Operation 45 [1/1] (0.98ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %cPipes_31, i256 %cBuffer_load" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Compute.cpp:171]   --->   Operation 45 'write' 'write_ln406' <Predicate = (icmp_ln170)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln172 = br void %if.end214" [../kernel/Compute.cpp:172]   --->   Operation 46 'br' 'br_ln172' <Predicate = (icmp_ln170)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cBuffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cPipes_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n1                    (alloca           ) [ 0110]
inner                 (alloca           ) [ 0110]
i                     (alloca           ) [ 0110]
m1                    (alloca           ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln165           (store            ) [ 0000]
store_ln168           (store            ) [ 0000]
store_ln166           (store            ) [ 0000]
store_ln161           (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
inner_1               (load             ) [ 0000]
i_1                   (load             ) [ 0000]
icmp_ln168            (icmp             ) [ 0110]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
i_2                   (add              ) [ 0000]
br_ln168              (br               ) [ 0000]
specpipeline_ln169    (specpipeline     ) [ 0000]
specloopname_ln168    (specloopname     ) [ 0000]
tmp_1                 (partselect       ) [ 0000]
icmp_ln170            (icmp             ) [ 0111]
br_ln170              (br               ) [ 0000]
n1_load_1             (load             ) [ 0000]
m1_load               (load             ) [ 0000]
tmp                   (bitconcatenate   ) [ 0000]
zext_ln171            (zext             ) [ 0000]
cBuffer_addr          (getelementptr    ) [ 0101]
m1_1                  (add              ) [ 0000]
store_ln165           (store            ) [ 0000]
n1_load               (load             ) [ 0000]
icmp_ln187            (icmp             ) [ 0000]
n1_4                  (add              ) [ 0000]
inner_2               (add              ) [ 0000]
n1_5                  (select           ) [ 0000]
inner_3               (select           ) [ 0000]
store_ln168           (store            ) [ 0000]
store_ln166           (store            ) [ 0000]
store_ln161           (store            ) [ 0000]
br_ln168              (br               ) [ 0000]
cBuffer_load          (load             ) [ 0000]
write_ln406           (write            ) [ 0000]
br_ln172              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cBuffer">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cBuffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cPipes_31">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cPipes_31"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="n1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="inner_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inner/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="m1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln406_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="256" slack="0"/>
<pin id="75" dir="0" index="2" bw="256" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln406/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="cBuffer_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="256" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="10" slack="0"/>
<pin id="83" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cBuffer_addr/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="10" slack="0"/>
<pin id="88" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cBuffer_load/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln165_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="6" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln165/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln168_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="11" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln166_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln161_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln161/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="inner_1_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="1"/>
<pin id="115" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inner_1/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_1_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="11" slack="1"/>
<pin id="118" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln168_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="11" slack="0"/>
<pin id="121" dir="0" index="1" bw="11" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln168/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="i_2_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="11" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="26" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="0" index="2" bw="4" slack="0"/>
<pin id="135" dir="0" index="3" bw="6" slack="0"/>
<pin id="136" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln170_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="26" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln170/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="n1_load_1_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="1"/>
<pin id="149" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n1_load_1/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="m1_load_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="1"/>
<pin id="152" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m1_load/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="0"/>
<pin id="155" dir="0" index="1" bw="4" slack="0"/>
<pin id="156" dir="0" index="2" bw="6" slack="0"/>
<pin id="157" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln171_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="10" slack="0"/>
<pin id="163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="m1_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m1_1/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln165_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="0" index="1" bw="6" slack="1"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln165/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="n1_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="1"/>
<pin id="179" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n1_load/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln187_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="7" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="n1_4_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n1_4/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="inner_2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inner_2/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="n1_5_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="0" index="2" bw="4" slack="0"/>
<pin id="202" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n1_5/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="inner_3_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="32" slack="0"/>
<pin id="210" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="inner_3/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln168_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="11" slack="0"/>
<pin id="216" dir="0" index="1" bw="11" slack="1"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln166_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="1"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln161_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="0" index="1" bw="4" slack="1"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln161/2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="n1_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="n1 "/>
</bind>
</comp>

<comp id="237" class="1005" name="inner_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="inner "/>
</bind>
</comp>

<comp id="244" class="1005" name="i_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="11" slack="0"/>
<pin id="246" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="251" class="1005" name="m1_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="6" slack="0"/>
<pin id="253" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="m1 "/>
</bind>
</comp>

<comp id="261" class="1005" name="icmp_ln170_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln170 "/>
</bind>
</comp>

<comp id="265" class="1005" name="cBuffer_addr_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="1"/>
<pin id="267" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cBuffer_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="54" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="46" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="86" pin="3"/><net_sink comp="72" pin=2"/></net>

<net id="92"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="123"><net_src comp="116" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="116" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="113" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="139"><net_src comp="38" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="145"><net_src comp="131" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="158"><net_src comp="44" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="147" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="164"><net_src comp="153" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="170"><net_src comp="150" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="48" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="184"><net_src comp="113" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="50" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="177" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="52" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="113" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="180" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="186" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="177" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="211"><net_src comp="180" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="10" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="192" pin="2"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="125" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="206" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="198" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="56" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="235"><net_src comp="229" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="236"><net_src comp="229" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="240"><net_src comp="60" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="243"><net_src comp="237" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="247"><net_src comp="64" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="250"><net_src comp="244" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="254"><net_src comp="68" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="257"><net_src comp="251" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="264"><net_src comp="141" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="79" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="86" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cPipes_31 | {3 }
 - Input state : 
	Port: ProcessingElement_Pipeline_WriteC_Flattened : cBuffer | {2 3 }
  - Chain level:
	State 1
		store_ln165 : 1
		store_ln168 : 1
		store_ln166 : 1
		store_ln161 : 1
	State 2
		icmp_ln168 : 1
		i_2 : 1
		br_ln168 : 2
		tmp_1 : 1
		icmp_ln170 : 2
		br_ln170 : 3
		tmp : 1
		zext_ln171 : 2
		cBuffer_addr : 3
		cBuffer_load : 4
		m1_1 : 1
		store_ln165 : 2
		icmp_ln187 : 1
		n1_4 : 1
		inner_2 : 1
		n1_5 : 2
		inner_3 : 2
		store_ln168 : 2
		store_ln166 : 3
		store_ln161 : 3
	State 3
		write_ln406 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln168_fu_119    |    0    |    18   |
|   icmp   |    icmp_ln170_fu_141    |    0    |    33   |
|          |    icmp_ln187_fu_180    |    0    |    39   |
|----------|-------------------------|---------|---------|
|          |        i_2_fu_125       |    0    |    18   |
|    add   |       m1_1_fu_166       |    0    |    13   |
|          |       n1_4_fu_186       |    0    |    12   |
|          |      inner_2_fu_192     |    0    |    39   |
|----------|-------------------------|---------|---------|
|  select  |       n1_5_fu_198       |    0    |    4    |
|          |      inner_3_fu_206     |    0    |    32   |
|----------|-------------------------|---------|---------|
|   write  | write_ln406_write_fu_72 |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|       tmp_1_fu_131      |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|        tmp_fu_153       |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln171_fu_161    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   208   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|cBuffer_addr_reg_265|   10   |
|      i_reg_244     |   11   |
| icmp_ln170_reg_261 |    1   |
|    inner_reg_237   |   32   |
|     m1_reg_251     |    6   |
|     n1_reg_229     |    4   |
+--------------------+--------+
|        Total       |   64   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_86 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   20   ||  0.387  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   208  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |    9   |
|  Register |    -   |   64   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   64   |   217  |
+-----------+--------+--------+--------+
