<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 139 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/sysargs.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sysargs.v</a>
defines: 
time_elapsed: 1.104s
ram usage: 35996 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpijtqxv38/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/sysargs.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sysargs.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/sysargs.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/sysargs.v:1</a>: No timescale set for &#34;main&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/sysargs.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/sysargs.v:18</a>: No timescale set for &#34;device&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/sysargs.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/sysargs.v:18</a>: Compile module &#34;work@device&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/sysargs.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/sysargs.v:1</a>: Compile module &#34;work@main&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/sysargs.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/sysargs.v:1</a>: Top level module &#34;work@main&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpijtqxv38/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_main
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpijtqxv38/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpijtqxv38/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@main)
 |vpiName:work@main
 |uhdmallPackages:
 \_package: builtin, parent:work@main
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@device, file:<a href="../../../../third_party/tests/ivtest/ivltests/sysargs.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sysargs.v</a>, line:18, parent:work@main
   |vpiDefName:work@device
   |vpiFullName:work@device
   |vpiPort:
   \_port: (r), line:18
     |vpiName:r
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r), line:20
         |vpiName:r
         |vpiFullName:work@device.r
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (r), line:20
 |uhdmallModules:
 \_module: work@main, file:<a href="../../../../third_party/tests/ivtest/ivltests/sysargs.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sysargs.v</a>, line:1, parent:work@main
   |vpiDefName:work@main
   |vpiFullName:work@main
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_task_call: (work), line:14
       |vpiName:work
       |vpiTask:
       \_task: (work), line:6
         |vpiName:work
         |vpiFullName:work@main.work
         |vpiStmt:
         \_begin: , line:7, parent:work
           |vpiFullName:work@main.work
           |vpiStmt:
           \_sys_func_call: ($deposit), line:8
             |vpiName:$deposit
             |vpiArgument:
             \_ref_obj: (U1.r), line:8
               |vpiName:U1.r
             |vpiArgument:
             \_constant: , line:8
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
           |vpiStmt:
           \_sys_func_call: ($display), line:9
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:9
               |vpiConstType:6
               |vpiDecompile:&#34;PASSED&#34;
               |vpiSize:8
               |STRING:&#34;PASSED&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:10
             |vpiName:$finish
   |vpiTaskFunc:
   \_task: (work), line:6
   |vpiNet:
   \_logic_net: (a), line:3
     |vpiName:a
     |vpiFullName:work@main.a
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/sysargs.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sysargs.v</a>, line:1
   |vpiDefName:work@main
   |vpiName:work@main
   |vpiModule:
   \_module: work@device (U1), file:<a href="../../../../third_party/tests/ivtest/ivltests/sysargs.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sysargs.v</a>, line:4, parent:work@main
     |vpiDefName:work@device
     |vpiName:U1
     |vpiFullName:work@main.U1
     |vpiPort:
     \_port: (r), line:18, parent:U1
       |vpiName:r
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (a), line:4
         |vpiName:a
         |vpiActual:
         \_logic_net: (a), line:3, parent:work@main
           |vpiName:a
           |vpiFullName:work@main.a
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (r), line:20, parent:U1
           |vpiName:r
           |vpiFullName:work@main.U1.r
           |vpiNetType:48
     |vpiNet:
     \_logic_net: (r), line:20, parent:U1
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/sysargs.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sysargs.v</a>, line:1
   |vpiNet:
   \_logic_net: (a), line:3, parent:work@main
Object: \work_main of type 3000
Object: \work_main of type 32
Object: \U1 of type 32
Object: \r of type 44
Object: \r of type 36
Object: \a of type 36
Object: \work_device of type 32
Object: \r of type 44
Object: \r of type 36
Object: \work_main of type 32
Object:  of type 24
Object: \work of type 60
Object: \a of type 36
Object: \work of type 59
Object:  of type 4
Object: \$deposit of type 56
Object: \U1.r of type 608
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \$finish of type 56
Object: \builtin of type 600
Generating RTLIL representation for module `\work_device&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bfb110] str=&#39;\work_device&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sysargs.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/sysargs.v:18</a>.0-18.0&gt; [0x2bf5d60] str=&#39;\r&#39; output reg port=1
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bfb110] str=&#39;\work_device&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sysargs.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/sysargs.v:18</a>.0-18.0&gt; [0x2bf5d60] str=&#39;\r&#39; output reg basic_prep port=1 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_main&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bfad80] str=&#39;\work_main&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sysargs.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/sysargs.v:4</a>.0-4.0&gt; [0x2bfafc0] str=&#39;\U1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bf6170] str=&#39;\work_device&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sysargs.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/sysargs.v:4</a>.0-4.0&gt; [0x2bf62f0] str=&#39;\r&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sysargs.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/sysargs.v:4</a>.0-4.0&gt; [0x2bf6410] str=&#39;\a&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sysargs.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/sysargs.v:3</a>.0-3.0&gt; [0x2bf6610] str=&#39;\a&#39;
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bf6a80]
        AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sysargs.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/sysargs.v:14</a>.0-14.0&gt; [0x2bf6ba0] str=&#39;\work&#39;
      AST_TASK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sysargs.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/sysargs.v:6</a>.0-6.0&gt; [0x2bf6ce0] str=&#39;\work&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sysargs.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/sysargs.v:7</a>.0-7.0&gt; [0x2bf6ed0]
          AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sysargs.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/sysargs.v:8</a>.0-8.0&gt; [0x2bf7050] str=&#39;\$deposit&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sysargs.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/sysargs.v:8</a>.0-8.0&gt; [0x2bf72b0] str=&#39;\U1.r&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sysargs.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/sysargs.v:8</a>.0-8.0&gt; [0x2bf7730] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sysargs.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/sysargs.v:9</a>.0-9.0&gt; [0x2bf75f0] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sysargs.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/sysargs.v:9</a>.0-9.0&gt; [0x2bf7ac0] str=&#39;&#34;PASSED&#34;&#39; bits=&#39;0010001001010000010000010101001101010011010001010100010000100010&#39;(64) range=[63:0] int=1397048354
          AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sysargs.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/sysargs.v:10</a>.0-10.0&gt; [0x2bf7c30] str=&#39;\$finish&#39;
Segmentation fault

</pre>
</body>