// Seed: 1713890883
module module_0 (
    input  wor   id_0,
    output uwire id_1,
    output wire  id_2
);
  reg id_4 = (1);
  assign id_4 = 1;
  initial begin
    if (1) id_4 <= #1 1;
    else if (id_4) id_1 = 1;
  end
  wire id_5;
  wire id_6;
  wand id_7 = 1;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    input supply0 id_2,
    input wor id_3,
    input tri1 id_4,
    output wor id_5,
    output supply0 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input wor id_9,
    output uwire id_10,
    input supply0 id_11
    , id_26,
    output uwire id_12,
    input wor id_13,
    input uwire id_14,
    input tri0 id_15,
    output supply1 id_16,
    input wor id_17,
    output tri1 id_18,
    output tri1 id_19,
    input tri id_20,
    input wor id_21,
    input tri id_22,
    input supply1 id_23,
    input wor id_24
);
  id_27(
      .id_0($display(1'b0)), .sum(1)
  );
  assign id_12 = id_24;
  module_0(
      id_20, id_16, id_10
  );
endmodule
