$date
	Mon Jun 03 14:08:30 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module decoder1to2_tb $end
$var wire 2 ! D [1:0] $end
$var reg 1 " A $end
$scope module uut $end
$var wire 1 " A $end
$var wire 2 # D [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 #
0"
b10 !
$end
#20
b1 !
b1 #
1"
#40
