
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.956553                       # Number of seconds simulated
sim_ticks                                1956552977000                       # Number of ticks simulated
final_tick                               1956552977000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 827257                       # Simulator instruction rate (inst/s)
host_op_rate                                  1325121                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1737262196                       # Simulator tick rate (ticks/s)
host_mem_usage                                 663740                       # Number of bytes of host memory used
host_seconds                                  1126.23                       # Real time elapsed on the host
sim_insts                                   931679915                       # Number of instructions simulated
sim_ops                                    1492387798                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1956552977000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1094464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1117120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        44224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           44224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17455                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           691                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                691                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              11580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             559384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                570963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         11580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            11580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           22603                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                22603                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           22603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             11580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            559384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               593566                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1956552977000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1956552977000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684115                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342491                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936442                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1956552977000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1956552977000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1449455648                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1956552977000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3913105954                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931679915                       # Number of instructions committed
system.cpu.committedOps                    1492387798                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491881084                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1967                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571459                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491881084                       # number of integer instructions
system.cpu.num_fp_insts                          1967                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935094                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545692949                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199326                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310538                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026603                       # number of memory refs
system.cpu.num_load_insts                   382684113                       # Number of load instructions
system.cpu.num_store_insts                   56342490                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3913105954                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742411                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915024156     61.31%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.64%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492387798                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1956552977000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.917824                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026606                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1767548                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            248.381716                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.917824                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999839                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999839                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          440                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1757873972                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1757873972                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1956552977000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    380933564                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       380933564                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56325494                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56325494                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     437259058                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        437259058                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    437259058                       # number of overall hits
system.cpu.dcache.overall_hits::total       437259058                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1750551                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1750551                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        16997                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16997                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1767548                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1767548                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1767548                       # number of overall misses
system.cpu.dcache.overall_misses::total       1767548                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  68534267000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  68534267000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1237670000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1237670000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  69771937000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  69771937000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  69771937000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  69771937000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684115                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684115                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026606                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026606                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026606                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026606                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004574                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004574                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000302                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000302                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004026                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004026                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004026                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004026                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 39150.111593                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39150.111593                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 72816.967700                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72816.967700                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 39473.857004                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39473.857004                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 39473.857004                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39473.857004                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        72978                       # number of writebacks
system.cpu.dcache.writebacks::total             72978                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1750551                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1750551                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        16997                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16997                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1767548                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1767548                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1767548                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1767548                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  66783716000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  66783716000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1220673000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1220673000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  68004389000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  68004389000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  68004389000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  68004389000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004026                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004026                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004026                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004026                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 38150.111593                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38150.111593                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 71816.967700                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71816.967700                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 38473.857004                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38473.857004                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 38473.857004                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38473.857004                       # average overall mshr miss latency
system.cpu.dcache.replacements                1767036                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1956552977000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1956552977000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1956552977000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           309.945839                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1449455648                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               354                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4094507.480226                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   309.945839                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.605363                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.605363                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          341                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          303                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.666016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5797822946                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5797822946                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1956552977000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1449455294                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1449455294                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1449455294                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1449455294                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1449455294                       # number of overall hits
system.cpu.icache.overall_hits::total      1449455294                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          354                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           354                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          354                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            354                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          354                       # number of overall misses
system.cpu.icache.overall_misses::total           354                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     66691000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     66691000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     66691000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     66691000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     66691000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     66691000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1449455648                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1449455648                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1449455648                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1449455648                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1449455648                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1449455648                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 188392.655367                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 188392.655367                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 188392.655367                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 188392.655367                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 188392.655367                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 188392.655367                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           13                       # number of writebacks
system.cpu.icache.writebacks::total                13                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     66337000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     66337000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     66337000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     66337000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     66337000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     66337000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 187392.655367                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 187392.655367                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 187392.655367                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 187392.655367                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 187392.655367                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 187392.655367                       # average overall mshr miss latency
system.cpu.icache.replacements                     13                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1956552977000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1956552977000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1956552977000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.532784                       # Cycle average of tags in use
system.l2.tags.total_refs                     3529268                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1712447                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.060950                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.397349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.478717                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2045.656718                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998856                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999284                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          804                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1148                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15852251                       # Number of tag accesses
system.l2.tags.data_accesses                 15852251                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1956552977000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        72978                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            72978                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           13                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               13                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                  2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          55974                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             55974                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 55976                       # number of demand (read+write) hits
system.l2.demand_hits::total                    55976                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                55976                       # number of overall hits
system.l2.overall_hits::total                   55976                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            16995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16995                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              354                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1694577                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1694577                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1711572                       # number of demand (read+write) misses
system.l2.demand_misses::total                1711926                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                354                       # number of overall misses
system.l2.overall_misses::cpu.data            1711572                       # number of overall misses
system.l2.overall_misses::total               1711926                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1195156500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1195156500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     65805000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65805000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  63570161500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  63570161500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      65805000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   64765318000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      64831123000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     65805000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  64765318000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     64831123000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        72978                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        72978                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           13                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           13                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          16997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1750551                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1750551                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1767548                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1767902                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1767548                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1767902                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.999882                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999882                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.968025                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.968025                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.968331                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.968338                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.968331                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.968338                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 70324.007061                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70324.007061                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 185889.830508                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 185889.830508                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 37513.881930                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 37513.881930                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 185889.830508                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 37839.669029                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 37870.283529                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 185889.830508                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 37839.669029                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 37870.283529                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1709505                       # number of writebacks
system.l2.writebacks::total                   1709505                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         5683                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          5683                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        16995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16995                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1694577                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1694577                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1711572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1711926                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1711572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1711926                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1025206500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1025206500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     62265000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     62265000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  46624391500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  46624391500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     62265000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  47649598000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  47711863000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     62265000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  47649598000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  47711863000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.999882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.968025                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.968025                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.968331                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.968338                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.968331                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.968338                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 60324.007061                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60324.007061                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 175889.830508                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 175889.830508                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 27513.881930                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 27513.881930                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 175889.830508                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 27839.669029                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 27870.283529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 175889.830508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 27839.669029                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 27870.283529                       # average overall mshr miss latency
system.l2.replacements                        1710399                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1956552977000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14220.591288                       # Cycle average of tags in use
system.l3.tags.total_refs                     3427179                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17455                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    196.343684                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        140.489485                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14080.101803                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.008575                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.859381                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.867956                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16293                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  13726171                       # Number of tag accesses
system.l3.tags.data_accesses                 13726171                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1956552977000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1709504                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1709504                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                  1                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data        1694470                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1694470                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1694471                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1694471                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1694471                       # number of overall hits
system.l3.overall_hits::total                 1694471                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            16994                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16994                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          354                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          107                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             461                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17101                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17455                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                354                       # number of overall misses
system.l3.overall_misses::cpu.data              17101                       # number of overall misses
system.l3.overall_misses::total                 17455                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    838245000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     838245000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     58371000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     25289500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     83660500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      58371000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     863534500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        921905500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     58371000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    863534500                       # number of overall miss cycles
system.l3.overall_miss_latency::total       921905500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1709504                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1709504                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          354                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1694577                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1694931                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1711572                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1711926                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1711572                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1711926                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000063                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000272                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.009991                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.010196                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.009991                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.010196                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 49325.938567                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 49325.938567                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 164889.830508                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 236350.467290                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 181476.138829                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 164889.830508                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 50496.140577                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 52816.127184                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 164889.830508                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 50496.140577                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 52816.127184                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  691                       # number of writebacks
system.l3.writebacks::total                       691                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data        16994                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16994                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          354                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          107                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          461                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17101                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17455                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17101                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17455                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    566341000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    566341000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     52707000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     23577500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     76284500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     52707000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    589918500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    642625500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     52707000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    589918500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    642625500                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000063                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000272                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.009991                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.010196                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.009991                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.010196                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 33325.938567                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 33325.938567                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 148889.830508                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 220350.467290                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 165476.138829                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 148889.830508                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 34496.140577                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 36816.127184                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 148889.830508                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 34496.140577                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 36816.127184                       # average overall mshr miss latency
system.l3.replacements                           1071                       # number of replacements
system.membus.snoop_filter.tot_requests         18215                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          760                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1956552977000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                461                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          691                       # Transaction distribution
system.membus.trans_dist::CleanEvict               69                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16994                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16994                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           461                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        35670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        35670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1161344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1161344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1161344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17455                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17455    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17455                       # Request fanout histogram
system.membus.reqLayer2.occupancy            20981000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           87277000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      3534951                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1767049                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           6833                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         6833                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1956552977000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1750905                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1782483                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           13                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1695263                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16997                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16997                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           354                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1750551                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5302132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5302853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        23488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    117793664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              117817152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1710710                       # Total snoops (count)
system.tol2bus.snoopTraffic                 109408320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3478612                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001964                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.044277                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3471779     99.80%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6833      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3478612                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1840466500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            531000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2651322000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      3427179                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests      1715253                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            311                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          311                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1956552977000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1694931                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1710195                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            6129                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1694931                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5139105                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    218971520                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            1071                       # Total snoops (count)
system.tol3bus.snoopTraffic                     44224                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1712997                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000182                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.013473                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1712686     99.98%     99.98% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    311      0.02%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1712997                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3423093500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2567889000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------