==============================================================
File generated on Tue Oct 22 15:21:45 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Oct 22 15:27:27 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Oct 22 15:28:14 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Oct 22 15:29:41 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Oct 22 15:31:43 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Oct 22 15:32:04 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1128 ; free virtual = 5045
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1128 ; free virtual = 5045
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.988 ; gain = 0.121 ; free physical = 1123 ; free virtual = 5041
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.004 ; gain = 0.137 ; free physical = 1120 ; free virtual = 5038
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (mnist_AXI_Stream.cpp:36) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (mnist_AXI_Stream.cpp:36) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:27) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mnist_AXI_Stream.cpp:110:5) to (mnist_AXI_Stream.cpp:108:47) in function 'network'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 1097 ; free virtual = 5016
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 979 ; free virtual = 4896
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.26 seconds; current allocated memory: 216.066 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 216.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 216.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 217.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 217.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 217.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 218.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 218.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 219.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 219.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 219.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 220.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 220.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 221.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 221.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 221.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 222.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 222.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 222.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 223.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 223.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 224.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 224.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 224.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 225.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 226.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.02 seconds; current allocated memory: 228.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 228.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 231.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 233.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 235.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 238.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 240.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 242.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 245.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 247.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 249.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 251.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 253.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 255.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 258.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
==============================================================
File generated on Tue Oct 22 15:33:59 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Oct 22 15:38:12 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Oct 22 15:42:35 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Oct 22 15:44:31 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.977 ; gain = 0.117 ; free physical = 1475 ; free virtual = 4956
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.977 ; gain = 0.117 ; free physical = 1475 ; free virtual = 4956
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 438.980 ; gain = 0.121 ; free physical = 1466 ; free virtual = 4953
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 438.996 ; gain = 0.137 ; free physical = 1463 ; free virtual = 4950
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (mnist_AXI_Stream.cpp:36) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (mnist_AXI_Stream.cpp:36) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:27) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mnist_AXI_Stream.cpp:110:5) to (mnist_AXI_Stream.cpp:108:47) in function 'network'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 566.859 ; gain = 128.000 ; free physical = 1439 ; free virtual = 4926
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 630.859 ; gain = 192.000 ; free physical = 1314 ; free virtual = 4802
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.62 seconds; current allocated memory: 216.127 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 216.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 216.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 217.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 217.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 217.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 218.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 218.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 219.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 219.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 219.856 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 220.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 220.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 220.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 221.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 221.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 221.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 222.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 222.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 222.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 223.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 223.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 224.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 224.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 225.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 226.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.03 seconds; current allocated memory: 228.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 228.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 231.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 233.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 235.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 238.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 240.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 242.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 245.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 247.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 249.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 251.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 254.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 255.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 258.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
==============================================================
File generated on Tue Oct 22 15:45:31 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Oct 22 15:49:29 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 12:16:37 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 12:19:16 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 2122 ; free virtual = 6875
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 2122 ; free virtual = 6875
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 438.988 ; gain = 0.121 ; free physical = 2113 ; free virtual = 6871
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 439.004 ; gain = 0.137 ; free physical = 2109 ; free virtual = 6869
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:36) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:36) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:27) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 2085 ; free virtual = 6845
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 1964 ; free virtual = 6725
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.23 seconds; current allocated memory: 216.153 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 216.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 216.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 217.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 217.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 218.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 218.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 218.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 219.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 219.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 219.899 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 220.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 220.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 221.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 221.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 221.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 222.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 222.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 223.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 223.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 223.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 224.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 224.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 225.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 226.287 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.05 seconds; current allocated memory: 228.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 229.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 231.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 233.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 235.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 238.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 240.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 242.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 245.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 247.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 249.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 251.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 254.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 255.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 258.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
==============================================================
File generated on Wed Oct 23 12:20:50 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 12:27:00 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 13:14:28 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 13:15:09 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 13:15:29 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 13:16:14 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 2518 ; free virtual = 6233
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 2518 ; free virtual = 6233
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 438.984 ; gain = 0.121 ; free physical = 2509 ; free virtual = 6229
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 439.000 ; gain = 0.137 ; free physical = 2505 ; free virtual = 6226
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:36) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:36) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:27) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 2482 ; free virtual = 6203
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 2356 ; free virtual = 6078
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.47 seconds; current allocated memory: 216.319 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 216.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 217.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 217.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 217.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 218.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 218.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 218.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 219.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 219.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 220.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 220.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 220.752 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 221.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 221.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 221.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 222.143 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 222.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 222.692 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 223.464 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 224.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 224.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 224.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 225.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 226.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.09 seconds; current allocated memory: 228.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 229.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 231.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 233.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 235.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 238.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 240.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 243.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 245.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 247.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 249.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 252.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 254.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 256.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 258.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING==============================================================
File generated on Wed Oct 23 13:17:22 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 13:20:04 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 13:20:29 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 2299 ; free virtual = 6028
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 2299 ; free virtual = 6028
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 438.988 ; gain = 0.121 ; free physical = 2295 ; free virtual = 6025
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.004 ; gain = 0.137 ; free physical = 2292 ; free virtual = 6022
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:36) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:36) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:27) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 2269 ; free virtual = 5999
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 2144 ; free virtual = 5874
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.1 seconds; current allocated memory: 216.287 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 216.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 217.083 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 217.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 217.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 218.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 218.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 218.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 219.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 219.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 220.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 220.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 221.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 221.444 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 221.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 222.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 222.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 222.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 223.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 223.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 224.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 224.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 224.615 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 225.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 226.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.03 seconds; current allocated memory: 228.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 229.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 231.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 233.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 235.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 238.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 240.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 243.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 245.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 247.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 249.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 252.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 254.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 256.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 258.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING==============================================================
File generated on Wed Oct 23 13:21:41 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 13:27:48 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 13:28:25 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1197 ; free virtual = 5135
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1197 ; free virtual = 5135
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 438.988 ; gain = 0.121 ; free physical = 1193 ; free virtual = 5132
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.004 ; gain = 0.137 ; free physical = 1191 ; free virtual = 5130
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:39) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:39) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 1152 ; free virtual = 5092
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 1031 ; free virtual = 4971
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.46 seconds; current allocated memory: 216.345 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 216.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 217.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 217.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 217.881 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 218.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 218.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 218.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 219.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 219.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 220.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 220.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 220.717 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 221.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 221.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 221.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 222.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 222.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 222.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 223.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 223.419 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 224.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 224.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 224.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 225.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 226.483 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.05 seconds; current allocated memory: 228.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 229.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 231.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 233.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 235.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 238.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 240.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 243.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 245.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 247.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 249.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 252.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 254.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 256.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 258.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING==============================================================
File generated on Wed Oct 23 13:29:31 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 13:31:00 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1173 ; free virtual = 5112
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1173 ; free virtual = 5112
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 438.984 ; gain = 0.121 ; free physical = 1168 ; free virtual = 5108
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.000 ; gain = 0.137 ; free physical = 1166 ; free virtual = 5105
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:37) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:37) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:28) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 1142 ; free virtual = 5082
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 1021 ; free virtual = 4961
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.37 seconds; current allocated memory: 216.359 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 216.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 217.127 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 217.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 217.925 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 218.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 218.580 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 218.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 219.342 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 219.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 220.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 220.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 220.745 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 221.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 221.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 221.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 222.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 222.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 222.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 223.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 223.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 224.134 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 224.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 224.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 225.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 225.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 226.499 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.05 seconds; current allocated memory: 228.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 229.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 231.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 233.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 236.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 238.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 241.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 243.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 245.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 248.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 249.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 252.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 254.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 256.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 258.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING==============================================================
File generated on Wed Oct 23 13:32:06 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 13:36:06 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 13:36:28 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1164 ; free virtual = 5105
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1164 ; free virtual = 5105
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 438.988 ; gain = 0.121 ; free physical = 1163 ; free virtual = 5104
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.004 ; gain = 0.137 ; free physical = 1160 ; free virtual = 5101
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:37) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:37) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:28) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 1140 ; free virtual = 5081
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 1017 ; free virtual = 4959
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.3 seconds; current allocated memory: 216.345 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 216.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 217.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 217.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 217.877 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 218.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 218.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 218.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 219.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 219.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 220.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 220.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 221.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 221.451 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 221.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 222.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 222.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 222.640 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 223.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 223.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 224.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 224.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 224.600 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 224.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 225.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 226.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.09 seconds; current allocated memory: 228.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 229.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 231.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 233.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 235.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 238.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 240.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 243.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 245.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 247.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 249.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 252.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 254.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 256.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 258.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING==============================================================
File generated on Wed Oct 23 13:37:30 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 13:45:11 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 13:48:21 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1114 ; free virtual = 5207
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1114 ; free virtual = 5207
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 438.988 ; gain = 0.121 ; free physical = 1110 ; free virtual = 5203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.004 ; gain = 0.137 ; free physical = 1107 ; free virtual = 5201
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:37) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:37) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:28) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 1083 ; free virtual = 5177
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 963 ; free virtual = 5057
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.29 seconds; current allocated memory: 216.368 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 216.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 217.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 217.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 217.933 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 218.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 218.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 218.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 219.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 219.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 220.089 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 220.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 221.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 221.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 221.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 222.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 222.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 222.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 223.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 223.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 223.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 224.140 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 224.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 224.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 225.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 226.505 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.06 seconds; current allocated memory: 228.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 229.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 231.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 233.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 236.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 238.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 241.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 243.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 245.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 248.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 249.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 252.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 254.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 256.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 258.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING==============================================================
File generated on Wed Oct 23 14:01:21 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 14:03:19 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1088 ; free virtual = 5197
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1088 ; free virtual = 5197
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 438.984 ; gain = 0.121 ; free physical = 1083 ; free virtual = 5192
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.000 ; gain = 0.137 ; free physical = 1080 ; free virtual = 5190
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:38) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:38) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:32) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:32) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:32) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:32) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:32) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:32) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:29) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 1057 ; free virtual = 5167
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 936 ; free virtual = 5046
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.34 seconds; current allocated memory: 216.393 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 216.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 217.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 217.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 217.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 218.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 218.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 219.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 219.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 219.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 220.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 220.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 221.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 221.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 222.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 222.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 222.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 223.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 223.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 223.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 224.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 224.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 224.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 225.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 226.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.09 seconds; current allocated memory: 228.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 229.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 231.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 233.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 236.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 238.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 241.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 243.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 245.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 248.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 249.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 252.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 254.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 256.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 258.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101]==============================================================
File generated on Wed Oct 23 14:04:43 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 14:17:11 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 14:28:14 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1230 ; free virtual = 5919
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1230 ; free virtual = 5919
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 439.043 ; gain = 0.176 ; free physical = 1225 ; free virtual = 5914
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 439.059 ; gain = 0.191 ; free physical = 1221 ; free virtual = 5910
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:39) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:39) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 1197 ; free virtual = 5887
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 1075 ; free virtual = 5765
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.65 seconds; current allocated memory: 219.261 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 219.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 220.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 220.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 220.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 221.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 221.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 222.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 222.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 223.647 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 224.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 225.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 225.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 225.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 226.360 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 226.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 226.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 227.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 227.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 227.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 228.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 228.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 229.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.11 seconds; current allocated memory: 231.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 232.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 234.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 236.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 238.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 241.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 243.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 245.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 248.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 250.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 252.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 255.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 257.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 258.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 261.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101]==============================================================
File generated on Wed Oct 23 14:29:16 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 14:51:38 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 14:52:03 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 422 ; free virtual = 5615
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 422 ; free virtual = 5615
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 439.039 ; gain = 0.176 ; free physical = 412 ; free virtual = 5607
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 439.055 ; gain = 0.191 ; free physical = 391 ; free virtual = 5586
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:39) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:39) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 362 ; free virtual = 5557
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 229 ; free virtual = 5425
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.65 seconds; current allocated memory: 219.245 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 219.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 220.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 220.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 220.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 221.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 221.436 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 221.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 222.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 222.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 222.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 223.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 223.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 224.370 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 224.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 225.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 225.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 225.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 225.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 226.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 226.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 226.963 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 227.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 227.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 227.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 228.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 228.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 229.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.27 seconds; current allocated memory: 231.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 232.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 234.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 236.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 238.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 241.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 243.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 245.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 248.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 250.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 252.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 254.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 257.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 258.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 261.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101]==============================================================
File generated on Wed Oct 23 14:53:51 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 15:00:44 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 17:58:21 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 18:00:08 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1803 ; free virtual = 5382
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1803 ; free virtual = 5382
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 439.043 ; gain = 0.176 ; free physical = 1792 ; free virtual = 5379
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 439.059 ; gain = 0.191 ; free physical = 1788 ; free virtual = 5374
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:39) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:39) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 1763 ; free virtual = 5350
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 1641 ; free virtual = 5229
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.64 seconds; current allocated memory: 219.244 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 219.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 220.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 220.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 221.436 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 221.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 222.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 222.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 223.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 225.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 225.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 225.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 226.317 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 226.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 226.966 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 227.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 227.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 228.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 229.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 231.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 232.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 234.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 236.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 238.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 241.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 243.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 245.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 248.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 250.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 252.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 254.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 257.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 258.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 261.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101]==============================================================
File generated on Wed Oct 23 18:04:27 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 18:06:01 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 18:08:30 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 18:08:48 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1554 ; free virtual = 5150
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1554 ; free virtual = 5150
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.039 ; gain = 0.176 ; free physical = 1549 ; free virtual = 5146
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.055 ; gain = 0.191 ; free physical = 1545 ; free virtual = 5142
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:39) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:39) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 1521 ; free virtual = 5118
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 1400 ; free virtual = 4997
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.94 seconds; current allocated memory: 219.241 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 219.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 220.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 220.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 221.436 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 221.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 222.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 222.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 223.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 223.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 224.370 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 224.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 225.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 225.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 225.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 226.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 226.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 226.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 227.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 227.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 228.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 229.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.03 seconds; current allocated memory: 231.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 232.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 234.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 236.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 238.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 241.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 243.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 245.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 248.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 250.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 252.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 254.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 257.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 258.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 261.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101]==============================================================
File generated on Wed Oct 23 18:10:02 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Oct 23 18:34:14 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 14:34:33 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 14:35:14 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 14:37:29 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 14:39:30 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 14:53:35 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 14:54:53 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 2998 ; free virtual = 6649
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 2998 ; free virtual = 6649
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 2988 ; free virtual = 6645
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 439.059 ; gain = 0.195 ; free physical = 2984 ; free virtual = 6641
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (mnist_AXI_Stream.cpp:39) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (mnist_AXI_Stream.cpp:39) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 2960 ; free virtual = 6618
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 2838 ; free virtual = 6497
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.31 seconds; current allocated memory: 219.730 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 220.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 220.497 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 220.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 221.264 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 221.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 222.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 222.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 223.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 223.431 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 224.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 224.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.853 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 225.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 225.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 226.029 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 226.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 226.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 227.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 227.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 227.985 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 228.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 228.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 229.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 229.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.07 seconds; current allocated memory: 231.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 232.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 234.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 237.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 239.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 241.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 244.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 246.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 249.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 251.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 253.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 255.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 257.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 259.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 261.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_depth' will not be exposed as RTL port.
==============================================================
File generated on Thu Oct 24 14:56:37 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 15:38:15 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 15:38:33 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1403 ; free virtual = 6598
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1403 ; free virtual = 6598
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.047 ; gain = 0.180 ; free physical = 1398 ; free virtual = 6594
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 439.062 ; gain = 0.195 ; free physical = 1393 ; free virtual = 6589
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (mnist_AXI_Stream.cpp:39) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (mnist_AXI_Stream.cpp:39) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 1369 ; free virtual = 6566
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 1248 ; free virtual = 6445
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.11 seconds; current allocated memory: 219.778 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 220.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 220.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 221.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 221.972 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 222.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 222.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 223.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 223.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 224.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 224.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 225.544 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 225.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 226.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 226.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 226.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 227.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 227.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 228.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 228.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 229.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 229.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.07 seconds; current allocated memory: 232.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 232.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 235.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 237.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 239.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 242.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 244.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 246.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 249.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 251.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 253.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 255.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 257.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 259.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 262.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101]==============================================================
File generated on Thu Oct 24 15:40:33 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 17:41:57 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 17:42:11 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1406 ; free virtual = 6595
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1406 ; free virtual = 6595
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.039 ; gain = 0.176 ; free physical = 1400 ; free virtual = 6591
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 439.055 ; gain = 0.191 ; free physical = 1396 ; free virtual = 6587
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:39) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:39) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 1372 ; free virtual = 6563
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 1250 ; free virtual = 6441
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.07 seconds; current allocated memory: 219.833 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 220.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 221.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 221.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 222.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 222.787 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 223.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 223.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 224.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 225.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 225.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 226.134 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 226.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 226.907 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 227.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 227.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 227.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 228.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 228.856 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 229.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 229.967 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.12 seconds; current allocated memory: 232.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 232.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 235.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 237.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 239.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 242.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 244.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 246.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 249.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 251.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 253.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 255.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 257.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 259.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 261.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101]==============================================================
File generated on Thu Oct 24 17:44:18 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 18:00:07 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 18:00:50 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 18:02:15 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 18:02:55 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 18:04:40 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 18:06:00 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 18:09:30 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 18:10:10 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1039 ; free virtual = 6561
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1039 ; free virtual = 6561
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.039 ; gain = 0.176 ; free physical = 1033 ; free virtual = 6556
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.055 ; gain = 0.191 ; free physical = 1029 ; free virtual = 6552
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 1005 ; free virtual = 6529
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 884 ; free virtual = 6407
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.75 seconds; current allocated memory: 219.247 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 219.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 220.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 220.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 221.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 221.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 222.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 222.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 223.618 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 224.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 225.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 225.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.544 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 225.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 226.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 226.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 226.967 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 227.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 227.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 228.265 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 229.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.08 seconds; current allocated memory: 231.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 232.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 234.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 236.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 238.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 241.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 243.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 245.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 248.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 250.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 252.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 254.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 257.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 258.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 261.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_depth' will not be exposed as RTL port.
==============================================================
File generated on Thu Oct 24 18:13:53 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 18:20:08 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 19:22:33 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 19:58:06 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 19:58:33 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 366 ; free virtual = 5254
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 366 ; free virtual = 5254
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 362 ; free virtual = 5248
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 439.059 ; gain = 0.195 ; free physical = 357 ; free virtual = 5243
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 336 ; free virtual = 5219
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 214 ; free virtual = 5098
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.17 seconds; current allocated memory: 219.495 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 219.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 220.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 220.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 221.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 221.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 221.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 222.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 222.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 223.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 223.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 223.865 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 224.619 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 225.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 225.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 225.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 226.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 226.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 227.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 227.232 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 227.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 228.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 228.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 229.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.11 seconds; current allocated memory: 231.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 232.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 234.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 237.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 239.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 241.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 244.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 246.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 248.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 251.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 252.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 255.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 257.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 259.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 261.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101]==============================================================
File generated on Thu Oct 24 20:00:00 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 20:05:57 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Oct 24 20:13:05 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Oct 25 15:36:28 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Oct 25 15:45:34 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Oct 25 15:45:57 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 438.977 ; gain = 0.117 ; free physical = 974 ; free virtual = 5716
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 438.977 ; gain = 0.117 ; free physical = 974 ; free virtual = 5716
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 439.039 ; gain = 0.180 ; free physical = 963 ; free virtual = 5712
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 439.055 ; gain = 0.195 ; free physical = 955 ; free virtual = 5704
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 566.859 ; gain = 128.000 ; free physical = 931 ; free virtual = 5680
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 630.859 ; gain = 192.000 ; free physical = 809 ; free virtual = 5559
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38 seconds; current allocated memory: 219.447 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 219.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 220.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 220.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 221.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 222.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 223.163 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 223.830 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.601 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 225.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 225.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 225.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 226.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 226.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 226.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 227.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 227.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 228.497 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 228.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 229.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.02 seconds; current allocated memory: 231.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 232.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 234.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 236.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 238.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 241.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 243.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 246.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 248.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 250.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 252.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 255.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 257.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 259.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 261.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_depth' will not be exposed as RTL port.
==============================================================
File generated on Fri Oct 25 15:48:58 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Oct 25 16:02:22 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Oct 25 16:02:39 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 945 ; free virtual = 5830
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 945 ; free virtual = 5830
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 934 ; free virtual = 5826
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 439.059 ; gain = 0.195 ; free physical = 929 ; free virtual = 5822
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 905 ; free virtual = 5798
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 783 ; free virtual = 5677
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.07 seconds; current allocated memory: 219.502 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 219.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 220.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 221.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 221.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 222.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 222.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 223.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 223.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 224.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 225.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 225.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 225.815 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 226.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 226.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 227.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 227.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 227.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 228.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 229.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.07 seconds; current allocated memory: 231.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 232.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 234.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 237.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 239.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 241.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 244.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 246.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 248.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 251.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 252.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 255.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 257.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 259.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 261.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101]==============================================================
File generated on Fri Oct 25 16:09:38 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sat Oct 26 16:36:07 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sat Oct 26 16:36:34 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 3677 ; free virtual = 6647
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 3678 ; free virtual = 6647
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 439.043 ; gain = 0.176 ; free physical = 3668 ; free virtual = 6643
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 439.059 ; gain = 0.191 ; free physical = 3664 ; free virtual = 6639
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 3639 ; free virtual = 6615
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 3522 ; free virtual = 6499
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.37 seconds; current allocated memory: 219.242 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 219.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.009 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 220.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 220.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 221.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 221.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 222.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 222.963 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 223.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 224.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 225.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 225.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 225.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 226.341 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 226.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 226.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 227.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 227.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 228.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 229.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.07 seconds; current allocated memory: 231.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 232.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 234.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 236.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 238.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 241.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 243.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 245.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 248.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 250.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 252.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 254.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 257.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 258.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 261.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_depth' will not be exposed as RTL port.
==============================================================
File generated on Sat Oct 26 16:37:42 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sat Oct 26 16:43:43 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 13:22:21 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 13:22:42 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 2283 ; free virtual = 7213
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 2283 ; free virtual = 7213
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 2272 ; free virtual = 7208
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 439.059 ; gain = 0.195 ; free physical = 2267 ; free virtual = 7204
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 2243 ; free virtual = 7181
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 2122 ; free virtual = 7061
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.96 seconds; current allocated memory: 219.460 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 219.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 220.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 220.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 221.028 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 221.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 222.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 223.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 223.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 225.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 225.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.808 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 226.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 226.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 227.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 227.229 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 227.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 228.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 229.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 231.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 232.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 234.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 237.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 239.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 241.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 244.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 246.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 248.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 251.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 252.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 255.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 257.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 259.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 261.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101]==============================================================
File generated on Sun Oct 27 13:24:10 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 13:35:47 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 15:38:58 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 15:39:22 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 948 ; free virtual = 6242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 948 ; free virtual = 6242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 937 ; free virtual = 6237
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 439.059 ; gain = 0.195 ; free physical = 933 ; free virtual = 6233
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'conv2d_fix16_label0' (layers_c/conv2d.cpp:21) in function 'conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'conv2d_fix16_label0' (layers_c/conv2d.cpp:21) in function 'conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'conv2d_fix16_label0' (layers_c/conv2d.cpp:21) in function 'conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'conv2d_fix16_label0' (layers_c/conv2d.cpp:21) in function 'conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'conv2d_fix16_label0' (layers_c/conv2d.cpp:21) in function 'conv2d_fix16.228': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 908 ; free virtual = 6210
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 787 ; free virtual = 6089
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.35 seconds; current allocated memory: 219.686 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 220.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 220.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 221.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 221.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 222.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 223.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 223.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 224.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 225.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 225.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 226.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 226.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 226.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 227.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 227.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 228.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 228.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 228.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 229.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 229.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.06 seconds; current allocated memory: 231.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 232.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 234.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 237.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 239.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 241.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 244.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 246.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 249.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 251.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 252.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 255.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 257.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 259.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 261.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
==============================================================
File generated on Sun Oct 27 15:41:20 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 15:41:52 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 854 ; free virtual = 6157
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 854 ; free virtual = 6157
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.047 ; gain = 0.180 ; free physical = 848 ; free virtual = 6152
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.066 ; gain = 0.199 ; free physical = 843 ; free virtual = 6148
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'conv2d_fix16_label2' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'conv2d_fix16_label2' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'conv2d_fix16_label2' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'conv2d_fix16_label2' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'conv2d_fix16_label2' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 820 ; free virtual = 6125
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 699 ; free virtual = 6004
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.77 seconds; current allocated memory: 220.051 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 220.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.880 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 221.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 221.736 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 222.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 222.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 223.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 223.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 224.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 224.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 224.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 225.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 226.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 226.213 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 226.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 226.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 227.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 227.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 228.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 228.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 228.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 228.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 229.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 229.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 230.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 230.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.03 seconds; current allocated memory: 232.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 233.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 235.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 238.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 240.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 243.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 246.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 248.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 250.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 253.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 255.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 257.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 260.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 261.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 264.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
==============================================================
File generated on Sun Oct 27 15:45:42 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 16:03:36 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 16:04:41 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 780 ; free virtual = 6130
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 780 ; free virtual = 6130
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.047 ; gain = 0.180 ; free physical = 774 ; free virtual = 6125
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.062 ; gain = 0.195 ; free physical = 770 ; free virtual = 6121
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:67)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 745 ; free virtual = 6097
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 624 ; free virtual = 5976
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.89 seconds; current allocated memory: 219.579 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 219.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 220.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 220.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 221.111 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 221.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 222.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 222.532 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 222.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 223.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 223.963 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 224.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 224.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 225.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 225.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 225.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 226.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 226.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 227.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 227.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 227.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 228.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 229.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 229.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 231.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 232.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 234.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 237.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 239.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 241.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 244.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 246.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 248.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 251.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 252.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 255.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 257.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 259.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 261.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_depth' will not be exposed as RTL port.
==============================================================
File generated on Sun Oct 27 16:05:51 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 16:21:45 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 16:22:29 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 768 ; free virtual = 6130
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 768 ; free virtual = 6131
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.047 ; gain = 0.180 ; free physical = 762 ; free virtual = 6126
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 439.066 ; gain = 0.199 ; free physical = 758 ; free virtual = 6121
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 733 ; free virtual = 6097
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 609 ; free virtual = 5974
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.87 seconds; current allocated memory: 222.215 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 222.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 223.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 223.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 224.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 224.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 224.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 225.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 226.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 227.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 227.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 227.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 228.724 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 229.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 229.692 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 229.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 230.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 230.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 231.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 232.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 232.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 232.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 232.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 233.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 233.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 234.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 235.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.66 seconds; current allocated memory: 237.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 238.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 241.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 244.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 246.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 249.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 253.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 255.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 258.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 262.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 263.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 266.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 270.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 272.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 275.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
==============================================================
File generated on Sun Oct 27 16:25:03 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 16:31:46 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1427 ; free virtual = 6148
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1427 ; free virtual = 6148
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 1422 ; free virtual = 6144
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.059 ; gain = 0.195 ; free physical = 1417 ; free virtual = 6139
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 1393 ; free virtual = 6116
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 1273 ; free virtual = 5996
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.92 seconds; current allocated memory: 219.614 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 219.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 220.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 220.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 221.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 221.856 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 222.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 223.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 223.337 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 224.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 224.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 225.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 225.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 225.963 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 226.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 226.736 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 227.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 227.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 227.940 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 228.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 228.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 229.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 229.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.07 seconds; current allocated memory: 231.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 232.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 234.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 237.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 239.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 241.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 244.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 246.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 248.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 251.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 252.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 255.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 257.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 259.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 261.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_depth' will not be exposed as RTL port.
==============================================================
File generated on Sun Oct 27 16:33:55 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1420 ; free virtual = 6144
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1420 ; free virtual = 6144
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 1414 ; free virtual = 6140
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 439.059 ; gain = 0.195 ; free physical = 1410 ; free virtual = 6136
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 1385 ; free virtual = 6112
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 1264 ; free virtual = 5990
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.23 seconds; current allocated memory: 220.091 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 220.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 220.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 221.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 221.776 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 222.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 222.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 223.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 223.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 224.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 224.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 224.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 225.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 226.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 226.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 226.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 226.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 227.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 227.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 228.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 228.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 228.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 228.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 229.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 229.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 230.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 230.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.06 seconds; current allocated memory: 232.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 233.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 235.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 238.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 240.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 243.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 246.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 248.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 250.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 253.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 255.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 257.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 260.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 262.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 264.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
==============================================================
File generated on Sun Oct 27 16:36:51 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 16:37:09 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1417 ; free virtual = 6145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1417 ; free virtual = 6145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 1412 ; free virtual = 6140
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 439.062 ; gain = 0.199 ; free physical = 1407 ; free virtual = 6136
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (layers_c/conv2d.cpp:21) in function 'conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (layers_c/conv2d.cpp:21) in function 'conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.2' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (layers_c/conv2d.cpp:21) in function 'conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.3' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (layers_c/conv2d.cpp:21) in function 'conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.1' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (layers_c/conv2d.cpp:21) in function 'conv2d_fix16.228': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 1382 ; free virtual = 6111
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 1260 ; free virtual = 5989
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.94 seconds; current allocated memory: 222.223 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 222.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 223.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 224.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 224.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 224.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 225.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 225.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 226.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 227.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 227.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 228.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 229.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 229.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 229.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 230.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 230.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 231.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 232.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 232.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 232.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 232.790 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 233.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 233.764 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 234.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 235.192 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.66 seconds; current allocated memory: 237.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 238.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 241.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 244.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 246.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 249.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 253.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 255.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 258.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 262.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 263.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 266.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 270.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 272.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 275.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
==============================================================
File generated on Sun Oct 27 16:46:24 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 16:46:39 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1406 ; free virtual = 6134
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1406 ; free virtual = 6134
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.047 ; gain = 0.180 ; free physical = 1401 ; free virtual = 6130
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 439.062 ; gain = 0.195 ; free physical = 1396 ; free virtual = 6126
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv2d_fix16' (layers_c/conv2d.cpp:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:64).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:64).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:64).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:64).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (layers_c/conv2d.cpp:18) in function 'conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (layers_c/conv2d.cpp:19) in function 'conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/conv2d.cpp:20) in function 'conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (layers_c/conv2d.cpp:18) in function 'conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (layers_c/conv2d.cpp:19) in function 'conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/conv2d.cpp:20) in function 'conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.2' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (layers_c/conv2d.cpp:18) in function 'conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (layers_c/conv2d.cpp:19) in function 'conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/conv2d.cpp:20) in function 'conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.3' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (layers_c/conv2d.cpp:18) in function 'conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (layers_c/conv2d.cpp:19) in function 'conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/conv2d.cpp:20) in function 'conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.1' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (layers_c/conv2d.cpp:18) in function 'conv2d_fix16.228': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (layers_c/conv2d.cpp:19) in function 'conv2d_fix16.228': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/conv2d.cpp:20) in function 'conv2d_fix16.228': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.228': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 1372 ; free virtual = 6102
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 1250 ; free virtual = 5980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.83 seconds; current allocated memory: 222.283 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 222.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 223.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 224.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 224.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 224.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 225.071 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 226.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 226.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 227.192 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 227.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 228.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 229.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 229.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 229.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 230.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 230.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 231.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 232.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 232.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 232.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 232.857 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 233.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 233.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 234.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 235.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.7 seconds; current allocated memory: 237.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 238.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 241.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 244.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 246.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 249.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 253.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 255.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 258.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 262.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 263.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 266.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 270.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 272.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 275.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_4_array' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 282.115 MB.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_1_Conv2D_0_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_1_Conv2D_0_w_0_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_2_Conv2D_1_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_2_Conv2D_1_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_3_Conv2D_2_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_3_Conv2D_2_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_228_Conv2D_3_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_228_Conv2D_3_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_Conv2D_4_w_0_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Conv2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_MaxPooling2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Conv2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_MaxPooling2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_2_array_ram (RAM)' using block RAMs with power-on initialization.
==============================================================
File generated on Sun Oct 27 16:49:01 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 16:54:22 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 16:57:17 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 16:57:29 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: layers_c/conv2d.cpp:22:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file layers_c/conv2d.cpp
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1395 ; free virtual = 6122
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1395 ; free virtual = 6122
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.047 ; gain = 0.180 ; free physical = 1390 ; free virtual = 6117
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 439.066 ; gain = 0.199 ; free physical = 1385 ; free virtual = 6113
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:26) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:26) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:26) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:26) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:26) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (layers_c/conv2d.cpp:23)  to a process function for dataflow in function 'conv2d_fix16.228'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (layers_c/conv2d.cpp:20)  of function 'conv2d_fix16.228'.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (layers_c/conv2d.cpp:23)  to a process function for dataflow in function 'conv2d_fix16.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (layers_c/conv2d.cpp:20)  of function 'conv2d_fix16.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (layers_c/conv2d.cpp:23)  to a process function for dataflow in function 'conv2d_fix16.3'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (layers_c/conv2d.cpp:20)  of function 'conv2d_fix16.3'.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (layers_c/conv2d.cpp:23)  to a process function for dataflow in function 'conv2d_fix16.2'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (layers_c/conv2d.cpp:20)  of function 'conv2d_fix16.2'.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (layers_c/conv2d.cpp:23)  to a process function for dataflow in function 'conv2d_fix16'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (layers_c/conv2d.cpp:20)  of function 'conv2d_fix16'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop at layers_c/conv2d.cpp:18 in function 'conv2d_fix16.228': unexpected instruction at layers_c/conv2d.cpp:28:2  'tmp.106'. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop at layers_c/conv2d.cpp:18 in function 'conv2d_fix16.1': unexpected instruction at layers_c/conv2d.cpp:28:2  'tmp.106'. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop at layers_c/conv2d.cpp:18 in function 'conv2d_fix16.3': unexpected instruction at layers_c/conv2d.cpp:28:2  'tmp.106'. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop at layers_c/conv2d.cpp:18 in function 'conv2d_fix16.2': unexpected instruction at layers_c/conv2d.cpp:28:2  'tmp.106'. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop at layers_c/conv2d.cpp:18 in function 'conv2d_fix16': unexpected instruction at layers_c/conv2d.cpp:28:2  'tmp.106'. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-712] Store statement on variable  'output'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'output'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'output'  in a dataflow region ( 'dataflow_in_loop39') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'output'  in a dataflow region ( 'dataflow_in_loop39') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'output'  in a dataflow region ( 'dataflow_in_loop41') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'output'  in a dataflow region ( 'dataflow_in_loop41') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'Conv2D_1_array'  in a dataflow region ( 'dataflow_in_loop43') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'Conv2D_1_array'  in a dataflow region ( 'dataflow_in_loop43') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'output'  in a dataflow region ( 'dataflow_in_loop45') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'output'  in a dataflow region ( 'dataflow_in_loop45') is synthesized to a separate process, please move it inside another function for better QoR.
ERROR: [XFORM 203-711] Argument 'output'  failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Argument 'output' has write operations in process function '__layers_c/conv2d.cpp_line22_proc68'.
WARNING: [XFORM 203-713] Argument 'output' has read and write operations in process function 'Loop_0_proc38'.
WARNING: [XFORM 203-713] Argument 'output' has read and write operations in process function '__layers_c/conv2d.cpp_line34_proc'.
ERROR: [XFORM 203-711] Argument 'output'  failed dataflow checking: Cannot communicate over function parameter.
WARNING: [XFORM 203-713] Argument 'output' has read and write operations in process function 'Loop_0_proc38'.
WARNING: [XFORM 203-713] Argument 'output' has read and write operations in process function '__layers_c/conv2d.cpp_line34_proc'.
WARNING: [XFORM 203-713] All the elements of global array 'output'  should be updated in process function '__layers_c/conv2d.cpp_line22_proc68', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'output'  should be updated in process function 'Loop_0_proc38', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'output'  should be updated in process function '__layers_c/conv2d.cpp_line34_proc', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Array 'output'  failed dataflow checking: it cannot be connected to more than 2 processes.
WARNING: [XFORM 203-713] Argument 'output' has write operations in process function '__layers_c/conv2d.cpp_line22_proc68'.
WARNING: [XFORM 203-713] Argument 'output' has read and write operations in process function 'Loop_0_proc38'.
WARNING: [XFORM 203-713] Argument 'output' has read and write operations in process function '__layers_c/conv2d.cpp_line34_proc'.
ERROR: [XFORM 203-711] Non-internal global variable 'Conv2D_1_array'  failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Non-internal global variable 'Conv2D_1_array' has write operations in process function '__layers_c/conv2d.cpp_line22_proc57'.
WARNING: [XFORM 203-713] Non-internal global variable 'Conv2D_1_array' has read and write operations in process function 'Loop_0_proc42'.
WARNING: [XFORM 203-713] Non-internal global variable 'Conv2D_1_array' has read and write operations in process function '__layers_c/conv2d.cpp_line34_proc58'.
ERROR: [XFORM 203-711] Non-internal global variable 'Conv2D_1_array'  failed dataflow checking: it can only be read in one process function.
WARNING: [XFORM 203-713] Non-internal global variable 'Conv2D_1_array' has read and write operations in process function 'Loop_0_proc42'.
WARNING: [XFORM 203-713] Non-internal global variable 'Conv2D_1_array' has read and write operations in process function '__layers_c/conv2d.cpp_line34_proc58'.
WARNING: [XFORM 203-713] All the elements of global array 'Conv2D_1_array'  should be updated in process function '__layers_c/conv2d.cpp_line22_proc57', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv2D_1_array'  should be updated in process function 'Loop_0_proc42', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Conv2D_1_array'  should be updated in process function '__layers_c/conv2d.cpp_line34_proc58', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Array 'Conv2D_1_array'  failed dataflow checking: it cannot be connected to more than 2 processes.
WARNING: [XFORM 203-713] Non-internal global variable 'Conv2D_1_array' has write operations in process function '__layers_c/conv2d.cpp_line22_proc57'.
WARNING: [XFORM 203-713] Non-internal global variable 'Conv2D_1_array' has read and write operations in process function 'Loop_0_proc42'.
WARNING: [XFORM 203-713] Non-internal global variable 'Conv2D_1_array' has read and write operations in process function '__layers_c/conv2d.cpp_line34_proc58'.
ERROR: [XFORM 203-711] Argument 'output'  failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Argument 'output' has write operations in process function '__layers_c/conv2d.cpp_line22_proc60604'.
WARNING: [XFORM 203-713] Argument 'output' has read and write operations in process function 'Loop_0_proc40'.
WARNING: [XFORM 203-713] Argument 'output' has read and write operations in process function '__layers_c/conv2d.cpp_line34_proc61'.
ERROR: [XFORM 203-711] Argument 'output'  failed dataflow checking: Cannot communicate over function parameter.
WARNING: [XFORM 203-713] Argument 'output' has read and write operations in process function 'Loop_0_proc40'.
WARNING: [XFORM 203-713] Argument 'output' has read and write operations in process function '__layers_c/conv2d.cpp_line34_proc61'.
WARNING: [XFORM 203-713] All the elements of global array 'output'  should be updated in process function '__layers_c/conv2d.cpp_line22_proc60604', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'output'  should be updated in process function 'Loop_0_proc40', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'output'  should be updated in process function '__layers_c/conv2d.cpp_line34_proc61', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Array 'output'  failed dataflow checking: it cannot be connected to more than 2 processes.
WARNING: [XFORM 203-713] Argument 'output' has write operations in process function '__layers_c/conv2d.cpp_line22_proc60604'.
WARNING: [XFORM 203-713] Argument 'output' has read and write operations in process function 'Loop_0_proc40'.
WARNING: [XFORM 203-713] Argument 'output' has read and write operations in process function '__layers_c/conv2d.cpp_line34_proc61'.
ERROR: [XFORM 203-711] Argument 'output'  failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Argument 'output' has write operations in process function '__layers_c/conv2d.cpp_line22_proc63829'.
WARNING: [XFORM 203-713] Argument 'output' has read and write operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Argument 'output' has read and write operations in process function '__layers_c/conv2d.cpp_line34_proc64'.
ERROR: [XFORM 203-711] Argument 'output'  failed dataflow checking: Cannot communicate over function parameter.
WARNING: [XFORM 203-713] Argument 'output' has read and write operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Argument 'output' has read and write operations in process function '__layers_c/conv2d.cpp_line34_proc64'.
WARNING: [XFORM 203-713] All the elements of global array 'output'  should be updated in process function '__layers_c/conv2d.cpp_line22_proc63829', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'output'  should be updated in process function 'Loop_0_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'output'  should be updated in process function '__layers_c/conv2d.cpp_line34_proc64', otherwise it may not be synthesized correctly.
==============================================================
File generated on Sun Oct 27 16:59:11 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1389 ; free virtual = 6118
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1389 ; free virtual = 6118
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.047 ; gain = 0.180 ; free physical = 1386 ; free virtual = 6115
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 439.066 ; gain = 0.199 ; free physical = 1381 ; free virtual = 6111
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 1356 ; free virtual = 6086
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 1234 ; free virtual = 5964
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.96 seconds; current allocated memory: 222.275 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 222.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 223.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 224.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 224.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 224.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 225.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 226.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 226.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 227.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 227.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 228.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 229.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 229.749 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 229.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 230.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 230.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 231.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 232.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 232.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 232.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 232.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 233.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 233.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 234.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 235.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.62 seconds; current allocated memory: 237.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 238.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 241.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 244.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 246.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 249.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 253.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 255.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 258.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 262.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 263.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 266.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 270.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 272.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 275.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
==============================================================
File generated on Sun Oct 27 17:01:32 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 17:01:44 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1388 ; free virtual = 6116
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1388 ; free virtual = 6117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 1383 ; free virtual = 6112
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 439.062 ; gain = 0.199 ; free physical = 1378 ; free virtual = 6108
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'padding2d_fix16' (layers_c/padding2d.cpp:6).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'padding2d_fix16.1' (layers_c/padding2d.cpp:9:25).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'padding2d_fix16.2' (layers_c/padding2d.cpp:9:25).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'padding2d_fix16.3' (layers_c/padding2d.cpp:9:25).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'padding2d_fix16.4' (layers_c/padding2d.cpp:9:25).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.228' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (layers_c/padding2d.cpp:10) in function 'padding2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (layers_c/padding2d.cpp:11) in function 'padding2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/padding2d.cpp:13) in function 'padding2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.2' (layers_c/padding2d.cpp:18) in function 'padding2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.3' (layers_c/padding2d.cpp:32) in function 'padding2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (layers_c/padding2d.cpp:10) in function 'padding2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (layers_c/padding2d.cpp:11) in function 'padding2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/padding2d.cpp:13) in function 'padding2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.2' (layers_c/padding2d.cpp:18) in function 'padding2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.3' (layers_c/padding2d.cpp:32) in function 'padding2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (layers_c/padding2d.cpp:10) in function 'padding2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (layers_c/padding2d.cpp:11) in function 'padding2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/padding2d.cpp:13) in function 'padding2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.2' (layers_c/padding2d.cpp:18) in function 'padding2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.3' (layers_c/padding2d.cpp:32) in function 'padding2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (layers_c/padding2d.cpp:10) in function 'padding2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (layers_c/padding2d.cpp:11) in function 'padding2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/padding2d.cpp:13) in function 'padding2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.2' (layers_c/padding2d.cpp:18) in function 'padding2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.3' (layers_c/padding2d.cpp:32) in function 'padding2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (layers_c/padding2d.cpp:10) in function 'padding2d_fix16.4': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (layers_c/padding2d.cpp:11) in function 'padding2d_fix16.4': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/padding2d.cpp:13) in function 'padding2d_fix16.4': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.2' (layers_c/padding2d.cpp:18) in function 'padding2d_fix16.4': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.3' (layers_c/padding2d.cpp:32) in function 'padding2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 1353 ; free virtual = 6083
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 1231 ; free virtual = 5961
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.79 seconds; current allocated memory: 222.309 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 222.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 223.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 224.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 224.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 224.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 225.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 226.083 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 226.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 227.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 227.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 228.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 229.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 229.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 230.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 230.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 230.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 231.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 232.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 232.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 232.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 232.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 233.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 233.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 234.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 235.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.66 seconds; current allocated memory: 237.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 238.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 241.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 244.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 246.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 249.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 253.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 255.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 258.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 262.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 263.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 267.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 270.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 272.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 275.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_4_array' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 282.163 MB.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_1_Conv2D_0_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_1_Conv2D_0_w_0_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_2_Conv2D_1_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_2_Conv2D_1_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_3_Conv2D_2_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_3_Conv2D_2_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_228_Conv2D_3_b_rom' using distributed ROMs.
==============================================================
File generated on Sun Oct 27 17:06:19 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1381 ; free virtual = 6111
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1382 ; free virtual = 6111
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.047 ; gain = 0.180 ; free physical = 1376 ; free virtual = 6106
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 439.066 ; gain = 0.199 ; free physical = 1372 ; free virtual = 6102
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.228' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/padding2d.cpp:13) in function 'padding2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.2' (layers_c/padding2d.cpp:19) in function 'padding2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.3' (layers_c/padding2d.cpp:34) in function 'padding2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/padding2d.cpp:13) in function 'padding2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.2' (layers_c/padding2d.cpp:19) in function 'padding2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.3' (layers_c/padding2d.cpp:34) in function 'padding2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/padding2d.cpp:13) in function 'padding2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.2' (layers_c/padding2d.cpp:19) in function 'padding2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.3' (layers_c/padding2d.cpp:34) in function 'padding2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/padding2d.cpp:13) in function 'padding2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.2' (layers_c/padding2d.cpp:19) in function 'padding2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.3' (layers_c/padding2d.cpp:34) in function 'padding2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/padding2d.cpp:13) in function 'padding2d_fix16.4': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.2' (layers_c/padding2d.cpp:19) in function 'padding2d_fix16.4': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.3' (layers_c/padding2d.cpp:34) in function 'padding2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 1346 ; free virtual = 6077
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 1224 ; free virtual = 5954
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.73 seconds; current allocated memory: 222.272 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 222.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 223.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 224.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 224.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 224.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 225.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 226.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 226.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 227.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 227.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 227.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 228.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 229.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 229.764 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 229.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 230.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 230.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 231.271 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 232.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 232.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 232.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 232.790 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 233.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 233.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 234.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 235.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.64 seconds; current allocated memory: 237.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 238.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 241.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 244.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 246.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 249.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 253.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 255.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 258.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 262.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 263.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 266.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 270.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 272.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 275.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101]==============================================================
File generated on Sun Oct 27 17:12:18 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 17:12:38 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1386 ; free virtual = 6116
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1386 ; free virtual = 6116
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.047 ; gain = 0.180 ; free physical = 1381 ; free virtual = 6111
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.066 ; gain = 0.199 ; free physical = 1377 ; free virtual = 6107
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'up_sampling2d_fix16' (layers_c/up_sampling2d.cpp:6).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'up_sampling2d_fix16.1' (layers_c/up_sampling2d.cpp:10:59).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (layers_c/up_sampling2d.cpp:11) in function 'up_sampling2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (layers_c/up_sampling2d.cpp:12) in function 'up_sampling2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/up_sampling2d.cpp:13) in function 'up_sampling2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (layers_c/up_sampling2d.cpp:11) in function 'up_sampling2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (layers_c/up_sampling2d.cpp:12) in function 'up_sampling2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/up_sampling2d.cpp:13) in function 'up_sampling2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.228' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.3' (layers_c/padding2d.cpp:32) in function 'padding2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.3' (layers_c/padding2d.cpp:32) in function 'padding2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.3' (layers_c/padding2d.cpp:32) in function 'padding2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.3' (layers_c/padding2d.cpp:32) in function 'padding2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.3' (layers_c/padding2d.cpp:32) in function 'padding2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 1351 ; free virtual = 6082
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 1229 ; free virtual = 5961
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.82 seconds; current allocated memory: 222.274 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 222.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 223.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 224.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 224.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 224.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 225.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 225.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 226.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 227.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 227.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 227.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 228.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 229.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 229.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 229.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 230.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 230.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 231.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 232.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 232.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 232.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 232.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 233.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 233.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 234.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 235.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.67 seconds; current allocated memory: 237.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 238.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 241.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 244.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 246.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 249.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 253.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 255.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 258.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 262.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 263.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 266.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 270.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 272.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 275.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
==============================================================
File generated on Sun Oct 27 17:15:41 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1369 ; free virtual = 6101
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1369 ; free virtual = 6101
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.047 ; gain = 0.180 ; free physical = 1364 ; free virtual = 6097
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 439.066 ; gain = 0.199 ; free physical = 1360 ; free virtual = 6093
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/up_sampling2d.cpp:12) in function 'up_sampling2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/up_sampling2d.cpp:12) in function 'up_sampling2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.228' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.3' (layers_c/padding2d.cpp:32) in function 'padding2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.3' (layers_c/padding2d.cpp:32) in function 'padding2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.3' (layers_c/padding2d.cpp:32) in function 'padding2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.3' (layers_c/padding2d.cpp:32) in function 'padding2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.3' (layers_c/padding2d.cpp:32) in function 'padding2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 1334 ; free virtual = 6068
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 1212 ; free virtual = 5946
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.83 seconds; current allocated memory: 222.270 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 222.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 223.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 224.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 224.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 224.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 225.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 226.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 226.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 227.100 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 227.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 228.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 228.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 229.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 229.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 229.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 230.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 230.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 231.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 232.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 232.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 232.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 232.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 233.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 233.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 234.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 235.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.67 seconds; current allocated memory: 237.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 238.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 241.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 244.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 246.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 249.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 253.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 255.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 258.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 262.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 263.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 266.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 270.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 272.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 275.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101]==============================================================
File generated on Sun Oct 27 17:17:10 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1368 ; free virtual = 6101
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1368 ; free virtual = 6101
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 1363 ; free virtual = 6096
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 439.062 ; gain = 0.199 ; free physical = 1359 ; free virtual = 6092
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/up_sampling2d.cpp:12) in function 'up_sampling2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/up_sampling2d.cpp:12) in function 'up_sampling2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 1333 ; free virtual = 6067
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 1212 ; free virtual = 5946
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.66 seconds; current allocated memory: 222.258 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 222.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 223.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 224.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 224.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 224.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 225.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 225.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 226.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 226.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 227.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 227.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 228.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 229.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 229.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 229.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 230.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 230.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 231.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 232.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 232.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 232.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 232.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 233.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 233.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 234.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 235.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.64 seconds; current allocated memory: 237.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 238.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 241.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 244.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 246.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 249.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 253.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 255.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 258.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 262.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 263.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 266.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 270.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 272.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 275.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
==============================================================
File generated on Sun Oct 27 17:21:22 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1368 ; free virtual = 6101
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1368 ; free virtual = 6101
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.047 ; gain = 0.180 ; free physical = 1363 ; free virtual = 6097
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 439.066 ; gain = 0.199 ; free physical = 1359 ; free virtual = 6093
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (layers_c/up_sampling2d.cpp:10) in function 'up_sampling2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (layers_c/up_sampling2d.cpp:10) in function 'up_sampling2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 1333 ; free virtual = 6068
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 1210 ; free virtual = 5945
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.68 seconds; current allocated memory: 222.259 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 222.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 223.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 224.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 224.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 224.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 225.049 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 226.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 226.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 227.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 227.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 227.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 228.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 229.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 229.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 229.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 230.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 230.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 231.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 232.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 232.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 232.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 232.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 233.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 233.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 234.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 235.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.67 seconds; current allocated memory: 237.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 238.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 241.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 244.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 246.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 249.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 253.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 255.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 258.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 262.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 263.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 266.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 270.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 272.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 275.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
==============================================================
File generated on Sun Oct 27 17:25:06 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1370 ; free virtual = 6103
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1370 ; free virtual = 6103
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.047 ; gain = 0.180 ; free physical = 1364 ; free virtual = 6098
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 439.066 ; gain = 0.199 ; free physical = 1360 ; free virtual = 6094
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'max_pooling2d_fix16' (layers_c/max_pooling2d.cpp:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'max_pooling2d_fix16.1' (layers_c/max_pooling2d.cpp:13:25).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.3' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (layers_c/max_pooling2d.cpp:14) in function 'max_pooling2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (layers_c/max_pooling2d.cpp:15) in function 'max_pooling2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/max_pooling2d.cpp:16) in function 'max_pooling2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/max_pooling2d.cpp:17) in function 'max_pooling2d_fix16' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/max_pooling2d.cpp:18) in function 'max_pooling2d_fix16' completely with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (layers_c/max_pooling2d.cpp:14) in function 'max_pooling2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (layers_c/max_pooling2d.cpp:15) in function 'max_pooling2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/max_pooling2d.cpp:16) in function 'max_pooling2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/max_pooling2d.cpp:17) in function 'max_pooling2d_fix16.1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/max_pooling2d.cpp:18) in function 'max_pooling2d_fix16.1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:18:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 1335 ; free virtual = 6070
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 1213 ; free virtual = 5948
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.7 seconds; current allocated memory: 222.228 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 222.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 223.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 224.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 224.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 224.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 224.971 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 225.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 226.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 227.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 227.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 227.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 228.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 228.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 229.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 229.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 229.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 230.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 230.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 231.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 231.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 232.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 232.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 232.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 233.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 233.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 234.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 235.143 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.61 seconds; current allocated memory: 237.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 238.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 241.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 244.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 246.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 249.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 253.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 255.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 258.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 261.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 263.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 266.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 270.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 271.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 274.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
==============================================================
File generated on Sun Oct 27 17:26:52 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 17:38:53 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1374 ; free virtual = 6098
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1374 ; free virtual = 6098
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 1369 ; free virtual = 6094
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.062 ; gain = 0.199 ; free physical = 1364 ; free virtual = 6089
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv2d_fix16' (layers_c/conv2d.cpp:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:44).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:44).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:44).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:44).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (layers_c/conv2d.cpp:18) in function 'conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (layers_c/conv2d.cpp:19) in function 'conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/conv2d.cpp:20) in function 'conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (layers_c/conv2d.cpp:18) in function 'conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (layers_c/conv2d.cpp:19) in function 'conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/conv2d.cpp:20) in function 'conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.2' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (layers_c/conv2d.cpp:18) in function 'conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (layers_c/conv2d.cpp:19) in function 'conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/conv2d.cpp:20) in function 'conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.3' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (layers_c/conv2d.cpp:18) in function 'conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (layers_c/conv2d.cpp:19) in function 'conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/conv2d.cpp:20) in function 'conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.1' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (layers_c/conv2d.cpp:18) in function 'conv2d_fix16.228': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (layers_c/conv2d.cpp:19) in function 'conv2d_fix16.228': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/conv2d.cpp:20) in function 'conv2d_fix16.228': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.228': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 1339 ; free virtual = 6065
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 1217 ; free virtual = 5943
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.77 seconds; current allocated memory: 222.352 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 222.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 223.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 224.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 224.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 224.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 225.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 226.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 226.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 227.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 227.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 228.899 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 229.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 229.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 230.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 230.421 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 230.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 231.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 232.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 232.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 232.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 232.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 233.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 233.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 234.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 235.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.62 seconds; current allocated memory: 237.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 238.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 241.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 244.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 246.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 249.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 253.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 255.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 258.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 262.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 263.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 267.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 270.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 272.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 275.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_4_array' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 282.184 MB.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_1_Conv2D_0_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_1_Conv2D_0_w_0_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_2_Conv2D_1_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_2_Conv2D_1_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_3_Conv2D_2_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_3_Conv2D_2_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_228_Conv2D_3_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_228_Conv2D_3_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_Conv2D_4_w_0_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Conv2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_MaxPooling2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Conv2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_MaxPooling2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_2_array_ram (RAM)' using block RAMs with power-on initialization.
==============================================================
File generated on Sun Oct 27 17:43:38 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1373 ; free virtual = 6097
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1373 ; free virtual = 6097
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 1367 ; free virtual = 6092
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.062 ; gain = 0.199 ; free physical = 1363 ; free virtual = 6088
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 1337 ; free virtual = 6063
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 1215 ; free virtual = 5941
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.73 seconds; current allocated memory: 222.283 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 222.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 223.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 224.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 224.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 224.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 225.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 225.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 226.046 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 226.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 227.100 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 227.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 228.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 229.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 229.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 229.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 230.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 230.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 231.265 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 232.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 232.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 232.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 232.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 233.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 233.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 234.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 235.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.63 seconds; current allocated memory: 237.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 238.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 241.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 244.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 246.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 249.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 253.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 255.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 258.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 262.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 263.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 266.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 270.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 272.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 275.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
==============================================================
File generated on Sun Oct 27 17:52:27 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 17:52:43 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1373 ; free virtual = 6099
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1374 ; free virtual = 6099
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.047 ; gain = 0.180 ; free physical = 1368 ; free virtual = 6094
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.066 ; gain = 0.199 ; free physical = 1364 ; free virtual = 6090
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:40) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:40) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:40) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:40) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:40) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:40) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:40) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:40) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:40) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:40) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-1-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-1-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-1-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-1-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 1339 ; free virtual = 6066
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 1219 ; free virtual = 5946
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.95 seconds; current allocated memory: 219.913 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 220.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.589 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 221.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 221.357 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 222.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 222.776 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 223.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 223.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 224.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 224.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.963 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 225.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 225.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 226.166 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 226.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 226.925 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 227.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 227.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 227.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 228.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 228.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 229.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 229.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.02 seconds; current allocated memory: 231.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 232.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 235.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 237.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 239.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 242.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 244.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 246.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 249.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 251.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 253.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 255.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 257.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 259.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 261.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101]==============================================================
File generated on Sun Oct 27 17:54:46 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 18:04:14 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 18:04:28 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 661 ; free virtual = 6071
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 661 ; free virtual = 6071
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.047 ; gain = 0.180 ; free physical = 655 ; free virtual = 6066
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 439.066 ; gain = 0.199 ; free physical = 650 ; free virtual = 6062
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:40) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:51) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:40) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:51) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:40) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:51) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:40) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:51) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:40) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:51) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:40) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:51) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:40) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:51) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:40) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:51) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:40) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:51) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:40) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:51) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 626 ; free virtual = 6038
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 506 ; free virtual = 5918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.94 seconds; current allocated memory: 219.651 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 219.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 220.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 221.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 221.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 222.515 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 222.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 223.265 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 223.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 223.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 224.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 224.704 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 225.327 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 225.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 225.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 226.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 226.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 227.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 227.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 227.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 228.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 229.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 229.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.84 seconds; current allocated memory: 231.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 232.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 234.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 237.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 239.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 241.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 244.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 246.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 248.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 251.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 252.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 255.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 257.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 259.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 261.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
==============================================================
File generated on Sun Oct 27 18:06:25 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 18:13:46 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 769 ; free virtual = 6068
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 769 ; free virtual = 6068
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.047 ; gain = 0.180 ; free physical = 763 ; free virtual = 6064
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 439.066 ; gain = 0.199 ; free physical = 759 ; free virtual = 6060
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'padding2d_fix16' (layers_c/padding2d.cpp:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'padding2d_fix16.1' (layers_c/padding2d.cpp:40:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'padding2d_fix16.2' (layers_c/padding2d.cpp:40:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'padding2d_fix16.3' (layers_c/padding2d.cpp:40:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'padding2d_fix16.4' (layers_c/padding2d.cpp:40:45).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:42) in function 'padding2d_fix16' completely with a factor of 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/padding2d.cpp:43) in function 'padding2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (layers_c/padding2d.cpp:50) in function 'padding2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.3' (layers_c/padding2d.cpp:65) in function 'padding2d_fix16' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.3' (layers_c/padding2d.cpp:72) in function 'padding2d_fix16' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.3.1' (layers_c/padding2d.cpp:74) in function 'padding2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:42) in function 'padding2d_fix16.1' completely with a factor of 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/padding2d.cpp:43) in function 'padding2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (layers_c/padding2d.cpp:50) in function 'padding2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.3' (layers_c/padding2d.cpp:65) in function 'padding2d_fix16.1' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.3' (layers_c/padding2d.cpp:72) in function 'padding2d_fix16.1' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.3.1' (layers_c/padding2d.cpp:74) in function 'padding2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:42) in function 'padding2d_fix16.2' completely with a factor of 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/padding2d.cpp:43) in function 'padding2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (layers_c/padding2d.cpp:50) in function 'padding2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.3' (layers_c/padding2d.cpp:65) in function 'padding2d_fix16.2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.3' (layers_c/padding2d.cpp:72) in function 'padding2d_fix16.2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.3.1' (layers_c/padding2d.cpp:74) in function 'padding2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:42) in function 'padding2d_fix16.3' completely with a factor of 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/padding2d.cpp:43) in function 'padding2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (layers_c/padding2d.cpp:50) in function 'padding2d_fix16.3': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.3' (layers_c/padding2d.cpp:65) in function 'padding2d_fix16.3' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.3' (layers_c/padding2d.cpp:72) in function 'padding2d_fix16.3' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.3.1' (layers_c/padding2d.cpp:74) in function 'padding2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:42) in function 'padding2d_fix16.4' completely with a factor of 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/padding2d.cpp:43) in function 'padding2d_fix16.4': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (layers_c/padding2d.cpp:50) in function 'padding2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.4': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.3' (layers_c/padding2d.cpp:65) in function 'padding2d_fix16.4' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.3' (layers_c/padding2d.cpp:72) in function 'padding2d_fix16.4' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.3.1' (layers_c/padding2d.cpp:74) in function 'padding2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 735 ; free virtual = 6036
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 613 ; free virtual = 5914
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.06 seconds; current allocated memory: 219.756 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 220.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 220.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 221.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 221.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 221.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 222.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 222.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 223.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 223.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 224.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 224.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 225.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 225.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 226.092 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 226.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 226.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 227.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 227.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 228.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 228.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 228.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 229.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 229.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.91 seconds; current allocated memory: 231.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 232.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 234.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 237.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 239.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 241.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 244.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 246.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 249.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 251.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 253.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 255.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 257.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 259.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 262.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
==============================================================
File generated on Sun Oct 27 18:16:21 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 769 ; free virtual = 6071
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 769 ; free virtual = 6071
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.047 ; gain = 0.180 ; free physical = 764 ; free virtual = 6067
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.066 ; gain = 0.199 ; free physical = 760 ; free virtual = 6062
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/padding2d.cpp:42) in function 'padding2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/padding2d.cpp:42) in function 'padding2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/padding2d.cpp:42) in function 'padding2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/padding2d.cpp:42) in function 'padding2d_fix16.3': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (layers_c/padding2d.cpp:42) in function 'padding2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 735 ; free virtual = 6038
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 614 ; free virtual = 5918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35 seconds; current allocated memory: 219.686 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 219.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 220.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 221.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 221.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 222.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 223.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 223.334 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 224.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 225.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 225.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 226.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 226.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 227.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 227.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 227.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 227.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 228.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 229.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 229.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.85 seconds; current allocated memory: 231.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 232.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 234.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 237.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 239.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 241.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 244.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 246.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 248.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 251.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 252.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 255.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 257.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 259.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 261.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
==============================================================
File generated on Sun Oct 27 18:22:22 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 773 ; free virtual = 6075
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 773 ; free virtual = 6075
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.047 ; gain = 0.180 ; free physical = 768 ; free virtual = 6070
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 439.066 ; gain = 0.199 ; free physical = 763 ; free virtual = 6066
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 739 ; free virtual = 6042
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 617 ; free virtual = 5921
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.06 seconds; current allocated memory: 219.693 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 219.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.390 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 220.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 221.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 221.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 222.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 222.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 223.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 223.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 224.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 224.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 225.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 225.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 225.975 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 226.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 226.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 227.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 227.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 227.931 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 228.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 229.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 229.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.84 seconds; current allocated memory: 231.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 232.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 234.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 237.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 239.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 241.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 244.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 246.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 248.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 251.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 252.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 255.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 257.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 259.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 261.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
==============================================================
File generated on Sun Oct 27 18:23:39 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 775 ; free virtual = 6077
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 775 ; free virtual = 6077
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 770 ; free virtual = 6073
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.062 ; gain = 0.199 ; free physical = 766 ; free virtual = 6069
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 741 ; free virtual = 6045
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (layers_c/padding2d.cpp:40:25) in function 'padding2d_fix16.4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (layers_c/padding2d.cpp:40:25) in function 'padding2d_fix16.3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (layers_c/padding2d.cpp:40:25) in function 'padding2d_fix16.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (layers_c/padding2d.cpp:40:25) in function 'padding2d_fix16.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (layers_c/padding2d.cpp:40:25) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 620 ; free virtual = 5924
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.08 seconds; current allocated memory: 219.689 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 219.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 220.385 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 220.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 221.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 221.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 222.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 223.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 223.337 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 224.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 224.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 225.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 225.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 225.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 226.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 226.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 227.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 227.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 227.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 228.700 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 229.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 229.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.85 seconds; current allocated memory: 231.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 232.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 234.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 237.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 239.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 241.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 244.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 246.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 248.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 251.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 252.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 255.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 257.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 259.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 261.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
==============================================================
File generated on Sun Oct 27 18:25:58 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 773 ; free virtual = 6076
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 773 ; free virtual = 6076
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 768 ; free virtual = 6072
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 439.062 ; gain = 0.199 ; free physical = 764 ; free virtual = 6067
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:54) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:54) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:54) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:54) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:54) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:54) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:54) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:54) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:54) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:54) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 739 ; free virtual = 6043
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (layers_c/padding2d.cpp:51:40) in function 'padding2d_fix16.4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (layers_c/padding2d.cpp:73:55) in function 'padding2d_fix16.4' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (layers_c/padding2d.cpp:40:25) in function 'padding2d_fix16.4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (layers_c/padding2d.cpp:51:40) in function 'padding2d_fix16.3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (layers_c/padding2d.cpp:73:55) in function 'padding2d_fix16.3' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (layers_c/padding2d.cpp:40:25) in function 'padding2d_fix16.3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (layers_c/padding2d.cpp:51:40) in function 'padding2d_fix16.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (layers_c/padding2d.cpp:73:55) in function 'padding2d_fix16.2' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (layers_c/padding2d.cpp:40:25) in function 'padding2d_fix16.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (layers_c/padding2d.cpp:51:40) in function 'padding2d_fix16.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (layers_c/padding2d.cpp:73:55) in function 'padding2d_fix16.1' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (layers_c/padding2d.cpp:40:25) in function 'padding2d_fix16.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (layers_c/padding2d.cpp:51:40) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (layers_c/padding2d.cpp:73:55) in function 'padding2d_fix16' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (layers_c/padding2d.cpp:40:25) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 618 ; free virtual = 5923
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.24 seconds; current allocated memory: 219.860 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 220.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 220.567 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 221.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 221.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 221.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 222.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 222.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 223.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 223.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 224.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 225.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 225.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 225.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 226.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 226.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 226.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 227.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 227.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 228.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 228.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 228.955 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 229.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 229.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 231.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 232.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 235.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 237.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 239.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 242.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 244.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 246.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 249.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 251.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 253.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 255.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 258.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 259.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 262.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_4_array' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 267.832 MB.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_1_Conv2D_0_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_1_Conv2D_0_w_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_2_Conv2D_1_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_2_Conv2D_1_w_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_3_Conv2D_2_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_3_Conv2D_2_w_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_228_Conv2D_3_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_228_Conv2D_3_w_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_Conv2D_4_w_0_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Conv2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_MaxPooling2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
==============================================================
File generated on Sun Oct 27 18:28:02 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 771 ; free virtual = 6074
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 771 ; free virtual = 6074
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 766 ; free virtual = 6070
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.062 ; gain = 0.199 ; free physical = 761 ; free virtual = 6065
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:42) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:42) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:42) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:42) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:42) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:42) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:42) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:42) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:42) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:42) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 737 ; free virtual = 6042
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (layers_c/padding2d.cpp:40:25) in function 'padding2d_fix16.4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (layers_c/padding2d.cpp:40:25) in function 'padding2d_fix16.3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (layers_c/padding2d.cpp:40:25) in function 'padding2d_fix16.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (layers_c/padding2d.cpp:40:25) in function 'padding2d_fix16.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (layers_c/padding2d.cpp:40:25) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 616 ; free virtual = 5921
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.09 seconds; current allocated memory: 219.763 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 220.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 220.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 221.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 221.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 222.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 223.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 223.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 224.126 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 225.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 225.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 226.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 226.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 226.825 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 227.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 227.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 227.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 228.040 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 228.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 229.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 229.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.82 seconds; current allocated memory: 231.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 232.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 234.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 237.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 239.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 241.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 244.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 246.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 249.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 251.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 253.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 255.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 257.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 259.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 261.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101]==============================================================
File generated on Sun Oct 27 18:30:31 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: layers_c/padding2d.cpp:53:2
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: layers_c/padding2d.cpp:51:14
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file layers_c/padding2d.cpp
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 763 ; free virtual = 6068
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 763 ; free virtual = 6069
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.047 ; gain = 0.180 ; free physical = 758 ; free virtual = 6065
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 439.066 ; gain = 0.199 ; free physical = 754 ; free virtual = 6061
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (layers_c/padding2d.cpp:57)  to a process function for dataflow in function 'padding2d_fix16.4'.
INFO: [XFORM 203-721] Changing loop 'Loop_1' (layers_c/padding2d.cpp:65)  to a process function for dataflow in function 'padding2d_fix16.4'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (layers_c/padding2d.cpp:50)  of function 'padding2d_fix16.4'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop at layers_c/padding2d.cpp:50 in function 'padding2d_fix16.4': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (layers_c/padding2d.cpp:57)  to a process function for dataflow in function 'padding2d_fix16.3'.
INFO: [XFORM 203-721] Changing loop 'Loop_1' (layers_c/padding2d.cpp:65)  to a process function for dataflow in function 'padding2d_fix16.3'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (layers_c/padding2d.cpp:50)  of function 'padding2d_fix16.3'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop at layers_c/padding2d.cpp:50 in function 'padding2d_fix16.3': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (layers_c/padding2d.cpp:57)  to a process function for dataflow in function 'padding2d_fix16.2'.
INFO: [XFORM 203-721] Changing loop 'Loop_1' (layers_c/padding2d.cpp:65)  to a process function for dataflow in function 'padding2d_fix16.2'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (layers_c/padding2d.cpp:50)  of function 'padding2d_fix16.2'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop at layers_c/padding2d.cpp:50 in function 'padding2d_fix16.2': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (layers_c/padding2d.cpp:57)  to a process function for dataflow in function 'padding2d_fix16.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1' (layers_c/padding2d.cpp:65)  to a process function for dataflow in function 'padding2d_fix16.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (layers_c/padding2d.cpp:50)  of function 'padding2d_fix16.1'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop at layers_c/padding2d.cpp:50 in function 'padding2d_fix16.1': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (layers_c/padding2d.cpp:57)  to a process function for dataflow in function 'padding2d_fix16'.
INFO: [XFORM 203-721] Changing loop 'Loop_1' (layers_c/padding2d.cpp:65)  to a process function for dataflow in function 'padding2d_fix16'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (layers_c/padding2d.cpp:50)  of function 'padding2d_fix16'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop at layers_c/padding2d.cpp:50 in function 'padding2d_fix16': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-712] Store statement on variable  'output'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'output'  in a dataflow region ( 'dataflow_in_loop50') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'output'  in a dataflow region ( 'dataflow_in_loop53') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'output'  in a dataflow region ( 'dataflow_in_loop56') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'output'  in a dataflow region ( 'dataflow_in_loop59') is synthesized to a separate process, please move it inside another function for better QoR.
ERROR: [XFORM 203-711] Argument 'output'  failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Argument 'output' has write operations in process function '__layers_c/padding2d.cpp_line54_proc'.
WARNING: [XFORM 203-713] Argument 'output' has write operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Argument 'output' has write operations in process function 'Loop_1_proc'.
WARNING: [XFORM 203-713] All the elements of global array 'output'  should be updated in process function '__layers_c/padding2d.cpp_line54_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'output'  should be updated in process function 'Loop_0_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'output'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Array 'output'  failed dataflow checking: it cannot be connected to more than 2 processes.
WARNING: [XFORM 203-713] Argument 'output' has write operations in process function '__layers_c/padding2d.cpp_line54_proc'.
WARNING: [XFORM 203-713] Argument 'output' has write operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Argument 'output' has write operations in process function 'Loop_1_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input[0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input[0]' has read operations in process function 'Loop_0_proc'.
ERROR: [XFORM 203-711] Argument 'output'  failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Argument 'output' has write operations in process function '__layers_c/padding2d.cpp_line54_proc64145'.
WARNING: [XFORM 203-713] Argument 'output' has write operations in process function 'Loop_0_proc48'.
WARNING: [XFORM 203-713] Argument 'output' has write operations in process function 'Loop_1_proc49'.
WARNING: [XFORM 203-713] All the elements of global array 'output'  should be updated in process function '__layers_c/padding2d.cpp_line54_proc64145', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'output'  should be updated in process function 'Loop_0_proc48', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'output'  should be updated in process function 'Loop_1_proc49', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Array 'output'  failed dataflow checking: it cannot be connected to more than 2 processes.
WARNING: [XFORM 203-713] Argument 'output' has write operations in process function '__layers_c/padding2d.cpp_line54_proc64145'.
WARNING: [XFORM 203-713] Argument 'output' has write operations in process function 'Loop_0_proc48'.
WARNING: [XFORM 203-713] Argument 'output' has write operations in process function 'Loop_1_proc49'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input' has read operations in process function 'Loop_0_proc48'.
ERROR: [XFORM 203-711] Argument 'output'  failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Argument 'output' has write operations in process function '__layers_c/padding2d.cpp_line54_proc67336'.
WARNING: [XFORM 203-713] Argument 'output' has write operations in process function 'Loop_0_proc51'.
WARNING: [XFORM 203-713] Argument 'output' has write operations in process function 'Loop_1_proc52'.
WARNING: [XFORM 203-713] All the elements of global array 'output'  should be updated in process function '__layers_c/padding2d.cpp_line54_proc67336', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'output'  should be updated in process function 'Loop_0_proc51', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'output'  should be updated in process function 'Loop_1_proc52', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Array 'output'  failed dataflow checking: it cannot be connected to more than 2 processes.
WARNING: [XFORM 203-713] Argument 'output' has write operations in process function '__layers_c/padding2d.cpp_line54_proc67336'.
WARNING: [XFORM 203-713] Argument 'output' has write operations in process function 'Loop_0_proc51'.
WARNING: [XFORM 203-713] Argument 'output' has write operations in process function 'Loop_1_proc52'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input' has read operations in process function 'Loop_0_proc51'.
ERROR: [XFORM 203-711] Argument 'output'  failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Argument 'output' has write operations in process function '__layers_c/padding2d.cpp_line54_proc70527'.
WARNING==============================================================
File generated on Sun Oct 27 18:31:55 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 18:32:24 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: layers_c/padding2d.cpp:41:3
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file layers_c/padding2d.cpp
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 745 ; free virtual = 6066
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 745 ; free virtual = 6066
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 740 ; free virtual = 6062
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 439.062 ; gain = 0.199 ; free physical = 736 ; free virtual = 6057
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:54) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:54) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:54) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:54) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:54) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:54) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:54) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:54) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:54) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:54) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (layers_c/padding2d.cpp:42)  to a process function for dataflow in function 'padding2d_fix16.3'.
INFO: [XFORM 203-721] Changing loop 'Loop_1' (layers_c/padding2d.cpp:51)  to a process function for dataflow in function 'padding2d_fix16.3'.
INFO: [XFORM 203-721] Changing loop 'Loop_2' (layers_c/padding2d.cpp:73)  to a process function for dataflow in function 'padding2d_fix16.3'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (layers_c/padding2d.cpp:40)  of function 'padding2d_fix16.3'.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (layers_c/padding2d.cpp:42)  to a process function for dataflow in function 'padding2d_fix16.2'.
INFO: [XFORM 203-721] Changing loop 'Loop_1' (layers_c/padding2d.cpp:51)  to a process function for dataflow in function 'padding2d_fix16.2'.
INFO: [XFORM 203-721] Changing loop 'Loop_2' (layers_c/padding2d.cpp:73)  to a process function for dataflow in function 'padding2d_fix16.2'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (layers_c/padding2d.cpp:40)  of function 'padding2d_fix16.2'.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (layers_c/padding2d.cpp:42)  to a process function for dataflow in function 'padding2d_fix16.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1' (layers_c/padding2d.cpp:51)  to a process function for dataflow in function 'padding2d_fix16.1'.
==============================================================
File generated on Sun Oct 27 18:34:28 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 746 ; free virtual = 6066
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 746 ; free virtual = 6067
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 740 ; free virtual = 6062
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 439.062 ; gain = 0.199 ; free physical = 736 ; free virtual = 6058
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.3': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 711 ; free virtual = 6034
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 590 ; free virtual = 5913
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.95 seconds; current allocated memory: 219.667 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 219.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 220.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 221.130 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 221.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 222.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 222.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 223.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 223.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 224.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 224.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 225.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 225.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 225.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 226.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 226.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 227.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 227.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 227.880 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 228.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 229.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 229.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.86 seconds; current allocated memory: 231.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 232.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 234.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 237.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 239.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 241.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 244.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 246.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 248.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 251.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 252.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 255.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 257.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 259.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 261.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
==============================================================
File generated on Sun Oct 27 18:38:09 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 746 ; free virtual = 6067
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 746 ; free virtual = 6067
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 741 ; free virtual = 6063
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 439.062 ; gain = 0.199 ; free physical = 737 ; free virtual = 6059
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.1' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.2' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.3' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.4' partially with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:64)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 711 ; free virtual = 6034
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 587 ; free virtual = 5910
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.8 seconds; current allocated memory: 223.742 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 224.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 224.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 225.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 225.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 226.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 227.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 227.717 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 228.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 228.437 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 228.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 229.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 230.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 230.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 230.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 231.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 231.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 231.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 232.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 233.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 233.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 233.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 233.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 234.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 235.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 235.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 236.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 236.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.41 seconds; current allocated memory: 239.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 240.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 244.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 246.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 249.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 253.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 256.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 258.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_14s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 262.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 265.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 267.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 271.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 273.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 275.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 279.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING==============================================================
File generated on Sun Oct 27 18:39:55 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 18:47:14 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 811 ; free virtual = 6068
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 811 ; free virtual = 6068
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 806 ; free virtual = 6063
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.062 ; gain = 0.199 ; free physical = 802 ; free virtual = 6059
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.1' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.2' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.3' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.4' partially with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 776 ; free virtual = 6035
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 647 ; free virtual = 5905
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.68 seconds; current allocated memory: 227.076 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 227.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 228.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 229.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 229.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 229.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 230.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 231.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 231.842 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 232.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 232.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 233.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 233.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 234.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 235.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 235.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 236.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 236.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 237.002 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 237.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 238.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 239.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 239.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 239.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 240.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 240.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 241.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 242.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 242.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.26 seconds; current allocated memory: 245.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 247.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 251.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 255.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 257.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 262.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 266.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 268.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 273.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 277.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 279.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 283.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 287.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 289.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 294.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_4_array' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 301.169 MB.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_1_Conv2D_0_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_1_Conv2D_0_w_0_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_2_Conv2D_1_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_2_Conv2D_1_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_3_Conv2D_2_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_3_Conv2D_2_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_228_Conv2D_3_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_228_Conv2D_3_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_Conv2D_4_w_0_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Conv2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_MaxPooling2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Conv2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_MaxPooling2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_2_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_3_array_ram (RAM)' using block RAMs with power-on initialization.
==============================================================
File generated on Sun Oct 27 18:49:12 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 18:53:10 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1431 ; free virtual = 6085
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1431 ; free virtual = 6085
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.047 ; gain = 0.180 ; free physical = 1426 ; free virtual = 6081
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 439.066 ; gain = 0.199 ; free physical = 1422 ; free virtual = 6076
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16' partially with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.1' partially with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.2' partially with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.3' partially with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.4' partially with a factor of 512.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
==============================================================
File generated on Sun Oct 27 19:05:38 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 2015 ; free virtual = 6757
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 2015 ; free virtual = 6757
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 2009 ; free virtual = 6753
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.062 ; gain = 0.199 ; free physical = 2005 ; free virtual = 6748
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16' partially with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.1' partially with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.2' partially with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.3' partially with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.4' partially with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 1970 ; free virtual = 6715
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 1837 ; free virtual = 6581
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.14 seconds; current allocated memory: 240.917 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 241.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 242.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 243.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 243.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 244.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 245.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 247.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 248.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 248.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 249.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 249.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 251.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 253.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 253.811 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 254.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 254.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 254.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 256.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 258.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 259.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 259.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 260.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 260.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 261.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 263.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 264.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 265.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 265.987 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.45 seconds; current allocated memory: 269.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 2.12 seconds; current allocated memory: 272.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 277.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 281.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 285.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 1.62 seconds; current allocated memory: 296.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 299.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 304.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 1.69 seconds; current allocated memory: 314.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 318.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 322.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 1.77 seconds; current allocated memory: 332.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 335.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 339.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 1.84 seconds; current allocated memory: 350.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_4_array' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 357.242 MB.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_1_Conv2D_0_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_1_Conv2D_0_w_0_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_2_Conv2D_1_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_2_Conv2D_1_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_3_Conv2D_2_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_3_Conv2D_2_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_228_Conv2D_3_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_228_Conv2D_3_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_Conv2D_4_w_0_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Conv2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_MaxPooling2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Conv2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_MaxPooling2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_2_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] ==============================================================
File generated on Sun Oct 27 19:07:28 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 19:16:14 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1866 ; free virtual = 6615
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1866 ; free virtual = 6615
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 1861 ; free virtual = 6611
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.062 ; gain = 0.199 ; free physical = 1856 ; free virtual = 6606
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16' partially with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.1' partially with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.2' partially with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.3' partially with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.4' partially with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 1821 ; free virtual = 6571
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 758.863 ; gain = 320.000 ; free physical = 1674 ; free virtual = 6425
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.14 seconds; current allocated memory: 267.115 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 268.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 268.786 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 269.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 269.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 270.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 272.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 276.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 277.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 278.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 278.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 278.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 281.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 285.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.68 seconds; current allocated memory: 286.030 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 286.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 286.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 287.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 289.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 293.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.68 seconds; current allocated memory: 294.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 295.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 295.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 295.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 298.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 301.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 302.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 303.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 304.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.29 seconds; current allocated memory: 309.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 2.85 seconds; current allocated memory: 312.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 317.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 321.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 328.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 2.82 seconds; current allocated memory: 347.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 351.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 358.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 2.96 seconds; current allocated memory: 377.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 381.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 387.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 3.12 seconds; current allocated memory: 406.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 410.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 416.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 3.22 seconds; current allocated memory: 435.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_4_array' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 1.72 seconds; current allocated memory: 442.747 MB.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_1_Conv2D_0_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_1_Conv2D_0_w_0_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_2_Conv2D_1_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_2_Conv2D_1_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_3_Conv2D_2_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_3_Conv2D_2_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_228_Conv2D_3_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_228_Conv2D_3_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_Conv2D_4_w_0_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Conv2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_MaxPooling2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Conv2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_MaxPooling2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_2_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] ==============================================================
File generated on Sun Oct 27 19:25:29 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1847 ; free virtual = 6598
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1847 ; free virtual = 6599
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, short*, unsigned short, unsigned short, short*)' (layers_c/padding2d.cpp:60:1): unrolling factor must be a constant integer.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 1842 ; free virtual = 6594
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.062 ; gain = 0.199 ; free physical = 1838 ; free virtual = 6590
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16.4' (layers_c/padding2d.cpp:60:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16.3' (layers_c/padding2d.cpp:60:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16.2' (layers_c/padding2d.cpp:60:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16.1' (layers_c/padding2d.cpp:60:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16' (layers_c/padding2d.cpp:60:1): unrolling factor must be a constant integer.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.228' completely with a factor of 3.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16' (layers_c/padding2d.cpp:60:1): unrolling factor must be a constant integer.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16.1' (layers_c/padding2d.cpp:60:1): unrolling factor must be a constant integer.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16.2' (layers_c/padding2d.cpp:60:1): unrolling factor must be a constant integer.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16.3' (layers_c/padding2d.cpp:60:1): unrolling factor must be a constant integer.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16.4' (layers_c/padding2d.cpp:60:1): unrolling factor must be a constant integer.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 1812 ; free virtual = 6565
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 1689 ; free virtual = 6442
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.61 seconds; current allocated memory: 222.973 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 223.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 223.989 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 224.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 225.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 225.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 225.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 226.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 226.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 227.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 227.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 228.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 228.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 229.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 230.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 230.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 230.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 231.022 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 231.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 231.998 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 232.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 233.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 233.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 233.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 233.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 234.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 235.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 235.974 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.65 seconds; current allocated memory: 238.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 239.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 242.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 245.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 247.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 250.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 254.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 256.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 259.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 263.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 264.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 267.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 271.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 273.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 276.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_4_array' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 283.121 MB.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_1_Conv2D_0_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_1_Conv2D_0_w_0_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_2_Conv2D_1_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_2_Conv2D_1_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_3_Conv2D_2_b_rom' using distributed ROMs.
==============================================================
File generated on Sun Oct 27 19:26:51 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 19:31:02 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1842 ; free virtual = 6591
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1842 ; free virtual = 6591
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 1836 ; free virtual = 6586
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.062 ; gain = 0.199 ; free physical = 1832 ; free virtual = 6581
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:54) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:54) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:54) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:54) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:54) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/padding2d.cpp:42) in function 'padding2d_fix16' partially with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:54) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:58) in function 'padding2d_fix16' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.3.1' (layers_c/padding2d.cpp:76) in function 'padding2d_fix16' partially with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/padding2d.cpp:42) in function 'padding2d_fix16.1' partially with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:54) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:58) in function 'padding2d_fix16.1' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.3.1' (layers_c/padding2d.cpp:76) in function 'padding2d_fix16.1' partially with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/padding2d.cpp:42) in function 'padding2d_fix16.2' partially with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:54) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:58) in function 'padding2d_fix16.2' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.3.1' (layers_c/padding2d.cpp:76) in function 'padding2d_fix16.2' partially with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/padding2d.cpp:42) in function 'padding2d_fix16.3' partially with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:54) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:58) in function 'padding2d_fix16.3' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.3.1' (layers_c/padding2d.cpp:76) in function 'padding2d_fix16.3' partially with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/padding2d.cpp:42) in function 'padding2d_fix16.4' partially with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:54) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:58) in function 'padding2d_fix16.4' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.3.1' (layers_c/padding2d.cpp:76) in function 'padding2d_fix16.4' partially with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2049 to 1 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2049 to 1 for loop 'Loop-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 1797 ; free virtual = 6547
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 758.863 ; gain = 320.000 ; free physical = 1638 ; free virtual = 6389
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.55 seconds; current allocated memory: 277.519 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 278.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 279.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 280.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 280.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 281.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 283.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 287.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.64 seconds; current allocated memory: 288.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 289.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 289.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 290.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 292.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 296.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.65 seconds; current allocated memory: 297.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 298.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 298.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 298.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 301.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 305.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 306.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 307.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 307.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 307.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 310.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 314.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 315.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 315.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 316.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.34 seconds; current allocated memory: 321.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_5ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 2.93 seconds; current allocated memory: 325.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 332.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 336.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 344.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 2.95 seconds; current allocated memory: 363.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 367.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 375.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 3.08 seconds; current allocated memory: 394.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 398.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 405.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 3.2 seconds; current allocated memory: 425.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 428.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 435.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 3.32 seconds; current allocated memory: 455.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_4_array' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 1.77 seconds; current allocated memory: 462.465 MB.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_1_Conv2D_0_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_1_Conv2D_0_w_0_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_2_Conv2D_1_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_2_Conv2D_1_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_3_Conv2D_2_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_3_Conv2D_2_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_228_Conv2D_3_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_228_Conv2D_3_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_Conv2D_4_w_0_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Conv2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_MaxPooling2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Conv2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
==============================================================
File generated on Sun Oct 27 19:33:00 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 19:42:58 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 19:45:15 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 19:48:01 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
==============================================================
File generated on Sun Oct 27 19:48:49 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
==============================================================
File generated on Sun Oct 27 19:50:07 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 19:50:21 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
==============================================================
File generated on Sun Oct 27 19:51:11 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1602 ; free virtual = 6420
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1602 ; free virtual = 6420
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, short*, unsigned short, unsigned short, short*)' (layers_c/padding2d.cpp:52:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, short*, unsigned short, unsigned short, short*)' (layers_c/padding2d.cpp:59:1): unrolling factor must be a constant integer.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.047 ; gain = 0.180 ; free physical = 1597 ; free virtual = 6416
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.066 ; gain = 0.199 ; free physical = 1592 ; free virtual = 6412
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16.4' (layers_c/padding2d.cpp:52:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16.4' (layers_c/padding2d.cpp:59:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16.3' (layers_c/padding2d.cpp:52:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16.3' (layers_c/padding2d.cpp:59:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16.2' (layers_c/padding2d.cpp:52:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16.2' (layers_c/padding2d.cpp:59:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16.1' (layers_c/padding2d.cpp:52:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16.1' (layers_c/padding2d.cpp:59:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16' (layers_c/padding2d.cpp:52:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16' (layers_c/padding2d.cpp:59:1): unrolling factor must be a constant integer.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.228' completely with a factor of 3.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16' (layers_c/padding2d.cpp:52:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16' (layers_c/padding2d.cpp:59:1): unrolling factor must be a constant integer.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16.1' (layers_c/padding2d.cpp:52:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16.1' (layers_c/padding2d.cpp:59:1): unrolling factor must be a constant integer.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16.2' (layers_c/padding2d.cpp:52:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16.2' (layers_c/padding2d.cpp:59:1): unrolling factor must be a constant integer.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16.3' (layers_c/padding2d.cpp:52:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16.3' (layers_c/padding2d.cpp:59:1): unrolling factor must be a constant integer.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16.4' (layers_c/padding2d.cpp:52:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'padding2d_fix16.4' (layers_c/padding2d.cpp:59:1): unrolling factor must be a constant integer.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 1567 ; free virtual = 6387
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 1444 ; free virtual = 6264
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.71 seconds; current allocated memory: 223.041 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 223.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 224.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 224.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 225.126 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 225.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 225.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 226.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 226.815 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 227.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 227.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 228.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 228.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 229.554 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 230.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 230.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 230.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 231.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 231.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 232.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 232.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 233.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 233.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 233.612 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 234.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 234.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 235.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 236.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.64 seconds; current allocated memory: 238.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 239.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 242.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 245.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 247.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 250.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 254.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 256.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 259.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 263.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 264.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 267.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 271.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 273.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 276.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101]==============================================================
File generated on Sun Oct 27 19:52:20 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 19:56:48 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1549 ; free virtual = 6363
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1549 ; free virtual = 6363
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 1543 ; free virtual = 6358
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.062 ; gain = 0.199 ; free physical = 1539 ; free virtual = 6354
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (layers_c/padding2d.cpp:50) in function 'padding2d_fix16' partially with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16' partially with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (layers_c/padding2d.cpp:50) in function 'padding2d_fix16.1' partially with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.1' partially with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (layers_c/padding2d.cpp:50) in function 'padding2d_fix16.2' partially with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.2' partially with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (layers_c/padding2d.cpp:50) in function 'padding2d_fix16.3' partially with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.3' partially with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (layers_c/padding2d.cpp:50) in function 'padding2d_fix16.4' partially with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.4' partially with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:46 ; elapsed = 00:01:47 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 1470 ; free virtual = 6287
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:24 ; elapsed = 00:03:25 . Memory (MB): peak = 1014.863 ; gain = 576.000 ; free physical = 1097 ; free virtual = 5915
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 210.63 seconds; current allocated memory: 543.487 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 36 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.17 seconds; current allocated memory: 558.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.35 seconds; current allocated memory: 560.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 560.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 561.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 561.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.24 seconds; current allocated memory: 572.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.51 seconds; current allocated memory: 588.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.65 seconds; current allocated memory: 590.333 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 591.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 591.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 591.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.21 seconds; current allocated memory: 602.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.51 seconds; current allocated memory: 618.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.29 seconds; current allocated memory: 620.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 621.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 621.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 621.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.24 seconds; current allocated memory: 632.360 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.61 seconds; current allocated memory: 648.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.08 seconds; current allocated memory: 650.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 651.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 651.490 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 651.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.17 seconds; current allocated memory: 662.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.21 seconds; current allocated memory: 678.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.17 seconds; current allocated memory: 680.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 681.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 681.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 26.33 seconds; current allocated memory: 699.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_6ns_16ns_22_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 12.54 seconds; current allocated memory: 733.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 20.25 seconds; current allocated memory: 794.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 798.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 1.76 seconds; current allocated memory: 827.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 22.28 seconds; current allocated memory: 894.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 1.77 seconds; current allocated memory: 898.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 2.19 seconds; current allocated memory: 927.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 22.22 seconds; current allocated memory: 994.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 2.21 seconds; current allocated memory: 997.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 2.6 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 22.59 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 2.66 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 2.94 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 23.12 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_4_array' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 3.87 seconds; current allocated memory: 1.171 GB.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_1_Conv2D_0_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_1_Conv2D_0_w_0_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_2_Conv2D_1_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_2_Conv2D_1_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_3_Conv2D_2_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_3_Conv2D_2_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_228_Conv2D_3_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_228_Conv2D_3_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_Conv2D_4_w_0_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Conv2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_MaxPooling2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
==============================================================
File generated on Sun Oct 27 20:07:08 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1638 ; free virtual = 6304
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1638 ; free virtual = 6304
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.047 ; gain = 0.180 ; free physical = 1633 ; free virtual = 6300
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.066 ; gain = 0.199 ; free physical = 1628 ; free virtual = 6295
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (layers_c/padding2d.cpp:50) in function 'padding2d_fix16' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (layers_c/padding2d.cpp:50) in function 'padding2d_fix16.1' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.1' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (layers_c/padding2d.cpp:50) in function 'padding2d_fix16.2' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.2' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (layers_c/padding2d.cpp:50) in function 'padding2d_fix16.3' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.3' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (layers_c/padding2d.cpp:50) in function 'padding2d_fix16.4' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.4' partially with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16384 to 7 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 7 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16384 to 7 for loop 'Loop-0-1-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 7 for loop 'Loop-0-1-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16384 to 7 for loop 'Loop-0-1-4' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 7 for loop 'Loop-0-1-4' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16384 to 7 for loop 'Loop-0-1-6' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 7 for loop 'Loop-0-1-6' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 1601 ; free virtual = 6269
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 1469 ; free virtual = 6138
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.18 seconds; current allocated memory: 233.617 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 12 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 234.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 235.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 236.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 236.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 237.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 238.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 239.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 240.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 241.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 241.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 241.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 242.951 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 244.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 245.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 245.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 246.127 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 246.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 247.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 248.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 249.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 250.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 250.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 250.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 251.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 253.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 254.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 254.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 255.458 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.96 seconds; current allocated memory: 258.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.88 seconds; current allocated memory: 261.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 268.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 272.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 276.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 283.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 287.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 291.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 298.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 302.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 305.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 313.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 316.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 320.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 327.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_4_array' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 1.49 seconds; current allocated memory: 334.702 MB.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_1_Conv2D_0_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_1_Conv2D_0_w_0_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_2_Conv2D_1_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_2_Conv2D_1_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_3_Conv2D_2_b_rom' using distributed ROMs.
==============================================================
File generated on Sun Oct 27 20:08:41 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 20:13:21 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1596 ; free virtual = 6294
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1596 ; free virtual = 6294
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 1591 ; free virtual = 6289
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 439.062 ; gain = 0.199 ; free physical = 1586 ; free virtual = 6285
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (layers_c/max_pooling2d.cpp:16) in function 'max_pooling2d_fix16': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/max_pooling2d.cpp:18) in function 'max_pooling2d_fix16': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=2).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/max_pooling2d.cpp:16) in function 'max_pooling2d_fix16' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/max_pooling2d.cpp:18) in function 'max_pooling2d_fix16' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (layers_c/max_pooling2d.cpp:16) in function 'max_pooling2d_fix16.1': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/max_pooling2d.cpp:18) in function 'max_pooling2d_fix16.1': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=2).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/max_pooling2d.cpp:16) in function 'max_pooling2d_fix16.1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/max_pooling2d.cpp:18) in function 'max_pooling2d_fix16.1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (layers_c/padding2d.cpp:50) in function 'padding2d_fix16' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (layers_c/padding2d.cpp:50) in function 'padding2d_fix16.1' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.1' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (layers_c/padding2d.cpp:50) in function 'padding2d_fix16.2' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.2' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (layers_c/padding2d.cpp:50) in function 'padding2d_fix16.3' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.3' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (layers_c/padding2d.cpp:50) in function 'padding2d_fix16.4' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.4' partially with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16384 to 7 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 7 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16384 to 7 for loop 'Loop-0-1-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 7 for loop 'Loop-0-1-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16384 to 7 for loop 'Loop-0-1-4' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 7 for loop 'Loop-0-1-4' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16384 to 7 for loop 'Loop-0-1-6' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 7 for loop 'Loop-0-1-6' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 1559 ; free virtual = 6258
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 1427 ; free virtual = 6127
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.08 seconds; current allocated memory: 233.404 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 12 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 234.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 235.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 236.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 236.592 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 236.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 237.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 239.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 240.140 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 240.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 241.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 241.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 242.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 244.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 244.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 245.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 245.839 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 246.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 247.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 248.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 249.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 250.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 250.292 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 250.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 251.592 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 253.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 253.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 254.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 255.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.92 seconds; current allocated memory: 258.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.86 seconds; current allocated memory: 261.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 268.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 271.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 275.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 283.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 287.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 290.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 298.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 301.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 305.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 312.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 316.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 319.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 327.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
==============================================================
File generated on Sun Oct 27 20:16:29 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1585 ; free virtual = 6283
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1585 ; free virtual = 6283
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.047 ; gain = 0.180 ; free physical = 1579 ; free virtual = 6278
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.066 ; gain = 0.199 ; free physical = 1575 ; free virtual = 6274
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (layers_c/up_sampling2d.cpp:11) in function 'up_sampling2d_fix16' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/up_sampling2d.cpp:13) in function 'up_sampling2d_fix16' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (layers_c/up_sampling2d.cpp:11) in function 'up_sampling2d_fix16.1' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/up_sampling2d.cpp:13) in function 'up_sampling2d_fix16.1' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (layers_c/max_pooling2d.cpp:16) in function 'max_pooling2d_fix16': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/max_pooling2d.cpp:18) in function 'max_pooling2d_fix16': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=2).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/max_pooling2d.cpp:16) in function 'max_pooling2d_fix16' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/max_pooling2d.cpp:18) in function 'max_pooling2d_fix16' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (layers_c/max_pooling2d.cpp:16) in function 'max_pooling2d_fix16.1': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/max_pooling2d.cpp:18) in function 'max_pooling2d_fix16.1': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=2).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/max_pooling2d.cpp:16) in function 'max_pooling2d_fix16.1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/max_pooling2d.cpp:18) in function 'max_pooling2d_fix16.1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (layers_c/padding2d.cpp:50) in function 'padding2d_fix16' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (layers_c/padding2d.cpp:50) in function 'padding2d_fix16.1' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.1' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (layers_c/padding2d.cpp:50) in function 'padding2d_fix16.2' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.2' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (layers_c/padding2d.cpp:50) in function 'padding2d_fix16.3' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.3' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (layers_c/padding2d.cpp:50) in function 'padding2d_fix16.4' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.4' partially with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16384 to 7 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 7 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16384 to 7 for loop 'Loop-0-1-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 7 for loop 'Loop-0-1-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16384 to 7 for loop 'Loop-0-1-4' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 7 for loop 'Loop-0-1-4' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16384 to 7 for loop 'Loop-0-1-6' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 7 for loop 'Loop-0-1-6' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 1546 ; free virtual = 6246
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 1412 ; free virtual = 6113
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.45 seconds; current allocated memory: 237.186 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 12 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 238.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 239.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 239.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 240.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 240.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 241.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 243.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 243.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 244.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 245.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 245.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 246.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 247.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 248.618 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 249.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 250.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 251.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 252.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 253.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 254.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 255.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 256.068 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 257.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 258.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 259.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 260.435 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 261.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 261.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.22 seconds; current allocated memory: 265.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 2.06 seconds; current allocated memory: 268.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 275.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 278.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 282.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 290.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 293.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 297.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 305.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 310.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 316.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 324.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 329.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 335.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 343.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
==============================================================
File generated on Sun Oct 27 20:18:40 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 27 20:24:58 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1580 ; free virtual = 6272
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1580 ; free virtual = 6272
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 1575 ; free virtual = 6267
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 439.062 ; gain = 0.199 ; free physical = 1570 ; free virtual = 6263
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (layers_c/up_sampling2d.cpp:11) in function 'up_sampling2d_fix16' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/up_sampling2d.cpp:13) in function 'up_sampling2d_fix16' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (layers_c/up_sampling2d.cpp:11) in function 'up_sampling2d_fix16.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/up_sampling2d.cpp:13) in function 'up_sampling2d_fix16.1' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (layers_c/max_pooling2d.cpp:16) in function 'max_pooling2d_fix16': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/max_pooling2d.cpp:18) in function 'max_pooling2d_fix16': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/max_pooling2d.cpp:16) in function 'max_pooling2d_fix16' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/max_pooling2d.cpp:18) in function 'max_pooling2d_fix16' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (layers_c/max_pooling2d.cpp:16) in function 'max_pooling2d_fix16.1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/max_pooling2d.cpp:18) in function 'max_pooling2d_fix16.1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/max_pooling2d.cpp:16) in function 'max_pooling2d_fix16.1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/max_pooling2d.cpp:18) in function 'max_pooling2d_fix16.1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (layers_c/padding2d.cpp:50) in function 'padding2d_fix16' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (layers_c/padding2d.cpp:50) in function 'padding2d_fix16.1' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.1' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (layers_c/padding2d.cpp:50) in function 'padding2d_fix16.2' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.2' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (layers_c/padding2d.cpp:50) in function 'padding2d_fix16.3' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.3' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (layers_c/padding2d.cpp:50) in function 'padding2d_fix16.4' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (layers_c/padding2d.cpp:57) in function 'padding2d_fix16.4' partially with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 1545 ; free virtual = 6238
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 1415 ; free virtual = 6108
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.42 seconds; current allocated memory: 232.028 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 233.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 233.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 234.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 234.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 235.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 236.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 237.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 238.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 239.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 239.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 239.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 240.560 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 241.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 242.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 243.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 243.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 243.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 244.907 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 246.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 246.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 247.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 247.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 248.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 249.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 250.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 251.287 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 252.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 252.686 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.7 seconds; current allocated memory: 255.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.77 seconds; current allocated memory: 258.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 264.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 268.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 271.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 278.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 282.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 285.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 292.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 296.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 299.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 306.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 310.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 314.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 320.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101]==============================================================
File generated on Sun Oct 27 20:26:29 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Oct 28 11:31:06 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Oct 28 11:34:05 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 3291 ; free virtual = 7279
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 3291 ; free virtual = 7279
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 439.047 ; gain = 0.180 ; free physical = 3281 ; free virtual = 7275
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 439.066 ; gain = 0.199 ; free physical = 3276 ; free virtual = 7271
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 3250 ; free virtual = 7246
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 3126 ; free virtual = 7122
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.02 seconds; current allocated memory: 222.550 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 223.482 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 224.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 224.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 224.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 225.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 226.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 226.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 227.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 227.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 228.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 228.972 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 229.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 229.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 230.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 230.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 230.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 231.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 232.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 232.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 232.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 233.018 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 233.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 233.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 234.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 235.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.66 seconds; current allocated memory: 237.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 238.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 241.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 244.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 247.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 250.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 253.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 256.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 259.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 262.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 264.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 267.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 270.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 272.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 275.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_4_array' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 282.477 MB.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_1_Conv2D_0_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_1_Conv2D_0_w_0_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_2_Conv2D_1_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_2_Conv2D_1_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_3_Conv2D_2_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_3_Conv2D_2_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_228_Conv2D_3_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_228_Conv2D_3_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_Conv2D_4_w_0_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Conv2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_MaxPooling2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Conv2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_MaxPooling2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_2_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_3_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_4_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Conv2D_4_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_input_0_array_0_ram (RAM)' using block RAMs.
INFO: ==============================================================
File generated on Mon Oct 28 11:35:14 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Oct 28 11:39:12 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Oct 28 14:04:47 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1473 ; free virtual = 6360
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1473 ; free virtual = 6360
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 1462 ; free virtual = 6356
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 439.062 ; gain = 0.199 ; free physical = 1457 ; free virtual = 6352
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/conv2d.cpp:19) in function 'conv2d_fix16' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/conv2d.cpp:19) in function 'conv2d_fix16.2' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/conv2d.cpp:19) in function 'conv2d_fix16.3' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/conv2d.cpp:19) in function 'conv2d_fix16.1' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/conv2d.cpp:19) in function 'conv2d_fix16.228' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:60)...36 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:60)...36 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:60)...36 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:60)...36 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 1427 ; free virtual = 6322
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 1293 ; free virtual = 6189
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.49 seconds; current allocated memory: 237.276 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 237.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 239.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 241.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 242.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 242.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 242.928 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 243.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 245.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 247.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 248.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 248.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 248.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 249.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 250.868 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 253.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 253.627 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 253.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 254.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 254.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 256.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 258.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 259.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 259.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 259.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 260.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 262.002 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 264.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 265.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.56 seconds; current allocated memory: 269.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 2.02 seconds; current allocated memory: 270.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 276.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 286.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 288.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 294.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 1.76 seconds; current allocated memory: 304.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 307.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 312.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 1.8 seconds; current allocated memory: 322.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 324.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 330.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 1.91 seconds; current allocated memory: 340.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 342.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 348.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_4_array' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 2.84 seconds; current allocated memory: 362.069 MB.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_1_Conv2D_0_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_1_Conv2D_0_w_0_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_2_Conv2D_1_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_2_Conv2D_1_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_3_Conv2D_2_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_3_Conv2D_2_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_228_Conv2D_3_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_228_Conv2D_3_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_Conv2D_4_w_0_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Conv2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_MaxPooling2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Conv2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_MaxPooling2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_2_array_ram (RAM)' using block RAMs with power-on initialization.
==============================================================
File generated on Mon Oct 28 14:06:41 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1470 ; free virtual = 6357
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 1470 ; free virtual = 6357
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.043 ; gain = 0.180 ; free physical = 1465 ; free virtual = 6353
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 439.062 ; gain = 0.199 ; free physical = 1461 ; free virtual = 6349
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/conv2d.cpp:19) in function 'conv2d_fix16' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/conv2d.cpp:19) in function 'conv2d_fix16.2' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/conv2d.cpp:19) in function 'conv2d_fix16.3' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/conv2d.cpp:19) in function 'conv2d_fix16.1' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/conv2d.cpp:19) in function 'conv2d_fix16.228' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:23) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:25) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:60)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:60)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:60)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:60)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...18 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 1434 ; free virtual = 6323
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 630.863 ; gain = 192.000 ; free physical = 1305 ; free virtual = 6194
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.09 seconds; current allocated memory: 227.855 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 228.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 229.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 230.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 230.886 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 231.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 231.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 231.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 232.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 234.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 234.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 234.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 235.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 235.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 236.679 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 237.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 238.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 238.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 238.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 239.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 240.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 241.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 241.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 242.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 242.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 242.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 243.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 245.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 245.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.63 seconds; current allocated memory: 248.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 249.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 253.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 259.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 261.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 265.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 271.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 273.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 277.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 283.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 284.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 288.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 294.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 296.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 300.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_4_array' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 2.01 seconds; current allocated memory: 309.502 MB.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_1_Conv2D_0_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_1_Conv2D_0_w_0_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_2_Conv2D_1_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_2_Conv2D_1_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_3_Conv2D_2_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_3_Conv2D_2_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_228_Conv2D_3_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_228_Conv2D_3_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_Conv2D_4_w_0_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Conv2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_MaxPooling2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Conv2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_MaxPooling2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_2_array_ram (RAM)' using block RAMs with power-on initialization.
==============================================================
File generated on Mon Oct 28 14:07:59 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Oct 28 14:11:24 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1071 ; free virtual = 6348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1071 ; free virtual = 6348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.047 ; gain = 0.180 ; free physical = 1066 ; free virtual = 6343
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 439.066 ; gain = 0.199 ; free physical = 1061 ; free virtual = 6339
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:35) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/conv2d.cpp:22) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (layers_c/conv2d.cpp:24) in function 'conv2d_fix16.228' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:33) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_b' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_4_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Conv2D_0_w' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.3' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.228' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.2' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16.1' (layers_c/conv2d.cpp:17:60)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_fix16' (layers_c/conv2d.cpp:5)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 1036 ; free virtual = 6314
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 630.867 ; gain = 192.000 ; free physical = 918 ; free virtual = 6192
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.1' to 'conv2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.2' to 'conv2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.3' to 'conv2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_fix16.228' to 'conv2d_fix16_228'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.72 seconds; current allocated memory: 222.589 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 222.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 223.524 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 224.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 224.631 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 224.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 225.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 226.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 227.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 227.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 228.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 228.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 229.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 229.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 230.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 230.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 230.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 230.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 231.524 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 232.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 232.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 232.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 233.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 233.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 234.071 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 234.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 235.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.64 seconds; current allocated memory: 237.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 238.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 241.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 244.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 247.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 250.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 253.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 256.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 259.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 262.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 264.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16_228'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 267.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 270.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 272.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_13s_16s_29_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 275.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Conv2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Conv2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Conv2D_4_array' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 282.538 MB.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_1_Conv2D_0_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_1_Conv2D_0_w_0_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_2_Conv2D_1_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_2_Conv2D_1_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_3_Conv2D_2_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_3_Conv2D_2_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_228_Conv2D_3_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_228_Conv2D_3_w_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2d_fix16_Conv2D_4_w_0_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Conv2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_MaxPooling2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Conv2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_MaxPooling2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_2_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_3_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_4_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Conv2D_4_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_input_0_array_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_out_0_keep_V_ram (RAM)' using block RAMs.
==============================================================
File generated on Mon Oct 28 14:12:55 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sat Nov 02 15:22:29 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sat Nov 02 15:24:11 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sat Nov 02 15:25:13 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/separable_conv2d.c' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/pointwise_conv2d.c' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
==============================================================
File generated on Sat Nov 02 15:29:00 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sat Nov 02 15:29:21 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
==============================================================
File generated on Sat Nov 02 17:12:50 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sat Nov 02 17:14:29 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 255 ; free virtual = 4864
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 255 ; free virtual = 4864
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 439.047 ; gain = 0.184 ; free physical = 249 ; free virtual = 4859
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.1' into 'network' (mnist_AXI_Stream.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.2' into 'network' (mnist_AXI_Stream.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.3' into 'network' (mnist_AXI_Stream.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.244' into 'network' (mnist_AXI_Stream.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16' into 'network' (mnist_AXI_Stream.cpp:131) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 439.078 ; gain = 0.215 ; free physical = 245 ; free virtual = 4855
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:33) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:33) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_d' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:28) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.1' into 'network' (mnist_AXI_Stream.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.2' into 'network' (mnist_AXI_Stream.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.3' into 'network' (mnist_AXI_Stream.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.244' into 'network' (mnist_AXI_Stream.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16' into 'network' (mnist_AXI_Stream.cpp:131) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.250' (layers_c/depthwise_conv2d.cpp:17:63)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (layers_c/depthwise_conv2d.cpp:17:63)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.139' (layers_c/depthwise_conv2d.cpp:17:63)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (layers_c/depthwise_conv2d.cpp:17:63)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (layers_c/depthwise_conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 219 ; free virtual = 4831
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.247' to 'pointwise_conv2d_fix' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.1' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.136' to 'pointwise_conv2d_fix.2' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.250' to 'depthwise_conv2d_fix' (layers_c/depthwise_conv2d.cpp:17:63)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix.1' (layers_c/depthwise_conv2d.cpp:17:63)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.139' to 'depthwise_conv2d_fix.2' (layers_c/depthwise_conv2d.cpp:17:63)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.3' (layers_c/depthwise_conv2d.cpp:17:63)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.4' (layers_c/depthwise_conv2d.cpp:17:63)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 758.863 ; gain = 320.000 ; free physical = 125 ; free virtual = 4672
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.4' to 'depthwise_conv2d_fix_4'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.3' to 'depthwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.59 seconds; current allocated memory: 270.592 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 270.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 271.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 271.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 271.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 272.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 272.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 272.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 273.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 273.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 273.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 274.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 274.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 274.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 274.999 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 275.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 275.655 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 276.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 276.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 276.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 276.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 277.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 277.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 277.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 278.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 278.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 278.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 279.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 279.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 279.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 279.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 280.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 280.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 280.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 281.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 281.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 281.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 281.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 282.532 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.35 seconds; current allocated memory: 284.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 285.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 287.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_11ns_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 289.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 291.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 293.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 296.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 298.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 300.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 302.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 304.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 306.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 308.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 310.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 312.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 314.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 316.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 317.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 320.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 322.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_0_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_0_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_1_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_1_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_2_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_2_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_3_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_3_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_3_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_3_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_3_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_3_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_3_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_3_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_4_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_4_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_4_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_4_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_4_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_4_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_4_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_4_ar' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
==============================================================
File generated on Sat Nov 02 17:27:58 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sat Nov 02 17:40:11 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 700 ; free virtual = 5559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 700 ; free virtual = 5559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 439.051 ; gain = 0.184 ; free physical = 694 ; free virtual = 5554
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.1' into 'network' (mnist_AXI_Stream.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.2' into 'network' (mnist_AXI_Stream.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.3' into 'network' (mnist_AXI_Stream.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.244' into 'network' (mnist_AXI_Stream.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16' into 'network' (mnist_AXI_Stream.cpp:131) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 439.082 ; gain = 0.215 ; free physical = 690 ; free virtual = 5549
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:33) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:33) in function 'network' completely with a factor of 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (layers_c/pointwise_conv2d.cpp:21) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (layers_c/pointwise_conv2d.cpp:21) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (layers_c/pointwise_conv2d.cpp:21) in function 'pointwise_conv2d_fix16.136': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16.139' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.139' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (layers_c/pointwise_conv2d.cpp:21) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (layers_c/pointwise_conv2d.cpp:21) in function 'pointwise_conv2d_fix16.247': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16.250' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.250' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_d' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:28) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.1' into 'network' (mnist_AXI_Stream.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.2' into 'network' (mnist_AXI_Stream.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.3' into 'network' (mnist_AXI_Stream.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.244' into 'network' (mnist_AXI_Stream.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16' into 'network' (mnist_AXI_Stream.cpp:131) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.250' (layers_c/depthwise_conv2d.cpp:17:59)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (layers_c/depthwise_conv2d.cpp:17:59)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.139' (layers_c/depthwise_conv2d.cpp:17:59)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (layers_c/depthwise_conv2d.cpp:17:59)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (layers_c/depthwise_conv2d.cpp:5)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 665 ; free virtual = 5526
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.247' to 'pointwise_conv2d_fix' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.1' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.136' to 'pointwise_conv2d_fix.2' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.250' to 'depthwise_conv2d_fix' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix.1' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.139' to 'depthwise_conv2d_fix.2' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.3' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.4' (layers_c/depthwise_conv2d.cpp:17:59)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 758.867 ; gain = 320.000 ; free physical = 499 ; free virtual = 5361
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.4' to 'depthwise_conv2d_fix_4'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.3' to 'depthwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.35 seconds; current allocated memory: 273.006 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 273.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 273.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 274.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 274.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 275.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 275.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 275.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 276.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 276.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 277.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 277.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 277.931 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 278.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 278.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 278.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 279.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 279.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 280.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 280.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 281.040 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 281.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 281.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 281.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 282.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 282.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 282.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 283.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 283.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 284.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 284.373 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 284.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 284.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 285.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 285.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 286.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 286.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 287.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 287.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.87 seconds; current allocated memory: 290.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 291.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 293.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_11ns_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 296.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 298.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 300.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 303.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 307.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 308.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 310.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 313.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 317.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 318.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 320.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 323.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 326.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 328.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 329.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 332.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 335.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_0_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_0_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_1_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_1_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_2_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_2_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_3_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_3_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_3_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_3_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101]==============================================================
File generated on Sat Nov 02 17:48:28 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 698 ; free virtual = 5554
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 698 ; free virtual = 5554
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 439.051 ; gain = 0.184 ; free physical = 693 ; free virtual = 5550
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.1' into 'network' (mnist_AXI_Stream.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.2' into 'network' (mnist_AXI_Stream.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.3' into 'network' (mnist_AXI_Stream.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.244' into 'network' (mnist_AXI_Stream.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16' into 'network' (mnist_AXI_Stream.cpp:131) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 439.082 ; gain = 0.215 ; free physical = 688 ; free virtual = 5546
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:33) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:33) in function 'network' completely with a factor of 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (layers_c/pointwise_conv2d.cpp:21) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (layers_c/pointwise_conv2d.cpp:21) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (layers_c/pointwise_conv2d.cpp:21) in function 'pointwise_conv2d_fix16.136': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16.139' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.139' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (layers_c/pointwise_conv2d.cpp:21) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (layers_c/pointwise_conv2d.cpp:21) in function 'pointwise_conv2d_fix16.247': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16.250' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.250' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_d' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:28) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.1' into 'network' (mnist_AXI_Stream.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.2' into 'network' (mnist_AXI_Stream.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.3' into 'network' (mnist_AXI_Stream.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.244' into 'network' (mnist_AXI_Stream.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16' into 'network' (mnist_AXI_Stream.cpp:131) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.250' (layers_c/depthwise_conv2d.cpp:17:59)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (layers_c/depthwise_conv2d.cpp:17:59)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.139' (layers_c/depthwise_conv2d.cpp:17:59)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (layers_c/depthwise_conv2d.cpp:17:59)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (layers_c/depthwise_conv2d.cpp:5)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 663 ; free virtual = 5521
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.247' to 'pointwise_conv2d_fix' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.1' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.136' to 'pointwise_conv2d_fix.2' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.250' to 'depthwise_conv2d_fix' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix.1' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.139' to 'depthwise_conv2d_fix.2' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.3' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.4' (layers_c/depthwise_conv2d.cpp:17:59)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 758.867 ; gain = 320.000 ; free physical = 497 ; free virtual = 5355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.4' to 'depthwise_conv2d_fix_4'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.3' to 'depthwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.04 seconds; current allocated memory: 272.997 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 273.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 273.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 274.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 274.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 275.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 275.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 275.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 276.048 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 276.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 276.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 277.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 277.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 278.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 278.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 278.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 279.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 279.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 280.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 280.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 281.030 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 281.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 281.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 281.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 282.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 282.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 282.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 283.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 283.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 284.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 284.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 284.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 284.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 285.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 285.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 286.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 286.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 287.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 287.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.95 seconds; current allocated memory: 290.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 291.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 293.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_11ns_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 296.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 298.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 300.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 303.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 307.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 308.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 310.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 313.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 317.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 318.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 320.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 323.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 326.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 328.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 329.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 332.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 335.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_0_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_0_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_1_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_1_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_2_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_2_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_3_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_3_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_3_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_3_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101]==============================================================
File generated on Sat Nov 02 17:49:46 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sat Nov 02 18:04:23 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 784 ; free virtual = 5508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 784 ; free virtual = 5508
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive in function 'pointwise_conv2d_fix16(unsigned short, unsigned short, unsigned short, short*, unsigned short, unsigned short, unsigned short, short*, short const*, unsigned short, unsigned short, short const*, unsigned char, unsigned char)' (layers_c/pointwise_conv2d.cpp:22:1): unrolling factor must be a constant integer.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 439.051 ; gain = 0.184 ; free physical = 778 ; free virtual = 5503
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.1' into 'network' (mnist_AXI_Stream.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.2' into 'network' (mnist_AXI_Stream.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.3' into 'network' (mnist_AXI_Stream.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.244' into 'network' (mnist_AXI_Stream.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16' into 'network' (mnist_AXI_Stream.cpp:131) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 773 ; free virtual = 5498
WARNING: [XFORM 203-503] Ignored unroll directive in function 'pointwise_conv2d_fix16.247' (layers_c/pointwise_conv2d.cpp:22:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'pointwise_conv2d_fix16.1' (layers_c/pointwise_conv2d.cpp:22:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'pointwise_conv2d_fix16.136' (layers_c/pointwise_conv2d.cpp:22:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'pointwise_conv2d_fix16' (layers_c/pointwise_conv2d.cpp:22:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'pointwise_conv2d_fix16.2' (layers_c/pointwise_conv2d.cpp:22:1): unrolling factor must be a constant integer.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:33) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:33) in function 'network' completely with a factor of 1.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'pointwise_conv2d_fix16.2' (layers_c/pointwise_conv2d.cpp:22:1): unrolling factor must be a constant integer.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'pointwise_conv2d_fix16' (layers_c/pointwise_conv2d.cpp:22:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'pointwise_conv2d_fix16.136' (layers_c/pointwise_conv2d.cpp:22:1): unrolling factor must be a constant integer.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16.139' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.139' completely with a factor of 3.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'pointwise_conv2d_fix16.1' (layers_c/pointwise_conv2d.cpp:22:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'pointwise_conv2d_fix16.247' (layers_c/pointwise_conv2d.cpp:22:1): unrolling factor must be a constant integer.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16.250' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.250' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_d' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:28) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.1' into 'network' (mnist_AXI_Stream.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.2' into 'network' (mnist_AXI_Stream.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.3' into 'network' (mnist_AXI_Stream.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.244' into 'network' (mnist_AXI_Stream.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16' into 'network' (mnist_AXI_Stream.cpp:131) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.250' (layers_c/depthwise_conv2d.cpp:17:59)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (layers_c/depthwise_conv2d.cpp:17:59)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.139' (layers_c/depthwise_conv2d.cpp:17:59)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (layers_c/depthwise_conv2d.cpp:17:59)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (layers_c/depthwise_conv2d.cpp:5)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 749 ; free virtual = 5474
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.247' to 'pointwise_conv2d_fix' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.1' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.136' to 'pointwise_conv2d_fix.2' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.250' to 'depthwise_conv2d_fix' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix.1' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.139' to 'depthwise_conv2d_fix.2' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.3' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.4' (layers_c/depthwise_conv2d.cpp:17:59)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 758.867 ; gain = 320.000 ; free physical = 580 ; free virtual = 5306
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.4' to 'depthwise_conv2d_fix_4'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.3' to 'depthwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.94 seconds; current allocated memory: 273.368 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 273.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 274.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 275.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 275.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 275.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 275.849 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 276.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 276.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 276.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 277.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 278.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 278.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 278.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 278.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 279.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 279.597 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 280.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 280.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 281.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 281.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 281.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 281.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 282.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 282.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 282.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 283.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 284.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 284.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 284.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 284.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 285.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 285.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 285.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 286.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 286.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 287.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 287.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 288.134 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.93 seconds; current allocated memory: 290.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 291.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 294.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_11ns_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 297.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 299.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 301.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 304.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 307.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 309.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 311.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 314.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 317.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 319.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 320.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 323.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 327.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 328.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 330.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 333.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 336.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_0_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_0_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_1_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_1_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_2_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_2_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
==============================================================
File generated on Sat Nov 02 18:05:40 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sat Nov 02 18:08:31 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 803 ; free virtual = 5498
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 803 ; free virtual = 5498
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive in function 'pointwise_conv2d_fix16(unsigned short, unsigned short, unsigned short, short*, unsigned short, unsigned short, unsigned short, short*, short const*, unsigned short, unsigned short, short const*, unsigned char, unsigned char)' (layers_c/pointwise_conv2d.cpp:22:1): unrolling factor must be a constant integer.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 439.047 ; gain = 0.184 ; free physical = 798 ; free virtual = 5493
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.1' into 'network' (mnist_AXI_Stream.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.2' into 'network' (mnist_AXI_Stream.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.3' into 'network' (mnist_AXI_Stream.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.244' into 'network' (mnist_AXI_Stream.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16' into 'network' (mnist_AXI_Stream.cpp:131) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 793 ; free virtual = 5488
WARNING: [XFORM 203-503] Ignored unroll directive in function 'pointwise_conv2d_fix16.247' (layers_c/pointwise_conv2d.cpp:22:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'pointwise_conv2d_fix16.1' (layers_c/pointwise_conv2d.cpp:22:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'pointwise_conv2d_fix16.136' (layers_c/pointwise_conv2d.cpp:22:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'pointwise_conv2d_fix16' (layers_c/pointwise_conv2d.cpp:22:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'pointwise_conv2d_fix16.2' (layers_c/pointwise_conv2d.cpp:22:1): unrolling factor must be a constant integer.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:33) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:33) in function 'network' completely with a factor of 1.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'pointwise_conv2d_fix16.2' (layers_c/pointwise_conv2d.cpp:22:1): unrolling factor must be a constant integer.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'pointwise_conv2d_fix16' (layers_c/pointwise_conv2d.cpp:22:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'pointwise_conv2d_fix16.136' (layers_c/pointwise_conv2d.cpp:22:1): unrolling factor must be a constant integer.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16.139' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.139' completely with a factor of 3.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'pointwise_conv2d_fix16.1' (layers_c/pointwise_conv2d.cpp:22:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'pointwise_conv2d_fix16.247' (layers_c/pointwise_conv2d.cpp:22:1): unrolling factor must be a constant integer.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16.250' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.250' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_d' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:28) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.1' into 'network' (mnist_AXI_Stream.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.2' into 'network' (mnist_AXI_Stream.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.3' into 'network' (mnist_AXI_Stream.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.244' into 'network' (mnist_AXI_Stream.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16' into 'network' (mnist_AXI_Stream.cpp:131) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.250' (layers_c/depthwise_conv2d.cpp:17:59)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (layers_c/depthwise_conv2d.cpp:17:59)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.139' (layers_c/depthwise_conv2d.cpp:17:59)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (layers_c/depthwise_conv2d.cpp:17:59)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (layers_c/depthwise_conv2d.cpp:5)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 768 ; free virtual = 5464
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.247' to 'pointwise_conv2d_fix' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.1' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.136' to 'pointwise_conv2d_fix.2' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.250' to 'depthwise_conv2d_fix' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix.1' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.139' to 'depthwise_conv2d_fix.2' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.3' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.4' (layers_c/depthwise_conv2d.cpp:17:59)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 758.863 ; gain = 320.000 ; free physical = 599 ; free virtual = 5295
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.4' to 'depthwise_conv2d_fix_4'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.3' to 'depthwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.95 seconds; current allocated memory: 273.379 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 273.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 274.337 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 275.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 275.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 275.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 275.857 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 276.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 276.499 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 276.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 277.458 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 278.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 278.388 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 278.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 278.931 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 279.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 279.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 280.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 280.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 281.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 281.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 281.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 281.925 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 282.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 282.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 282.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 283.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 284.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 284.357 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 284.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 284.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 285.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 285.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 285.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 286.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 286.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 287.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 287.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 288.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.89 seconds; current allocated memory: 290.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 291.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 294.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_11ns_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 297.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 299.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 301.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 304.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 307.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 309.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 311.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 314.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 317.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 319.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 321.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 323.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 327.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 328.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 330.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 333.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 336.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_0_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_0_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_1_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_1_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_2_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_2_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
==============================================================
File generated on Sat Nov 02 18:10:03 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 804 ; free virtual = 5499
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 804 ; free virtual = 5499
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 439.047 ; gain = 0.184 ; free physical = 798 ; free virtual = 5494
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.1' into 'network' (mnist_AXI_Stream.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.2' into 'network' (mnist_AXI_Stream.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.3' into 'network' (mnist_AXI_Stream.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.244' into 'network' (mnist_AXI_Stream.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16' into 'network' (mnist_AXI_Stream.cpp:131) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 439.078 ; gain = 0.215 ; free physical = 794 ; free virtual = 5489
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:33) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:33) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (layers_c/pointwise_conv2d.cpp:21) in function 'pointwise_conv2d_fix16.2' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (layers_c/pointwise_conv2d.cpp:21) in function 'pointwise_conv2d_fix16' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (layers_c/pointwise_conv2d.cpp:21) in function 'pointwise_conv2d_fix16.136' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16.139' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.139' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (layers_c/pointwise_conv2d.cpp:21) in function 'pointwise_conv2d_fix16.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (layers_c/pointwise_conv2d.cpp:21) in function 'pointwise_conv2d_fix16.247' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16.250' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.250' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_d' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:28) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.1' into 'network' (mnist_AXI_Stream.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.2' into 'network' (mnist_AXI_Stream.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.3' into 'network' (mnist_AXI_Stream.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.244' into 'network' (mnist_AXI_Stream.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16' into 'network' (mnist_AXI_Stream.cpp:131) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.250' (layers_c/depthwise_conv2d.cpp:17:59)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (layers_c/depthwise_conv2d.cpp:17:59)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.139' (layers_c/depthwise_conv2d.cpp:17:59)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (layers_c/depthwise_conv2d.cpp:17:59)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (layers_c/depthwise_conv2d.cpp:5)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 768 ; free virtual = 5465
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.247' to 'pointwise_conv2d_fix' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.1' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.136' to 'pointwise_conv2d_fix.2' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.250' to 'depthwise_conv2d_fix' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix.1' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.139' to 'depthwise_conv2d_fix.2' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.3' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.4' (layers_c/depthwise_conv2d.cpp:17:59)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 758.863 ; gain = 320.000 ; free physical = 598 ; free virtual = 5295
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.4' to 'depthwise_conv2d_fix_4'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.3' to 'depthwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.15 seconds; current allocated memory: 273.562 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 273.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 274.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 275.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 275.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 275.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 276.111 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 276.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 276.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 277.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 277.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 278.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 278.655 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 278.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 279.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 279.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 279.971 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 280.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 280.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 281.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 281.858 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 282.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 282.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 282.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 282.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 283.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 283.880 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 284.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 284.865 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 285.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 285.420 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 285.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 285.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 286.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 286.880 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 287.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 287.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 288.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 288.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.97 seconds; current allocated memory: 291.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 292.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 295.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_16ns_16ns_16ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_11ns_27_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 298.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 300.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 302.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 305.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_16ns_16ns_16ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14ns_30_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 308.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 310.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 313.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 316.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_16ns_16ns_16ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 319.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 321.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 322.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 325.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_16ns_16ns_16ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14ns_30_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 329.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 331.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 332.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 335.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_16ns_16ns_16ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 339.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_0_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_0_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_1_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_1_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_2_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_2_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101]==============================================================
File generated on Sat Nov 02 18:11:51 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sat Nov 02 18:15:35 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 794 ; free virtual = 5491
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 794 ; free virtual = 5491
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 439.051 ; gain = 0.184 ; free physical = 789 ; free virtual = 5487
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.1' into 'network' (mnist_AXI_Stream.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.2' into 'network' (mnist_AXI_Stream.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.3' into 'network' (mnist_AXI_Stream.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.244' into 'network' (mnist_AXI_Stream.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16' into 'network' (mnist_AXI_Stream.cpp:131) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 439.082 ; gain = 0.215 ; free physical = 784 ; free virtual = 5482
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:33) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:33) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/depthwise_conv2d.cpp:19) in function 'depthwise_conv2d_fix16.2' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:22) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:24) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/depthwise_conv2d.cpp:19) in function 'depthwise_conv2d_fix16' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:22) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:24) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/depthwise_conv2d.cpp:19) in function 'depthwise_conv2d_fix16.139' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:22) in function 'depthwise_conv2d_fix16.139' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:24) in function 'depthwise_conv2d_fix16.139' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/depthwise_conv2d.cpp:19) in function 'depthwise_conv2d_fix16.1' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:22) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:24) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/depthwise_conv2d.cpp:19) in function 'depthwise_conv2d_fix16.250' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:22) in function 'depthwise_conv2d_fix16.250' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:24) in function 'depthwise_conv2d_fix16.250' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_d' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:28) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.1' into 'network' (mnist_AXI_Stream.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.2' into 'network' (mnist_AXI_Stream.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.3' into 'network' (mnist_AXI_Stream.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.244' into 'network' (mnist_AXI_Stream.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16' into 'network' (mnist_AXI_Stream.cpp:131) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.250' (layers_c/depthwise_conv2d.cpp:17:59)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (layers_c/depthwise_conv2d.cpp:17:59)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.139' (layers_c/depthwise_conv2d.cpp:17:59)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (layers_c/depthwise_conv2d.cpp:17:59)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (layers_c/depthwise_conv2d.cpp:5)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 756 ; free virtual = 5455
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.247' to 'pointwise_conv2d_fix' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.1' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.136' to 'pointwise_conv2d_fix.2' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.250' to 'depthwise_conv2d_fix' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix.1' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.139' to 'depthwise_conv2d_fix.2' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.3' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.4' (layers_c/depthwise_conv2d.cpp:17:59)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 758.867 ; gain = 320.000 ; free physical = 588 ; free virtual = 5287
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.4' to 'depthwise_conv2d_fix_4'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.3' to 'depthwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.32 seconds; current allocated memory: 279.013 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 279.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 280.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 281.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 282.146 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 282.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 282.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 283.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 283.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 283.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 284.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 286.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 286.487 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 286.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 287.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 287.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 287.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 288.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 289.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 290.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 290.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 291.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 291.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 291.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 291.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 292.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 293.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 294.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 294.955 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 295.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 295.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 295.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 296.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 296.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 297.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 298.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 299.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 299.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 300.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.67 seconds; current allocated memory: 302.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.5 seconds; current allocated memory: 304.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 308.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_11ns_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 313.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 315.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 317.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 322.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 327.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 329.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 332.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 336.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 342.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 343.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 345.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 349.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 355.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 357.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 359.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 363.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 369.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_0_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_0_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_1_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_1_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_2_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_2_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_3_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_3_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_3_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_3_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_3_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_3_wi' will not be exposed as RTL port.
==============================================================
File generated on Sat Nov 02 18:17:18 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 788 ; free virtual = 5488
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 789 ; free virtual = 5488
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 439.047 ; gain = 0.184 ; free physical = 783 ; free virtual = 5483
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.1' into 'network' (mnist_AXI_Stream.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.2' into 'network' (mnist_AXI_Stream.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.3' into 'network' (mnist_AXI_Stream.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.244' into 'network' (mnist_AXI_Stream.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16' into 'network' (mnist_AXI_Stream.cpp:131) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 439.078 ; gain = 0.215 ; free physical = 778 ; free virtual = 5479
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:33) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:33) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/depthwise_conv2d.cpp:19) in function 'depthwise_conv2d_fix16.2' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:22) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:24) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/depthwise_conv2d.cpp:19) in function 'depthwise_conv2d_fix16' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:22) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:24) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/depthwise_conv2d.cpp:19) in function 'depthwise_conv2d_fix16.139' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:22) in function 'depthwise_conv2d_fix16.139' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:24) in function 'depthwise_conv2d_fix16.139' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/depthwise_conv2d.cpp:19) in function 'depthwise_conv2d_fix16.1' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:22) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:24) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/depthwise_conv2d.cpp:19) in function 'depthwise_conv2d_fix16.250' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:22) in function 'depthwise_conv2d_fix16.250' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:24) in function 'depthwise_conv2d_fix16.250' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_d' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:28) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.1' into 'network' (mnist_AXI_Stream.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.2' into 'network' (mnist_AXI_Stream.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.3' into 'network' (mnist_AXI_Stream.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.244' into 'network' (mnist_AXI_Stream.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16' into 'network' (mnist_AXI_Stream.cpp:131) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.250' (layers_c/depthwise_conv2d.cpp:17:59)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (layers_c/depthwise_conv2d.cpp:17:59)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.139' (layers_c/depthwise_conv2d.cpp:17:59)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (layers_c/depthwise_conv2d.cpp:17:59)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (layers_c/depthwise_conv2d.cpp:5)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 749 ; free virtual = 5451
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.247' to 'pointwise_conv2d_fix' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.1' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.136' to 'pointwise_conv2d_fix.2' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.250' to 'depthwise_conv2d_fix' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix.1' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.139' to 'depthwise_conv2d_fix.2' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.3' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.4' (layers_c/depthwise_conv2d.cpp:17:59)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 758.863 ; gain = 320.000 ; free physical = 581 ; free virtual = 5283
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.4' to 'depthwise_conv2d_fix_4'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.3' to 'depthwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.56 seconds; current allocated memory: 278.085 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 278.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 279.437 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 280.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 281.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 281.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 281.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 281.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 282.232 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 282.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 283.592 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 284.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 285.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 285.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 285.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 286.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 286.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 286.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 287.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 288.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 289.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 289.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 289.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 290.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 290.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 290.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 291.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 292.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 293.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 293.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 293.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 294.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 294.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 294.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 295.698 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 296.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 297.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 297.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 298.140 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.62 seconds; current allocated memory: 301.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.5 seconds; current allocated memory: 302.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 27 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 305.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_11ns_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 311.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 313.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 315.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 27 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 319.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 325.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 326.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 329.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 27 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 333.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 338.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 340.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 342.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 27 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 345.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 351.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 353.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 354.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 27 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 358.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 364.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_0_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_0_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_1_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_1_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_2_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_2_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_3_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_3_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_3_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_3_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_3_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_3_wi' will not be exposed as RTL port.
==============================================================
File generated on Sat Nov 02 18:18:50 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 776 ; free virtual = 5476
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 776 ; free virtual = 5476
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 439.051 ; gain = 0.184 ; free physical = 771 ; free virtual = 5472
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.1' into 'network' (mnist_AXI_Stream.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.2' into 'network' (mnist_AXI_Stream.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.3' into 'network' (mnist_AXI_Stream.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.244' into 'network' (mnist_AXI_Stream.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16' into 'network' (mnist_AXI_Stream.cpp:131) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 439.082 ; gain = 0.215 ; free physical = 766 ; free virtual = 5467
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:33) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:33) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/depthwise_conv2d.cpp:19) in function 'depthwise_conv2d_fix16.2' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:22) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:24) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/depthwise_conv2d.cpp:19) in function 'depthwise_conv2d_fix16' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:22) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:24) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/depthwise_conv2d.cpp:19) in function 'depthwise_conv2d_fix16.139' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:22) in function 'depthwise_conv2d_fix16.139' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:24) in function 'depthwise_conv2d_fix16.139' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/depthwise_conv2d.cpp:19) in function 'depthwise_conv2d_fix16.1' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:22) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:24) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/depthwise_conv2d.cpp:19) in function 'depthwise_conv2d_fix16.250' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:22) in function 'depthwise_conv2d_fix16.250' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:24) in function 'depthwise_conv2d_fix16.250' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_d' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:28) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.1' into 'network' (mnist_AXI_Stream.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.2' into 'network' (mnist_AXI_Stream.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.3' into 'network' (mnist_AXI_Stream.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.244' into 'network' (mnist_AXI_Stream.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16' into 'network' (mnist_AXI_Stream.cpp:131) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.250' (layers_c/depthwise_conv2d.cpp:17:59)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (layers_c/depthwise_conv2d.cpp:17:59)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.139' (layers_c/depthwise_conv2d.cpp:17:59)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (layers_c/depthwise_conv2d.cpp:17:59)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (layers_c/depthwise_conv2d.cpp:5)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 740 ; free virtual = 5442
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.247' to 'pointwise_conv2d_fix' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.1' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.136' to 'pointwise_conv2d_fix.2' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.250' to 'depthwise_conv2d_fix' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix.1' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.139' to 'depthwise_conv2d_fix.2' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.3' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.4' (layers_c/depthwise_conv2d.cpp:17:59)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 758.867 ; gain = 320.000 ; free physical = 573 ; free virtual = 5275
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.4' to 'depthwise_conv2d_fix_4'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.3' to 'depthwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.4 seconds; current allocated memory: 275.974 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 276.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 277.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 277.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 278.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 278.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 278.838 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 279.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 279.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 279.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 280.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 281.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 281.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 282.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 282.373 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 282.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 283.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 283.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 284.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 285.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 285.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 285.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 285.838 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 286.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 286.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 286.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 287.464 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 288.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 288.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 288.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 289.192 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 289.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 289.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 290.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 290.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 291.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 291.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 292.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 292.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.25 seconds; current allocated memory: 295.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 296.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 299.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_11ns_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 303.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 305.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 307.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 311.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 315.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 317.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 319.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 322.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 326.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 328.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 330.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 333.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 337.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 339.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 341.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 344.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 348.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_0_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_0_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_1_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_1_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_2_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_2_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_3_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_3_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_3_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_3_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_3_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_3_wi' will not be exposed as RTL port.
==============================================================
File generated on Sat Nov 02 18:27:57 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 771 ; free virtual = 5471
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 771 ; free virtual = 5471
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 439.047 ; gain = 0.184 ; free physical = 764 ; free virtual = 5466
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.1' into 'network' (mnist_AXI_Stream.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.2' into 'network' (mnist_AXI_Stream.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.3' into 'network' (mnist_AXI_Stream.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.244' into 'network' (mnist_AXI_Stream.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16' into 'network' (mnist_AXI_Stream.cpp:131) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 439.078 ; gain = 0.215 ; free physical = 760 ; free virtual = 5461
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:33) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:33) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/depthwise_conv2d.cpp:19) in function 'depthwise_conv2d_fix16.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/depthwise_conv2d.cpp:19) in function 'depthwise_conv2d_fix16' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/depthwise_conv2d.cpp:19) in function 'depthwise_conv2d_fix16.139' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/depthwise_conv2d.cpp:19) in function 'depthwise_conv2d_fix16.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/depthwise_conv2d.cpp:19) in function 'depthwise_conv2d_fix16.250' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_d' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:28) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.1' into 'network' (mnist_AXI_Stream.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.2' into 'network' (mnist_AXI_Stream.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.3' into 'network' (mnist_AXI_Stream.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.244' into 'network' (mnist_AXI_Stream.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16' into 'network' (mnist_AXI_Stream.cpp:131) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 734 ; free virtual = 5436
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.247' to 'pointwise_conv2d_fix' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.1' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.136' to 'pointwise_conv2d_fix.2' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.250' to 'depthwise_conv2d_fix' (layers_c/depthwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix.1' (layers_c/depthwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.139' to 'depthwise_conv2d_fix.2' (layers_c/depthwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.3' (layers_c/depthwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.4' (layers_c/depthwise_conv2d.cpp:17:60)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 758.863 ; gain = 320.000 ; free physical = 570 ; free virtual = 5272
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.4' to 'depthwise_conv2d_fix_4'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.3' to 'depthwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.81 seconds; current allocated memory: 272.736 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 273.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 273.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 274.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 274.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 274.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 274.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 275.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 275.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 275.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 276.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 276.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 277.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 277.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 277.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 278.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 278.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 278.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 279.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 279.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 280.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 280.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 280.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 280.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 281.146 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 281.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 281.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 282.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 282.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 283.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 283.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 283.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 283.825 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 284.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 284.674 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 285.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 285.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 285.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 286.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.72 seconds; current allocated memory: 288.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 289.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 292.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_11ns_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 295.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 296.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 299.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 301.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 304.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 306.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 308.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 311.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 313.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 315.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 317.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 319.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 322.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 324.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 326.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 328.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 331.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_0_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_0_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_1_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_1_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_2_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_2_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_3_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_3_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_3_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_3_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_3_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_3_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_3_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_3_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_4_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_4_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_4_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_4_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_4_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_4_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_4_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_4_ar' will not be exposed as RTL port.
INFO: [RTGEN 206-100]==============================================================
File generated on Sat Nov 02 18:30:40 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 767 ; free virtual = 5467
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 767 ; free virtual = 5467
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive in function 'depthwise_conv2d_fix16(unsigned short, unsigned short, unsigned short, short*, unsigned short, unsigned short, unsigned short, short*, short const*, unsigned short, unsigned short, short const*, unsigned char, unsigned char)' (layers_c/depthwise_conv2d.cpp:23:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'depthwise_conv2d_fix16(unsigned short, unsigned short, unsigned short, short*, unsigned short, unsigned short, unsigned short, short*, short const*, unsigned short, unsigned short, short const*, unsigned char, unsigned char)' (layers_c/depthwise_conv2d.cpp:25:1): unrolling factor must be a constant integer.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 439.051 ; gain = 0.184 ; free physical = 762 ; free virtual = 5463
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.1' into 'network' (mnist_AXI_Stream.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.2' into 'network' (mnist_AXI_Stream.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.3' into 'network' (mnist_AXI_Stream.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.244' into 'network' (mnist_AXI_Stream.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16' into 'network' (mnist_AXI_Stream.cpp:131) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 757 ; free virtual = 5459
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:33) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:33) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:22) in function 'depthwise_conv2d_fix16.2': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:24) in function 'depthwise_conv2d_fix16.2': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/depthwise_conv2d.cpp:19) in function 'depthwise_conv2d_fix16.2' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:22) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:24) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:22) in function 'depthwise_conv2d_fix16': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:24) in function 'depthwise_conv2d_fix16': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/depthwise_conv2d.cpp:19) in function 'depthwise_conv2d_fix16' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:22) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:24) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:22) in function 'depthwise_conv2d_fix16.139': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:24) in function 'depthwise_conv2d_fix16.139': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/depthwise_conv2d.cpp:19) in function 'depthwise_conv2d_fix16.139' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:22) in function 'depthwise_conv2d_fix16.139' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:24) in function 'depthwise_conv2d_fix16.139' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:22) in function 'depthwise_conv2d_fix16.1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:24) in function 'depthwise_conv2d_fix16.1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/depthwise_conv2d.cpp:19) in function 'depthwise_conv2d_fix16.1' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:22) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:24) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:22) in function 'depthwise_conv2d_fix16.250': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:24) in function 'depthwise_conv2d_fix16.250': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (layers_c/depthwise_conv2d.cpp:19) in function 'depthwise_conv2d_fix16.250' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:22) in function 'depthwise_conv2d_fix16.250' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:24) in function 'depthwise_conv2d_fix16.250' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_d' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:28) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.1' into 'network' (mnist_AXI_Stream.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.2' into 'network' (mnist_AXI_Stream.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.3' into 'network' (mnist_AXI_Stream.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.244' into 'network' (mnist_AXI_Stream.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16' into 'network' (mnist_AXI_Stream.cpp:131) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.250' (layers_c/depthwise_conv2d.cpp:17:59)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (layers_c/depthwise_conv2d.cpp:17:59)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.139' (layers_c/depthwise_conv2d.cpp:17:59)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (layers_c/depthwise_conv2d.cpp:17:59)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (layers_c/depthwise_conv2d.cpp:5)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 730 ; free virtual = 5433
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.247' to 'pointwise_conv2d_fix' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.1' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.136' to 'pointwise_conv2d_fix.2' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.250' to 'depthwise_conv2d_fix' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix.1' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.139' to 'depthwise_conv2d_fix.2' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.3' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.4' (layers_c/depthwise_conv2d.cpp:17:59)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 758.867 ; gain = 320.000 ; free physical = 561 ; free virtual = 5263
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.4' to 'depthwise_conv2d_fix_4'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.3' to 'depthwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.46 seconds; current allocated memory: 276.391 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 276.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 277.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 278.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 278.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 279.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 279.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 279.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 280.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 280.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 281.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 281.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 282.267 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 282.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 282.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 283.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 283.522 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 283.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 284.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 285.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 285.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 286.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 286.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 286.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 286.831 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 287.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 287.940 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 288.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 289.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 289.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 289.655 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 289.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 290.171 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 290.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 291.279 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 292.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 292.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 292.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 293.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.17 seconds; current allocated memory: 296.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 297.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 300.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_11ns_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 304.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 306.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 308.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 311.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 315.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 317.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 319.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 323.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 327.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 329.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 330.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 334.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 338.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 340.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 341.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 345.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 349.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_0_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_0_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_1_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_1_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_2_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_2_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_3_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_3_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_3_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_3_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_3_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_3_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_3_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_3_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_4_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_4_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_4_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_4_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_4_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_4_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_4_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_4_ar' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 355.125 MB.
INFO: [RTMG 210-279] Implementing memory 'depthwise_conv2d_fix_SeparableConv2D_0_w_s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'depthwise_conv2d_fix_2_SeparableConv2D_1_w_s_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_2_SeparableConv2D_1_b_s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'depthwise_conv2d_fix_4_SeparableConv2D_2_w_s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_4_SeparableConv2D_2_b_s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'depthwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'depthwise_conv2d_fix_1_SeparableConv2D_4_w_s_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_SeparableConv2D_0_m_s_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_SeparableConv2D_0_ar_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_MaxPooling2D_0_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_SeparableConv2D_1_ar_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_MaxPooling2D_1_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_2_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_3_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_Padding2D_4_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'network_input_0_array_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_out_0_keep_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_out_0_id_V_ram (RAM)' using distributed RAMs.
==============================================================
File generated on Sat Nov 02 18:32:23 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sat Nov 02 18:36:58 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 803 ; free virtual = 5478
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 803 ; free virtual = 5479
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive in function 'depthwise_conv2d_fix16(unsigned short, unsigned short, unsigned short, short*, unsigned short, unsigned short, unsigned short, short*, short const*, unsigned short, unsigned short, short const*, unsigned char, unsigned char)' (layers_c/depthwise_conv2d.cpp:22:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function 'depthwise_conv2d_fix16(unsigned short, unsigned short, unsigned short, short*, unsigned short, unsigned short, unsigned short, short*, short const*, unsigned short, unsigned short, short const*, unsigned char, unsigned char)' (layers_c/depthwise_conv2d.cpp:24:1): unrolling factor must be a constant integer.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 439.047 ; gain = 0.184 ; free physical = 798 ; free virtual = 5474
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.1' into 'network' (mnist_AXI_Stream.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.2' into 'network' (mnist_AXI_Stream.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.3' into 'network' (mnist_AXI_Stream.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.244' into 'network' (mnist_AXI_Stream.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16' into 'network' (mnist_AXI_Stream.cpp:131) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 793 ; free virtual = 5470
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:33) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:33) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16.2': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16.139': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.139': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16.139' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.139' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16.1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16.250': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.250': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (layers_c/depthwise_conv2d.cpp:21) in function 'depthwise_conv2d_fix16.250' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.250' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_d' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:28) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.1' into 'network' (mnist_AXI_Stream.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.2' into 'network' (mnist_AXI_Stream.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.3' into 'network' (mnist_AXI_Stream.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.244' into 'network' (mnist_AXI_Stream.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16' into 'network' (mnist_AXI_Stream.cpp:131) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.250' (layers_c/depthwise_conv2d.cpp:17:59)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (layers_c/depthwise_conv2d.cpp:17:59)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.139' (layers_c/depthwise_conv2d.cpp:17:59)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (layers_c/depthwise_conv2d.cpp:17:59)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (layers_c/depthwise_conv2d.cpp:5)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 769 ; free virtual = 5446
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.247' to 'pointwise_conv2d_fix' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.1' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.136' to 'pointwise_conv2d_fix.2' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.250' to 'depthwise_conv2d_fix' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix.1' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.139' to 'depthwise_conv2d_fix.2' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.3' (layers_c/depthwise_conv2d.cpp:17:59)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.4' (layers_c/depthwise_conv2d.cpp:17:59)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 758.863 ; gain = 320.000 ; free physical = 600 ; free virtual = 5277
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.4' to 'depthwise_conv2d_fix_4'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.3' to 'depthwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.88 seconds; current allocated memory: 273.404 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 273.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 274.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 275.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 275.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 275.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 275.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 276.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 276.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 276.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 277.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 278.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 278.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 278.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 278.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 279.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 279.619 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 280.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 280.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 281.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 281.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 281.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 281.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 282.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 282.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 282.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 283.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 284.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 284.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 284.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 284.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 285.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 285.385 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 285.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 286.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 286.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 287.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 287.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 288.140 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.83 seconds; current allocated memory: 290.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 291.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 294.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_11ns_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 297.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 299.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 301.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 304.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 307.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 309.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 311.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 314.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 317.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 319.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 321.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 323.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 327.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 328.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 330.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 333.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 336.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_0_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_0_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_1_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_1_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_de' is power-on initialization.
==============================================================
File generated on Sat Nov 02 18:42:19 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 787 ; free virtual = 5465
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 438.980 ; gain = 0.117 ; free physical = 788 ; free virtual = 5465
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 439.047 ; gain = 0.184 ; free physical = 782 ; free virtual = 5460
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.1' into 'network' (mnist_AXI_Stream.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.2' into 'network' (mnist_AXI_Stream.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.3' into 'network' (mnist_AXI_Stream.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.244' into 'network' (mnist_AXI_Stream.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16' into 'network' (mnist_AXI_Stream.cpp:131) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 439.078 ; gain = 0.215 ; free physical = 777 ; free virtual = 5455
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:33) in function 'network' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:33) in function 'network' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.2' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (layers_c/padding2d.cpp:41) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (layers_c/padding2d.cpp:53) in function 'padding2d_fix16.4' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_d' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 65535 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:28) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.1' into 'network' (mnist_AXI_Stream.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.2' into 'network' (mnist_AXI_Stream.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.3' into 'network' (mnist_AXI_Stream.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.244' into 'network' (mnist_AXI_Stream.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16' into 'network' (mnist_AXI_Stream.cpp:131) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'Loop-0-1' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 30 for loop 'Loop-0-2-0' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.250' (layers_c/depthwise_conv2d.cpp:17:60)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (layers_c/depthwise_conv2d.cpp:17:60)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.139' (layers_c/depthwise_conv2d.cpp:17:60)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (layers_c/depthwise_conv2d.cpp:17:60)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (layers_c/depthwise_conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 566.863 ; gain = 128.000 ; free physical = 752 ; free virtual = 5431
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.247' to 'pointwise_conv2d_fix' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.1' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.136' to 'pointwise_conv2d_fix.2' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.250' to 'depthwise_conv2d_fix' (layers_c/depthwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix.1' (layers_c/depthwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.139' to 'depthwise_conv2d_fix.2' (layers_c/depthwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.3' (layers_c/depthwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.4' (layers_c/depthwise_conv2d.cpp:17:60)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 758.863 ; gain = 320.000 ; free physical = 588 ; free virtual = 5268
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.4' to 'depthwise_conv2d_fix_4'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.3' to 'depthwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.1 seconds; current allocated memory: 270.643 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 270.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 271.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 271.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 271.959 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 272.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 272.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 272.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 273.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 273.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 273.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 274.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 274.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 274.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 275.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 275.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 275.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 276.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 276.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 276.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 277.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 277.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 277.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 277.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 278.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 278.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 278.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 279.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 279.370 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 279.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 279.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 280.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 280.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 280.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 281.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 281.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 281.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 281.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 282.596 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.34 seconds; current allocated memory: 284.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_5ns_16ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 285.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 288.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_11ns_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 290.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 291.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 293.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 296.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 298.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 300.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 302.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 304.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 306.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 308.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 310.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 312.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 314.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 316.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 317.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 320.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 322.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_0_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_0_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_1_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_1_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_2_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_2_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_2_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_2_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_3_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_3_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_3_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_3_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_3_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_3_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_3_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_3_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_3_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_3_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_3_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'UpSampling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'UpSampling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'UpSampling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_4_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_4_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_4_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_4_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_4_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_4_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_4_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_4_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_4_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_4_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_4_ar' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
==============================================================
File generated on Thu Nov 07 15:51:06 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 07 15:53:54 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1342 ; free virtual = 6950
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 438.984 ; gain = 0.117 ; free physical = 1342 ; free virtual = 6950
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 439.051 ; gain = 0.184 ; free physical = 1332 ; free virtual = 6947
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.1' into 'network' (mnist_AXI_Stream.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.2' into 'network' (mnist_AXI_Stream.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.3' into 'network' (mnist_AXI_Stream.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.244' into 'network' (mnist_AXI_Stream.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16' into 'network' (mnist_AXI_Stream.cpp:131) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 439.078 ; gain = 0.211 ; free physical = 1326 ; free virtual = 6941
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:33) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:33) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_d' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:28) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.1' into 'network' (mnist_AXI_Stream.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.2' into 'network' (mnist_AXI_Stream.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.3' into 'network' (mnist_AXI_Stream.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.244' into 'network' (mnist_AXI_Stream.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16' into 'network' (mnist_AXI_Stream.cpp:131) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 29 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 31 for loop 'Loop-0-2' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16.3' (layers_c/padding2d.cpp:12:49)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16.2' (layers_c/padding2d.cpp:12:49)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16.1' (layers_c/padding2d.cpp:12:49)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (layers_c/padding2d.cpp:6)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.250' (layers_c/depthwise_conv2d.cpp:17:60)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (layers_c/depthwise_conv2d.cpp:17:60)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.139' (layers_c/depthwise_conv2d.cpp:17:60)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (layers_c/depthwise_conv2d.cpp:17:60)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (layers_c/depthwise_conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 566.867 ; gain = 128.000 ; free physical = 1301 ; free virtual = 6918
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.247' to 'pointwise_conv2d_fix' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.1' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.136' to 'pointwise_conv2d_fix.2' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.250' to 'depthwise_conv2d_fix' (layers_c/depthwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix.1' (layers_c/depthwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.139' to 'depthwise_conv2d_fix.2' (layers_c/depthwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.3' (layers_c/depthwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.4' (layers_c/depthwise_conv2d.cpp:17:60)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 758.867 ; gain = 320.000 ; free physical = 1137 ; free virtual = 6754
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.4' to 'depthwise_conv2d_fix_4'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.3' to 'depthwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.5 seconds; current allocated memory: 270.359 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 270.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 271.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 271.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 271.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 272.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 272.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 272.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 273.042 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 273.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 273.752 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 274.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 274.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 274.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 274.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 275.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 275.511 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 275.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 276.264 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 276.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 276.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 277.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 277.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 277.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 277.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 278.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 278.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 278.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 279.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 279.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 279.653 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 279.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 280.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 280.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 280.839 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 281.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 281.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 281.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 282.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.3 seconds; current allocated memory: 284.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 285.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 287.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_11ns_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 289.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 291.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 293.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 296.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 298.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 300.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 302.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 304.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 306.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 308.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 309.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 312.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 314.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 315.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 317.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 319.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 321.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_0_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_0_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_1_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_1_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING==============================================================
File generated on Thu Nov 07 15:59:57 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 07 16:07:04 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 07 16:11:28 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 07 16:12:48 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 07 16:26:48 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 07 16:30:21 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 07 16:37:25 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 08 14:34:20 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 08 14:40:10 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 08 14:41:08 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from mnist_AXI_Stream.cpp:1:
In file included from mnist_AXI_Stream.cpp:6:
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 438.977 ; gain = 0.117 ; free physical = 311 ; free virtual = 5726
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 438.977 ; gain = 0.117 ; free physical = 311 ; free virtual = 5726
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 439.043 ; gain = 0.184 ; free physical = 301 ; free virtual = 5722
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.1' into 'network' (mnist_AXI_Stream.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.2' into 'network' (mnist_AXI_Stream.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.3' into 'network' (mnist_AXI_Stream.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.244' into 'network' (mnist_AXI_Stream.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16' into 'network' (mnist_AXI_Stream.cpp:131) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 439.070 ; gain = 0.211 ; free physical = 296 ; free virtual = 5718
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mnist_AXI_Stream.cpp:33) in function 'network' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mnist_AXI_Stream.cpp:33) in function 'network' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.keep.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.strb.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.user.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.last.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.id.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.dest.V' (mnist_AXI_Stream.cpp:31) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_d' automatically.
INFO: [XFORM 203-102] Partitioning array 'input_0_array' (mnist_AXI_Stream.cpp:28) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_p.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_3_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_2_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_p' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_p.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_1_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_p.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.1' into 'network' (mnist_AXI_Stream.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.2' into 'network' (mnist_AXI_Stream.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.3' into 'network' (mnist_AXI_Stream.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16.244' into 'network' (mnist_AXI_Stream.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'separable_conv2d_fix16' into 'network' (mnist_AXI_Stream.cpp:131) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 29 for loop 'Loop-0-0' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-2' in function 'padding2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 31 for loop 'Loop-0-2' in function 'padding2d_fix16.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16.3' (layers_c/padding2d.cpp:12:49)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16.2' (layers_c/padding2d.cpp:12:49)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16.1' (layers_c/padding2d.cpp:12:49)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (layers_c/padding2d.cpp:6)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.250' (layers_c/depthwise_conv2d.cpp:17:60)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (layers_c/depthwise_conv2d.cpp:17:60)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.139' (layers_c/depthwise_conv2d.cpp:17:60)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (layers_c/depthwise_conv2d.cpp:17:60)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (layers_c/depthwise_conv2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 566.859 ; gain = 128.000 ; free physical = 271 ; free virtual = 5694
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.247' to 'pointwise_conv2d_fix' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.1' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.136' to 'pointwise_conv2d_fix.2' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (layers_c/pointwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.250' to 'depthwise_conv2d_fix' (layers_c/depthwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix.1' (layers_c/depthwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.139' to 'depthwise_conv2d_fix.2' (layers_c/depthwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.3' (layers_c/depthwise_conv2d.cpp:17:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.4' (layers_c/depthwise_conv2d.cpp:17:60)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 758.859 ; gain = 320.000 ; free physical = 124 ; free virtual = 5527
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.4' to 'padding2d_fix16_4'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling2d_fix16.1' to 'max_pooling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.3' to 'padding2d_fix16_3'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.2' to 'padding2d_fix16_2'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.4' to 'depthwise_conv2d_fix_4'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
WARNING: [SYN 201-103] Legalizing function name 'up_sampling2d_fix16.1' to 'up_sampling2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'padding2d_fix16.1' to 'padding2d_fix16_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.3' to 'depthwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.08 seconds; current allocated memory: 270.309 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 270.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 271.134 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 271.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 271.764 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 272.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 272.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 272.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 272.974 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 273.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 273.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 274.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 274.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 274.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 274.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 275.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 275.475 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 275.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 276.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 276.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 276.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 277.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 277.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 277.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 277.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 278.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 278.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 278.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 279.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 279.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 279.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 279.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 280.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 280.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 280.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 281.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 281.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 281.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 282.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.36 seconds; current allocated memory: 284.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_4'.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 285.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 287.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_11ns_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 289.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 291.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_3'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 293.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 296.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 298.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 299.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_2'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 302.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 304.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 306.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 308.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 309.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 312.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 314.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 315.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 317.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 319.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 321.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Global array 'Padding2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_0_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_0_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_0_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_0_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_0_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_0_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_0_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_de' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_de' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_he' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_he' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'SeparableConv2D_1_wi' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'SeparableConv2D_1_wi' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_1_m_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'SeparableConv2D_1_ar' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_heigh' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_heigh' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'MaxPooling2D_1_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'MaxPooling2D_1_width' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MaxPooling2D_1_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Padding2D_2_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_depth' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_depth' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_height' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_height' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Padding2D_2_width' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'Padding2D_2_width' will not be exposed as RTL port.
WARNING==============================================================
File generated on Fri Nov 08 14:42:42 JST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
