{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1711882549003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus II 64-Bit " "Running Quartus II 64-Bit Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711882549003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 31 13:55:48 2024 " "Processing started: Sun Mar 31 13:55:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711882549003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1711882549003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IPblock -c IPblock --convert_bdf_to_verilog=D:/GITEA/GitHub/ES/pcbteach/IPblock/IPblock.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off IPblock -c IPblock --convert_bdf_to_verilog=D:/GITEA/GitHub/ES/pcbteach/IPblock/IPblock.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1711882549003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ipblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IPblock " "Found entity 1: IPblock" {  } { { "ipblock.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/IPblock/ipblock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711882549202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711882549202 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1711882549218 ""}
{ "Error" "EGDFX_IS_KEYWORD_IN_VERILOG" "output " "Name \"output\" contains Verilog HDL keyword" {  } { { "ipblock.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/IPblock/ipblock.bdf" { { 392 792 936 504 "inst6" "" } } } }  } 0 275072 "Name \"%1!s!\" contains Verilog HDL keyword" 0 0 "Quartus II" 0 -1 1711882549221 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1711882549221 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Verilog File 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Create Verilog File was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4589 " "Peak virtual memory: 4589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711882549233 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 31 13:55:49 2024 " "Processing ended: Sun Mar 31 13:55:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711882549233 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711882549233 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711882549233 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1711882549233 ""}
