Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Traffic_top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Traffic_top_level.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Traffic_top_level"
Output Format                      : NGC
Target Device                      : xc3s50-5-pq208

---- Source Options
Top Module Name                    : Traffic_top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/trrafic_light/Conter_top.vhd" in Library work.
Architecture beh of Entity counter_top is up to date.
Compiling vhdl file "C:/trrafic_light/SM.vhd" in Library work.
Architecture behavioral of Entity traffic_state_machine is up to date.
Compiling vhdl file "C:/trrafic_light/Traffic_state_machine.vhd" in Library work.
Entity <traffic_top_level> compiled.
Entity <traffic_top_level> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Traffic_top_level> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <counter_top> in library <work> (architecture <beh>).

Analyzing hierarchy for entity <Traffic_state_machine> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Traffic_top_level> in library <work> (Architecture <behavioral>).
Entity <Traffic_top_level> analyzed. Unit <Traffic_top_level> generated.

Analyzing Entity <counter_top> in library <work> (Architecture <beh>).
Entity <counter_top> analyzed. Unit <counter_top> generated.

Analyzing Entity <Traffic_state_machine> in library <work> (Architecture <Behavioral>).
Entity <Traffic_state_machine> analyzed. Unit <Traffic_state_machine> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <counter_top>.
    Related source file is "C:/trrafic_light/Conter_top.vhd".
    Found 9-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <counter_top> synthesized.


Synthesizing Unit <Traffic_state_machine>.
    Related source file is "C:/trrafic_light/SM.vhd".
WARNING:Xst:647 - Input <car_time> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 17                                             |
    | Inputs             | 5                                              |
    | Outputs            | 10                                             |
    | Clock              | Clock                     (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | ew_green                                       |
    | Power Up State     | ew_green                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <pedEW_temp>.
    Found 1-bit register for signal <pedNS_temp>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 D-type flip-flop(s).
Unit <Traffic_state_machine> synthesized.


Synthesizing Unit <Traffic_top_level>.
    Related source file is "C:/trrafic_light/Traffic_state_machine.vhd".
    Found 1-bit register for signal <CarNS_sync>.
    Found 1-bit register for signal <PedEW_sync>.
    Found 1-bit register for signal <PedNS_sync>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Traffic_top_level> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 9-bit up counter                                      : 1
# Registers                                            : 5
 1-bit register                                        : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <State_machine/state/FSM> on signal <state[1:6]> with one-hot encoding.
----------------------
 State    | Encoding
----------------------
 ew_green | 000001
 ew_amber | 000010
 nsg      | 010000
 ns_amber | 100000
 ns_walk  | 001000
 ew_walk  | 000100
----------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 9-bit up counter                                      : 1
# Registers                                            : 5
 Flip-Flops                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Traffic_top_level> ...

Optimizing unit <Traffic_state_machine> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Traffic_top_level, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 20
 Flip-Flops                                            : 20

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Traffic_top_level.ngr
Top Level Output File Name         : Traffic_top_level
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 60
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 8
#      LUT2                        : 5
#      LUT2_D                      : 2
#      LUT3                        : 1
#      LUT3_D                      : 1
#      LUT4                        : 18
#      LUT4_D                      : 4
#      MUXCY                       : 8
#      VCC                         : 1
#      XORCY                       : 9
# FlipFlops/Latches                : 20
#      FDC                         : 17
#      FDCE                        : 2
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 4
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-5 

 Number of Slices:                       22  out of    768     2%  
 Number of Slice Flip Flops:             20  out of   1536     1%  
 Number of 4 input LUTs:                 41  out of   1536     2%  
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    124    10%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clock                              | BUFGP                  | 20    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Reset                              | IBUF                   | 20    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.059ns (Maximum Frequency: 165.052MHz)
   Minimum input arrival time before clock: 1.572ns
   Maximum output required time after clock: 7.842ns
   Maximum combinational path delay: 6.912ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 6.059ns (frequency: 165.052MHz)
  Total number of paths / destination ports: 368 / 19
-------------------------------------------------------------------------
Delay:               6.059ns (Levels of Logic = 4)
  Source:            theCount/count_2 (FF)
  Destination:       State_machine/state_FSM_FFd4 (FF)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: theCount/count_2 to State_machine/state_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.626   1.066  theCount/count_2 (theCount/count_2)
     LUT4:I0->O            2   0.479   0.768  theCount/amber_time_cmp_eq0000_SW0_SW0 (N10)
     LUT4:I3->O            4   0.479   0.802  theCount/amber_time_cmp_eq0000 (amber_time)
     LUT4_D:I3->O          1   0.479   0.704  State_machine/state_FSM_FFd2-In11 (State_machine/state_FSM_N1)
     LUT4:I3->O            1   0.479   0.000  State_machine/state_FSM_FFd2-In1 (State_machine/state_FSM_FFd2-In)
     FDC:D                     0.176          State_machine/state_FSM_FFd2
    ----------------------------------------
    Total                      6.059ns (2.718ns logic, 3.341ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.572ns (Levels of Logic = 1)
  Source:            PedEW (PAD)
  Destination:       PedEW_sync (FF)
  Destination Clock: Clock rising

  Data Path: PedEW to PedEW_sync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.681  PedEW_IBUF (PedEW_IBUF)
     FDC:D                     0.176          PedEW_sync
    ----------------------------------------
    Total                      1.572ns (0.891ns logic, 0.681ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Offset:              7.842ns (Levels of Logic = 2)
  Source:            State_machine/state_FSM_FFd4 (FF)
  Destination:       LightsEW<1> (PAD)
  Source Clock:      Clock rising

  Data Path: State_machine/state_FSM_FFd4 to LightsEW<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.626   1.148  State_machine/state_FSM_FFd4 (State_machine/state_FSM_FFd4)
     LUT2:I0->O            1   0.479   0.681  State_machine/state_FSM_Out81 (LightsEW_1_OBUF)
     OBUF:I->O                 4.909          LightsEW_1_OBUF (LightsEW<1>)
    ----------------------------------------
    Total                      7.842ns (6.014ns logic, 1.828ns route)
                                       (76.7% logic, 23.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.912ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       debugLED (PAD)

  Data Path: Reset to debugLED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.715   1.288  Reset_IBUF (debugLED_OBUF)
     OBUF:I->O                 4.909          debugLED_OBUF (debugLED)
    ----------------------------------------
    Total                      6.912ns (5.624ns logic, 1.288ns route)
                                       (81.4% logic, 18.6% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.55 secs
 
--> 

Total memory usage is 257520 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

