//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-28540450
// Cuda compilation tools, release 11.0, V11.0.194
// Based on LLVM 3.4svn
//

.version 7.0
.target sm_50
.address_size 64

	// .globl	__raygen__pinhole_camera
.const .align 8 .b8 params[280];

.visible .entry __raygen__pinhole_camera(

)
{
	.local .align 16 .b8 	__local_depot0[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<112>;
	.reg .f32 	%f<995>;
	.reg .b32 	%r<548>;
	.reg .b64 	%rd<108>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	add.u64 	%rd1, %SPL, 0;
	add.u64 	%rd2, %SPL, 64;
	add.u64 	%rd3, %SPL, 128;
	ld.const.v2.u32 	{%r101, %r102}, [params+64];
	// inline asm
	call (%r98), _optix_get_launch_index_x, ();
	// inline asm
	ld.const.u64 	%rd19, [params+16];
	cvta.to.global.u64 	%rd20, %rd19;
	mul.wide.u32 	%rd21, %r98, 8;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.v2.u32 	{%r103, %r104}, [%rd22];
	add.s32 	%r105, %r101, -1;
	setp.gt.s32	%p4, %r103, %r105;
	add.s32 	%r106, %r102, -1;
	setp.gt.s32	%p5, %r104, %r106;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB0_108;

	mad.lo.s32 	%r109, %r104, %r101, %r103;
	ld.const.u32 	%r110, [params+8];
	shl.b32 	%r111, %r110, 4;
	add.s32 	%r112, %r111, -1556008596;
	add.s32 	%r113, %r110, -1640531527;
	shr.u32 	%r114, %r110, 5;
	add.s32 	%r115, %r114, -939442524;
	xor.b32  	%r116, %r112, %r113;
	xor.b32  	%r117, %r116, %r115;
	add.s32 	%r118, %r109, %r117;
	shl.b32 	%r119, %r118, 4;
	add.s32 	%r120, %r119, -1383041155;
	add.s32 	%r121, %r118, -1640531527;
	xor.b32  	%r122, %r120, %r121;
	shr.u32 	%r123, %r118, 5;
	add.s32 	%r124, %r123, 2123724318;
	xor.b32  	%r125, %r122, %r124;
	add.s32 	%r126, %r125, %r110;
	shl.b32 	%r127, %r126, 4;
	add.s32 	%r128, %r127, -1556008596;
	add.s32 	%r129, %r126, 1013904242;
	shr.u32 	%r130, %r126, 5;
	add.s32 	%r131, %r130, -939442524;
	xor.b32  	%r132, %r128, %r129;
	xor.b32  	%r133, %r132, %r131;
	add.s32 	%r134, %r133, %r118;
	shl.b32 	%r135, %r134, 4;
	add.s32 	%r136, %r135, -1383041155;
	add.s32 	%r137, %r134, 1013904242;
	xor.b32  	%r138, %r136, %r137;
	shr.u32 	%r139, %r134, 5;
	add.s32 	%r140, %r139, 2123724318;
	xor.b32  	%r141, %r138, %r140;
	add.s32 	%r142, %r141, %r126;
	shl.b32 	%r143, %r142, 4;
	add.s32 	%r144, %r143, -1556008596;
	add.s32 	%r145, %r142, -626627285;
	shr.u32 	%r146, %r142, 5;
	add.s32 	%r147, %r146, -939442524;
	xor.b32  	%r148, %r144, %r145;
	xor.b32  	%r149, %r148, %r147;
	add.s32 	%r150, %r149, %r134;
	shl.b32 	%r151, %r150, 4;
	add.s32 	%r152, %r151, -1383041155;
	add.s32 	%r153, %r150, -626627285;
	xor.b32  	%r154, %r152, %r153;
	shr.u32 	%r155, %r150, 5;
	add.s32 	%r156, %r155, 2123724318;
	xor.b32  	%r157, %r154, %r156;
	add.s32 	%r158, %r157, %r142;
	shl.b32 	%r159, %r158, 4;
	add.s32 	%r160, %r159, -1556008596;
	add.s32 	%r161, %r158, 2027808484;
	shr.u32 	%r162, %r158, 5;
	add.s32 	%r163, %r162, -939442524;
	xor.b32  	%r164, %r160, %r161;
	xor.b32  	%r165, %r164, %r163;
	add.s32 	%r166, %r165, %r150;
	shl.b32 	%r167, %r166, 4;
	add.s32 	%r168, %r167, -1383041155;
	add.s32 	%r169, %r166, 2027808484;
	xor.b32  	%r170, %r168, %r169;
	shr.u32 	%r171, %r166, 5;
	add.s32 	%r172, %r171, 2123724318;
	xor.b32  	%r173, %r170, %r172;
	add.s32 	%r174, %r173, %r158;
	shl.b32 	%r175, %r174, 4;
	add.s32 	%r176, %r175, -1556008596;
	add.s32 	%r177, %r174, 387276957;
	shr.u32 	%r178, %r174, 5;
	add.s32 	%r179, %r178, -939442524;
	xor.b32  	%r180, %r176, %r177;
	xor.b32  	%r181, %r180, %r179;
	add.s32 	%r182, %r181, %r166;
	shl.b32 	%r183, %r182, 4;
	add.s32 	%r184, %r183, -1383041155;
	add.s32 	%r185, %r182, 387276957;
	xor.b32  	%r186, %r184, %r185;
	shr.u32 	%r187, %r182, 5;
	add.s32 	%r188, %r187, 2123724318;
	xor.b32  	%r189, %r186, %r188;
	add.s32 	%r190, %r189, %r174;
	shl.b32 	%r191, %r190, 4;
	add.s32 	%r192, %r191, -1556008596;
	add.s32 	%r193, %r190, -1253254570;
	shr.u32 	%r194, %r190, 5;
	add.s32 	%r195, %r194, -939442524;
	xor.b32  	%r196, %r192, %r193;
	xor.b32  	%r197, %r196, %r195;
	add.s32 	%r198, %r197, %r182;
	shl.b32 	%r199, %r198, 4;
	add.s32 	%r200, %r199, -1383041155;
	add.s32 	%r201, %r198, -1253254570;
	xor.b32  	%r202, %r200, %r201;
	shr.u32 	%r203, %r198, 5;
	add.s32 	%r204, %r203, 2123724318;
	xor.b32  	%r205, %r202, %r204;
	add.s32 	%r206, %r205, %r190;
	shl.b32 	%r207, %r206, 4;
	add.s32 	%r208, %r207, -1556008596;
	add.s32 	%r209, %r206, 1401181199;
	shr.u32 	%r210, %r206, 5;
	add.s32 	%r211, %r210, -939442524;
	xor.b32  	%r212, %r208, %r209;
	xor.b32  	%r213, %r212, %r211;
	add.s32 	%r214, %r213, %r198;
	shl.b32 	%r215, %r214, 4;
	add.s32 	%r216, %r215, -1383041155;
	add.s32 	%r217, %r214, 1401181199;
	xor.b32  	%r218, %r216, %r217;
	shr.u32 	%r219, %r214, 5;
	add.s32 	%r220, %r219, 2123724318;
	xor.b32  	%r221, %r218, %r220;
	add.s32 	%r222, %r221, %r206;
	shl.b32 	%r223, %r222, 4;
	add.s32 	%r224, %r223, -1556008596;
	add.s32 	%r225, %r222, -239350328;
	shr.u32 	%r226, %r222, 5;
	add.s32 	%r227, %r226, -939442524;
	xor.b32  	%r228, %r224, %r225;
	xor.b32  	%r229, %r228, %r227;
	add.s32 	%r230, %r229, %r214;
	shl.b32 	%r231, %r230, 4;
	add.s32 	%r232, %r231, -1383041155;
	add.s32 	%r233, %r230, -239350328;
	xor.b32  	%r234, %r232, %r233;
	shr.u32 	%r235, %r230, 5;
	add.s32 	%r236, %r235, 2123724318;
	xor.b32  	%r237, %r234, %r236;
	add.s32 	%r238, %r237, %r222;
	shl.b32 	%r239, %r238, 4;
	add.s32 	%r240, %r239, -1556008596;
	add.s32 	%r241, %r238, -1879881855;
	shr.u32 	%r242, %r238, 5;
	add.s32 	%r243, %r242, -939442524;
	xor.b32  	%r244, %r240, %r241;
	xor.b32  	%r245, %r244, %r243;
	add.s32 	%r246, %r245, %r230;
	shl.b32 	%r247, %r246, 4;
	add.s32 	%r248, %r247, -1383041155;
	add.s32 	%r249, %r246, -1879881855;
	xor.b32  	%r250, %r248, %r249;
	shr.u32 	%r251, %r246, 5;
	add.s32 	%r252, %r251, 2123724318;
	xor.b32  	%r253, %r250, %r252;
	add.s32 	%r254, %r253, %r238;
	shl.b32 	%r255, %r254, 4;
	add.s32 	%r256, %r255, -1556008596;
	add.s32 	%r257, %r254, 774553914;
	shr.u32 	%r258, %r254, 5;
	add.s32 	%r259, %r258, -939442524;
	xor.b32  	%r260, %r256, %r257;
	xor.b32  	%r261, %r260, %r259;
	add.s32 	%r262, %r261, %r246;
	shl.b32 	%r263, %r262, 4;
	add.s32 	%r264, %r263, -1383041155;
	add.s32 	%r265, %r262, 774553914;
	xor.b32  	%r266, %r264, %r265;
	shr.u32 	%r267, %r262, 5;
	add.s32 	%r268, %r267, 2123724318;
	xor.b32  	%r269, %r266, %r268;
	add.s32 	%r270, %r269, %r254;
	shl.b32 	%r271, %r270, 4;
	add.s32 	%r272, %r271, -1556008596;
	add.s32 	%r273, %r270, -865977613;
	shr.u32 	%r274, %r270, 5;
	add.s32 	%r275, %r274, -939442524;
	xor.b32  	%r276, %r272, %r273;
	xor.b32  	%r277, %r276, %r275;
	add.s32 	%r278, %r277, %r262;
	shl.b32 	%r279, %r278, 4;
	add.s32 	%r280, %r279, -1383041155;
	add.s32 	%r281, %r278, -865977613;
	xor.b32  	%r282, %r280, %r281;
	shr.u32 	%r283, %r278, 5;
	add.s32 	%r284, %r283, 2123724318;
	xor.b32  	%r285, %r282, %r284;
	add.s32 	%r286, %r285, %r270;
	shl.b32 	%r287, %r286, 4;
	add.s32 	%r288, %r287, -1556008596;
	add.s32 	%r289, %r286, 1788458156;
	shr.u32 	%r290, %r286, 5;
	add.s32 	%r291, %r290, -939442524;
	xor.b32  	%r292, %r288, %r289;
	xor.b32  	%r293, %r292, %r291;
	add.s32 	%r294, %r293, %r278;
	shl.b32 	%r295, %r294, 4;
	add.s32 	%r296, %r295, -1383041155;
	add.s32 	%r297, %r294, 1788458156;
	xor.b32  	%r298, %r296, %r297;
	shr.u32 	%r299, %r294, 5;
	add.s32 	%r300, %r299, 2123724318;
	xor.b32  	%r301, %r298, %r300;
	add.s32 	%r302, %r301, %r286;
	shl.b32 	%r303, %r302, 4;
	add.s32 	%r304, %r303, -1556008596;
	add.s32 	%r305, %r302, 147926629;
	shr.u32 	%r306, %r302, 5;
	add.s32 	%r307, %r306, -939442524;
	xor.b32  	%r308, %r304, %r305;
	xor.b32  	%r309, %r308, %r307;
	add.s32 	%r310, %r309, %r294;
	shl.b32 	%r311, %r310, 4;
	add.s32 	%r312, %r311, -1383041155;
	add.s32 	%r313, %r310, 147926629;
	xor.b32  	%r314, %r312, %r313;
	shr.u32 	%r315, %r310, 5;
	add.s32 	%r316, %r315, 2123724318;
	xor.b32  	%r317, %r314, %r316;
	add.s32 	%r318, %r317, %r302;
	shl.b32 	%r319, %r318, 4;
	add.s32 	%r320, %r319, -1556008596;
	add.s32 	%r321, %r318, -1492604898;
	shr.u32 	%r322, %r318, 5;
	add.s32 	%r323, %r322, -939442524;
	xor.b32  	%r324, %r320, %r321;
	xor.b32  	%r325, %r324, %r323;
	add.s32 	%r326, %r325, %r310;
	shl.b32 	%r327, %r326, 4;
	add.s32 	%r328, %r327, -1383041155;
	add.s32 	%r329, %r326, -1492604898;
	xor.b32  	%r330, %r328, %r329;
	shr.u32 	%r331, %r326, 5;
	add.s32 	%r332, %r331, 2123724318;
	xor.b32  	%r333, %r330, %r332;
	add.s32 	%r334, %r333, %r318;
	shl.b32 	%r335, %r334, 4;
	add.s32 	%r336, %r335, -1556008596;
	add.s32 	%r337, %r334, 1161830871;
	shr.u32 	%r338, %r334, 5;
	add.s32 	%r339, %r338, -939442524;
	xor.b32  	%r340, %r336, %r337;
	xor.b32  	%r341, %r340, %r339;
	add.s32 	%r342, %r341, %r326;
	shl.b32 	%r343, %r342, 4;
	add.s32 	%r344, %r343, -1383041155;
	add.s32 	%r345, %r342, 1161830871;
	xor.b32  	%r346, %r344, %r345;
	shr.u32 	%r347, %r342, 5;
	add.s32 	%r348, %r347, 2123724318;
	xor.b32  	%r349, %r346, %r348;
	add.s32 	%r350, %r349, %r334;
	shl.b32 	%r351, %r350, 4;
	add.s32 	%r352, %r351, -1556008596;
	add.s32 	%r353, %r350, -478700656;
	shr.u32 	%r354, %r350, 5;
	add.s32 	%r355, %r354, -939442524;
	xor.b32  	%r356, %r352, %r353;
	xor.b32  	%r357, %r356, %r355;
	add.s32 	%r358, %r357, %r342;
	mad.lo.s32 	%r359, %r358, 1664525, 1013904223;
	and.b32  	%r360, %r359, 16777215;
	cvt.rn.f32.u32	%f255, %r360;
	mov.f32 	%f256, 0f4B800000;
	div.approx.ftz.f32 	%f257, %f255, %f256;
	mad.lo.s32 	%r361, %r359, 1664525, 1013904223;
	add.u64 	%rd24, %SPL, 144;
	add.s64 	%rd5, %rd24, 28;
	st.local.u32 	[%rd24+28], %r361;
	and.b32  	%r362, %r361, 16777215;
	cvt.rn.f32.u32	%f258, %r362;
	div.approx.ftz.f32 	%f259, %f258, %f256;
	add.ftz.f32 	%f260, %f257, 0fBF000000;
	add.ftz.f32 	%f261, %f259, 0fBF000000;
	cvt.rn.f32.s32	%f262, %r103;
	add.ftz.f32 	%f263, %f262, %f260;
	cvt.rn.f32.s32	%f264, %r104;
	add.ftz.f32 	%f265, %f264, %f261;
	cvt.rn.f32.s32	%f266, %r101;
	div.approx.ftz.f32 	%f267, %f263, %f266;
	cvt.rn.f32.s32	%f268, %r102;
	div.approx.ftz.f32 	%f269, %f265, %f268;
	fma.rn.ftz.f32 	%f270, %f267, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f271, %f269, 0f40000000, 0fBF800000;
	ld.const.v2.f32 	{%f272, %f273}, [params+96];
	ld.const.f32 	%f276, [params+104];
	ld.const.v2.f32 	{%f277, %f278}, [params+112];
	mul.ftz.f32 	%f281, %f271, %f277;
	mul.ftz.f32 	%f282, %f271, %f278;
	ld.const.f32 	%f283, [params+120];
	mul.ftz.f32 	%f284, %f271, %f283;
	fma.rn.ftz.f32 	%f285, %f272, %f270, %f281;
	fma.rn.ftz.f32 	%f286, %f270, %f273, %f282;
	fma.rn.ftz.f32 	%f287, %f270, %f276, %f284;
	ld.const.v2.f32 	{%f288, %f289}, [params+128];
	add.ftz.f32 	%f292, %f285, %f288;
	add.ftz.f32 	%f293, %f286, %f289;
	ld.const.f32 	%f294, [params+136];
	add.ftz.f32 	%f295, %f287, %f294;
	mul.ftz.f32 	%f296, %f293, %f293;
	fma.rn.ftz.f32 	%f297, %f292, %f292, %f296;
	fma.rn.ftz.f32 	%f298, %f295, %f295, %f297;
	rsqrt.approx.ftz.f32 	%f299, %f298;
	mul.ftz.f32 	%f1, %f292, %f299;
	mul.ftz.f32 	%f2, %f293, %f299;
	mul.ftz.f32 	%f3, %f295, %f299;
	ld.const.v2.f32 	{%f300, %f301}, [params+80];
	ld.const.f32 	%f6, [params+88];
	st.local.v2.f32 	[%rd24+96], {%f300, %f301};
	st.local.f32 	[%rd24+104], %f6;
	mov.f32 	%f302, 0f3F800000;
	st.local.v2.f32 	[%rd24+48], {%f302, %f302};
	mov.u32 	%r363, 1065353216;
	st.local.u32 	[%rd24+56], %r363;
	mov.f32 	%f303, 0fBF800000;
	st.local.v4.f32 	[%rd24+128], {%f1, %f2, %f3, %f303};
	mov.u32 	%r518, 285212672;
	mov.u32 	%r365, 0;
	st.local.v4.u32 	[%rd24], {%r365, %r365, %r365, %r518};
	st.local.v2.f32 	[%rd24+16], {%f302, %f302};
	st.local.u32 	[%rd24+24], %r363;
	mov.f32 	%f898, 0f00000000;
	st.local.v4.f32 	[%rd24+80], {%f302, %f302, %f302, %f898};
	st.local.u32 	[%rd24+76], %r365;
	st.local.v4.f32 	[%rd24+144], {%f898, %f898, %f898, %f302};
	st.local.v4.u32 	[%rd24+32], {%r365, %r365, %r363, %r365};
	st.local.u32 	[%rd24+124], %r363;
	ld.const.u32 	%r520, [params+244];
	setp.eq.s32	%p8, %r520, 0;
	mov.u32 	%r515, -1;
	mov.pred 	%p111, 0;
	mov.u32 	%r514, %r515;
	mov.f32 	%f897, %f898;
	mov.f32 	%f896, %f898;
	mov.f32 	%f913, %f898;
	mov.f32 	%f914, %f898;
	mov.f32 	%f915, %f898;
	@%p8 bra 	BB0_31;

	add.u64 	%rd103, %SP, 144;
	ld.const.u64 	%rd6, [params+272];
	ld.const.f32 	%f7, [params+76];
	shr.u64 	%rd26, %rd103, 32;
	cvt.u32.u64	%r6, %rd26;
	cvt.u32.u64	%r7, %rd103;
	ld.const.v2.u32 	{%r370, %r520}, [params+240];
	ld.const.v2.f32 	{%f313, %f314}, [params+224];
	mov.u32 	%r519, -1;
	mov.f32 	%f915, 0f00000000;
	ld.const.f32 	%f10, [params+232];
	mov.f32 	%f890, %f302;
	mov.f32 	%f891, %f302;
	mov.f32 	%f892, %f302;
	mov.f32 	%f914, %f915;
	mov.f32 	%f913, %f915;
	mov.f32 	%f896, %f915;
	mov.f32 	%f897, %f915;
	mov.f32 	%f898, %f915;
	mov.u32 	%r514, %r519;
	mov.u32 	%r515, %r519;

BB0_3:
	ld.local.v4.f32 	{%f316, %f317, %f318, %f319}, [%rd5+100];
	neg.ftz.f32 	%f323, %f318;
	neg.ftz.f32 	%f324, %f317;
	neg.ftz.f32 	%f325, %f316;
	st.local.v2.f32 	[%rd5+84], {%f325, %f324};
	st.local.f32 	[%rd5+92], %f323;
	st.local.v2.f32 	[%rd5+132], {%f302, %f302};
	mov.u32 	%r372, 1510874058;
	st.local.u32 	[%rd5+80], %r372;
	and.b32  	%r14, %r518, 822083586;
	st.local.u32 	[%rd5+-16], %r14;
	mov.f32 	%f899, 0f5A0E1BCA;
	setp.lt.s32	%p9, %r519, 0;
	@%p9 bra 	BB0_8;

	or.b32  	%r373, %r14, 4096;
	st.local.u32 	[%rd5+-16], %r373;
	mul.wide.s32 	%rd27, %r519, 16;
	add.s64 	%rd7, %rd1, %rd27;
	ld.local.v4.f32 	{%f327, %f328, %f329, %f330}, [%rd7];
	add.s64 	%rd28, %rd2, %rd27;
	ld.local.v4.f32 	{%f335, %f336, %f337, %f338}, [%rd28];
	st.local.v4.f32 	[%rd5+52], {%f335, %f336, %f337, %f338};
	mul.wide.s32 	%rd29, %r519, 4;
	add.s64 	%rd30, %rd3, %rd29;
	ld.local.f32 	%f20, [%rd30];
	st.local.v4.f32 	[%rd5+36], {%f327, %f328, %f329, %f20};
	st.local.f32 	[%rd5+132], %f330;
	add.s32 	%r374, %r519, -1;
	setp.lt.s32	%p10, %r374, 0;
	@%p10 bra 	BB0_6;

	ld.local.f32 	%f343, [%rd7+-4];
	st.local.f32 	[%rd5+136], %f343;

BB0_6:
	setp.leu.ftz.f32	%p11, %f20, 0f00000000;
	@%p11 bra 	BB0_8;

	ld.local.u32 	%r375, [%rd5];
	mad.lo.s32 	%r376, %r375, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r376;
	and.b32  	%r377, %r376, 16777215;
	cvt.rn.f32.u32	%f345, %r377;
	div.approx.ftz.f32 	%f347, %f345, %f256;
	lg2.approx.ftz.f32 	%f348, %f347;
	mul.ftz.f32 	%f349, %f348, 0fBF317218;
	mul.ftz.f32 	%f899, %f349, %f20;

BB0_8:
	ld.local.v4.f32 	{%f359, %f360, %f361, %f362}, [%rd5+68];
	mov.u32 	%r382, 1;
	mov.u32 	%r385, 2;
	ld.local.v4.f32 	{%f363, %f364, %f365, %f366}, [%rd5+100];
	mov.u32 	%r390, -1;
	mov.f32 	%f358, 0f00000000;
	// inline asm
	call (%r378, %r379, %r380, %r381), _optix_trace_4, (%rd6, %f359, %f360, %f361, %f363, %f364, %f365, %f7, %f899, %f358, %r382, %r365, %r365, %r385, %r365, %r6, %r7, %r390, %r390);
	// inline asm
	ld.local.u32 	%r19, [%rd5+16];
	add.s32 	%r391, %r19, 1;
	st.local.u32 	[%rd5+16], %r391;
	setp.ne.s32	%p12, %r19, 0;
	@%p12 bra 	BB0_10;

	ld.local.v4.f32 	{%f367, %f368, %f369, %f370}, [%rd5+68];
	add.ftz.f32 	%f898, %f898, %f367;
	add.ftz.f32 	%f897, %f897, %f368;
	add.ftz.f32 	%f896, %f896, %f369;
	mov.u32 	%r515, %r380;
	mov.u32 	%r514, %r381;

BB0_10:
	ld.local.u32 	%r24, [%rd5+-16];
	and.b32  	%r518, %r24, -805306369;
	st.local.u32 	[%rd5+-16], %r518;
	and.b32  	%r392, %r24, 4096;
	setp.eq.s32	%p13, %r392, 0;
	@%p13 bra 	BB0_18;

	and.b32  	%r26, %r24, 512;
	setp.eq.s32	%p14, %r26, 0;
	@%p14 bra 	BB0_14;
	bra.uni 	BB0_12;

BB0_14:
	ld.local.f32 	%f899, [%rd5+80];
	bra.uni 	BB0_15;

BB0_12:
	st.local.f32 	[%rd5+80], %f899;
	ld.local.v4.f32 	{%f374, %f375, %f376, %f377}, [%rd5+100];
	ld.local.v4.f32 	{%f381, %f382, %f383, %f384}, [%rd5+68];
	fma.rn.ftz.f32 	%f388, %f899, %f375, %f382;
	fma.rn.ftz.f32 	%f389, %f899, %f374, %f381;
	st.local.v2.f32 	[%rd5+68], {%f389, %f388};
	fma.rn.ftz.f32 	%f390, %f899, %f376, %f383;
	st.local.f32 	[%rd5+76], %f390;
	setp.lt.u32	%p15, %r391, %r520;
	@%p15 bra 	BB0_15;

	ld.local.v4.f32 	{%f391, %f392, %f393, %f394}, [%rd24];
	add.ftz.f32 	%f398, %f314, %f392;
	add.ftz.f32 	%f399, %f313, %f391;
	st.local.v2.f32 	[%rd24], {%f399, %f398};
	add.ftz.f32 	%f400, %f10, %f393;
	st.local.f32 	[%rd5+-20], %f400;

BB0_15:
	ld.local.v4.f32 	{%f401, %f402, %f403, %f404}, [%rd5+36];
	neg.ftz.f32 	%f408, %f899;
	mul.ftz.f32 	%f409, %f401, %f408;
	mul.ftz.f32 	%f410, %f402, %f408;
	mul.ftz.f32 	%f411, %f403, %f408;
	mul.ftz.f32 	%f412, %f409, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f31, %f412;
	mul.ftz.f32 	%f413, %f410, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f32, %f413;
	mul.ftz.f32 	%f414, %f411, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f33, %f414;
	mul.ftz.f32 	%f892, %f892, %f31;
	mul.ftz.f32 	%f891, %f891, %f32;
	mul.ftz.f32 	%f890, %f890, %f33;
	and.b32  	%r394, %r24, 16777216;
	setp.eq.s32	%p16, %r394, 0;
	@%p16 bra 	BB0_18;

	ld.local.v4.f32 	{%f415, %f416, %f417, %f418}, [%rd5+-12];
	mul.ftz.f32 	%f422, %f32, %f416;
	mul.ftz.f32 	%f423, %f31, %f415;
	st.local.v2.f32 	[%rd5+-12], {%f423, %f422};
	mul.ftz.f32 	%f424, %f33, %f417;
	st.local.f32 	[%rd5+-4], %f424;
	@%p14 bra 	BB0_18;

	and.b32  	%r518, %r24, -822083585;
	st.local.u32 	[%rd5+-16], %r518;

BB0_18:
	ld.local.v4.f32 	{%f425, %f426, %f427, %f428}, [%rd24];
	fma.rn.ftz.f32 	%f913, %f892, %f425, %f913;
	fma.rn.ftz.f32 	%f914, %f891, %f426, %f914;
	fma.rn.ftz.f32 	%f915, %f890, %f427, %f915;
	setp.lt.s32	%p18, %r518, 0;
	@%p18 bra 	BB0_30;

	ld.local.f32 	%f432, [%rd5+32];
	setp.le.ftz.f32	%p19, %f432, 0f00000000;
	@%p19 bra 	BB0_30;

	ld.local.v2.f32 	{%f433, %f434}, [%rd5+20];
	setp.neu.ftz.f32	%p20, %f433, 0f00000000;
	setp.neu.ftz.f32	%p21, %f434, 0f00000000;
	or.pred  	%p22, %p20, %p21;
	@%p22 bra 	BB0_22;

	ld.local.f32 	%f435, [%rd5+28];
	setp.eq.ftz.f32	%p23, %f435, 0f00000000;
	@%p23 bra 	BB0_30;

BB0_22:
	mul.ftz.f32 	%f892, %f892, %f433;
	mul.ftz.f32 	%f891, %f891, %f434;
	ld.local.f32 	%f436, [%rd5+28];
	mul.ftz.f32 	%f890, %f890, %f436;
	setp.ge.u32	%p24, %r370, %r391;
	@%p24 bra 	BB0_25;

	max.ftz.f32 	%f437, %f892, %f891;
	max.ftz.f32 	%f48, %f437, %f890;
	ld.local.u32 	%r396, [%rd5];
	mad.lo.s32 	%r397, %r396, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r397;
	and.b32  	%r398, %r397, 16777215;
	cvt.rn.f32.u32	%f438, %r398;
	div.approx.ftz.f32 	%f440, %f438, %f256;
	setp.lt.ftz.f32	%p25, %f48, %f440;
	@%p25 bra 	BB0_30;

	rcp.approx.ftz.f32 	%f441, %f48;
	mul.ftz.f32 	%f892, %f892, %f441;
	mul.ftz.f32 	%f891, %f891, %f441;
	mul.ftz.f32 	%f890, %f890, %f441;

BB0_25:
	and.b32  	%r399, %r518, 288;
	setp.ne.s32	%p26, %r399, 256;
	@%p26 bra 	BB0_29;

	and.b32  	%r400, %r518, 16;
	setp.eq.s32	%p27, %r400, 0;
	@%p27 bra 	BB0_28;
	bra.uni 	BB0_27;

BB0_28:
	add.s32 	%r411, %r519, -1;
	max.s32 	%r519, %r411, %r390;
	bra.uni 	BB0_29;

BB0_27:
	add.s32 	%r401, %r519, 1;
	mov.u32 	%r402, 3;
	min.s32 	%r519, %r401, %r402;
	mul.wide.s32 	%rd36, %r519, 16;
	add.s64 	%rd37, %rd1, %rd36;
	ld.local.v4.u32 	{%r403, %r404, %r405, %r406}, [%rd5+116];
	st.local.v4.u32 	[%rd37], {%r403, %r404, %r405, %r406};
	ld.local.v4.f32 	{%f442, %f443, %f444, %f445}, [%rd5+52];
	add.s64 	%rd38, %rd2, %rd36;
	st.local.v4.f32 	[%rd38], {%f442, %f443, %f444, %f445};
	ld.local.f32 	%f450, [%rd5+48];
	mul.wide.s32 	%rd39, %r519, 4;
	add.s64 	%rd40, %rd3, %rd39;
	st.local.f32 	[%rd40], %f450;

BB0_29:
	setp.lt.u32	%p28, %r391, %r520;
	@%p28 bra 	BB0_3;

BB0_30:
	setp.gt.s32	%p111, %r19, 0;

BB0_31:
	ld.local.v4.f32 	{%f974, %f975, %f976, %f454}, [%rd5+-12];
	ld.local.v4.f32 	{%f971, %f972, %f973, %f458}, [%rd5+4];
	@!%p111 bra 	BB0_100;
	bra.uni 	BB0_32;

BB0_32:
	ld.local.f32 	%f942, [%rd5+96];
	setp.geu.ftz.f32	%p29, %f942, 0f3F800000;
	@%p29 bra 	BB0_100;

	mov.f32 	%f887, 0fBF800000;
	mov.u32 	%r510, 1065353216;
	ld.const.f32 	%f886, [params+88];
	st.local.v2.f32 	[%rd5+68], {%f300, %f301};
	st.local.f32 	[%rd5+76], %f886;
	mov.f32 	%f462, 0f3F800000;
	st.local.v2.f32 	[%rd5+20], {%f462, %f462};
	st.local.u32 	[%rd5+28], %r510;
	st.local.v4.f32 	[%rd5+100], {%f1, %f2, %f3, %f887};
	mov.u32 	%r57, 553648128;
	st.local.v4.u32 	[%rd24], {%r365, %r365, %r365, %r57};
	st.local.v2.f32 	[%rd5+-12], {%f462, %f462};
	st.local.u32 	[%rd5+-4], %r510;
	mov.f32 	%f939, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f462, %f462, %f462, %f939};
	st.local.u32 	[%rd5+48], %r365;
	st.local.v4.f32 	[%rd5+116], {%f939, %f939, %f939, %f462};
	st.local.v4.u32 	[%rd5+4], {%r365, %r365, %r510, %r365};
	st.local.u32 	[%rd5+96], %r510;
	setp.eq.s32	%p30, %r520, 0;
	@%p30 bra 	BB0_34;

	add.u64 	%rd104, %SP, 144;
	ld.const.u64 	%rd8, [params+272];
	ld.const.f32 	%f68, [params+76];
	shr.u64 	%rd44, %rd104, 32;
	cvt.u32.u64	%r35, %rd44;
	cvt.u32.u64	%r36, %rd104;
	ld.const.v2.u32 	{%r419, %r520}, [params+240];
	ld.const.v2.f32 	{%f470, %f471}, [params+224];
	mov.f32 	%f941, 0f00000000;
	mov.u32 	%r40, -1;
	mov.u32 	%r57, 553648128;
	ld.const.f32 	%f71, [params+232];
	mov.f32 	%f932, %f462;
	mov.f32 	%f931, %f462;
	mov.f32 	%f930, %f462;
	mov.f32 	%f940, %f941;
	mov.f32 	%f939, %f941;

BB0_36:
	ld.local.v4.f32 	{%f473, %f474, %f475, %f476}, [%rd5+100];
	neg.ftz.f32 	%f480, %f475;
	neg.ftz.f32 	%f481, %f474;
	neg.ftz.f32 	%f482, %f473;
	st.local.v2.f32 	[%rd5+84], {%f482, %f481};
	st.local.f32 	[%rd5+92], %f480;
	st.local.v2.f32 	[%rd5+132], {%f462, %f462};
	mov.u32 	%r421, 1510874058;
	st.local.u32 	[%rd5+80], %r421;
	and.b32  	%r43, %r57, 822083586;
	st.local.u32 	[%rd5+-16], %r43;
	mov.f32 	%f925, 0f5A0E1BCA;
	setp.lt.s32	%p31, %r40, 0;
	@%p31 bra 	BB0_41;

	or.b32  	%r422, %r43, 4096;
	st.local.u32 	[%rd5+-16], %r422;
	mul.wide.s32 	%rd45, %r40, 16;
	add.s64 	%rd9, %rd1, %rd45;
	ld.local.v4.f32 	{%f484, %f485, %f486, %f487}, [%rd9];
	add.s64 	%rd46, %rd2, %rd45;
	ld.local.v4.f32 	{%f492, %f493, %f494, %f495}, [%rd46];
	st.local.v4.f32 	[%rd5+52], {%f492, %f493, %f494, %f495};
	mul.wide.s32 	%rd47, %r40, 4;
	add.s64 	%rd48, %rd3, %rd47;
	ld.local.f32 	%f81, [%rd48];
	st.local.v4.f32 	[%rd5+36], {%f484, %f485, %f486, %f81};
	st.local.f32 	[%rd5+132], %f487;
	add.s32 	%r423, %r40, -1;
	setp.lt.s32	%p32, %r423, 0;
	@%p32 bra 	BB0_39;

	ld.local.f32 	%f500, [%rd9+-4];
	st.local.f32 	[%rd5+136], %f500;

BB0_39:
	setp.leu.ftz.f32	%p33, %f81, 0f00000000;
	@%p33 bra 	BB0_41;

	ld.local.u32 	%r424, [%rd5];
	mad.lo.s32 	%r425, %r424, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r425;
	and.b32  	%r426, %r425, 16777215;
	cvt.rn.f32.u32	%f502, %r426;
	div.approx.ftz.f32 	%f504, %f502, %f256;
	lg2.approx.ftz.f32 	%f505, %f504;
	mul.ftz.f32 	%f506, %f505, 0fBF317218;
	mul.ftz.f32 	%f925, %f506, %f81;

BB0_41:
	ld.local.v4.f32 	{%f516, %f517, %f518, %f519}, [%rd5+68];
	mov.u32 	%r431, 1;
	mov.u32 	%r434, 2;
	ld.local.v4.f32 	{%f520, %f521, %f522, %f523}, [%rd5+100];
	mov.u32 	%r439, -1;
	mov.f32 	%f515, 0f00000000;
	// inline asm
	call (%r427, %r428, %r429, %r430), _optix_trace_4, (%rd8, %f516, %f517, %f518, %f520, %f521, %f522, %f68, %f925, %f515, %r431, %r365, %r365, %r434, %r365, %r35, %r36, %r439, %r439);
	// inline asm
	ld.local.u32 	%r440, [%rd5+16];
	add.s32 	%r48, %r440, 1;
	st.local.u32 	[%rd5+16], %r48;
	setp.ne.s32	%p34, %r440, 0;
	@%p34 bra 	BB0_43;

	ld.local.v4.f32 	{%f524, %f525, %f526, %f527}, [%rd5+68];
	add.ftz.f32 	%f898, %f898, %f524;
	add.ftz.f32 	%f897, %f897, %f525;
	add.ftz.f32 	%f896, %f896, %f526;
	mov.u32 	%r515, %r429;
	mov.u32 	%r514, %r430;

BB0_43:
	ld.local.u32 	%r53, [%rd5+-16];
	and.b32  	%r57, %r53, -805306369;
	st.local.u32 	[%rd5+-16], %r57;
	and.b32  	%r441, %r53, 4096;
	setp.eq.s32	%p35, %r441, 0;
	@%p35 bra 	BB0_51;

	and.b32  	%r55, %r53, 512;
	setp.eq.s32	%p36, %r55, 0;
	@%p36 bra 	BB0_47;
	bra.uni 	BB0_45;

BB0_47:
	ld.local.f32 	%f925, [%rd5+80];
	bra.uni 	BB0_48;

BB0_45:
	st.local.f32 	[%rd5+80], %f925;
	ld.local.v4.f32 	{%f531, %f532, %f533, %f534}, [%rd5+100];
	ld.local.v4.f32 	{%f538, %f539, %f540, %f541}, [%rd5+68];
	fma.rn.ftz.f32 	%f545, %f925, %f532, %f539;
	fma.rn.ftz.f32 	%f546, %f925, %f531, %f538;
	st.local.v2.f32 	[%rd5+68], {%f546, %f545};
	fma.rn.ftz.f32 	%f547, %f925, %f533, %f540;
	st.local.f32 	[%rd5+76], %f547;
	setp.lt.u32	%p37, %r48, %r520;
	@%p37 bra 	BB0_48;

	ld.local.v4.f32 	{%f548, %f549, %f550, %f551}, [%rd24];
	add.ftz.f32 	%f555, %f471, %f549;
	add.ftz.f32 	%f556, %f470, %f548;
	st.local.v2.f32 	[%rd24], {%f556, %f555};
	add.ftz.f32 	%f557, %f71, %f550;
	st.local.f32 	[%rd5+-20], %f557;

BB0_48:
	ld.local.v4.f32 	{%f558, %f559, %f560, %f561}, [%rd5+36];
	neg.ftz.f32 	%f565, %f925;
	mul.ftz.f32 	%f566, %f558, %f565;
	mul.ftz.f32 	%f567, %f559, %f565;
	mul.ftz.f32 	%f568, %f560, %f565;
	mul.ftz.f32 	%f569, %f566, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f92, %f569;
	mul.ftz.f32 	%f570, %f567, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f93, %f570;
	mul.ftz.f32 	%f571, %f568, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f94, %f571;
	mul.ftz.f32 	%f930, %f930, %f92;
	mul.ftz.f32 	%f931, %f931, %f93;
	mul.ftz.f32 	%f932, %f932, %f94;
	and.b32  	%r442, %r53, 16777216;
	setp.eq.s32	%p38, %r442, 0;
	@%p38 bra 	BB0_51;

	ld.local.v4.f32 	{%f572, %f573, %f574, %f575}, [%rd5+-12];
	mul.ftz.f32 	%f579, %f93, %f573;
	mul.ftz.f32 	%f580, %f92, %f572;
	st.local.v2.f32 	[%rd5+-12], {%f580, %f579};
	mul.ftz.f32 	%f581, %f94, %f574;
	st.local.f32 	[%rd5+-4], %f581;
	@%p36 bra 	BB0_51;

	and.b32  	%r57, %r53, -822083585;
	st.local.u32 	[%rd5+-16], %r57;

BB0_51:
	ld.local.v4.f32 	{%f582, %f583, %f584, %f585}, [%rd24];
	fma.rn.ftz.f32 	%f941, %f930, %f582, %f941;
	fma.rn.ftz.f32 	%f940, %f931, %f583, %f940;
	fma.rn.ftz.f32 	%f939, %f932, %f584, %f939;
	setp.lt.s32	%p40, %r57, 0;
	@%p40 bra 	BB0_63;

	ld.local.f32 	%f589, [%rd5+32];
	setp.le.ftz.f32	%p41, %f589, 0f00000000;
	@%p41 bra 	BB0_63;

	ld.local.v2.f32 	{%f590, %f591}, [%rd5+20];
	setp.neu.ftz.f32	%p42, %f590, 0f00000000;
	setp.neu.ftz.f32	%p43, %f591, 0f00000000;
	or.pred  	%p44, %p42, %p43;
	@%p44 bra 	BB0_55;

	ld.local.f32 	%f592, [%rd5+28];
	setp.eq.ftz.f32	%p45, %f592, 0f00000000;
	@%p45 bra 	BB0_63;

BB0_55:
	mul.ftz.f32 	%f930, %f930, %f590;
	mul.ftz.f32 	%f931, %f931, %f591;
	ld.local.f32 	%f593, [%rd5+28];
	mul.ftz.f32 	%f932, %f932, %f593;
	setp.ge.u32	%p46, %r419, %r48;
	@%p46 bra 	BB0_58;

	max.ftz.f32 	%f594, %f930, %f931;
	max.ftz.f32 	%f109, %f594, %f932;
	ld.local.u32 	%r443, [%rd5];
	mad.lo.s32 	%r444, %r443, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r444;
	and.b32  	%r445, %r444, 16777215;
	cvt.rn.f32.u32	%f595, %r445;
	div.approx.ftz.f32 	%f597, %f595, %f256;
	setp.lt.ftz.f32	%p47, %f109, %f597;
	@%p47 bra 	BB0_63;

	rcp.approx.ftz.f32 	%f598, %f109;
	mul.ftz.f32 	%f930, %f930, %f598;
	mul.ftz.f32 	%f931, %f931, %f598;
	mul.ftz.f32 	%f932, %f932, %f598;

BB0_58:
	and.b32  	%r446, %r57, 288;
	setp.ne.s32	%p48, %r446, 256;
	@%p48 bra 	BB0_62;

	and.b32  	%r447, %r57, 16;
	setp.eq.s32	%p49, %r447, 0;
	@%p49 bra 	BB0_61;
	bra.uni 	BB0_60;

BB0_61:
	add.s32 	%r458, %r40, -1;
	max.s32 	%r40, %r458, %r439;
	bra.uni 	BB0_62;

BB0_60:
	add.s32 	%r448, %r40, 1;
	mov.u32 	%r449, 3;
	min.s32 	%r40, %r448, %r449;
	mul.wide.s32 	%rd54, %r40, 16;
	add.s64 	%rd55, %rd1, %rd54;
	ld.local.v4.u32 	{%r450, %r451, %r452, %r453}, [%rd5+116];
	st.local.v4.u32 	[%rd55], {%r450, %r451, %r452, %r453};
	ld.local.v4.f32 	{%f599, %f600, %f601, %f602}, [%rd5+52];
	add.s64 	%rd56, %rd2, %rd54;
	st.local.v4.f32 	[%rd56], {%f599, %f600, %f601, %f602};
	ld.local.f32 	%f607, [%rd5+48];
	mul.wide.s32 	%rd57, %r40, 4;
	add.s64 	%rd58, %rd3, %rd57;
	st.local.f32 	[%rd58], %f607;

BB0_62:
	setp.lt.u32	%p50, %r48, %r520;
	@%p50 bra 	BB0_36;
	bra.uni 	BB0_63;

BB0_34:
	mov.f32 	%f940, %f939;
	mov.f32 	%f941, %f939;

BB0_63:
	ld.local.v4.f32 	{%f608, %f609, %f610, %f611}, [%rd5+-12];
	ld.local.v4.f32 	{%f612, %f613, %f614, %f615}, [%rd5+4];
	ld.local.f32 	%f943, [%rd5+96];
	setp.gt.ftz.f32	%p51, %f942, %f943;
	@%p51 bra 	BB0_66;
	bra.uni 	BB0_64;

BB0_66:
	mov.u32 	%r57, 268435456;
	st.local.u32 	[%rd5+-16], %r57;
	mul.ftz.f32 	%f942, %f942, 0f3F000000;
	bra.uni 	BB0_67;

BB0_64:
	setp.geu.ftz.f32	%p52, %f942, %f943;
	@%p52 bra 	BB0_67;

	mov.u32 	%r57, 536870912;
	st.local.u32 	[%rd5+-16], %r57;
	mul.ftz.f32 	%f943, %f943, 0f3F000000;

BB0_67:
	mov.f32 	%f889, 0fBF800000;
	mov.u32 	%r511, 1065353216;
	ld.const.f32 	%f888, [params+88];
	st.local.v2.f32 	[%rd5+68], {%f300, %f301};
	st.local.f32 	[%rd5+76], %f888;
	mov.f32 	%f619, 0f3F800000;
	st.local.v2.f32 	[%rd5+20], {%f619, %f619};
	st.local.u32 	[%rd5+28], %r511;
	st.local.v4.f32 	[%rd5+100], {%f1, %f2, %f3, %f889};
	and.b32  	%r463, %r57, 805306368;
	or.b32  	%r89, %r463, 16777216;
	st.local.v4.u32 	[%rd24], {%r365, %r365, %r365, %r89};
	st.local.v2.f32 	[%rd5+-12], {%f619, %f619};
	st.local.u32 	[%rd5+-4], %r511;
	mov.f32 	%f967, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f619, %f619, %f619, %f967};
	st.local.u32 	[%rd5+48], %r365;
	st.local.v4.f32 	[%rd5+116], {%f967, %f967, %f967, %f619};
	st.local.v4.u32 	[%rd5+4], {%r365, %r365, %r511, %r365};
	st.local.u32 	[%rd5+96], %r511;
	setp.eq.s32	%p53, %r520, 0;
	@%p53 bra 	BB0_68;

	add.u64 	%rd105, %SP, 144;
	ld.const.u64 	%rd10, [params+272];
	ld.const.f32 	%f135, [params+76];
	shr.u64 	%rd62, %rd105, 32;
	cvt.u32.u64	%r67, %rd62;
	cvt.u32.u64	%r68, %rd105;
	ld.const.v2.u32 	{%r466, %r467}, [params+240];
	ld.const.v2.f32 	{%f627, %f628}, [params+224];
	mov.f32 	%f969, 0f00000000;
	mov.u32 	%r72, -1;
	ld.const.f32 	%f138, [params+232];
	mov.f32 	%f960, %f619;
	mov.f32 	%f959, %f619;
	mov.f32 	%f958, %f619;
	mov.f32 	%f968, %f969;
	mov.f32 	%f967, %f969;

BB0_70:
	ld.local.v4.f32 	{%f630, %f631, %f632, %f633}, [%rd5+100];
	neg.ftz.f32 	%f637, %f632;
	neg.ftz.f32 	%f638, %f631;
	neg.ftz.f32 	%f639, %f630;
	st.local.v2.f32 	[%rd5+84], {%f639, %f638};
	st.local.f32 	[%rd5+92], %f637;
	st.local.v2.f32 	[%rd5+132], {%f619, %f619};
	mov.u32 	%r468, 1510874058;
	st.local.u32 	[%rd5+80], %r468;
	and.b32  	%r75, %r89, 822083586;
	st.local.u32 	[%rd5+-16], %r75;
	mov.f32 	%f953, 0f5A0E1BCA;
	setp.lt.s32	%p54, %r72, 0;
	@%p54 bra 	BB0_75;

	or.b32  	%r469, %r75, 4096;
	st.local.u32 	[%rd5+-16], %r469;
	mul.wide.s32 	%rd63, %r72, 16;
	add.s64 	%rd11, %rd1, %rd63;
	ld.local.v4.f32 	{%f641, %f642, %f643, %f644}, [%rd11];
	add.s64 	%rd64, %rd2, %rd63;
	ld.local.v4.f32 	{%f649, %f650, %f651, %f652}, [%rd64];
	st.local.v4.f32 	[%rd5+52], {%f649, %f650, %f651, %f652};
	mul.wide.s32 	%rd65, %r72, 4;
	add.s64 	%rd66, %rd3, %rd65;
	ld.local.f32 	%f148, [%rd66];
	st.local.v4.f32 	[%rd5+36], {%f641, %f642, %f643, %f148};
	st.local.f32 	[%rd5+132], %f644;
	add.s32 	%r470, %r72, -1;
	setp.lt.s32	%p55, %r470, 0;
	@%p55 bra 	BB0_73;

	ld.local.f32 	%f657, [%rd11+-4];
	st.local.f32 	[%rd5+136], %f657;

BB0_73:
	setp.leu.ftz.f32	%p56, %f148, 0f00000000;
	@%p56 bra 	BB0_75;

	ld.local.u32 	%r471, [%rd5];
	mad.lo.s32 	%r472, %r471, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r472;
	and.b32  	%r473, %r472, 16777215;
	cvt.rn.f32.u32	%f659, %r473;
	div.approx.ftz.f32 	%f661, %f659, %f256;
	lg2.approx.ftz.f32 	%f662, %f661;
	mul.ftz.f32 	%f663, %f662, 0fBF317218;
	mul.ftz.f32 	%f953, %f663, %f148;

BB0_75:
	ld.local.v4.f32 	{%f673, %f674, %f675, %f676}, [%rd5+68];
	mov.u32 	%r478, 1;
	mov.u32 	%r481, 2;
	ld.local.v4.f32 	{%f677, %f678, %f679, %f680}, [%rd5+100];
	mov.u32 	%r486, -1;
	mov.f32 	%f672, 0f00000000;
	// inline asm
	call (%r474, %r475, %r476, %r477), _optix_trace_4, (%rd10, %f673, %f674, %f675, %f677, %f678, %f679, %f135, %f953, %f672, %r478, %r365, %r365, %r481, %r365, %r67, %r68, %r486, %r486);
	// inline asm
	ld.local.u32 	%r487, [%rd5+16];
	add.s32 	%r80, %r487, 1;
	st.local.u32 	[%rd5+16], %r80;
	setp.ne.s32	%p57, %r487, 0;
	@%p57 bra 	BB0_77;

	ld.local.v4.f32 	{%f681, %f682, %f683, %f684}, [%rd5+68];
	add.ftz.f32 	%f898, %f898, %f681;
	add.ftz.f32 	%f897, %f897, %f682;
	add.ftz.f32 	%f896, %f896, %f683;
	mov.u32 	%r515, %r476;
	mov.u32 	%r514, %r477;

BB0_77:
	ld.local.u32 	%r85, [%rd5+-16];
	and.b32  	%r89, %r85, -805306369;
	st.local.u32 	[%rd5+-16], %r89;
	and.b32  	%r488, %r85, 4096;
	setp.eq.s32	%p58, %r488, 0;
	@%p58 bra 	BB0_85;

	and.b32  	%r87, %r85, 512;
	setp.eq.s32	%p59, %r87, 0;
	@%p59 bra 	BB0_81;
	bra.uni 	BB0_79;

BB0_81:
	ld.local.f32 	%f953, [%rd5+80];
	bra.uni 	BB0_82;

BB0_79:
	st.local.f32 	[%rd5+80], %f953;
	ld.local.v4.f32 	{%f688, %f689, %f690, %f691}, [%rd5+100];
	ld.local.v4.f32 	{%f695, %f696, %f697, %f698}, [%rd5+68];
	fma.rn.ftz.f32 	%f702, %f953, %f689, %f696;
	fma.rn.ftz.f32 	%f703, %f953, %f688, %f695;
	st.local.v2.f32 	[%rd5+68], {%f703, %f702};
	fma.rn.ftz.f32 	%f704, %f953, %f690, %f697;
	st.local.f32 	[%rd5+76], %f704;
	setp.lt.u32	%p60, %r80, %r467;
	@%p60 bra 	BB0_82;

	ld.local.v4.f32 	{%f705, %f706, %f707, %f708}, [%rd24];
	add.ftz.f32 	%f712, %f628, %f706;
	add.ftz.f32 	%f713, %f627, %f705;
	st.local.v2.f32 	[%rd24], {%f713, %f712};
	add.ftz.f32 	%f714, %f138, %f707;
	st.local.f32 	[%rd5+-20], %f714;

BB0_82:
	ld.local.v4.f32 	{%f715, %f716, %f717, %f718}, [%rd5+36];
	neg.ftz.f32 	%f722, %f953;
	mul.ftz.f32 	%f723, %f715, %f722;
	mul.ftz.f32 	%f724, %f716, %f722;
	mul.ftz.f32 	%f725, %f717, %f722;
	mul.ftz.f32 	%f726, %f723, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f159, %f726;
	mul.ftz.f32 	%f727, %f724, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f160, %f727;
	mul.ftz.f32 	%f728, %f725, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f161, %f728;
	mul.ftz.f32 	%f958, %f958, %f159;
	mul.ftz.f32 	%f959, %f959, %f160;
	mul.ftz.f32 	%f960, %f960, %f161;
	and.b32  	%r489, %r85, 16777216;
	setp.eq.s32	%p61, %r489, 0;
	@%p61 bra 	BB0_85;

	ld.local.v4.f32 	{%f729, %f730, %f731, %f732}, [%rd5+-12];
	mul.ftz.f32 	%f736, %f160, %f730;
	mul.ftz.f32 	%f737, %f159, %f729;
	st.local.v2.f32 	[%rd5+-12], {%f737, %f736};
	mul.ftz.f32 	%f738, %f161, %f731;
	st.local.f32 	[%rd5+-4], %f738;
	@%p59 bra 	BB0_85;

	and.b32  	%r89, %r85, -822083585;
	st.local.u32 	[%rd5+-16], %r89;

BB0_85:
	ld.local.v4.f32 	{%f739, %f740, %f741, %f742}, [%rd24];
	fma.rn.ftz.f32 	%f969, %f958, %f739, %f969;
	fma.rn.ftz.f32 	%f968, %f959, %f740, %f968;
	fma.rn.ftz.f32 	%f967, %f960, %f741, %f967;
	setp.lt.s32	%p63, %r89, 0;
	@%p63 bra 	BB0_97;

	ld.local.f32 	%f746, [%rd5+32];
	setp.le.ftz.f32	%p64, %f746, 0f00000000;
	@%p64 bra 	BB0_97;

	ld.local.v2.f32 	{%f747, %f748}, [%rd5+20];
	setp.neu.ftz.f32	%p65, %f747, 0f00000000;
	setp.neu.ftz.f32	%p66, %f748, 0f00000000;
	or.pred  	%p67, %p65, %p66;
	@%p67 bra 	BB0_89;

	ld.local.f32 	%f749, [%rd5+28];
	setp.eq.ftz.f32	%p68, %f749, 0f00000000;
	@%p68 bra 	BB0_97;

BB0_89:
	mul.ftz.f32 	%f958, %f958, %f747;
	mul.ftz.f32 	%f959, %f959, %f748;
	ld.local.f32 	%f750, [%rd5+28];
	mul.ftz.f32 	%f960, %f960, %f750;
	setp.ge.u32	%p69, %r466, %r80;
	@%p69 bra 	BB0_92;

	max.ftz.f32 	%f751, %f958, %f959;
	max.ftz.f32 	%f176, %f751, %f960;
	ld.local.u32 	%r490, [%rd5];
	mad.lo.s32 	%r491, %r490, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r491;
	and.b32  	%r492, %r491, 16777215;
	cvt.rn.f32.u32	%f752, %r492;
	div.approx.ftz.f32 	%f754, %f752, %f256;
	setp.lt.ftz.f32	%p70, %f176, %f754;
	@%p70 bra 	BB0_97;

	rcp.approx.ftz.f32 	%f755, %f176;
	mul.ftz.f32 	%f958, %f958, %f755;
	mul.ftz.f32 	%f959, %f959, %f755;
	mul.ftz.f32 	%f960, %f960, %f755;

BB0_92:
	and.b32  	%r493, %r89, 288;
	setp.ne.s32	%p71, %r493, 256;
	@%p71 bra 	BB0_96;

	and.b32  	%r494, %r89, 16;
	setp.eq.s32	%p72, %r494, 0;
	@%p72 bra 	BB0_95;
	bra.uni 	BB0_94;

BB0_95:
	add.s32 	%r505, %r72, -1;
	max.s32 	%r72, %r505, %r486;
	bra.uni 	BB0_96;

BB0_94:
	add.s32 	%r495, %r72, 1;
	mov.u32 	%r496, 3;
	min.s32 	%r72, %r495, %r496;
	mul.wide.s32 	%rd72, %r72, 16;
	add.s64 	%rd73, %rd1, %rd72;
	ld.local.v4.u32 	{%r497, %r498, %r499, %r500}, [%rd5+116];
	st.local.v4.u32 	[%rd73], {%r497, %r498, %r499, %r500};
	ld.local.v4.f32 	{%f756, %f757, %f758, %f759}, [%rd5+52];
	add.s64 	%rd74, %rd2, %rd72;
	st.local.v4.f32 	[%rd74], {%f756, %f757, %f758, %f759};
	ld.local.f32 	%f764, [%rd5+48];
	mul.wide.s32 	%rd75, %r72, 4;
	add.s64 	%rd76, %rd3, %rd75;
	st.local.f32 	[%rd76], %f764;

BB0_96:
	setp.lt.u32	%p73, %r80, %r467;
	@%p73 bra 	BB0_70;
	bra.uni 	BB0_97;

BB0_68:
	mov.f32 	%f968, %f967;
	mov.f32 	%f969, %f967;

BB0_97:
	ld.local.f32 	%f970, [%rd5+96];
	setp.eq.ftz.f32	%p74, %f942, %f943;
	@%p74 bra 	BB0_99;

	mul.ftz.f32 	%f970, %f970, 0f3F000000;
	st.local.f32 	[%rd5+96], %f970;

BB0_99:
	add.ftz.f32 	%f765, %f942, %f943;
	add.ftz.f32 	%f766, %f765, %f970;
	rcp.approx.ftz.f32 	%f767, %f766;
	mul.ftz.f32 	%f768, %f941, %f943;
	fma.rn.ftz.f32 	%f769, %f913, %f942, %f768;
	mul.ftz.f32 	%f770, %f940, %f943;
	fma.rn.ftz.f32 	%f771, %f914, %f942, %f770;
	mul.ftz.f32 	%f772, %f939, %f943;
	fma.rn.ftz.f32 	%f773, %f915, %f942, %f772;
	fma.rn.ftz.f32 	%f774, %f969, %f970, %f769;
	fma.rn.ftz.f32 	%f775, %f968, %f970, %f771;
	fma.rn.ftz.f32 	%f776, %f967, %f970, %f773;
	mul.ftz.f32 	%f913, %f767, %f774;
	mul.ftz.f32 	%f914, %f767, %f775;
	mul.ftz.f32 	%f915, %f767, %f776;
	mul.ftz.f32 	%f777, %f608, %f943;
	fma.rn.ftz.f32 	%f778, %f974, %f942, %f777;
	mul.ftz.f32 	%f779, %f609, %f943;
	fma.rn.ftz.f32 	%f780, %f975, %f942, %f779;
	mul.ftz.f32 	%f781, %f610, %f943;
	fma.rn.ftz.f32 	%f782, %f976, %f942, %f781;
	ld.local.v4.f32 	{%f783, %f784, %f785, %f786}, [%rd5+-12];
	fma.rn.ftz.f32 	%f790, %f970, %f783, %f778;
	fma.rn.ftz.f32 	%f791, %f970, %f784, %f780;
	fma.rn.ftz.f32 	%f792, %f970, %f785, %f782;
	mul.ftz.f32 	%f974, %f767, %f790;
	mul.ftz.f32 	%f975, %f767, %f791;
	mul.ftz.f32 	%f976, %f767, %f792;
	mul.ftz.f32 	%f793, %f612, %f943;
	fma.rn.ftz.f32 	%f794, %f971, %f942, %f793;
	mul.ftz.f32 	%f795, %f613, %f943;
	fma.rn.ftz.f32 	%f796, %f972, %f942, %f795;
	mul.ftz.f32 	%f797, %f614, %f943;
	fma.rn.ftz.f32 	%f798, %f973, %f942, %f797;
	ld.local.v4.f32 	{%f799, %f800, %f801, %f802}, [%rd5+4];
	fma.rn.ftz.f32 	%f806, %f970, %f799, %f794;
	fma.rn.ftz.f32 	%f807, %f970, %f800, %f796;
	fma.rn.ftz.f32 	%f808, %f970, %f801, %f798;
	mul.ftz.f32 	%f971, %f767, %f806;
	mul.ftz.f32 	%f972, %f767, %f807;
	mul.ftz.f32 	%f973, %f767, %f808;
	mul.ftz.f32 	%f898, %f898, 0f3EAAAAAB;
	mul.ftz.f32 	%f897, %f897, 0f3EAAAAAB;
	mul.ftz.f32 	%f896, %f896, 0f3EAAAAAB;

BB0_100:
	mul.ftz.f32 	%f813, %f972, %f972;
	fma.rn.ftz.f32 	%f814, %f971, %f971, %f813;
	fma.rn.ftz.f32 	%f815, %f973, %f973, %f814;
	rsqrt.approx.ftz.f32 	%f816, %f815;
	mul.ftz.f32 	%f216, %f971, %f816;
	mul.ftz.f32 	%f217, %f972, %f816;
	mul.ftz.f32 	%f218, %f973, %f816;
	abs.ftz.f32 	%f817, %f913;
	setp.gtu.ftz.f32	%p75, %f817, 0f7F800000;
	abs.ftz.f32 	%f818, %f914;
	setp.gtu.ftz.f32	%p76, %f818, 0f7F800000;
	or.pred  	%p77, %p75, %p76;
	abs.ftz.f32 	%f819, %f915;
	setp.gtu.ftz.f32	%p78, %f819, 0f7F800000;
	or.pred  	%p79, %p77, %p78;
	setp.eq.ftz.f32	%p80, %f817, 0f7F800000;
	or.pred  	%p81, %p79, %p80;
	setp.eq.ftz.f32	%p82, %f818, 0f7F800000;
	or.pred  	%p83, %p81, %p82;
	setp.eq.ftz.f32	%p84, %f819, 0f7F800000;
	or.pred  	%p3, %p83, %p84;
	ld.const.u64 	%rd12, [params];
	cvt.u32.u64	%r97, %rd12;
	setp.eq.s32	%p85, %r97, 0;
	mov.f32 	%f991, 0f00000000;
	ld.const.u64 	%rd13, [params+24];
	mov.f32 	%f983, %f991;
	mov.f32 	%f984, %f991;
	mov.f32 	%f985, %f991;
	mov.f32 	%f986, %f991;
	@%p85 bra 	BB0_102;

	cvt.u64.u32	%rd106, %r98;
	cvta.to.global.u64 	%rd77, %rd13;
	shl.b64 	%rd78, %rd106, 4;
	add.s64 	%rd79, %rd77, %rd78;
	ld.global.v4.f32 	{%f983, %f984, %f985, %f986}, [%rd79];

BB0_102:
	cvt.u64.u32	%rd107, %r98;
	cvta.to.global.u64 	%rd80, %rd13;
	shl.b64 	%rd81, %rd107, 4;
	add.s64 	%rd82, %rd80, %rd81;
	selp.f32	%f828, 0f00000000, %f913, %p3;
	selp.f32	%f829, 0f00000000, %f914, %p3;
	selp.f32	%f830, 0f00000000, %f915, %p3;
	selp.f32	%f831, 0f00000000, 0f3F800000, %p3;
	add.ftz.f32 	%f832, %f831, %f986;
	add.ftz.f32 	%f833, %f830, %f985;
	add.ftz.f32 	%f834, %f829, %f984;
	add.ftz.f32 	%f835, %f828, %f983;
	st.global.v4.f32 	[%rd82], {%f835, %f834, %f833, %f832};
	abs.ftz.f32 	%f836, %f974;
	setp.gtu.ftz.f32	%p86, %f836, 0f7F800000;
	abs.ftz.f32 	%f837, %f975;
	setp.gtu.ftz.f32	%p87, %f837, 0f7F800000;
	or.pred  	%p88, %p86, %p87;
	abs.ftz.f32 	%f838, %f976;
	setp.gtu.ftz.f32	%p89, %f838, 0f7F800000;
	or.pred  	%p90, %p88, %p89;
	setp.eq.ftz.f32	%p91, %f836, 0f7F800000;
	or.pred  	%p92, %p90, %p91;
	setp.eq.ftz.f32	%p93, %f837, 0f7F800000;
	or.pred  	%p94, %p92, %p93;
	setp.eq.ftz.f32	%p95, %f838, 0f7F800000;
	or.pred  	%p96, %p94, %p95;
	selp.f32	%f227, 0f00000000, %f974, %p96;
	selp.f32	%f228, 0f00000000, %f975, %p96;
	selp.f32	%f229, 0f00000000, %f976, %p96;
	ld.const.u64 	%rd14, [params+32];
	mov.f32 	%f987, %f991;
	mov.f32 	%f988, %f991;
	mov.f32 	%f989, %f991;
	mov.f32 	%f990, %f991;
	@%p85 bra 	BB0_104;

	cvta.to.global.u64 	%rd83, %rd14;
	add.s64 	%rd85, %rd83, %rd81;
	ld.global.v4.f32 	{%f987, %f988, %f989, %f842}, [%rd85];
	add.ftz.f32 	%f990, %f842, 0f00000000;

BB0_104:
	cvta.to.global.u64 	%rd86, %rd14;
	add.s64 	%rd88, %rd86, %rd81;
	add.ftz.f32 	%f848, %f229, %f989;
	add.ftz.f32 	%f849, %f228, %f988;
	add.ftz.f32 	%f850, %f227, %f987;
	st.global.v4.f32 	[%rd88], {%f850, %f849, %f848, %f990};
	abs.ftz.f32 	%f851, %f216;
	setp.gtu.ftz.f32	%p98, %f851, 0f7F800000;
	abs.ftz.f32 	%f852, %f217;
	setp.gtu.ftz.f32	%p99, %f852, 0f7F800000;
	or.pred  	%p100, %p98, %p99;
	abs.ftz.f32 	%f853, %f218;
	setp.gtu.ftz.f32	%p101, %f853, 0f7F800000;
	or.pred  	%p102, %p100, %p101;
	setp.eq.ftz.f32	%p103, %f851, 0f7F800000;
	or.pred  	%p104, %p102, %p103;
	setp.eq.ftz.f32	%p105, %f852, 0f7F800000;
	or.pred  	%p106, %p104, %p105;
	setp.eq.ftz.f32	%p107, %f853, 0f7F800000;
	or.pred  	%p108, %p106, %p107;
	selp.f32	%f238, 0f00000000, %f216, %p108;
	selp.f32	%f239, 0f00000000, %f217, %p108;
	selp.f32	%f240, 0f00000000, %f218, %p108;
	ld.const.u64 	%rd15, [params+40];
	mov.f32 	%f992, %f991;
	mov.f32 	%f993, %f991;
	mov.f32 	%f994, %f991;
	@%p85 bra 	BB0_106;

	cvta.to.global.u64 	%rd89, %rd15;
	add.s64 	%rd91, %rd89, %rd81;
	ld.global.v4.f32 	{%f991, %f992, %f993, %f857}, [%rd91];
	add.ftz.f32 	%f994, %f857, 0f00000000;

BB0_106:
	cvta.to.global.u64 	%rd92, %rd15;
	add.s64 	%rd94, %rd92, %rd81;
	add.ftz.f32 	%f859, %f240, %f993;
	add.ftz.f32 	%f860, %f239, %f992;
	add.ftz.f32 	%f861, %f238, %f991;
	st.global.v4.f32 	[%rd94], {%f861, %f860, %f859, %f994};
	setp.lt.u64	%p110, %rd12, 4294967296;
	@%p110 bra 	BB0_108;

	not.b32 	%r507, %r104;
	add.s32 	%r508, %r102, %r507;
	mad.lo.s32 	%r509, %r508, %r101, %r103;
	ld.const.v2.f32 	{%f862, %f863}, [params+80];
	sub.ftz.f32 	%f866, %f898, %f862;
	sub.ftz.f32 	%f867, %f897, %f863;
	ld.const.f32 	%f868, [params+88];
	sub.ftz.f32 	%f869, %f896, %f868;
	mul.ftz.f32 	%f870, %f867, %f867;
	fma.rn.ftz.f32 	%f871, %f866, %f866, %f870;
	fma.rn.ftz.f32 	%f872, %f869, %f869, %f871;
	sqrt.approx.ftz.f32 	%f873, %f872;
	ld.const.v2.f32 	{%f874, %f875}, [params+176];
	mul.ftz.f32 	%f878, %f1, %f874;
	mul.ftz.f32 	%f879, %f2, %f875;
	neg.ftz.f32 	%f880, %f879;
	sub.ftz.f32 	%f881, %f880, %f878;
	ld.const.f32 	%f882, [params+184];
	mul.ftz.f32 	%f883, %f3, %f882;
	sub.ftz.f32 	%f884, %f881, %f883;
	ld.const.u64 	%rd95, [params+48];
	cvta.to.global.u64 	%rd96, %rd95;
	mul.wide.u32 	%rd97, %r509, 16;
	add.s64 	%rd98, %rd96, %rd97;
	mul.ftz.f32 	%f885, %f873, %f884;
	st.global.v4.f32 	[%rd98], {%f898, %f897, %f896, %f885};
	ld.const.u64 	%rd99, [params+56];
	cvta.to.global.u64 	%rd100, %rd99;
	mul.wide.u32 	%rd101, %r509, 8;
	add.s64 	%rd102, %rd100, %rd101;
	st.global.v2.u32 	[%rd102], {%r515, %r514};

BB0_108:
	ret;
}

	// .globl	__raygen__panoramic_camera
.visible .entry __raygen__panoramic_camera(

)
{
	.local .align 16 .b8 	__local_depot1[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<112>;
	.reg .f32 	%f<998>;
	.reg .b32 	%r<548>;
	.reg .b64 	%rd<106>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	add.u64 	%rd1, %SPL, 0;
	add.u64 	%rd2, %SPL, 64;
	add.u64 	%rd3, %SPL, 128;
	ld.const.v2.u32 	{%r101, %r102}, [params+64];
	// inline asm
	call (%r98), _optix_get_launch_index_x, ();
	// inline asm
	ld.const.u64 	%rd19, [params+16];
	cvta.to.global.u64 	%rd20, %rd19;
	cvt.u64.u32	%rd4, %r98;
	mul.wide.u32 	%rd21, %r98, 8;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.v2.u32 	{%r103, %r104}, [%rd22];
	add.s32 	%r105, %r101, -1;
	setp.gt.s32	%p4, %r103, %r105;
	add.s32 	%r106, %r102, -1;
	setp.gt.s32	%p5, %r104, %r106;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB1_108;

	mad.lo.s32 	%r109, %r104, %r101, %r103;
	ld.const.u32 	%r110, [params+8];
	shl.b32 	%r111, %r110, 4;
	add.s32 	%r112, %r111, -1556008596;
	add.s32 	%r113, %r110, -1640531527;
	shr.u32 	%r114, %r110, 5;
	add.s32 	%r115, %r114, -939442524;
	xor.b32  	%r116, %r112, %r113;
	xor.b32  	%r117, %r116, %r115;
	add.s32 	%r118, %r109, %r117;
	shl.b32 	%r119, %r118, 4;
	add.s32 	%r120, %r119, -1383041155;
	add.s32 	%r121, %r118, -1640531527;
	xor.b32  	%r122, %r120, %r121;
	shr.u32 	%r123, %r118, 5;
	add.s32 	%r124, %r123, 2123724318;
	xor.b32  	%r125, %r122, %r124;
	add.s32 	%r126, %r125, %r110;
	shl.b32 	%r127, %r126, 4;
	add.s32 	%r128, %r127, -1556008596;
	add.s32 	%r129, %r126, 1013904242;
	shr.u32 	%r130, %r126, 5;
	add.s32 	%r131, %r130, -939442524;
	xor.b32  	%r132, %r128, %r129;
	xor.b32  	%r133, %r132, %r131;
	add.s32 	%r134, %r133, %r118;
	shl.b32 	%r135, %r134, 4;
	add.s32 	%r136, %r135, -1383041155;
	add.s32 	%r137, %r134, 1013904242;
	xor.b32  	%r138, %r136, %r137;
	shr.u32 	%r139, %r134, 5;
	add.s32 	%r140, %r139, 2123724318;
	xor.b32  	%r141, %r138, %r140;
	add.s32 	%r142, %r141, %r126;
	shl.b32 	%r143, %r142, 4;
	add.s32 	%r144, %r143, -1556008596;
	add.s32 	%r145, %r142, -626627285;
	shr.u32 	%r146, %r142, 5;
	add.s32 	%r147, %r146, -939442524;
	xor.b32  	%r148, %r144, %r145;
	xor.b32  	%r149, %r148, %r147;
	add.s32 	%r150, %r149, %r134;
	shl.b32 	%r151, %r150, 4;
	add.s32 	%r152, %r151, -1383041155;
	add.s32 	%r153, %r150, -626627285;
	xor.b32  	%r154, %r152, %r153;
	shr.u32 	%r155, %r150, 5;
	add.s32 	%r156, %r155, 2123724318;
	xor.b32  	%r157, %r154, %r156;
	add.s32 	%r158, %r157, %r142;
	shl.b32 	%r159, %r158, 4;
	add.s32 	%r160, %r159, -1556008596;
	add.s32 	%r161, %r158, 2027808484;
	shr.u32 	%r162, %r158, 5;
	add.s32 	%r163, %r162, -939442524;
	xor.b32  	%r164, %r160, %r161;
	xor.b32  	%r165, %r164, %r163;
	add.s32 	%r166, %r165, %r150;
	shl.b32 	%r167, %r166, 4;
	add.s32 	%r168, %r167, -1383041155;
	add.s32 	%r169, %r166, 2027808484;
	xor.b32  	%r170, %r168, %r169;
	shr.u32 	%r171, %r166, 5;
	add.s32 	%r172, %r171, 2123724318;
	xor.b32  	%r173, %r170, %r172;
	add.s32 	%r174, %r173, %r158;
	shl.b32 	%r175, %r174, 4;
	add.s32 	%r176, %r175, -1556008596;
	add.s32 	%r177, %r174, 387276957;
	shr.u32 	%r178, %r174, 5;
	add.s32 	%r179, %r178, -939442524;
	xor.b32  	%r180, %r176, %r177;
	xor.b32  	%r181, %r180, %r179;
	add.s32 	%r182, %r181, %r166;
	shl.b32 	%r183, %r182, 4;
	add.s32 	%r184, %r183, -1383041155;
	add.s32 	%r185, %r182, 387276957;
	xor.b32  	%r186, %r184, %r185;
	shr.u32 	%r187, %r182, 5;
	add.s32 	%r188, %r187, 2123724318;
	xor.b32  	%r189, %r186, %r188;
	add.s32 	%r190, %r189, %r174;
	shl.b32 	%r191, %r190, 4;
	add.s32 	%r192, %r191, -1556008596;
	add.s32 	%r193, %r190, -1253254570;
	shr.u32 	%r194, %r190, 5;
	add.s32 	%r195, %r194, -939442524;
	xor.b32  	%r196, %r192, %r193;
	xor.b32  	%r197, %r196, %r195;
	add.s32 	%r198, %r197, %r182;
	shl.b32 	%r199, %r198, 4;
	add.s32 	%r200, %r199, -1383041155;
	add.s32 	%r201, %r198, -1253254570;
	xor.b32  	%r202, %r200, %r201;
	shr.u32 	%r203, %r198, 5;
	add.s32 	%r204, %r203, 2123724318;
	xor.b32  	%r205, %r202, %r204;
	add.s32 	%r206, %r205, %r190;
	shl.b32 	%r207, %r206, 4;
	add.s32 	%r208, %r207, -1556008596;
	add.s32 	%r209, %r206, 1401181199;
	shr.u32 	%r210, %r206, 5;
	add.s32 	%r211, %r210, -939442524;
	xor.b32  	%r212, %r208, %r209;
	xor.b32  	%r213, %r212, %r211;
	add.s32 	%r214, %r213, %r198;
	shl.b32 	%r215, %r214, 4;
	add.s32 	%r216, %r215, -1383041155;
	add.s32 	%r217, %r214, 1401181199;
	xor.b32  	%r218, %r216, %r217;
	shr.u32 	%r219, %r214, 5;
	add.s32 	%r220, %r219, 2123724318;
	xor.b32  	%r221, %r218, %r220;
	add.s32 	%r222, %r221, %r206;
	shl.b32 	%r223, %r222, 4;
	add.s32 	%r224, %r223, -1556008596;
	add.s32 	%r225, %r222, -239350328;
	shr.u32 	%r226, %r222, 5;
	add.s32 	%r227, %r226, -939442524;
	xor.b32  	%r228, %r224, %r225;
	xor.b32  	%r229, %r228, %r227;
	add.s32 	%r230, %r229, %r214;
	shl.b32 	%r231, %r230, 4;
	add.s32 	%r232, %r231, -1383041155;
	add.s32 	%r233, %r230, -239350328;
	xor.b32  	%r234, %r232, %r233;
	shr.u32 	%r235, %r230, 5;
	add.s32 	%r236, %r235, 2123724318;
	xor.b32  	%r237, %r234, %r236;
	add.s32 	%r238, %r237, %r222;
	shl.b32 	%r239, %r238, 4;
	add.s32 	%r240, %r239, -1556008596;
	add.s32 	%r241, %r238, -1879881855;
	shr.u32 	%r242, %r238, 5;
	add.s32 	%r243, %r242, -939442524;
	xor.b32  	%r244, %r240, %r241;
	xor.b32  	%r245, %r244, %r243;
	add.s32 	%r246, %r245, %r230;
	shl.b32 	%r247, %r246, 4;
	add.s32 	%r248, %r247, -1383041155;
	add.s32 	%r249, %r246, -1879881855;
	xor.b32  	%r250, %r248, %r249;
	shr.u32 	%r251, %r246, 5;
	add.s32 	%r252, %r251, 2123724318;
	xor.b32  	%r253, %r250, %r252;
	add.s32 	%r254, %r253, %r238;
	shl.b32 	%r255, %r254, 4;
	add.s32 	%r256, %r255, -1556008596;
	add.s32 	%r257, %r254, 774553914;
	shr.u32 	%r258, %r254, 5;
	add.s32 	%r259, %r258, -939442524;
	xor.b32  	%r260, %r256, %r257;
	xor.b32  	%r261, %r260, %r259;
	add.s32 	%r262, %r261, %r246;
	shl.b32 	%r263, %r262, 4;
	add.s32 	%r264, %r263, -1383041155;
	add.s32 	%r265, %r262, 774553914;
	xor.b32  	%r266, %r264, %r265;
	shr.u32 	%r267, %r262, 5;
	add.s32 	%r268, %r267, 2123724318;
	xor.b32  	%r269, %r266, %r268;
	add.s32 	%r270, %r269, %r254;
	shl.b32 	%r271, %r270, 4;
	add.s32 	%r272, %r271, -1556008596;
	add.s32 	%r273, %r270, -865977613;
	shr.u32 	%r274, %r270, 5;
	add.s32 	%r275, %r274, -939442524;
	xor.b32  	%r276, %r272, %r273;
	xor.b32  	%r277, %r276, %r275;
	add.s32 	%r278, %r277, %r262;
	shl.b32 	%r279, %r278, 4;
	add.s32 	%r280, %r279, -1383041155;
	add.s32 	%r281, %r278, -865977613;
	xor.b32  	%r282, %r280, %r281;
	shr.u32 	%r283, %r278, 5;
	add.s32 	%r284, %r283, 2123724318;
	xor.b32  	%r285, %r282, %r284;
	add.s32 	%r286, %r285, %r270;
	shl.b32 	%r287, %r286, 4;
	add.s32 	%r288, %r287, -1556008596;
	add.s32 	%r289, %r286, 1788458156;
	shr.u32 	%r290, %r286, 5;
	add.s32 	%r291, %r290, -939442524;
	xor.b32  	%r292, %r288, %r289;
	xor.b32  	%r293, %r292, %r291;
	add.s32 	%r294, %r293, %r278;
	shl.b32 	%r295, %r294, 4;
	add.s32 	%r296, %r295, -1383041155;
	add.s32 	%r297, %r294, 1788458156;
	xor.b32  	%r298, %r296, %r297;
	shr.u32 	%r299, %r294, 5;
	add.s32 	%r300, %r299, 2123724318;
	xor.b32  	%r301, %r298, %r300;
	add.s32 	%r302, %r301, %r286;
	shl.b32 	%r303, %r302, 4;
	add.s32 	%r304, %r303, -1556008596;
	add.s32 	%r305, %r302, 147926629;
	shr.u32 	%r306, %r302, 5;
	add.s32 	%r307, %r306, -939442524;
	xor.b32  	%r308, %r304, %r305;
	xor.b32  	%r309, %r308, %r307;
	add.s32 	%r310, %r309, %r294;
	shl.b32 	%r311, %r310, 4;
	add.s32 	%r312, %r311, -1383041155;
	add.s32 	%r313, %r310, 147926629;
	xor.b32  	%r314, %r312, %r313;
	shr.u32 	%r315, %r310, 5;
	add.s32 	%r316, %r315, 2123724318;
	xor.b32  	%r317, %r314, %r316;
	add.s32 	%r318, %r317, %r302;
	shl.b32 	%r319, %r318, 4;
	add.s32 	%r320, %r319, -1556008596;
	add.s32 	%r321, %r318, -1492604898;
	shr.u32 	%r322, %r318, 5;
	add.s32 	%r323, %r322, -939442524;
	xor.b32  	%r324, %r320, %r321;
	xor.b32  	%r325, %r324, %r323;
	add.s32 	%r326, %r325, %r310;
	shl.b32 	%r327, %r326, 4;
	add.s32 	%r328, %r327, -1383041155;
	add.s32 	%r329, %r326, -1492604898;
	xor.b32  	%r330, %r328, %r329;
	shr.u32 	%r331, %r326, 5;
	add.s32 	%r332, %r331, 2123724318;
	xor.b32  	%r333, %r330, %r332;
	add.s32 	%r334, %r333, %r318;
	shl.b32 	%r335, %r334, 4;
	add.s32 	%r336, %r335, -1556008596;
	add.s32 	%r337, %r334, 1161830871;
	shr.u32 	%r338, %r334, 5;
	add.s32 	%r339, %r338, -939442524;
	xor.b32  	%r340, %r336, %r337;
	xor.b32  	%r341, %r340, %r339;
	add.s32 	%r342, %r341, %r326;
	shl.b32 	%r343, %r342, 4;
	add.s32 	%r344, %r343, -1383041155;
	add.s32 	%r345, %r342, 1161830871;
	xor.b32  	%r346, %r344, %r345;
	shr.u32 	%r347, %r342, 5;
	add.s32 	%r348, %r347, 2123724318;
	xor.b32  	%r349, %r346, %r348;
	add.s32 	%r350, %r349, %r334;
	shl.b32 	%r351, %r350, 4;
	add.s32 	%r352, %r351, -1556008596;
	add.s32 	%r353, %r350, -478700656;
	shr.u32 	%r354, %r350, 5;
	add.s32 	%r355, %r354, -939442524;
	xor.b32  	%r356, %r352, %r353;
	xor.b32  	%r357, %r356, %r355;
	add.s32 	%r358, %r357, %r342;
	mad.lo.s32 	%r359, %r358, 1664525, 1013904223;
	and.b32  	%r360, %r359, 16777215;
	cvt.rn.f32.u32	%f255, %r360;
	mov.f32 	%f256, 0f4B800000;
	div.approx.ftz.f32 	%f257, %f255, %f256;
	mad.lo.s32 	%r361, %r359, 1664525, 1013904223;
	add.u64 	%rd24, %SPL, 144;
	add.s64 	%rd5, %rd24, 28;
	st.local.u32 	[%rd24+28], %r361;
	and.b32  	%r362, %r361, 16777215;
	cvt.rn.f32.u32	%f258, %r362;
	div.approx.ftz.f32 	%f259, %f258, %f256;
	add.ftz.f32 	%f260, %f257, 0fBF000000;
	add.ftz.f32 	%f261, %f259, 0fBF000000;
	cvt.rn.f32.s32	%f262, %r103;
	add.ftz.f32 	%f263, %f262, %f260;
	cvt.rn.f32.s32	%f264, %r104;
	add.ftz.f32 	%f265, %f264, %f261;
	cvt.rn.f32.s32	%f266, %r101;
	div.approx.ftz.f32 	%f267, %f263, %f266;
	cvt.rn.f32.s32	%f268, %r102;
	div.approx.ftz.f32 	%f269, %f265, %f268;
	mul.ftz.f32 	%f270, %f267, 0f40C90FDB;
	cos.approx.ftz.f32 	%f271, %f270;
	ld.const.v2.f32 	{%f272, %f273}, [params+176];
	mul.ftz.f32 	%f276, %f271, %f272;
	mul.ftz.f32 	%f277, %f271, %f273;
	ld.const.f32 	%f278, [params+184];
	mul.ftz.f32 	%f279, %f271, %f278;
	sin.approx.ftz.f32 	%f280, %f270;
	ld.const.v2.f32 	{%f281, %f282}, [params+144];
	mul.ftz.f32 	%f285, %f280, %f281;
	mul.ftz.f32 	%f286, %f280, %f282;
	ld.const.f32 	%f287, [params+152];
	mul.ftz.f32 	%f288, %f280, %f287;
	sub.ftz.f32 	%f289, %f276, %f285;
	sub.ftz.f32 	%f290, %f277, %f286;
	sub.ftz.f32 	%f291, %f279, %f288;
	add.ftz.f32 	%f292, %f269, 0fBF000000;
	mul.ftz.f32 	%f293, %f292, 0f40490FDB;
	sin.approx.ftz.f32 	%f294, %f293;
	ld.const.v2.f32 	{%f295, %f296}, [params+160];
	mul.ftz.f32 	%f299, %f295, %f294;
	mul.ftz.f32 	%f300, %f296, %f294;
	ld.const.f32 	%f301, [params+168];
	mul.ftz.f32 	%f302, %f301, %f294;
	mul.ftz.f32 	%f303, %f269, 0f40490FDB;
	sin.approx.ftz.f32 	%f304, %f303;
	mul.ftz.f32 	%f305, %f289, %f304;
	mul.ftz.f32 	%f306, %f290, %f304;
	mul.ftz.f32 	%f307, %f291, %f304;
	sub.ftz.f32 	%f308, %f305, %f299;
	sub.ftz.f32 	%f309, %f306, %f300;
	sub.ftz.f32 	%f310, %f307, %f302;
	mul.ftz.f32 	%f311, %f309, %f309;
	fma.rn.ftz.f32 	%f312, %f308, %f308, %f311;
	fma.rn.ftz.f32 	%f313, %f310, %f310, %f312;
	rsqrt.approx.ftz.f32 	%f314, %f313;
	mul.ftz.f32 	%f1, %f308, %f314;
	mul.ftz.f32 	%f2, %f309, %f314;
	mul.ftz.f32 	%f3, %f310, %f314;
	ld.const.v2.f32 	{%f315, %f316}, [params+80];
	ld.const.f32 	%f6, [params+88];
	st.local.v2.f32 	[%rd24+96], {%f315, %f316};
	st.local.f32 	[%rd24+104], %f6;
	mov.f32 	%f317, 0f3F800000;
	st.local.v2.f32 	[%rd24+48], {%f317, %f317};
	mov.u32 	%r363, 1065353216;
	st.local.u32 	[%rd24+56], %r363;
	mov.f32 	%f318, 0fBF800000;
	st.local.v4.f32 	[%rd24+128], {%f1, %f2, %f3, %f318};
	mov.u32 	%r518, 285212672;
	mov.u32 	%r365, 0;
	st.local.v4.u32 	[%rd24], {%r365, %r365, %r365, %r518};
	st.local.v2.f32 	[%rd24+16], {%f317, %f317};
	st.local.u32 	[%rd24+24], %r363;
	mov.f32 	%f901, 0f00000000;
	st.local.v4.f32 	[%rd24+80], {%f317, %f317, %f317, %f901};
	st.local.u32 	[%rd24+76], %r365;
	st.local.v4.f32 	[%rd24+144], {%f901, %f901, %f901, %f317};
	st.local.v4.u32 	[%rd24+32], {%r365, %r365, %r363, %r365};
	st.local.u32 	[%rd24+124], %r363;
	ld.const.u32 	%r520, [params+244];
	setp.eq.s32	%p8, %r520, 0;
	mov.u32 	%r515, -1;
	mov.pred 	%p111, 0;
	mov.u32 	%r514, %r515;
	mov.f32 	%f900, %f901;
	mov.f32 	%f899, %f901;
	mov.f32 	%f916, %f901;
	mov.f32 	%f917, %f901;
	mov.f32 	%f918, %f901;
	@%p8 bra 	BB1_31;

	add.u64 	%rd103, %SP, 144;
	ld.const.u64 	%rd6, [params+272];
	ld.const.f32 	%f7, [params+76];
	shr.u64 	%rd26, %rd103, 32;
	cvt.u32.u64	%r6, %rd26;
	cvt.u32.u64	%r7, %rd103;
	ld.const.v2.u32 	{%r370, %r520}, [params+240];
	ld.const.v2.f32 	{%f328, %f329}, [params+224];
	mov.u32 	%r519, -1;
	mov.f32 	%f918, 0f00000000;
	ld.const.f32 	%f10, [params+232];
	mov.f32 	%f893, %f317;
	mov.f32 	%f894, %f317;
	mov.f32 	%f895, %f317;
	mov.f32 	%f917, %f918;
	mov.f32 	%f916, %f918;
	mov.f32 	%f899, %f918;
	mov.f32 	%f900, %f918;
	mov.f32 	%f901, %f918;
	mov.u32 	%r514, %r519;
	mov.u32 	%r515, %r519;

BB1_3:
	ld.local.v4.f32 	{%f331, %f332, %f333, %f334}, [%rd5+100];
	neg.ftz.f32 	%f338, %f333;
	neg.ftz.f32 	%f339, %f332;
	neg.ftz.f32 	%f340, %f331;
	st.local.v2.f32 	[%rd5+84], {%f340, %f339};
	st.local.f32 	[%rd5+92], %f338;
	st.local.v2.f32 	[%rd5+132], {%f317, %f317};
	mov.u32 	%r372, 1510874058;
	st.local.u32 	[%rd5+80], %r372;
	and.b32  	%r14, %r518, 822083586;
	st.local.u32 	[%rd5+-16], %r14;
	mov.f32 	%f902, 0f5A0E1BCA;
	setp.lt.s32	%p9, %r519, 0;
	@%p9 bra 	BB1_8;

	or.b32  	%r373, %r14, 4096;
	st.local.u32 	[%rd5+-16], %r373;
	mul.wide.s32 	%rd27, %r519, 16;
	add.s64 	%rd7, %rd1, %rd27;
	ld.local.v4.f32 	{%f342, %f343, %f344, %f345}, [%rd7];
	add.s64 	%rd28, %rd2, %rd27;
	ld.local.v4.f32 	{%f350, %f351, %f352, %f353}, [%rd28];
	st.local.v4.f32 	[%rd5+52], {%f350, %f351, %f352, %f353};
	mul.wide.s32 	%rd29, %r519, 4;
	add.s64 	%rd30, %rd3, %rd29;
	ld.local.f32 	%f20, [%rd30];
	st.local.v4.f32 	[%rd5+36], {%f342, %f343, %f344, %f20};
	st.local.f32 	[%rd5+132], %f345;
	add.s32 	%r374, %r519, -1;
	setp.lt.s32	%p10, %r374, 0;
	@%p10 bra 	BB1_6;

	ld.local.f32 	%f358, [%rd7+-4];
	st.local.f32 	[%rd5+136], %f358;

BB1_6:
	setp.leu.ftz.f32	%p11, %f20, 0f00000000;
	@%p11 bra 	BB1_8;

	ld.local.u32 	%r375, [%rd5];
	mad.lo.s32 	%r376, %r375, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r376;
	and.b32  	%r377, %r376, 16777215;
	cvt.rn.f32.u32	%f360, %r377;
	div.approx.ftz.f32 	%f362, %f360, %f256;
	lg2.approx.ftz.f32 	%f363, %f362;
	mul.ftz.f32 	%f364, %f363, 0fBF317218;
	mul.ftz.f32 	%f902, %f364, %f20;

BB1_8:
	ld.local.v4.f32 	{%f374, %f375, %f376, %f377}, [%rd5+68];
	mov.u32 	%r382, 1;
	mov.u32 	%r385, 2;
	ld.local.v4.f32 	{%f378, %f379, %f380, %f381}, [%rd5+100];
	mov.u32 	%r390, -1;
	mov.f32 	%f373, 0f00000000;
	// inline asm
	call (%r378, %r379, %r380, %r381), _optix_trace_4, (%rd6, %f374, %f375, %f376, %f378, %f379, %f380, %f7, %f902, %f373, %r382, %r365, %r365, %r385, %r365, %r6, %r7, %r390, %r390);
	// inline asm
	ld.local.u32 	%r19, [%rd5+16];
	add.s32 	%r391, %r19, 1;
	st.local.u32 	[%rd5+16], %r391;
	setp.ne.s32	%p12, %r19, 0;
	@%p12 bra 	BB1_10;

	ld.local.v4.f32 	{%f382, %f383, %f384, %f385}, [%rd5+68];
	add.ftz.f32 	%f901, %f901, %f382;
	add.ftz.f32 	%f900, %f900, %f383;
	add.ftz.f32 	%f899, %f899, %f384;
	mov.u32 	%r515, %r380;
	mov.u32 	%r514, %r381;

BB1_10:
	ld.local.u32 	%r24, [%rd5+-16];
	and.b32  	%r518, %r24, -805306369;
	st.local.u32 	[%rd5+-16], %r518;
	and.b32  	%r392, %r24, 4096;
	setp.eq.s32	%p13, %r392, 0;
	@%p13 bra 	BB1_18;

	and.b32  	%r26, %r24, 512;
	setp.eq.s32	%p14, %r26, 0;
	@%p14 bra 	BB1_14;
	bra.uni 	BB1_12;

BB1_14:
	ld.local.f32 	%f902, [%rd5+80];
	bra.uni 	BB1_15;

BB1_12:
	st.local.f32 	[%rd5+80], %f902;
	ld.local.v4.f32 	{%f389, %f390, %f391, %f392}, [%rd5+100];
	ld.local.v4.f32 	{%f396, %f397, %f398, %f399}, [%rd5+68];
	fma.rn.ftz.f32 	%f403, %f902, %f390, %f397;
	fma.rn.ftz.f32 	%f404, %f902, %f389, %f396;
	st.local.v2.f32 	[%rd5+68], {%f404, %f403};
	fma.rn.ftz.f32 	%f405, %f902, %f391, %f398;
	st.local.f32 	[%rd5+76], %f405;
	setp.lt.u32	%p15, %r391, %r520;
	@%p15 bra 	BB1_15;

	ld.local.v4.f32 	{%f406, %f407, %f408, %f409}, [%rd24];
	add.ftz.f32 	%f413, %f329, %f407;
	add.ftz.f32 	%f414, %f328, %f406;
	st.local.v2.f32 	[%rd24], {%f414, %f413};
	add.ftz.f32 	%f415, %f10, %f408;
	st.local.f32 	[%rd5+-20], %f415;

BB1_15:
	ld.local.v4.f32 	{%f416, %f417, %f418, %f419}, [%rd5+36];
	neg.ftz.f32 	%f423, %f902;
	mul.ftz.f32 	%f424, %f416, %f423;
	mul.ftz.f32 	%f425, %f417, %f423;
	mul.ftz.f32 	%f426, %f418, %f423;
	mul.ftz.f32 	%f427, %f424, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f31, %f427;
	mul.ftz.f32 	%f428, %f425, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f32, %f428;
	mul.ftz.f32 	%f429, %f426, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f33, %f429;
	mul.ftz.f32 	%f895, %f895, %f31;
	mul.ftz.f32 	%f894, %f894, %f32;
	mul.ftz.f32 	%f893, %f893, %f33;
	and.b32  	%r394, %r24, 16777216;
	setp.eq.s32	%p16, %r394, 0;
	@%p16 bra 	BB1_18;

	ld.local.v4.f32 	{%f430, %f431, %f432, %f433}, [%rd5+-12];
	mul.ftz.f32 	%f437, %f32, %f431;
	mul.ftz.f32 	%f438, %f31, %f430;
	st.local.v2.f32 	[%rd5+-12], {%f438, %f437};
	mul.ftz.f32 	%f439, %f33, %f432;
	st.local.f32 	[%rd5+-4], %f439;
	@%p14 bra 	BB1_18;

	and.b32  	%r518, %r24, -822083585;
	st.local.u32 	[%rd5+-16], %r518;

BB1_18:
	ld.local.v4.f32 	{%f440, %f441, %f442, %f443}, [%rd24];
	fma.rn.ftz.f32 	%f916, %f895, %f440, %f916;
	fma.rn.ftz.f32 	%f917, %f894, %f441, %f917;
	fma.rn.ftz.f32 	%f918, %f893, %f442, %f918;
	setp.lt.s32	%p18, %r518, 0;
	@%p18 bra 	BB1_30;

	ld.local.f32 	%f447, [%rd5+32];
	setp.le.ftz.f32	%p19, %f447, 0f00000000;
	@%p19 bra 	BB1_30;

	ld.local.v2.f32 	{%f448, %f449}, [%rd5+20];
	setp.neu.ftz.f32	%p20, %f448, 0f00000000;
	setp.neu.ftz.f32	%p21, %f449, 0f00000000;
	or.pred  	%p22, %p20, %p21;
	@%p22 bra 	BB1_22;

	ld.local.f32 	%f450, [%rd5+28];
	setp.eq.ftz.f32	%p23, %f450, 0f00000000;
	@%p23 bra 	BB1_30;

BB1_22:
	mul.ftz.f32 	%f895, %f895, %f448;
	mul.ftz.f32 	%f894, %f894, %f449;
	ld.local.f32 	%f451, [%rd5+28];
	mul.ftz.f32 	%f893, %f893, %f451;
	setp.ge.u32	%p24, %r370, %r391;
	@%p24 bra 	BB1_25;

	max.ftz.f32 	%f452, %f895, %f894;
	max.ftz.f32 	%f48, %f452, %f893;
	ld.local.u32 	%r396, [%rd5];
	mad.lo.s32 	%r397, %r396, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r397;
	and.b32  	%r398, %r397, 16777215;
	cvt.rn.f32.u32	%f453, %r398;
	div.approx.ftz.f32 	%f455, %f453, %f256;
	setp.lt.ftz.f32	%p25, %f48, %f455;
	@%p25 bra 	BB1_30;

	rcp.approx.ftz.f32 	%f456, %f48;
	mul.ftz.f32 	%f895, %f895, %f456;
	mul.ftz.f32 	%f894, %f894, %f456;
	mul.ftz.f32 	%f893, %f893, %f456;

BB1_25:
	and.b32  	%r399, %r518, 288;
	setp.ne.s32	%p26, %r399, 256;
	@%p26 bra 	BB1_29;

	and.b32  	%r400, %r518, 16;
	setp.eq.s32	%p27, %r400, 0;
	@%p27 bra 	BB1_28;
	bra.uni 	BB1_27;

BB1_28:
	add.s32 	%r411, %r519, -1;
	max.s32 	%r519, %r411, %r390;
	bra.uni 	BB1_29;

BB1_27:
	add.s32 	%r401, %r519, 1;
	mov.u32 	%r402, 3;
	min.s32 	%r519, %r401, %r402;
	mul.wide.s32 	%rd36, %r519, 16;
	add.s64 	%rd37, %rd1, %rd36;
	ld.local.v4.u32 	{%r403, %r404, %r405, %r406}, [%rd5+116];
	st.local.v4.u32 	[%rd37], {%r403, %r404, %r405, %r406};
	ld.local.v4.f32 	{%f457, %f458, %f459, %f460}, [%rd5+52];
	add.s64 	%rd38, %rd2, %rd36;
	st.local.v4.f32 	[%rd38], {%f457, %f458, %f459, %f460};
	ld.local.f32 	%f465, [%rd5+48];
	mul.wide.s32 	%rd39, %r519, 4;
	add.s64 	%rd40, %rd3, %rd39;
	st.local.f32 	[%rd40], %f465;

BB1_29:
	setp.lt.u32	%p28, %r391, %r520;
	@%p28 bra 	BB1_3;

BB1_30:
	setp.gt.s32	%p111, %r19, 0;

BB1_31:
	ld.local.v4.f32 	{%f977, %f978, %f979, %f469}, [%rd5+-12];
	ld.local.v4.f32 	{%f974, %f975, %f976, %f473}, [%rd5+4];
	@!%p111 bra 	BB1_100;
	bra.uni 	BB1_32;

BB1_32:
	ld.local.f32 	%f945, [%rd5+96];
	setp.geu.ftz.f32	%p29, %f945, 0f3F800000;
	@%p29 bra 	BB1_100;

	mov.f32 	%f890, 0fBF800000;
	mov.u32 	%r510, 1065353216;
	ld.const.f32 	%f889, [params+88];
	st.local.v2.f32 	[%rd5+68], {%f315, %f316};
	st.local.f32 	[%rd5+76], %f889;
	mov.f32 	%f477, 0f3F800000;
	st.local.v2.f32 	[%rd5+20], {%f477, %f477};
	st.local.u32 	[%rd5+28], %r510;
	st.local.v4.f32 	[%rd5+100], {%f1, %f2, %f3, %f890};
	mov.u32 	%r57, 553648128;
	st.local.v4.u32 	[%rd24], {%r365, %r365, %r365, %r57};
	st.local.v2.f32 	[%rd5+-12], {%f477, %f477};
	st.local.u32 	[%rd5+-4], %r510;
	mov.f32 	%f942, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f477, %f477, %f477, %f942};
	st.local.u32 	[%rd5+48], %r365;
	st.local.v4.f32 	[%rd5+116], {%f942, %f942, %f942, %f477};
	st.local.v4.u32 	[%rd5+4], {%r365, %r365, %r510, %r365};
	st.local.u32 	[%rd5+96], %r510;
	setp.eq.s32	%p30, %r520, 0;
	@%p30 bra 	BB1_34;

	add.u64 	%rd104, %SP, 144;
	ld.const.u64 	%rd8, [params+272];
	ld.const.f32 	%f68, [params+76];
	shr.u64 	%rd44, %rd104, 32;
	cvt.u32.u64	%r35, %rd44;
	cvt.u32.u64	%r36, %rd104;
	ld.const.v2.u32 	{%r419, %r520}, [params+240];
	ld.const.v2.f32 	{%f485, %f486}, [params+224];
	mov.f32 	%f944, 0f00000000;
	mov.u32 	%r40, -1;
	mov.u32 	%r57, 553648128;
	ld.const.f32 	%f71, [params+232];
	mov.f32 	%f935, %f477;
	mov.f32 	%f934, %f477;
	mov.f32 	%f933, %f477;
	mov.f32 	%f943, %f944;
	mov.f32 	%f942, %f944;

BB1_36:
	ld.local.v4.f32 	{%f488, %f489, %f490, %f491}, [%rd5+100];
	neg.ftz.f32 	%f495, %f490;
	neg.ftz.f32 	%f496, %f489;
	neg.ftz.f32 	%f497, %f488;
	st.local.v2.f32 	[%rd5+84], {%f497, %f496};
	st.local.f32 	[%rd5+92], %f495;
	st.local.v2.f32 	[%rd5+132], {%f477, %f477};
	mov.u32 	%r421, 1510874058;
	st.local.u32 	[%rd5+80], %r421;
	and.b32  	%r43, %r57, 822083586;
	st.local.u32 	[%rd5+-16], %r43;
	mov.f32 	%f928, 0f5A0E1BCA;
	setp.lt.s32	%p31, %r40, 0;
	@%p31 bra 	BB1_41;

	or.b32  	%r422, %r43, 4096;
	st.local.u32 	[%rd5+-16], %r422;
	mul.wide.s32 	%rd45, %r40, 16;
	add.s64 	%rd9, %rd1, %rd45;
	ld.local.v4.f32 	{%f499, %f500, %f501, %f502}, [%rd9];
	add.s64 	%rd46, %rd2, %rd45;
	ld.local.v4.f32 	{%f507, %f508, %f509, %f510}, [%rd46];
	st.local.v4.f32 	[%rd5+52], {%f507, %f508, %f509, %f510};
	mul.wide.s32 	%rd47, %r40, 4;
	add.s64 	%rd48, %rd3, %rd47;
	ld.local.f32 	%f81, [%rd48];
	st.local.v4.f32 	[%rd5+36], {%f499, %f500, %f501, %f81};
	st.local.f32 	[%rd5+132], %f502;
	add.s32 	%r423, %r40, -1;
	setp.lt.s32	%p32, %r423, 0;
	@%p32 bra 	BB1_39;

	ld.local.f32 	%f515, [%rd9+-4];
	st.local.f32 	[%rd5+136], %f515;

BB1_39:
	setp.leu.ftz.f32	%p33, %f81, 0f00000000;
	@%p33 bra 	BB1_41;

	ld.local.u32 	%r424, [%rd5];
	mad.lo.s32 	%r425, %r424, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r425;
	and.b32  	%r426, %r425, 16777215;
	cvt.rn.f32.u32	%f517, %r426;
	div.approx.ftz.f32 	%f519, %f517, %f256;
	lg2.approx.ftz.f32 	%f520, %f519;
	mul.ftz.f32 	%f521, %f520, 0fBF317218;
	mul.ftz.f32 	%f928, %f521, %f81;

BB1_41:
	ld.local.v4.f32 	{%f531, %f532, %f533, %f534}, [%rd5+68];
	mov.u32 	%r431, 1;
	mov.u32 	%r434, 2;
	ld.local.v4.f32 	{%f535, %f536, %f537, %f538}, [%rd5+100];
	mov.u32 	%r439, -1;
	mov.f32 	%f530, 0f00000000;
	// inline asm
	call (%r427, %r428, %r429, %r430), _optix_trace_4, (%rd8, %f531, %f532, %f533, %f535, %f536, %f537, %f68, %f928, %f530, %r431, %r365, %r365, %r434, %r365, %r35, %r36, %r439, %r439);
	// inline asm
	ld.local.u32 	%r440, [%rd5+16];
	add.s32 	%r48, %r440, 1;
	st.local.u32 	[%rd5+16], %r48;
	setp.ne.s32	%p34, %r440, 0;
	@%p34 bra 	BB1_43;

	ld.local.v4.f32 	{%f539, %f540, %f541, %f542}, [%rd5+68];
	add.ftz.f32 	%f901, %f901, %f539;
	add.ftz.f32 	%f900, %f900, %f540;
	add.ftz.f32 	%f899, %f899, %f541;
	mov.u32 	%r515, %r429;
	mov.u32 	%r514, %r430;

BB1_43:
	ld.local.u32 	%r53, [%rd5+-16];
	and.b32  	%r57, %r53, -805306369;
	st.local.u32 	[%rd5+-16], %r57;
	and.b32  	%r441, %r53, 4096;
	setp.eq.s32	%p35, %r441, 0;
	@%p35 bra 	BB1_51;

	and.b32  	%r55, %r53, 512;
	setp.eq.s32	%p36, %r55, 0;
	@%p36 bra 	BB1_47;
	bra.uni 	BB1_45;

BB1_47:
	ld.local.f32 	%f928, [%rd5+80];
	bra.uni 	BB1_48;

BB1_45:
	st.local.f32 	[%rd5+80], %f928;
	ld.local.v4.f32 	{%f546, %f547, %f548, %f549}, [%rd5+100];
	ld.local.v4.f32 	{%f553, %f554, %f555, %f556}, [%rd5+68];
	fma.rn.ftz.f32 	%f560, %f928, %f547, %f554;
	fma.rn.ftz.f32 	%f561, %f928, %f546, %f553;
	st.local.v2.f32 	[%rd5+68], {%f561, %f560};
	fma.rn.ftz.f32 	%f562, %f928, %f548, %f555;
	st.local.f32 	[%rd5+76], %f562;
	setp.lt.u32	%p37, %r48, %r520;
	@%p37 bra 	BB1_48;

	ld.local.v4.f32 	{%f563, %f564, %f565, %f566}, [%rd24];
	add.ftz.f32 	%f570, %f486, %f564;
	add.ftz.f32 	%f571, %f485, %f563;
	st.local.v2.f32 	[%rd24], {%f571, %f570};
	add.ftz.f32 	%f572, %f71, %f565;
	st.local.f32 	[%rd5+-20], %f572;

BB1_48:
	ld.local.v4.f32 	{%f573, %f574, %f575, %f576}, [%rd5+36];
	neg.ftz.f32 	%f580, %f928;
	mul.ftz.f32 	%f581, %f573, %f580;
	mul.ftz.f32 	%f582, %f574, %f580;
	mul.ftz.f32 	%f583, %f575, %f580;
	mul.ftz.f32 	%f584, %f581, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f92, %f584;
	mul.ftz.f32 	%f585, %f582, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f93, %f585;
	mul.ftz.f32 	%f586, %f583, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f94, %f586;
	mul.ftz.f32 	%f933, %f933, %f92;
	mul.ftz.f32 	%f934, %f934, %f93;
	mul.ftz.f32 	%f935, %f935, %f94;
	and.b32  	%r442, %r53, 16777216;
	setp.eq.s32	%p38, %r442, 0;
	@%p38 bra 	BB1_51;

	ld.local.v4.f32 	{%f587, %f588, %f589, %f590}, [%rd5+-12];
	mul.ftz.f32 	%f594, %f93, %f588;
	mul.ftz.f32 	%f595, %f92, %f587;
	st.local.v2.f32 	[%rd5+-12], {%f595, %f594};
	mul.ftz.f32 	%f596, %f94, %f589;
	st.local.f32 	[%rd5+-4], %f596;
	@%p36 bra 	BB1_51;

	and.b32  	%r57, %r53, -822083585;
	st.local.u32 	[%rd5+-16], %r57;

BB1_51:
	ld.local.v4.f32 	{%f597, %f598, %f599, %f600}, [%rd24];
	fma.rn.ftz.f32 	%f944, %f933, %f597, %f944;
	fma.rn.ftz.f32 	%f943, %f934, %f598, %f943;
	fma.rn.ftz.f32 	%f942, %f935, %f599, %f942;
	setp.lt.s32	%p40, %r57, 0;
	@%p40 bra 	BB1_63;

	ld.local.f32 	%f604, [%rd5+32];
	setp.le.ftz.f32	%p41, %f604, 0f00000000;
	@%p41 bra 	BB1_63;

	ld.local.v2.f32 	{%f605, %f606}, [%rd5+20];
	setp.neu.ftz.f32	%p42, %f605, 0f00000000;
	setp.neu.ftz.f32	%p43, %f606, 0f00000000;
	or.pred  	%p44, %p42, %p43;
	@%p44 bra 	BB1_55;

	ld.local.f32 	%f607, [%rd5+28];
	setp.eq.ftz.f32	%p45, %f607, 0f00000000;
	@%p45 bra 	BB1_63;

BB1_55:
	mul.ftz.f32 	%f933, %f933, %f605;
	mul.ftz.f32 	%f934, %f934, %f606;
	ld.local.f32 	%f608, [%rd5+28];
	mul.ftz.f32 	%f935, %f935, %f608;
	setp.ge.u32	%p46, %r419, %r48;
	@%p46 bra 	BB1_58;

	max.ftz.f32 	%f609, %f933, %f934;
	max.ftz.f32 	%f109, %f609, %f935;
	ld.local.u32 	%r443, [%rd5];
	mad.lo.s32 	%r444, %r443, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r444;
	and.b32  	%r445, %r444, 16777215;
	cvt.rn.f32.u32	%f610, %r445;
	div.approx.ftz.f32 	%f612, %f610, %f256;
	setp.lt.ftz.f32	%p47, %f109, %f612;
	@%p47 bra 	BB1_63;

	rcp.approx.ftz.f32 	%f613, %f109;
	mul.ftz.f32 	%f933, %f933, %f613;
	mul.ftz.f32 	%f934, %f934, %f613;
	mul.ftz.f32 	%f935, %f935, %f613;

BB1_58:
	and.b32  	%r446, %r57, 288;
	setp.ne.s32	%p48, %r446, 256;
	@%p48 bra 	BB1_62;

	and.b32  	%r447, %r57, 16;
	setp.eq.s32	%p49, %r447, 0;
	@%p49 bra 	BB1_61;
	bra.uni 	BB1_60;

BB1_61:
	add.s32 	%r458, %r40, -1;
	max.s32 	%r40, %r458, %r439;
	bra.uni 	BB1_62;

BB1_60:
	add.s32 	%r448, %r40, 1;
	mov.u32 	%r449, 3;
	min.s32 	%r40, %r448, %r449;
	mul.wide.s32 	%rd54, %r40, 16;
	add.s64 	%rd55, %rd1, %rd54;
	ld.local.v4.u32 	{%r450, %r451, %r452, %r453}, [%rd5+116];
	st.local.v4.u32 	[%rd55], {%r450, %r451, %r452, %r453};
	ld.local.v4.f32 	{%f614, %f615, %f616, %f617}, [%rd5+52];
	add.s64 	%rd56, %rd2, %rd54;
	st.local.v4.f32 	[%rd56], {%f614, %f615, %f616, %f617};
	ld.local.f32 	%f622, [%rd5+48];
	mul.wide.s32 	%rd57, %r40, 4;
	add.s64 	%rd58, %rd3, %rd57;
	st.local.f32 	[%rd58], %f622;

BB1_62:
	setp.lt.u32	%p50, %r48, %r520;
	@%p50 bra 	BB1_36;
	bra.uni 	BB1_63;

BB1_34:
	mov.f32 	%f943, %f942;
	mov.f32 	%f944, %f942;

BB1_63:
	ld.local.v4.f32 	{%f623, %f624, %f625, %f626}, [%rd5+-12];
	ld.local.v4.f32 	{%f627, %f628, %f629, %f630}, [%rd5+4];
	ld.local.f32 	%f946, [%rd5+96];
	setp.gt.ftz.f32	%p51, %f945, %f946;
	@%p51 bra 	BB1_66;
	bra.uni 	BB1_64;

BB1_66:
	mov.u32 	%r57, 268435456;
	st.local.u32 	[%rd5+-16], %r57;
	mul.ftz.f32 	%f945, %f945, 0f3F000000;
	bra.uni 	BB1_67;

BB1_64:
	setp.geu.ftz.f32	%p52, %f945, %f946;
	@%p52 bra 	BB1_67;

	mov.u32 	%r57, 536870912;
	st.local.u32 	[%rd5+-16], %r57;
	mul.ftz.f32 	%f946, %f946, 0f3F000000;

BB1_67:
	mov.f32 	%f892, 0fBF800000;
	mov.u32 	%r511, 1065353216;
	ld.const.f32 	%f891, [params+88];
	st.local.v2.f32 	[%rd5+68], {%f315, %f316};
	st.local.f32 	[%rd5+76], %f891;
	mov.f32 	%f634, 0f3F800000;
	st.local.v2.f32 	[%rd5+20], {%f634, %f634};
	st.local.u32 	[%rd5+28], %r511;
	st.local.v4.f32 	[%rd5+100], {%f1, %f2, %f3, %f892};
	and.b32  	%r463, %r57, 805306368;
	or.b32  	%r89, %r463, 16777216;
	st.local.v4.u32 	[%rd24], {%r365, %r365, %r365, %r89};
	st.local.v2.f32 	[%rd5+-12], {%f634, %f634};
	st.local.u32 	[%rd5+-4], %r511;
	mov.f32 	%f970, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f634, %f634, %f634, %f970};
	st.local.u32 	[%rd5+48], %r365;
	st.local.v4.f32 	[%rd5+116], {%f970, %f970, %f970, %f634};
	st.local.v4.u32 	[%rd5+4], {%r365, %r365, %r511, %r365};
	st.local.u32 	[%rd5+96], %r511;
	setp.eq.s32	%p53, %r520, 0;
	@%p53 bra 	BB1_68;

	add.u64 	%rd105, %SP, 144;
	ld.const.u64 	%rd10, [params+272];
	ld.const.f32 	%f135, [params+76];
	shr.u64 	%rd62, %rd105, 32;
	cvt.u32.u64	%r67, %rd62;
	cvt.u32.u64	%r68, %rd105;
	ld.const.v2.u32 	{%r466, %r467}, [params+240];
	ld.const.v2.f32 	{%f642, %f643}, [params+224];
	mov.f32 	%f972, 0f00000000;
	mov.u32 	%r72, -1;
	ld.const.f32 	%f138, [params+232];
	mov.f32 	%f963, %f634;
	mov.f32 	%f962, %f634;
	mov.f32 	%f961, %f634;
	mov.f32 	%f971, %f972;
	mov.f32 	%f970, %f972;

BB1_70:
	ld.local.v4.f32 	{%f645, %f646, %f647, %f648}, [%rd5+100];
	neg.ftz.f32 	%f652, %f647;
	neg.ftz.f32 	%f653, %f646;
	neg.ftz.f32 	%f654, %f645;
	st.local.v2.f32 	[%rd5+84], {%f654, %f653};
	st.local.f32 	[%rd5+92], %f652;
	st.local.v2.f32 	[%rd5+132], {%f634, %f634};
	mov.u32 	%r468, 1510874058;
	st.local.u32 	[%rd5+80], %r468;
	and.b32  	%r75, %r89, 822083586;
	st.local.u32 	[%rd5+-16], %r75;
	mov.f32 	%f956, 0f5A0E1BCA;
	setp.lt.s32	%p54, %r72, 0;
	@%p54 bra 	BB1_75;

	or.b32  	%r469, %r75, 4096;
	st.local.u32 	[%rd5+-16], %r469;
	mul.wide.s32 	%rd63, %r72, 16;
	add.s64 	%rd11, %rd1, %rd63;
	ld.local.v4.f32 	{%f656, %f657, %f658, %f659}, [%rd11];
	add.s64 	%rd64, %rd2, %rd63;
	ld.local.v4.f32 	{%f664, %f665, %f666, %f667}, [%rd64];
	st.local.v4.f32 	[%rd5+52], {%f664, %f665, %f666, %f667};
	mul.wide.s32 	%rd65, %r72, 4;
	add.s64 	%rd66, %rd3, %rd65;
	ld.local.f32 	%f148, [%rd66];
	st.local.v4.f32 	[%rd5+36], {%f656, %f657, %f658, %f148};
	st.local.f32 	[%rd5+132], %f659;
	add.s32 	%r470, %r72, -1;
	setp.lt.s32	%p55, %r470, 0;
	@%p55 bra 	BB1_73;

	ld.local.f32 	%f672, [%rd11+-4];
	st.local.f32 	[%rd5+136], %f672;

BB1_73:
	setp.leu.ftz.f32	%p56, %f148, 0f00000000;
	@%p56 bra 	BB1_75;

	ld.local.u32 	%r471, [%rd5];
	mad.lo.s32 	%r472, %r471, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r472;
	and.b32  	%r473, %r472, 16777215;
	cvt.rn.f32.u32	%f674, %r473;
	div.approx.ftz.f32 	%f676, %f674, %f256;
	lg2.approx.ftz.f32 	%f677, %f676;
	mul.ftz.f32 	%f678, %f677, 0fBF317218;
	mul.ftz.f32 	%f956, %f678, %f148;

BB1_75:
	ld.local.v4.f32 	{%f688, %f689, %f690, %f691}, [%rd5+68];
	mov.u32 	%r478, 1;
	mov.u32 	%r481, 2;
	ld.local.v4.f32 	{%f692, %f693, %f694, %f695}, [%rd5+100];
	mov.u32 	%r486, -1;
	mov.f32 	%f687, 0f00000000;
	// inline asm
	call (%r474, %r475, %r476, %r477), _optix_trace_4, (%rd10, %f688, %f689, %f690, %f692, %f693, %f694, %f135, %f956, %f687, %r478, %r365, %r365, %r481, %r365, %r67, %r68, %r486, %r486);
	// inline asm
	ld.local.u32 	%r487, [%rd5+16];
	add.s32 	%r80, %r487, 1;
	st.local.u32 	[%rd5+16], %r80;
	setp.ne.s32	%p57, %r487, 0;
	@%p57 bra 	BB1_77;

	ld.local.v4.f32 	{%f696, %f697, %f698, %f699}, [%rd5+68];
	add.ftz.f32 	%f901, %f901, %f696;
	add.ftz.f32 	%f900, %f900, %f697;
	add.ftz.f32 	%f899, %f899, %f698;
	mov.u32 	%r515, %r476;
	mov.u32 	%r514, %r477;

BB1_77:
	ld.local.u32 	%r85, [%rd5+-16];
	and.b32  	%r89, %r85, -805306369;
	st.local.u32 	[%rd5+-16], %r89;
	and.b32  	%r488, %r85, 4096;
	setp.eq.s32	%p58, %r488, 0;
	@%p58 bra 	BB1_85;

	and.b32  	%r87, %r85, 512;
	setp.eq.s32	%p59, %r87, 0;
	@%p59 bra 	BB1_81;
	bra.uni 	BB1_79;

BB1_81:
	ld.local.f32 	%f956, [%rd5+80];
	bra.uni 	BB1_82;

BB1_79:
	st.local.f32 	[%rd5+80], %f956;
	ld.local.v4.f32 	{%f703, %f704, %f705, %f706}, [%rd5+100];
	ld.local.v4.f32 	{%f710, %f711, %f712, %f713}, [%rd5+68];
	fma.rn.ftz.f32 	%f717, %f956, %f704, %f711;
	fma.rn.ftz.f32 	%f718, %f956, %f703, %f710;
	st.local.v2.f32 	[%rd5+68], {%f718, %f717};
	fma.rn.ftz.f32 	%f719, %f956, %f705, %f712;
	st.local.f32 	[%rd5+76], %f719;
	setp.lt.u32	%p60, %r80, %r467;
	@%p60 bra 	BB1_82;

	ld.local.v4.f32 	{%f720, %f721, %f722, %f723}, [%rd24];
	add.ftz.f32 	%f727, %f643, %f721;
	add.ftz.f32 	%f728, %f642, %f720;
	st.local.v2.f32 	[%rd24], {%f728, %f727};
	add.ftz.f32 	%f729, %f138, %f722;
	st.local.f32 	[%rd5+-20], %f729;

BB1_82:
	ld.local.v4.f32 	{%f730, %f731, %f732, %f733}, [%rd5+36];
	neg.ftz.f32 	%f737, %f956;
	mul.ftz.f32 	%f738, %f730, %f737;
	mul.ftz.f32 	%f739, %f731, %f737;
	mul.ftz.f32 	%f740, %f732, %f737;
	mul.ftz.f32 	%f741, %f738, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f159, %f741;
	mul.ftz.f32 	%f742, %f739, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f160, %f742;
	mul.ftz.f32 	%f743, %f740, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f161, %f743;
	mul.ftz.f32 	%f961, %f961, %f159;
	mul.ftz.f32 	%f962, %f962, %f160;
	mul.ftz.f32 	%f963, %f963, %f161;
	and.b32  	%r489, %r85, 16777216;
	setp.eq.s32	%p61, %r489, 0;
	@%p61 bra 	BB1_85;

	ld.local.v4.f32 	{%f744, %f745, %f746, %f747}, [%rd5+-12];
	mul.ftz.f32 	%f751, %f160, %f745;
	mul.ftz.f32 	%f752, %f159, %f744;
	st.local.v2.f32 	[%rd5+-12], {%f752, %f751};
	mul.ftz.f32 	%f753, %f161, %f746;
	st.local.f32 	[%rd5+-4], %f753;
	@%p59 bra 	BB1_85;

	and.b32  	%r89, %r85, -822083585;
	st.local.u32 	[%rd5+-16], %r89;

BB1_85:
	ld.local.v4.f32 	{%f754, %f755, %f756, %f757}, [%rd24];
	fma.rn.ftz.f32 	%f972, %f961, %f754, %f972;
	fma.rn.ftz.f32 	%f971, %f962, %f755, %f971;
	fma.rn.ftz.f32 	%f970, %f963, %f756, %f970;
	setp.lt.s32	%p63, %r89, 0;
	@%p63 bra 	BB1_97;

	ld.local.f32 	%f761, [%rd5+32];
	setp.le.ftz.f32	%p64, %f761, 0f00000000;
	@%p64 bra 	BB1_97;

	ld.local.v2.f32 	{%f762, %f763}, [%rd5+20];
	setp.neu.ftz.f32	%p65, %f762, 0f00000000;
	setp.neu.ftz.f32	%p66, %f763, 0f00000000;
	or.pred  	%p67, %p65, %p66;
	@%p67 bra 	BB1_89;

	ld.local.f32 	%f764, [%rd5+28];
	setp.eq.ftz.f32	%p68, %f764, 0f00000000;
	@%p68 bra 	BB1_97;

BB1_89:
	mul.ftz.f32 	%f961, %f961, %f762;
	mul.ftz.f32 	%f962, %f962, %f763;
	ld.local.f32 	%f765, [%rd5+28];
	mul.ftz.f32 	%f963, %f963, %f765;
	setp.ge.u32	%p69, %r466, %r80;
	@%p69 bra 	BB1_92;

	max.ftz.f32 	%f766, %f961, %f962;
	max.ftz.f32 	%f176, %f766, %f963;
	ld.local.u32 	%r490, [%rd5];
	mad.lo.s32 	%r491, %r490, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r491;
	and.b32  	%r492, %r491, 16777215;
	cvt.rn.f32.u32	%f767, %r492;
	div.approx.ftz.f32 	%f769, %f767, %f256;
	setp.lt.ftz.f32	%p70, %f176, %f769;
	@%p70 bra 	BB1_97;

	rcp.approx.ftz.f32 	%f770, %f176;
	mul.ftz.f32 	%f961, %f961, %f770;
	mul.ftz.f32 	%f962, %f962, %f770;
	mul.ftz.f32 	%f963, %f963, %f770;

BB1_92:
	and.b32  	%r493, %r89, 288;
	setp.ne.s32	%p71, %r493, 256;
	@%p71 bra 	BB1_96;

	and.b32  	%r494, %r89, 16;
	setp.eq.s32	%p72, %r494, 0;
	@%p72 bra 	BB1_95;
	bra.uni 	BB1_94;

BB1_95:
	add.s32 	%r505, %r72, -1;
	max.s32 	%r72, %r505, %r486;
	bra.uni 	BB1_96;

BB1_94:
	add.s32 	%r495, %r72, 1;
	mov.u32 	%r496, 3;
	min.s32 	%r72, %r495, %r496;
	mul.wide.s32 	%rd72, %r72, 16;
	add.s64 	%rd73, %rd1, %rd72;
	ld.local.v4.u32 	{%r497, %r498, %r499, %r500}, [%rd5+116];
	st.local.v4.u32 	[%rd73], {%r497, %r498, %r499, %r500};
	ld.local.v4.f32 	{%f771, %f772, %f773, %f774}, [%rd5+52];
	add.s64 	%rd74, %rd2, %rd72;
	st.local.v4.f32 	[%rd74], {%f771, %f772, %f773, %f774};
	ld.local.f32 	%f779, [%rd5+48];
	mul.wide.s32 	%rd75, %r72, 4;
	add.s64 	%rd76, %rd3, %rd75;
	st.local.f32 	[%rd76], %f779;

BB1_96:
	setp.lt.u32	%p73, %r80, %r467;
	@%p73 bra 	BB1_70;
	bra.uni 	BB1_97;

BB1_68:
	mov.f32 	%f971, %f970;
	mov.f32 	%f972, %f970;

BB1_97:
	ld.local.f32 	%f973, [%rd5+96];
	setp.eq.ftz.f32	%p74, %f945, %f946;
	@%p74 bra 	BB1_99;

	mul.ftz.f32 	%f973, %f973, 0f3F000000;
	st.local.f32 	[%rd5+96], %f973;

BB1_99:
	add.ftz.f32 	%f780, %f945, %f946;
	add.ftz.f32 	%f781, %f780, %f973;
	rcp.approx.ftz.f32 	%f782, %f781;
	mul.ftz.f32 	%f783, %f944, %f946;
	fma.rn.ftz.f32 	%f784, %f916, %f945, %f783;
	mul.ftz.f32 	%f785, %f943, %f946;
	fma.rn.ftz.f32 	%f786, %f917, %f945, %f785;
	mul.ftz.f32 	%f787, %f942, %f946;
	fma.rn.ftz.f32 	%f788, %f918, %f945, %f787;
	fma.rn.ftz.f32 	%f789, %f972, %f973, %f784;
	fma.rn.ftz.f32 	%f790, %f971, %f973, %f786;
	fma.rn.ftz.f32 	%f791, %f970, %f973, %f788;
	mul.ftz.f32 	%f916, %f782, %f789;
	mul.ftz.f32 	%f917, %f782, %f790;
	mul.ftz.f32 	%f918, %f782, %f791;
	mul.ftz.f32 	%f792, %f623, %f946;
	fma.rn.ftz.f32 	%f793, %f977, %f945, %f792;
	mul.ftz.f32 	%f794, %f624, %f946;
	fma.rn.ftz.f32 	%f795, %f978, %f945, %f794;
	mul.ftz.f32 	%f796, %f625, %f946;
	fma.rn.ftz.f32 	%f797, %f979, %f945, %f796;
	ld.local.v4.f32 	{%f798, %f799, %f800, %f801}, [%rd5+-12];
	fma.rn.ftz.f32 	%f805, %f973, %f798, %f793;
	fma.rn.ftz.f32 	%f806, %f973, %f799, %f795;
	fma.rn.ftz.f32 	%f807, %f973, %f800, %f797;
	mul.ftz.f32 	%f977, %f782, %f805;
	mul.ftz.f32 	%f978, %f782, %f806;
	mul.ftz.f32 	%f979, %f782, %f807;
	mul.ftz.f32 	%f808, %f627, %f946;
	fma.rn.ftz.f32 	%f809, %f974, %f945, %f808;
	mul.ftz.f32 	%f810, %f628, %f946;
	fma.rn.ftz.f32 	%f811, %f975, %f945, %f810;
	mul.ftz.f32 	%f812, %f629, %f946;
	fma.rn.ftz.f32 	%f813, %f976, %f945, %f812;
	ld.local.v4.f32 	{%f814, %f815, %f816, %f817}, [%rd5+4];
	fma.rn.ftz.f32 	%f821, %f973, %f814, %f809;
	fma.rn.ftz.f32 	%f822, %f973, %f815, %f811;
	fma.rn.ftz.f32 	%f823, %f973, %f816, %f813;
	mul.ftz.f32 	%f974, %f782, %f821;
	mul.ftz.f32 	%f975, %f782, %f822;
	mul.ftz.f32 	%f976, %f782, %f823;
	mul.ftz.f32 	%f901, %f901, 0f3EAAAAAB;
	mul.ftz.f32 	%f900, %f900, 0f3EAAAAAB;
	mul.ftz.f32 	%f899, %f899, 0f3EAAAAAB;

BB1_100:
	mul.ftz.f32 	%f828, %f975, %f975;
	fma.rn.ftz.f32 	%f829, %f974, %f974, %f828;
	fma.rn.ftz.f32 	%f830, %f976, %f976, %f829;
	rsqrt.approx.ftz.f32 	%f831, %f830;
	mul.ftz.f32 	%f216, %f974, %f831;
	mul.ftz.f32 	%f217, %f975, %f831;
	mul.ftz.f32 	%f218, %f976, %f831;
	abs.ftz.f32 	%f832, %f916;
	setp.gtu.ftz.f32	%p75, %f832, 0f7F800000;
	abs.ftz.f32 	%f833, %f917;
	setp.gtu.ftz.f32	%p76, %f833, 0f7F800000;
	or.pred  	%p77, %p75, %p76;
	abs.ftz.f32 	%f834, %f918;
	setp.gtu.ftz.f32	%p78, %f834, 0f7F800000;
	or.pred  	%p79, %p77, %p78;
	setp.eq.ftz.f32	%p80, %f832, 0f7F800000;
	or.pred  	%p81, %p79, %p80;
	setp.eq.ftz.f32	%p82, %f833, 0f7F800000;
	or.pred  	%p83, %p81, %p82;
	setp.eq.ftz.f32	%p84, %f834, 0f7F800000;
	or.pred  	%p3, %p83, %p84;
	ld.const.u64 	%rd12, [params];
	cvt.u32.u64	%r97, %rd12;
	setp.eq.s32	%p85, %r97, 0;
	mov.f32 	%f994, 0f00000000;
	ld.const.u64 	%rd13, [params+24];
	mov.f32 	%f986, %f994;
	mov.f32 	%f987, %f994;
	mov.f32 	%f988, %f994;
	mov.f32 	%f989, %f994;
	@%p85 bra 	BB1_102;

	cvta.to.global.u64 	%rd77, %rd13;
	shl.b64 	%rd78, %rd4, 4;
	add.s64 	%rd79, %rd77, %rd78;
	ld.global.v4.f32 	{%f986, %f987, %f988, %f989}, [%rd79];

BB1_102:
	cvta.to.global.u64 	%rd80, %rd13;
	shl.b64 	%rd81, %rd4, 4;
	add.s64 	%rd82, %rd80, %rd81;
	selp.f32	%f843, 0f00000000, %f916, %p3;
	selp.f32	%f844, 0f00000000, %f917, %p3;
	selp.f32	%f845, 0f00000000, %f918, %p3;
	selp.f32	%f846, 0f00000000, 0f3F800000, %p3;
	add.ftz.f32 	%f847, %f846, %f989;
	add.ftz.f32 	%f848, %f845, %f988;
	add.ftz.f32 	%f849, %f844, %f987;
	add.ftz.f32 	%f850, %f843, %f986;
	st.global.v4.f32 	[%rd82], {%f850, %f849, %f848, %f847};
	abs.ftz.f32 	%f851, %f977;
	setp.gtu.ftz.f32	%p86, %f851, 0f7F800000;
	abs.ftz.f32 	%f852, %f978;
	setp.gtu.ftz.f32	%p87, %f852, 0f7F800000;
	or.pred  	%p88, %p86, %p87;
	abs.ftz.f32 	%f853, %f979;
	setp.gtu.ftz.f32	%p89, %f853, 0f7F800000;
	or.pred  	%p90, %p88, %p89;
	setp.eq.ftz.f32	%p91, %f851, 0f7F800000;
	or.pred  	%p92, %p90, %p91;
	setp.eq.ftz.f32	%p93, %f852, 0f7F800000;
	or.pred  	%p94, %p92, %p93;
	setp.eq.ftz.f32	%p95, %f853, 0f7F800000;
	or.pred  	%p96, %p94, %p95;
	selp.f32	%f227, 0f00000000, %f977, %p96;
	selp.f32	%f228, 0f00000000, %f978, %p96;
	selp.f32	%f229, 0f00000000, %f979, %p96;
	ld.const.u64 	%rd14, [params+32];
	mov.f32 	%f990, %f994;
	mov.f32 	%f991, %f994;
	mov.f32 	%f992, %f994;
	mov.f32 	%f993, %f994;
	@%p85 bra 	BB1_104;

	cvta.to.global.u64 	%rd83, %rd14;
	add.s64 	%rd85, %rd83, %rd81;
	ld.global.v4.f32 	{%f990, %f991, %f992, %f857}, [%rd85];
	add.ftz.f32 	%f993, %f857, 0f00000000;

BB1_104:
	cvta.to.global.u64 	%rd86, %rd14;
	add.s64 	%rd88, %rd86, %rd81;
	add.ftz.f32 	%f863, %f229, %f992;
	add.ftz.f32 	%f864, %f228, %f991;
	add.ftz.f32 	%f865, %f227, %f990;
	st.global.v4.f32 	[%rd88], {%f865, %f864, %f863, %f993};
	abs.ftz.f32 	%f866, %f216;
	setp.gtu.ftz.f32	%p98, %f866, 0f7F800000;
	abs.ftz.f32 	%f867, %f217;
	setp.gtu.ftz.f32	%p99, %f867, 0f7F800000;
	or.pred  	%p100, %p98, %p99;
	abs.ftz.f32 	%f868, %f218;
	setp.gtu.ftz.f32	%p101, %f868, 0f7F800000;
	or.pred  	%p102, %p100, %p101;
	setp.eq.ftz.f32	%p103, %f866, 0f7F800000;
	or.pred  	%p104, %p102, %p103;
	setp.eq.ftz.f32	%p105, %f867, 0f7F800000;
	or.pred  	%p106, %p104, %p105;
	setp.eq.ftz.f32	%p107, %f868, 0f7F800000;
	or.pred  	%p108, %p106, %p107;
	selp.f32	%f238, 0f00000000, %f216, %p108;
	selp.f32	%f239, 0f00000000, %f217, %p108;
	selp.f32	%f240, 0f00000000, %f218, %p108;
	ld.const.u64 	%rd15, [params+40];
	mov.f32 	%f995, %f994;
	mov.f32 	%f996, %f994;
	mov.f32 	%f997, %f994;
	@%p85 bra 	BB1_106;

	cvta.to.global.u64 	%rd89, %rd15;
	add.s64 	%rd91, %rd89, %rd81;
	ld.global.v4.f32 	{%f994, %f995, %f996, %f872}, [%rd91];
	add.ftz.f32 	%f997, %f872, 0f00000000;

BB1_106:
	cvta.to.global.u64 	%rd92, %rd15;
	add.s64 	%rd94, %rd92, %rd81;
	add.ftz.f32 	%f874, %f240, %f996;
	add.ftz.f32 	%f875, %f239, %f995;
	add.ftz.f32 	%f876, %f238, %f994;
	st.global.v4.f32 	[%rd94], {%f876, %f875, %f874, %f997};
	setp.lt.u64	%p110, %rd12, 4294967296;
	@%p110 bra 	BB1_108;

	not.b32 	%r507, %r104;
	add.s32 	%r508, %r102, %r507;
	mad.lo.s32 	%r509, %r508, %r101, %r103;
	ld.const.v2.f32 	{%f877, %f878}, [params+80];
	sub.ftz.f32 	%f881, %f901, %f877;
	sub.ftz.f32 	%f882, %f900, %f878;
	ld.const.f32 	%f883, [params+88];
	sub.ftz.f32 	%f884, %f899, %f883;
	mul.ftz.f32 	%f885, %f882, %f882;
	fma.rn.ftz.f32 	%f886, %f881, %f881, %f885;
	fma.rn.ftz.f32 	%f887, %f884, %f884, %f886;
	ld.const.u64 	%rd95, [params+48];
	cvta.to.global.u64 	%rd96, %rd95;
	mul.wide.u32 	%rd97, %r509, 16;
	add.s64 	%rd98, %rd96, %rd97;
	sqrt.approx.ftz.f32 	%f888, %f887;
	st.global.v4.f32 	[%rd98], {%f901, %f900, %f899, %f888};
	ld.const.u64 	%rd99, [params+56];
	cvta.to.global.u64 	%rd100, %rd99;
	mul.wide.u32 	%rd101, %r509, 8;
	add.s64 	%rd102, %rd100, %rd101;
	st.global.v2.u32 	[%rd102], {%r515, %r514};

BB1_108:
	ret;
}

	// .globl	__raygen__dof_camera
.visible .entry __raygen__dof_camera(

)
{
	.local .align 16 .b8 	__local_depot2[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<116>;
	.reg .f32 	%f<1062>;
	.reg .b32 	%r<550>;
	.reg .b64 	%rd<110>;


	mov.u64 	%SPL, __local_depot2;
	cvta.local.u64 	%SP, %SPL;
	add.u64 	%rd1, %SPL, 0;
	add.u64 	%rd2, %SPL, 64;
	add.u64 	%rd3, %SPL, 128;
	ld.const.v2.u32 	{%r101, %r102}, [params+64];
	// inline asm
	call (%r98), _optix_get_launch_index_x, ();
	// inline asm
	ld.const.u64 	%rd19, [params+16];
	cvta.to.global.u64 	%rd20, %rd19;
	mul.wide.u32 	%rd21, %r98, 8;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.v2.u32 	{%r103, %r104}, [%rd22];
	add.s32 	%r105, %r101, -1;
	setp.gt.s32	%p4, %r103, %r105;
	add.s32 	%r106, %r102, -1;
	setp.gt.s32	%p5, %r104, %r106;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB2_118;

	mad.lo.s32 	%r107, %r104, %r101, %r103;
	ld.const.u32 	%r108, [params+8];
	shl.b32 	%r109, %r108, 4;
	add.s32 	%r110, %r109, -1556008596;
	add.s32 	%r111, %r108, -1640531527;
	shr.u32 	%r112, %r108, 5;
	add.s32 	%r113, %r112, -939442524;
	xor.b32  	%r114, %r110, %r111;
	xor.b32  	%r115, %r114, %r113;
	add.s32 	%r116, %r107, %r115;
	shl.b32 	%r117, %r116, 4;
	add.s32 	%r118, %r117, -1383041155;
	add.s32 	%r119, %r116, -1640531527;
	xor.b32  	%r120, %r118, %r119;
	shr.u32 	%r121, %r116, 5;
	add.s32 	%r122, %r121, 2123724318;
	xor.b32  	%r123, %r120, %r122;
	add.s32 	%r124, %r123, %r108;
	shl.b32 	%r125, %r124, 4;
	add.s32 	%r126, %r125, -1556008596;
	add.s32 	%r127, %r124, 1013904242;
	shr.u32 	%r128, %r124, 5;
	add.s32 	%r129, %r128, -939442524;
	xor.b32  	%r130, %r126, %r127;
	xor.b32  	%r131, %r130, %r129;
	add.s32 	%r132, %r131, %r116;
	shl.b32 	%r133, %r132, 4;
	add.s32 	%r134, %r133, -1383041155;
	add.s32 	%r135, %r132, 1013904242;
	xor.b32  	%r136, %r134, %r135;
	shr.u32 	%r137, %r132, 5;
	add.s32 	%r138, %r137, 2123724318;
	xor.b32  	%r139, %r136, %r138;
	add.s32 	%r140, %r139, %r124;
	shl.b32 	%r141, %r140, 4;
	add.s32 	%r142, %r141, -1556008596;
	add.s32 	%r143, %r140, -626627285;
	shr.u32 	%r144, %r140, 5;
	add.s32 	%r145, %r144, -939442524;
	xor.b32  	%r146, %r142, %r143;
	xor.b32  	%r147, %r146, %r145;
	add.s32 	%r148, %r147, %r132;
	shl.b32 	%r149, %r148, 4;
	add.s32 	%r150, %r149, -1383041155;
	add.s32 	%r151, %r148, -626627285;
	xor.b32  	%r152, %r150, %r151;
	shr.u32 	%r153, %r148, 5;
	add.s32 	%r154, %r153, 2123724318;
	xor.b32  	%r155, %r152, %r154;
	add.s32 	%r156, %r155, %r140;
	shl.b32 	%r157, %r156, 4;
	add.s32 	%r158, %r157, -1556008596;
	add.s32 	%r159, %r156, 2027808484;
	shr.u32 	%r160, %r156, 5;
	add.s32 	%r161, %r160, -939442524;
	xor.b32  	%r162, %r158, %r159;
	xor.b32  	%r163, %r162, %r161;
	add.s32 	%r164, %r163, %r148;
	shl.b32 	%r165, %r164, 4;
	add.s32 	%r166, %r165, -1383041155;
	add.s32 	%r167, %r164, 2027808484;
	xor.b32  	%r168, %r166, %r167;
	shr.u32 	%r169, %r164, 5;
	add.s32 	%r170, %r169, 2123724318;
	xor.b32  	%r171, %r168, %r170;
	add.s32 	%r172, %r171, %r156;
	shl.b32 	%r173, %r172, 4;
	add.s32 	%r174, %r173, -1556008596;
	add.s32 	%r175, %r172, 387276957;
	shr.u32 	%r176, %r172, 5;
	add.s32 	%r177, %r176, -939442524;
	xor.b32  	%r178, %r174, %r175;
	xor.b32  	%r179, %r178, %r177;
	add.s32 	%r180, %r179, %r164;
	shl.b32 	%r181, %r180, 4;
	add.s32 	%r182, %r181, -1383041155;
	add.s32 	%r183, %r180, 387276957;
	xor.b32  	%r184, %r182, %r183;
	shr.u32 	%r185, %r180, 5;
	add.s32 	%r186, %r185, 2123724318;
	xor.b32  	%r187, %r184, %r186;
	add.s32 	%r188, %r187, %r172;
	shl.b32 	%r189, %r188, 4;
	add.s32 	%r190, %r189, -1556008596;
	add.s32 	%r191, %r188, -1253254570;
	shr.u32 	%r192, %r188, 5;
	add.s32 	%r193, %r192, -939442524;
	xor.b32  	%r194, %r190, %r191;
	xor.b32  	%r195, %r194, %r193;
	add.s32 	%r196, %r195, %r180;
	shl.b32 	%r197, %r196, 4;
	add.s32 	%r198, %r197, -1383041155;
	add.s32 	%r199, %r196, -1253254570;
	xor.b32  	%r200, %r198, %r199;
	shr.u32 	%r201, %r196, 5;
	add.s32 	%r202, %r201, 2123724318;
	xor.b32  	%r203, %r200, %r202;
	add.s32 	%r204, %r203, %r188;
	shl.b32 	%r205, %r204, 4;
	add.s32 	%r206, %r205, -1556008596;
	add.s32 	%r207, %r204, 1401181199;
	shr.u32 	%r208, %r204, 5;
	add.s32 	%r209, %r208, -939442524;
	xor.b32  	%r210, %r206, %r207;
	xor.b32  	%r211, %r210, %r209;
	add.s32 	%r212, %r211, %r196;
	shl.b32 	%r213, %r212, 4;
	add.s32 	%r214, %r213, -1383041155;
	add.s32 	%r215, %r212, 1401181199;
	xor.b32  	%r216, %r214, %r215;
	shr.u32 	%r217, %r212, 5;
	add.s32 	%r218, %r217, 2123724318;
	xor.b32  	%r219, %r216, %r218;
	add.s32 	%r220, %r219, %r204;
	shl.b32 	%r221, %r220, 4;
	add.s32 	%r222, %r221, -1556008596;
	add.s32 	%r223, %r220, -239350328;
	shr.u32 	%r224, %r220, 5;
	add.s32 	%r225, %r224, -939442524;
	xor.b32  	%r226, %r222, %r223;
	xor.b32  	%r227, %r226, %r225;
	add.s32 	%r228, %r227, %r212;
	shl.b32 	%r229, %r228, 4;
	add.s32 	%r230, %r229, -1383041155;
	add.s32 	%r231, %r228, -239350328;
	xor.b32  	%r232, %r230, %r231;
	shr.u32 	%r233, %r228, 5;
	add.s32 	%r234, %r233, 2123724318;
	xor.b32  	%r235, %r232, %r234;
	add.s32 	%r236, %r235, %r220;
	shl.b32 	%r237, %r236, 4;
	add.s32 	%r238, %r237, -1556008596;
	add.s32 	%r239, %r236, -1879881855;
	shr.u32 	%r240, %r236, 5;
	add.s32 	%r241, %r240, -939442524;
	xor.b32  	%r242, %r238, %r239;
	xor.b32  	%r243, %r242, %r241;
	add.s32 	%r244, %r243, %r228;
	shl.b32 	%r245, %r244, 4;
	add.s32 	%r246, %r245, -1383041155;
	add.s32 	%r247, %r244, -1879881855;
	xor.b32  	%r248, %r246, %r247;
	shr.u32 	%r249, %r244, 5;
	add.s32 	%r250, %r249, 2123724318;
	xor.b32  	%r251, %r248, %r250;
	add.s32 	%r252, %r251, %r236;
	shl.b32 	%r253, %r252, 4;
	add.s32 	%r254, %r253, -1556008596;
	add.s32 	%r255, %r252, 774553914;
	shr.u32 	%r256, %r252, 5;
	add.s32 	%r257, %r256, -939442524;
	xor.b32  	%r258, %r254, %r255;
	xor.b32  	%r259, %r258, %r257;
	add.s32 	%r260, %r259, %r244;
	shl.b32 	%r261, %r260, 4;
	add.s32 	%r262, %r261, -1383041155;
	add.s32 	%r263, %r260, 774553914;
	xor.b32  	%r264, %r262, %r263;
	shr.u32 	%r265, %r260, 5;
	add.s32 	%r266, %r265, 2123724318;
	xor.b32  	%r267, %r264, %r266;
	add.s32 	%r268, %r267, %r252;
	shl.b32 	%r269, %r268, 4;
	add.s32 	%r270, %r269, -1556008596;
	add.s32 	%r271, %r268, -865977613;
	shr.u32 	%r272, %r268, 5;
	add.s32 	%r273, %r272, -939442524;
	xor.b32  	%r274, %r270, %r271;
	xor.b32  	%r275, %r274, %r273;
	add.s32 	%r276, %r275, %r260;
	shl.b32 	%r277, %r276, 4;
	add.s32 	%r278, %r277, -1383041155;
	add.s32 	%r279, %r276, -865977613;
	xor.b32  	%r280, %r278, %r279;
	shr.u32 	%r281, %r276, 5;
	add.s32 	%r282, %r281, 2123724318;
	xor.b32  	%r283, %r280, %r282;
	add.s32 	%r284, %r283, %r268;
	shl.b32 	%r285, %r284, 4;
	add.s32 	%r286, %r285, -1556008596;
	add.s32 	%r287, %r284, 1788458156;
	shr.u32 	%r288, %r284, 5;
	add.s32 	%r289, %r288, -939442524;
	xor.b32  	%r290, %r286, %r287;
	xor.b32  	%r291, %r290, %r289;
	add.s32 	%r292, %r291, %r276;
	shl.b32 	%r293, %r292, 4;
	add.s32 	%r294, %r293, -1383041155;
	add.s32 	%r295, %r292, 1788458156;
	xor.b32  	%r296, %r294, %r295;
	shr.u32 	%r297, %r292, 5;
	add.s32 	%r298, %r297, 2123724318;
	xor.b32  	%r299, %r296, %r298;
	add.s32 	%r300, %r299, %r284;
	shl.b32 	%r301, %r300, 4;
	add.s32 	%r302, %r301, -1556008596;
	add.s32 	%r303, %r300, 147926629;
	shr.u32 	%r304, %r300, 5;
	add.s32 	%r305, %r304, -939442524;
	xor.b32  	%r306, %r302, %r303;
	xor.b32  	%r307, %r306, %r305;
	add.s32 	%r308, %r307, %r292;
	shl.b32 	%r309, %r308, 4;
	add.s32 	%r310, %r309, -1383041155;
	add.s32 	%r311, %r308, 147926629;
	xor.b32  	%r312, %r310, %r311;
	shr.u32 	%r313, %r308, 5;
	add.s32 	%r314, %r313, 2123724318;
	xor.b32  	%r315, %r312, %r314;
	add.s32 	%r316, %r315, %r300;
	shl.b32 	%r317, %r316, 4;
	add.s32 	%r318, %r317, -1556008596;
	add.s32 	%r319, %r316, -1492604898;
	shr.u32 	%r320, %r316, 5;
	add.s32 	%r321, %r320, -939442524;
	xor.b32  	%r322, %r318, %r319;
	xor.b32  	%r323, %r322, %r321;
	add.s32 	%r324, %r323, %r308;
	shl.b32 	%r325, %r324, 4;
	add.s32 	%r326, %r325, -1383041155;
	add.s32 	%r327, %r324, -1492604898;
	xor.b32  	%r328, %r326, %r327;
	shr.u32 	%r329, %r324, 5;
	add.s32 	%r330, %r329, 2123724318;
	xor.b32  	%r331, %r328, %r330;
	add.s32 	%r332, %r331, %r316;
	shl.b32 	%r333, %r332, 4;
	add.s32 	%r334, %r333, -1556008596;
	add.s32 	%r335, %r332, 1161830871;
	shr.u32 	%r336, %r332, 5;
	add.s32 	%r337, %r336, -939442524;
	xor.b32  	%r338, %r334, %r335;
	xor.b32  	%r339, %r338, %r337;
	add.s32 	%r340, %r339, %r324;
	shl.b32 	%r341, %r340, 4;
	add.s32 	%r342, %r341, -1383041155;
	add.s32 	%r343, %r340, 1161830871;
	xor.b32  	%r344, %r342, %r343;
	shr.u32 	%r345, %r340, 5;
	add.s32 	%r346, %r345, 2123724318;
	xor.b32  	%r347, %r344, %r346;
	add.s32 	%r348, %r347, %r332;
	shl.b32 	%r349, %r348, 4;
	add.s32 	%r350, %r349, -1556008596;
	add.s32 	%r351, %r348, -478700656;
	shr.u32 	%r352, %r348, 5;
	add.s32 	%r353, %r352, -939442524;
	xor.b32  	%r354, %r350, %r351;
	xor.b32  	%r355, %r354, %r353;
	add.s32 	%r356, %r355, %r340;
	mad.lo.s32 	%r357, %r356, 1664525, 1013904223;
	and.b32  	%r358, %r357, 16777215;
	cvt.rn.f32.u32	%f271, %r358;
	mov.f32 	%f272, 0f4B800000;
	div.approx.ftz.f32 	%f273, %f271, %f272;
	mad.lo.s32 	%r359, %r357, 1664525, 1013904223;
	and.b32  	%r360, %r359, 16777215;
	cvt.rn.f32.u32	%f274, %r360;
	div.approx.ftz.f32 	%f275, %f274, %f272;
	add.ftz.f32 	%f276, %f273, 0fBF000000;
	add.ftz.f32 	%f277, %f275, 0fBF000000;
	cvt.rn.f32.s32	%f278, %r103;
	add.ftz.f32 	%f279, %f278, %f276;
	cvt.rn.f32.s32	%f280, %r104;
	add.ftz.f32 	%f281, %f280, %f277;
	cvt.rn.f32.s32	%f282, %r101;
	div.approx.ftz.f32 	%f283, %f279, %f282;
	cvt.rn.f32.s32	%f284, %r102;
	div.approx.ftz.f32 	%f285, %f281, %f284;
	fma.rn.ftz.f32 	%f286, %f283, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f287, %f285, 0f40000000, 0fBF800000;
	ld.const.v2.f32 	{%f288, %f289}, [params+80];
	ld.const.v2.f32 	{%f290, %f291}, [params+88];
	ld.const.v2.f32 	{%f293, %f294}, [params+96];
	ld.const.v2.f32 	{%f297, %f298}, [params+104];
	ld.const.v2.f32 	{%f299, %f300}, [params+112];
	mul.ftz.f32 	%f303, %f287, %f299;
	mul.ftz.f32 	%f304, %f287, %f300;
	ld.const.f32 	%f305, [params+120];
	mul.ftz.f32 	%f306, %f287, %f305;
	fma.rn.ftz.f32 	%f307, %f286, %f293, %f303;
	fma.rn.ftz.f32 	%f308, %f286, %f294, %f304;
	fma.rn.ftz.f32 	%f309, %f286, %f297, %f306;
	ld.const.v2.f32 	{%f310, %f311}, [params+128];
	add.ftz.f32 	%f314, %f307, %f310;
	add.ftz.f32 	%f315, %f308, %f311;
	ld.const.f32 	%f316, [params+136];
	add.ftz.f32 	%f317, %f309, %f316;
	fma.rn.ftz.f32 	%f6, %f314, %f291, %f288;
	fma.rn.ftz.f32 	%f7, %f315, %f291, %f289;
	fma.rn.ftz.f32 	%f8, %f317, %f291, %f290;
	mad.lo.s32 	%r361, %r359, 1664525, 1013904223;
	and.b32  	%r362, %r361, 16777215;
	cvt.rn.f32.u32	%f318, %r362;
	div.approx.ftz.f32 	%f319, %f318, %f272;
	mad.lo.s32 	%r363, %r361, 1664525, 1013904223;
	add.u64 	%rd24, %SPL, 144;
	add.s64 	%rd5, %rd24, 28;
	st.local.u32 	[%rd24+28], %r363;
	and.b32  	%r364, %r363, 16777215;
	cvt.rn.f32.u32	%f320, %r364;
	div.approx.ftz.f32 	%f321, %f320, %f272;
	fma.rn.ftz.f32 	%f9, %f319, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f956, %f321, 0f40000000, 0fBF800000;
	neg.ftz.f32 	%f322, %f956;
	setp.gt.ftz.f32	%p7, %f9, %f322;
	@%p7 bra 	BB2_7;
	bra.uni 	BB2_2;

BB2_7:
	setp.gt.ftz.f32	%p10, %f9, %f956;
	@%p10 bra 	BB2_9;
	bra.uni 	BB2_8;

BB2_9:
	div.approx.ftz.f32 	%f953, %f956, %f9;
	mov.f32 	%f956, %f9;
	bra.uni 	BB2_10;

BB2_2:
	setp.lt.ftz.f32	%p8, %f9, %f956;
	@%p8 bra 	BB2_5;
	bra.uni 	BB2_3;

BB2_5:
	div.approx.ftz.f32 	%f327, %f956, %f9;
	add.ftz.f32 	%f328, %f327, 0f40800000;
	mul.ftz.f32 	%f951, %f328, 0f3F490FDB;
	mov.f32 	%f956, %f9;
	bra.uni 	BB2_6;

BB2_8:
	div.approx.ftz.f32 	%f329, %f9, %f956;
	mov.f32 	%f330, 0f40000000;
	sub.ftz.f32 	%f953, %f330, %f329;

BB2_10:
	mul.ftz.f32 	%f951, %f953, 0f3F490FDB;
	bra.uni 	BB2_11;

BB2_3:
	mov.f32 	%f951, 0f00000000;
	setp.eq.ftz.f32	%p9, %f956, 0f00000000;
	@%p9 bra 	BB2_6;

	div.approx.ftz.f32 	%f324, %f9, %f956;
	mov.f32 	%f325, 0f40C00000;
	sub.ftz.f32 	%f326, %f325, %f324;
	mul.ftz.f32 	%f951, %f326, 0f3F490FDB;

BB2_6:
	neg.ftz.f32 	%f956, %f956;

BB2_11:
	mov.f32 	%f337, 0f3F800000;
	sub.ftz.f32 	%f338, %f337, %f298;
	fma.rn.ftz.f32 	%f339, %f338, %f956, %f298;
	cos.approx.ftz.f32 	%f340, %f951;
	mul.ftz.f32 	%f341, %f340, %f339;
	sin.approx.ftz.f32 	%f342, %f951;
	mul.ftz.f32 	%f343, %f339, %f342;
	ld.const.v2.f32 	{%f344, %f345}, [params+144];
	ld.const.f32 	%f348, [params+152];
	ld.const.v2.f32 	{%f349, %f350}, [params+160];
	mul.ftz.f32 	%f353, %f343, %f349;
	mul.ftz.f32 	%f354, %f343, %f350;
	ld.const.f32 	%f355, [params+168];
	mul.ftz.f32 	%f356, %f343, %f355;
	fma.rn.ftz.f32 	%f357, %f341, %f344, %f353;
	fma.rn.ftz.f32 	%f358, %f341, %f345, %f354;
	fma.rn.ftz.f32 	%f359, %f341, %f348, %f356;
	ld.const.f32 	%f360, [params+124];
	fma.rn.ftz.f32 	%f23, %f360, %f357, %f288;
	fma.rn.ftz.f32 	%f24, %f360, %f358, %f289;
	fma.rn.ftz.f32 	%f25, %f360, %f359, %f290;
	sub.ftz.f32 	%f361, %f6, %f23;
	sub.ftz.f32 	%f362, %f7, %f24;
	sub.ftz.f32 	%f363, %f8, %f25;
	mul.ftz.f32 	%f364, %f362, %f362;
	fma.rn.ftz.f32 	%f365, %f361, %f361, %f364;
	fma.rn.ftz.f32 	%f366, %f363, %f363, %f365;
	rsqrt.approx.ftz.f32 	%f367, %f366;
	mul.ftz.f32 	%f26, %f367, %f361;
	mul.ftz.f32 	%f27, %f367, %f362;
	mul.ftz.f32 	%f28, %f367, %f363;
	st.local.v2.f32 	[%rd5+68], {%f23, %f24};
	st.local.f32 	[%rd5+76], %f25;
	st.local.v2.f32 	[%rd5+20], {%f337, %f337};
	mov.u32 	%r367, 1065353216;
	st.local.u32 	[%rd5+28], %r367;
	mov.f32 	%f368, 0fBF800000;
	st.local.v4.f32 	[%rd5+100], {%f26, %f27, %f28, %f368};
	mov.u32 	%r520, 285212672;
	mov.u32 	%r369, 0;
	st.local.v4.u32 	[%rd24], {%r369, %r369, %r369, %r520};
	st.local.v2.f32 	[%rd5+-12], {%f337, %f337};
	st.local.u32 	[%rd5+-4], %r367;
	mov.f32 	%f965, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f337, %f337, %f337, %f965};
	st.local.u32 	[%rd5+48], %r369;
	st.local.v4.f32 	[%rd5+116], {%f965, %f965, %f965, %f337};
	st.local.v4.u32 	[%rd5+4], {%r369, %r369, %r367, %r369};
	st.local.u32 	[%rd5+96], %r367;
	ld.const.u32 	%r522, [params+244];
	setp.eq.s32	%p12, %r522, 0;
	mov.u32 	%r517, -1;
	mov.pred 	%p115, 0;
	mov.u32 	%r516, %r517;
	mov.f32 	%f964, %f965;
	mov.f32 	%f963, %f965;
	mov.f32 	%f980, %f965;
	mov.f32 	%f981, %f965;
	mov.f32 	%f982, %f965;
	@%p12 bra 	BB2_41;

	add.u64 	%rd105, %SP, 144;
	ld.const.u64 	%rd6, [params+272];
	ld.const.f32 	%f29, [params+76];
	shr.u64 	%rd28, %rd105, 32;
	cvt.u32.u64	%r6, %rd28;
	cvt.u32.u64	%r7, %rd105;
	ld.const.v2.u32 	{%r374, %r522}, [params+240];
	ld.const.v2.f32 	{%f378, %f379}, [params+224];
	mov.u32 	%r521, -1;
	mov.f32 	%f982, 0f00000000;
	ld.const.f32 	%f32, [params+232];
	mov.f32 	%f957, %f337;
	mov.f32 	%f958, %f337;
	mov.f32 	%f959, %f337;
	mov.f32 	%f981, %f982;
	mov.f32 	%f980, %f982;
	mov.f32 	%f963, %f982;
	mov.f32 	%f964, %f982;
	mov.f32 	%f965, %f982;
	mov.u32 	%r516, %r521;
	mov.u32 	%r517, %r521;

BB2_13:
	ld.local.v4.f32 	{%f381, %f382, %f383, %f384}, [%rd5+100];
	neg.ftz.f32 	%f388, %f383;
	neg.ftz.f32 	%f389, %f382;
	neg.ftz.f32 	%f390, %f381;
	st.local.v2.f32 	[%rd5+84], {%f390, %f389};
	st.local.f32 	[%rd5+92], %f388;
	st.local.v2.f32 	[%rd5+132], {%f337, %f337};
	mov.u32 	%r376, 1510874058;
	st.local.u32 	[%rd5+80], %r376;
	and.b32  	%r14, %r520, 822083586;
	st.local.u32 	[%rd5+-16], %r14;
	mov.f32 	%f966, 0f5A0E1BCA;
	setp.lt.s32	%p13, %r521, 0;
	@%p13 bra 	BB2_18;

	or.b32  	%r377, %r14, 4096;
	st.local.u32 	[%rd5+-16], %r377;
	mul.wide.s32 	%rd29, %r521, 16;
	add.s64 	%rd7, %rd1, %rd29;
	ld.local.v4.f32 	{%f392, %f393, %f394, %f395}, [%rd7];
	add.s64 	%rd30, %rd2, %rd29;
	ld.local.v4.f32 	{%f400, %f401, %f402, %f403}, [%rd30];
	st.local.v4.f32 	[%rd5+52], {%f400, %f401, %f402, %f403};
	mul.wide.s32 	%rd31, %r521, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.local.f32 	%f42, [%rd32];
	st.local.v4.f32 	[%rd5+36], {%f392, %f393, %f394, %f42};
	st.local.f32 	[%rd5+132], %f395;
	add.s32 	%r378, %r521, -1;
	setp.lt.s32	%p14, %r378, 0;
	@%p14 bra 	BB2_16;

	ld.local.f32 	%f408, [%rd7+-4];
	st.local.f32 	[%rd5+136], %f408;

BB2_16:
	setp.leu.ftz.f32	%p15, %f42, 0f00000000;
	@%p15 bra 	BB2_18;

	ld.local.u32 	%r379, [%rd5];
	mad.lo.s32 	%r380, %r379, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r380;
	and.b32  	%r381, %r380, 16777215;
	cvt.rn.f32.u32	%f410, %r381;
	div.approx.ftz.f32 	%f412, %f410, %f272;
	lg2.approx.ftz.f32 	%f413, %f412;
	mul.ftz.f32 	%f414, %f413, 0fBF317218;
	mul.ftz.f32 	%f966, %f414, %f42;

BB2_18:
	ld.local.v4.f32 	{%f424, %f425, %f426, %f427}, [%rd5+68];
	mov.u32 	%r386, 1;
	mov.u32 	%r389, 2;
	ld.local.v4.f32 	{%f428, %f429, %f430, %f431}, [%rd5+100];
	mov.u32 	%r394, -1;
	mov.f32 	%f423, 0f00000000;
	// inline asm
	call (%r382, %r383, %r384, %r385), _optix_trace_4, (%rd6, %f424, %f425, %f426, %f428, %f429, %f430, %f29, %f966, %f423, %r386, %r369, %r369, %r389, %r369, %r6, %r7, %r394, %r394);
	// inline asm
	ld.local.u32 	%r19, [%rd5+16];
	add.s32 	%r395, %r19, 1;
	st.local.u32 	[%rd5+16], %r395;
	setp.ne.s32	%p16, %r19, 0;
	@%p16 bra 	BB2_20;

	ld.local.v4.f32 	{%f432, %f433, %f434, %f435}, [%rd5+68];
	add.ftz.f32 	%f965, %f965, %f432;
	add.ftz.f32 	%f964, %f964, %f433;
	add.ftz.f32 	%f963, %f963, %f434;
	mov.u32 	%r517, %r384;
	mov.u32 	%r516, %r385;

BB2_20:
	ld.local.u32 	%r24, [%rd5+-16];
	and.b32  	%r520, %r24, -805306369;
	st.local.u32 	[%rd5+-16], %r520;
	and.b32  	%r396, %r24, 4096;
	setp.eq.s32	%p17, %r396, 0;
	@%p17 bra 	BB2_28;

	and.b32  	%r26, %r24, 512;
	setp.eq.s32	%p18, %r26, 0;
	@%p18 bra 	BB2_24;
	bra.uni 	BB2_22;

BB2_24:
	ld.local.f32 	%f966, [%rd5+80];
	bra.uni 	BB2_25;

BB2_22:
	st.local.f32 	[%rd5+80], %f966;
	ld.local.v4.f32 	{%f439, %f440, %f441, %f442}, [%rd5+100];
	ld.local.v4.f32 	{%f446, %f447, %f448, %f449}, [%rd5+68];
	fma.rn.ftz.f32 	%f453, %f966, %f440, %f447;
	fma.rn.ftz.f32 	%f454, %f966, %f439, %f446;
	st.local.v2.f32 	[%rd5+68], {%f454, %f453};
	fma.rn.ftz.f32 	%f455, %f966, %f441, %f448;
	st.local.f32 	[%rd5+76], %f455;
	setp.lt.u32	%p19, %r395, %r522;
	@%p19 bra 	BB2_25;

	ld.local.v4.f32 	{%f456, %f457, %f458, %f459}, [%rd24];
	add.ftz.f32 	%f463, %f379, %f457;
	add.ftz.f32 	%f464, %f378, %f456;
	st.local.v2.f32 	[%rd24], {%f464, %f463};
	add.ftz.f32 	%f465, %f32, %f458;
	st.local.f32 	[%rd5+-20], %f465;

BB2_25:
	ld.local.v4.f32 	{%f466, %f467, %f468, %f469}, [%rd5+36];
	neg.ftz.f32 	%f473, %f966;
	mul.ftz.f32 	%f474, %f466, %f473;
	mul.ftz.f32 	%f475, %f467, %f473;
	mul.ftz.f32 	%f476, %f468, %f473;
	mul.ftz.f32 	%f477, %f474, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f53, %f477;
	mul.ftz.f32 	%f478, %f475, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f54, %f478;
	mul.ftz.f32 	%f479, %f476, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f55, %f479;
	mul.ftz.f32 	%f959, %f959, %f53;
	mul.ftz.f32 	%f958, %f958, %f54;
	mul.ftz.f32 	%f957, %f957, %f55;
	and.b32  	%r398, %r24, 16777216;
	setp.eq.s32	%p20, %r398, 0;
	@%p20 bra 	BB2_28;

	ld.local.v4.f32 	{%f480, %f481, %f482, %f483}, [%rd5+-12];
	mul.ftz.f32 	%f487, %f54, %f481;
	mul.ftz.f32 	%f488, %f53, %f480;
	st.local.v2.f32 	[%rd5+-12], {%f488, %f487};
	mul.ftz.f32 	%f489, %f55, %f482;
	st.local.f32 	[%rd5+-4], %f489;
	@%p18 bra 	BB2_28;

	and.b32  	%r520, %r24, -822083585;
	st.local.u32 	[%rd5+-16], %r520;

BB2_28:
	ld.local.v4.f32 	{%f490, %f491, %f492, %f493}, [%rd24];
	fma.rn.ftz.f32 	%f980, %f959, %f490, %f980;
	fma.rn.ftz.f32 	%f981, %f958, %f491, %f981;
	fma.rn.ftz.f32 	%f982, %f957, %f492, %f982;
	setp.lt.s32	%p22, %r520, 0;
	@%p22 bra 	BB2_40;

	ld.local.f32 	%f497, [%rd5+32];
	setp.le.ftz.f32	%p23, %f497, 0f00000000;
	@%p23 bra 	BB2_40;

	ld.local.v2.f32 	{%f498, %f499}, [%rd5+20];
	setp.neu.ftz.f32	%p24, %f498, 0f00000000;
	setp.neu.ftz.f32	%p25, %f499, 0f00000000;
	or.pred  	%p26, %p24, %p25;
	@%p26 bra 	BB2_32;

	ld.local.f32 	%f500, [%rd5+28];
	setp.eq.ftz.f32	%p27, %f500, 0f00000000;
	@%p27 bra 	BB2_40;

BB2_32:
	mul.ftz.f32 	%f959, %f959, %f498;
	mul.ftz.f32 	%f958, %f958, %f499;
	ld.local.f32 	%f501, [%rd5+28];
	mul.ftz.f32 	%f957, %f957, %f501;
	setp.ge.u32	%p28, %r374, %r395;
	@%p28 bra 	BB2_35;

	max.ftz.f32 	%f502, %f959, %f958;
	max.ftz.f32 	%f70, %f502, %f957;
	ld.local.u32 	%r400, [%rd5];
	mad.lo.s32 	%r401, %r400, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r401;
	and.b32  	%r402, %r401, 16777215;
	cvt.rn.f32.u32	%f503, %r402;
	div.approx.ftz.f32 	%f505, %f503, %f272;
	setp.lt.ftz.f32	%p29, %f70, %f505;
	@%p29 bra 	BB2_40;

	rcp.approx.ftz.f32 	%f506, %f70;
	mul.ftz.f32 	%f959, %f959, %f506;
	mul.ftz.f32 	%f958, %f958, %f506;
	mul.ftz.f32 	%f957, %f957, %f506;

BB2_35:
	and.b32  	%r403, %r520, 288;
	setp.ne.s32	%p30, %r403, 256;
	@%p30 bra 	BB2_39;

	and.b32  	%r404, %r520, 16;
	setp.eq.s32	%p31, %r404, 0;
	@%p31 bra 	BB2_38;
	bra.uni 	BB2_37;

BB2_38:
	add.s32 	%r415, %r521, -1;
	max.s32 	%r521, %r415, %r394;
	bra.uni 	BB2_39;

BB2_37:
	add.s32 	%r405, %r521, 1;
	mov.u32 	%r406, 3;
	min.s32 	%r521, %r405, %r406;
	mul.wide.s32 	%rd38, %r521, 16;
	add.s64 	%rd39, %rd1, %rd38;
	ld.local.v4.u32 	{%r407, %r408, %r409, %r410}, [%rd5+116];
	st.local.v4.u32 	[%rd39], {%r407, %r408, %r409, %r410};
	ld.local.v4.f32 	{%f507, %f508, %f509, %f510}, [%rd5+52];
	add.s64 	%rd40, %rd2, %rd38;
	st.local.v4.f32 	[%rd40], {%f507, %f508, %f509, %f510};
	ld.local.f32 	%f515, [%rd5+48];
	mul.wide.s32 	%rd41, %r521, 4;
	add.s64 	%rd42, %rd3, %rd41;
	st.local.f32 	[%rd42], %f515;

BB2_39:
	setp.lt.u32	%p32, %r395, %r522;
	@%p32 bra 	BB2_13;

BB2_40:
	setp.gt.s32	%p115, %r19, 0;

BB2_41:
	ld.local.v4.f32 	{%f1041, %f1042, %f1043, %f519}, [%rd5+-12];
	ld.local.v4.f32 	{%f1038, %f1039, %f1040, %f523}, [%rd5+4];
	@!%p115 bra 	BB2_110;
	bra.uni 	BB2_42;

BB2_42:
	ld.local.f32 	%f1009, [%rd5+96];
	setp.geu.ftz.f32	%p33, %f1009, 0f3F800000;
	@%p33 bra 	BB2_110;

	st.local.v2.f32 	[%rd5+68], {%f23, %f24};
	st.local.f32 	[%rd5+76], %f25;
	mov.f32 	%f527, 0f3F800000;
	st.local.v2.f32 	[%rd5+20], {%f527, %f527};
	st.local.u32 	[%rd5+28], %r367;
	st.local.v4.f32 	[%rd5+100], {%f26, %f27, %f28, %f368};
	mov.u32 	%r57, 553648128;
	st.local.v4.u32 	[%rd24], {%r369, %r369, %r369, %r57};
	st.local.v2.f32 	[%rd5+-12], {%f527, %f527};
	st.local.u32 	[%rd5+-4], %r367;
	mov.f32 	%f1006, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f527, %f527, %f527, %f1006};
	st.local.u32 	[%rd5+48], %r369;
	st.local.v4.f32 	[%rd5+116], {%f1006, %f1006, %f1006, %f527};
	st.local.v4.u32 	[%rd5+4], {%r369, %r369, %r367, %r369};
	st.local.u32 	[%rd5+96], %r367;
	setp.eq.s32	%p34, %r522, 0;
	@%p34 bra 	BB2_44;

	add.u64 	%rd106, %SP, 144;
	ld.const.u64 	%rd8, [params+272];
	ld.const.f32 	%f90, [params+76];
	shr.u64 	%rd46, %rd106, 32;
	cvt.u32.u64	%r35, %rd46;
	cvt.u32.u64	%r36, %rd106;
	ld.const.v2.u32 	{%r423, %r522}, [params+240];
	ld.const.v2.f32 	{%f535, %f536}, [params+224];
	mov.f32 	%f1008, 0f00000000;
	mov.u32 	%r40, -1;
	mov.u32 	%r57, 553648128;
	ld.const.f32 	%f93, [params+232];
	mov.f32 	%f999, %f527;
	mov.f32 	%f998, %f527;
	mov.f32 	%f997, %f527;
	mov.f32 	%f1007, %f1008;
	mov.f32 	%f1006, %f1008;

BB2_46:
	ld.local.v4.f32 	{%f538, %f539, %f540, %f541}, [%rd5+100];
	neg.ftz.f32 	%f545, %f540;
	neg.ftz.f32 	%f546, %f539;
	neg.ftz.f32 	%f547, %f538;
	st.local.v2.f32 	[%rd5+84], {%f547, %f546};
	st.local.f32 	[%rd5+92], %f545;
	st.local.v2.f32 	[%rd5+132], {%f527, %f527};
	mov.u32 	%r425, 1510874058;
	st.local.u32 	[%rd5+80], %r425;
	and.b32  	%r43, %r57, 822083586;
	st.local.u32 	[%rd5+-16], %r43;
	mov.f32 	%f992, 0f5A0E1BCA;
	setp.lt.s32	%p35, %r40, 0;
	@%p35 bra 	BB2_51;

	or.b32  	%r426, %r43, 4096;
	st.local.u32 	[%rd5+-16], %r426;
	mul.wide.s32 	%rd47, %r40, 16;
	add.s64 	%rd9, %rd1, %rd47;
	ld.local.v4.f32 	{%f549, %f550, %f551, %f552}, [%rd9];
	add.s64 	%rd48, %rd2, %rd47;
	ld.local.v4.f32 	{%f557, %f558, %f559, %f560}, [%rd48];
	st.local.v4.f32 	[%rd5+52], {%f557, %f558, %f559, %f560};
	mul.wide.s32 	%rd49, %r40, 4;
	add.s64 	%rd50, %rd3, %rd49;
	ld.local.f32 	%f103, [%rd50];
	st.local.v4.f32 	[%rd5+36], {%f549, %f550, %f551, %f103};
	st.local.f32 	[%rd5+132], %f552;
	add.s32 	%r427, %r40, -1;
	setp.lt.s32	%p36, %r427, 0;
	@%p36 bra 	BB2_49;

	ld.local.f32 	%f565, [%rd9+-4];
	st.local.f32 	[%rd5+136], %f565;

BB2_49:
	setp.leu.ftz.f32	%p37, %f103, 0f00000000;
	@%p37 bra 	BB2_51;

	ld.local.u32 	%r428, [%rd5];
	mad.lo.s32 	%r429, %r428, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r429;
	and.b32  	%r430, %r429, 16777215;
	cvt.rn.f32.u32	%f567, %r430;
	div.approx.ftz.f32 	%f569, %f567, %f272;
	lg2.approx.ftz.f32 	%f570, %f569;
	mul.ftz.f32 	%f571, %f570, 0fBF317218;
	mul.ftz.f32 	%f992, %f571, %f103;

BB2_51:
	ld.local.v4.f32 	{%f581, %f582, %f583, %f584}, [%rd5+68];
	mov.u32 	%r435, 1;
	mov.u32 	%r438, 2;
	ld.local.v4.f32 	{%f585, %f586, %f587, %f588}, [%rd5+100];
	mov.u32 	%r443, -1;
	mov.f32 	%f580, 0f00000000;
	// inline asm
	call (%r431, %r432, %r433, %r434), _optix_trace_4, (%rd8, %f581, %f582, %f583, %f585, %f586, %f587, %f90, %f992, %f580, %r435, %r369, %r369, %r438, %r369, %r35, %r36, %r443, %r443);
	// inline asm
	ld.local.u32 	%r444, [%rd5+16];
	add.s32 	%r48, %r444, 1;
	st.local.u32 	[%rd5+16], %r48;
	setp.ne.s32	%p38, %r444, 0;
	@%p38 bra 	BB2_53;

	ld.local.v4.f32 	{%f589, %f590, %f591, %f592}, [%rd5+68];
	add.ftz.f32 	%f965, %f965, %f589;
	add.ftz.f32 	%f964, %f964, %f590;
	add.ftz.f32 	%f963, %f963, %f591;
	mov.u32 	%r517, %r433;
	mov.u32 	%r516, %r434;

BB2_53:
	ld.local.u32 	%r53, [%rd5+-16];
	and.b32  	%r57, %r53, -805306369;
	st.local.u32 	[%rd5+-16], %r57;
	and.b32  	%r445, %r53, 4096;
	setp.eq.s32	%p39, %r445, 0;
	@%p39 bra 	BB2_61;

	and.b32  	%r55, %r53, 512;
	setp.eq.s32	%p40, %r55, 0;
	@%p40 bra 	BB2_57;
	bra.uni 	BB2_55;

BB2_57:
	ld.local.f32 	%f992, [%rd5+80];
	bra.uni 	BB2_58;

BB2_55:
	st.local.f32 	[%rd5+80], %f992;
	ld.local.v4.f32 	{%f596, %f597, %f598, %f599}, [%rd5+100];
	ld.local.v4.f32 	{%f603, %f604, %f605, %f606}, [%rd5+68];
	fma.rn.ftz.f32 	%f610, %f992, %f597, %f604;
	fma.rn.ftz.f32 	%f611, %f992, %f596, %f603;
	st.local.v2.f32 	[%rd5+68], {%f611, %f610};
	fma.rn.ftz.f32 	%f612, %f992, %f598, %f605;
	st.local.f32 	[%rd5+76], %f612;
	setp.lt.u32	%p41, %r48, %r522;
	@%p41 bra 	BB2_58;

	ld.local.v4.f32 	{%f613, %f614, %f615, %f616}, [%rd24];
	add.ftz.f32 	%f620, %f536, %f614;
	add.ftz.f32 	%f621, %f535, %f613;
	st.local.v2.f32 	[%rd24], {%f621, %f620};
	add.ftz.f32 	%f622, %f93, %f615;
	st.local.f32 	[%rd5+-20], %f622;

BB2_58:
	ld.local.v4.f32 	{%f623, %f624, %f625, %f626}, [%rd5+36];
	neg.ftz.f32 	%f630, %f992;
	mul.ftz.f32 	%f631, %f623, %f630;
	mul.ftz.f32 	%f632, %f624, %f630;
	mul.ftz.f32 	%f633, %f625, %f630;
	mul.ftz.f32 	%f634, %f631, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f114, %f634;
	mul.ftz.f32 	%f635, %f632, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f115, %f635;
	mul.ftz.f32 	%f636, %f633, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f116, %f636;
	mul.ftz.f32 	%f997, %f997, %f114;
	mul.ftz.f32 	%f998, %f998, %f115;
	mul.ftz.f32 	%f999, %f999, %f116;
	and.b32  	%r446, %r53, 16777216;
	setp.eq.s32	%p42, %r446, 0;
	@%p42 bra 	BB2_61;

	ld.local.v4.f32 	{%f637, %f638, %f639, %f640}, [%rd5+-12];
	mul.ftz.f32 	%f644, %f115, %f638;
	mul.ftz.f32 	%f645, %f114, %f637;
	st.local.v2.f32 	[%rd5+-12], {%f645, %f644};
	mul.ftz.f32 	%f646, %f116, %f639;
	st.local.f32 	[%rd5+-4], %f646;
	@%p40 bra 	BB2_61;

	and.b32  	%r57, %r53, -822083585;
	st.local.u32 	[%rd5+-16], %r57;

BB2_61:
	ld.local.v4.f32 	{%f647, %f648, %f649, %f650}, [%rd24];
	fma.rn.ftz.f32 	%f1008, %f997, %f647, %f1008;
	fma.rn.ftz.f32 	%f1007, %f998, %f648, %f1007;
	fma.rn.ftz.f32 	%f1006, %f999, %f649, %f1006;
	setp.lt.s32	%p44, %r57, 0;
	@%p44 bra 	BB2_73;

	ld.local.f32 	%f654, [%rd5+32];
	setp.le.ftz.f32	%p45, %f654, 0f00000000;
	@%p45 bra 	BB2_73;

	ld.local.v2.f32 	{%f655, %f656}, [%rd5+20];
	setp.neu.ftz.f32	%p46, %f655, 0f00000000;
	setp.neu.ftz.f32	%p47, %f656, 0f00000000;
	or.pred  	%p48, %p46, %p47;
	@%p48 bra 	BB2_65;

	ld.local.f32 	%f657, [%rd5+28];
	setp.eq.ftz.f32	%p49, %f657, 0f00000000;
	@%p49 bra 	BB2_73;

BB2_65:
	mul.ftz.f32 	%f997, %f997, %f655;
	mul.ftz.f32 	%f998, %f998, %f656;
	ld.local.f32 	%f658, [%rd5+28];
	mul.ftz.f32 	%f999, %f999, %f658;
	setp.ge.u32	%p50, %r423, %r48;
	@%p50 bra 	BB2_68;

	max.ftz.f32 	%f659, %f997, %f998;
	max.ftz.f32 	%f131, %f659, %f999;
	ld.local.u32 	%r447, [%rd5];
	mad.lo.s32 	%r448, %r447, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r448;
	and.b32  	%r449, %r448, 16777215;
	cvt.rn.f32.u32	%f660, %r449;
	div.approx.ftz.f32 	%f662, %f660, %f272;
	setp.lt.ftz.f32	%p51, %f131, %f662;
	@%p51 bra 	BB2_73;

	rcp.approx.ftz.f32 	%f663, %f131;
	mul.ftz.f32 	%f997, %f997, %f663;
	mul.ftz.f32 	%f998, %f998, %f663;
	mul.ftz.f32 	%f999, %f999, %f663;

BB2_68:
	and.b32  	%r450, %r57, 288;
	setp.ne.s32	%p52, %r450, 256;
	@%p52 bra 	BB2_72;

	and.b32  	%r451, %r57, 16;
	setp.eq.s32	%p53, %r451, 0;
	@%p53 bra 	BB2_71;
	bra.uni 	BB2_70;

BB2_71:
	add.s32 	%r462, %r40, -1;
	max.s32 	%r40, %r462, %r443;
	bra.uni 	BB2_72;

BB2_70:
	add.s32 	%r452, %r40, 1;
	mov.u32 	%r453, 3;
	min.s32 	%r40, %r452, %r453;
	mul.wide.s32 	%rd56, %r40, 16;
	add.s64 	%rd57, %rd1, %rd56;
	ld.local.v4.u32 	{%r454, %r455, %r456, %r457}, [%rd5+116];
	st.local.v4.u32 	[%rd57], {%r454, %r455, %r456, %r457};
	ld.local.v4.f32 	{%f664, %f665, %f666, %f667}, [%rd5+52];
	add.s64 	%rd58, %rd2, %rd56;
	st.local.v4.f32 	[%rd58], {%f664, %f665, %f666, %f667};
	ld.local.f32 	%f672, [%rd5+48];
	mul.wide.s32 	%rd59, %r40, 4;
	add.s64 	%rd60, %rd3, %rd59;
	st.local.f32 	[%rd60], %f672;

BB2_72:
	setp.lt.u32	%p54, %r48, %r522;
	@%p54 bra 	BB2_46;
	bra.uni 	BB2_73;

BB2_44:
	mov.f32 	%f1007, %f1006;
	mov.f32 	%f1008, %f1006;

BB2_73:
	ld.local.v4.f32 	{%f673, %f674, %f675, %f676}, [%rd5+-12];
	ld.local.v4.f32 	{%f677, %f678, %f679, %f680}, [%rd5+4];
	ld.local.f32 	%f1010, [%rd5+96];
	setp.gt.ftz.f32	%p55, %f1009, %f1010;
	@%p55 bra 	BB2_76;
	bra.uni 	BB2_74;

BB2_76:
	mov.u32 	%r57, 268435456;
	st.local.u32 	[%rd5+-16], %r57;
	mul.ftz.f32 	%f1009, %f1009, 0f3F000000;
	bra.uni 	BB2_77;

BB2_74:
	setp.geu.ftz.f32	%p56, %f1009, %f1010;
	@%p56 bra 	BB2_77;

	mov.u32 	%r57, 536870912;
	st.local.u32 	[%rd5+-16], %r57;
	mul.ftz.f32 	%f1010, %f1010, 0f3F000000;

BB2_77:
	st.local.v2.f32 	[%rd5+68], {%f23, %f24};
	st.local.f32 	[%rd5+76], %f25;
	mov.f32 	%f684, 0f3F800000;
	st.local.v2.f32 	[%rd5+20], {%f684, %f684};
	st.local.u32 	[%rd5+28], %r367;
	st.local.v4.f32 	[%rd5+100], {%f26, %f27, %f28, %f368};
	and.b32  	%r467, %r57, 805306368;
	or.b32  	%r89, %r467, 16777216;
	st.local.v4.u32 	[%rd24], {%r369, %r369, %r369, %r89};
	st.local.v2.f32 	[%rd5+-12], {%f684, %f684};
	st.local.u32 	[%rd5+-4], %r367;
	mov.f32 	%f1034, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f684, %f684, %f684, %f1034};
	st.local.u32 	[%rd5+48], %r369;
	st.local.v4.f32 	[%rd5+116], {%f1034, %f1034, %f1034, %f684};
	st.local.v4.u32 	[%rd5+4], {%r369, %r369, %r367, %r369};
	st.local.u32 	[%rd5+96], %r367;
	setp.eq.s32	%p57, %r522, 0;
	@%p57 bra 	BB2_78;

	add.u64 	%rd107, %SP, 144;
	ld.const.u64 	%rd10, [params+272];
	ld.const.f32 	%f157, [params+76];
	shr.u64 	%rd64, %rd107, 32;
	cvt.u32.u64	%r67, %rd64;
	cvt.u32.u64	%r68, %rd107;
	ld.const.v2.u32 	{%r470, %r471}, [params+240];
	ld.const.v2.f32 	{%f692, %f693}, [params+224];
	mov.f32 	%f1036, 0f00000000;
	mov.u32 	%r72, -1;
	ld.const.f32 	%f160, [params+232];
	mov.f32 	%f1027, %f684;
	mov.f32 	%f1026, %f684;
	mov.f32 	%f1025, %f684;
	mov.f32 	%f1035, %f1036;
	mov.f32 	%f1034, %f1036;

BB2_80:
	ld.local.v4.f32 	{%f695, %f696, %f697, %f698}, [%rd5+100];
	neg.ftz.f32 	%f702, %f697;
	neg.ftz.f32 	%f703, %f696;
	neg.ftz.f32 	%f704, %f695;
	st.local.v2.f32 	[%rd5+84], {%f704, %f703};
	st.local.f32 	[%rd5+92], %f702;
	st.local.v2.f32 	[%rd5+132], {%f684, %f684};
	mov.u32 	%r472, 1510874058;
	st.local.u32 	[%rd5+80], %r472;
	and.b32  	%r75, %r89, 822083586;
	st.local.u32 	[%rd5+-16], %r75;
	mov.f32 	%f1020, 0f5A0E1BCA;
	setp.lt.s32	%p58, %r72, 0;
	@%p58 bra 	BB2_85;

	or.b32  	%r473, %r75, 4096;
	st.local.u32 	[%rd5+-16], %r473;
	mul.wide.s32 	%rd65, %r72, 16;
	add.s64 	%rd11, %rd1, %rd65;
	ld.local.v4.f32 	{%f706, %f707, %f708, %f709}, [%rd11];
	add.s64 	%rd66, %rd2, %rd65;
	ld.local.v4.f32 	{%f714, %f715, %f716, %f717}, [%rd66];
	st.local.v4.f32 	[%rd5+52], {%f714, %f715, %f716, %f717};
	mul.wide.s32 	%rd67, %r72, 4;
	add.s64 	%rd68, %rd3, %rd67;
	ld.local.f32 	%f170, [%rd68];
	st.local.v4.f32 	[%rd5+36], {%f706, %f707, %f708, %f170};
	st.local.f32 	[%rd5+132], %f709;
	add.s32 	%r474, %r72, -1;
	setp.lt.s32	%p59, %r474, 0;
	@%p59 bra 	BB2_83;

	ld.local.f32 	%f722, [%rd11+-4];
	st.local.f32 	[%rd5+136], %f722;

BB2_83:
	setp.leu.ftz.f32	%p60, %f170, 0f00000000;
	@%p60 bra 	BB2_85;

	ld.local.u32 	%r475, [%rd5];
	mad.lo.s32 	%r476, %r475, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r476;
	and.b32  	%r477, %r476, 16777215;
	cvt.rn.f32.u32	%f724, %r477;
	div.approx.ftz.f32 	%f726, %f724, %f272;
	lg2.approx.ftz.f32 	%f727, %f726;
	mul.ftz.f32 	%f728, %f727, 0fBF317218;
	mul.ftz.f32 	%f1020, %f728, %f170;

BB2_85:
	ld.local.v4.f32 	{%f738, %f739, %f740, %f741}, [%rd5+68];
	mov.u32 	%r482, 1;
	mov.u32 	%r485, 2;
	ld.local.v4.f32 	{%f742, %f743, %f744, %f745}, [%rd5+100];
	mov.u32 	%r490, -1;
	mov.f32 	%f737, 0f00000000;
	// inline asm
	call (%r478, %r479, %r480, %r481), _optix_trace_4, (%rd10, %f738, %f739, %f740, %f742, %f743, %f744, %f157, %f1020, %f737, %r482, %r369, %r369, %r485, %r369, %r67, %r68, %r490, %r490);
	// inline asm
	ld.local.u32 	%r491, [%rd5+16];
	add.s32 	%r80, %r491, 1;
	st.local.u32 	[%rd5+16], %r80;
	setp.ne.s32	%p61, %r491, 0;
	@%p61 bra 	BB2_87;

	ld.local.v4.f32 	{%f746, %f747, %f748, %f749}, [%rd5+68];
	add.ftz.f32 	%f965, %f965, %f746;
	add.ftz.f32 	%f964, %f964, %f747;
	add.ftz.f32 	%f963, %f963, %f748;
	mov.u32 	%r517, %r480;
	mov.u32 	%r516, %r481;

BB2_87:
	ld.local.u32 	%r85, [%rd5+-16];
	and.b32  	%r89, %r85, -805306369;
	st.local.u32 	[%rd5+-16], %r89;
	and.b32  	%r492, %r85, 4096;
	setp.eq.s32	%p62, %r492, 0;
	@%p62 bra 	BB2_95;

	and.b32  	%r87, %r85, 512;
	setp.eq.s32	%p63, %r87, 0;
	@%p63 bra 	BB2_91;
	bra.uni 	BB2_89;

BB2_91:
	ld.local.f32 	%f1020, [%rd5+80];
	bra.uni 	BB2_92;

BB2_89:
	st.local.f32 	[%rd5+80], %f1020;
	ld.local.v4.f32 	{%f753, %f754, %f755, %f756}, [%rd5+100];
	ld.local.v4.f32 	{%f760, %f761, %f762, %f763}, [%rd5+68];
	fma.rn.ftz.f32 	%f767, %f1020, %f754, %f761;
	fma.rn.ftz.f32 	%f768, %f1020, %f753, %f760;
	st.local.v2.f32 	[%rd5+68], {%f768, %f767};
	fma.rn.ftz.f32 	%f769, %f1020, %f755, %f762;
	st.local.f32 	[%rd5+76], %f769;
	setp.lt.u32	%p64, %r80, %r471;
	@%p64 bra 	BB2_92;

	ld.local.v4.f32 	{%f770, %f771, %f772, %f773}, [%rd24];
	add.ftz.f32 	%f777, %f693, %f771;
	add.ftz.f32 	%f778, %f692, %f770;
	st.local.v2.f32 	[%rd24], {%f778, %f777};
	add.ftz.f32 	%f779, %f160, %f772;
	st.local.f32 	[%rd5+-20], %f779;

BB2_92:
	ld.local.v4.f32 	{%f780, %f781, %f782, %f783}, [%rd5+36];
	neg.ftz.f32 	%f787, %f1020;
	mul.ftz.f32 	%f788, %f780, %f787;
	mul.ftz.f32 	%f789, %f781, %f787;
	mul.ftz.f32 	%f790, %f782, %f787;
	mul.ftz.f32 	%f791, %f788, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f181, %f791;
	mul.ftz.f32 	%f792, %f789, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f182, %f792;
	mul.ftz.f32 	%f793, %f790, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f183, %f793;
	mul.ftz.f32 	%f1025, %f1025, %f181;
	mul.ftz.f32 	%f1026, %f1026, %f182;
	mul.ftz.f32 	%f1027, %f1027, %f183;
	and.b32  	%r493, %r85, 16777216;
	setp.eq.s32	%p65, %r493, 0;
	@%p65 bra 	BB2_95;

	ld.local.v4.f32 	{%f794, %f795, %f796, %f797}, [%rd5+-12];
	mul.ftz.f32 	%f801, %f182, %f795;
	mul.ftz.f32 	%f802, %f181, %f794;
	st.local.v2.f32 	[%rd5+-12], {%f802, %f801};
	mul.ftz.f32 	%f803, %f183, %f796;
	st.local.f32 	[%rd5+-4], %f803;
	@%p63 bra 	BB2_95;

	and.b32  	%r89, %r85, -822083585;
	st.local.u32 	[%rd5+-16], %r89;

BB2_95:
	ld.local.v4.f32 	{%f804, %f805, %f806, %f807}, [%rd24];
	fma.rn.ftz.f32 	%f1036, %f1025, %f804, %f1036;
	fma.rn.ftz.f32 	%f1035, %f1026, %f805, %f1035;
	fma.rn.ftz.f32 	%f1034, %f1027, %f806, %f1034;
	setp.lt.s32	%p67, %r89, 0;
	@%p67 bra 	BB2_107;

	ld.local.f32 	%f811, [%rd5+32];
	setp.le.ftz.f32	%p68, %f811, 0f00000000;
	@%p68 bra 	BB2_107;

	ld.local.v2.f32 	{%f812, %f813}, [%rd5+20];
	setp.neu.ftz.f32	%p69, %f812, 0f00000000;
	setp.neu.ftz.f32	%p70, %f813, 0f00000000;
	or.pred  	%p71, %p69, %p70;
	@%p71 bra 	BB2_99;

	ld.local.f32 	%f814, [%rd5+28];
	setp.eq.ftz.f32	%p72, %f814, 0f00000000;
	@%p72 bra 	BB2_107;

BB2_99:
	mul.ftz.f32 	%f1025, %f1025, %f812;
	mul.ftz.f32 	%f1026, %f1026, %f813;
	ld.local.f32 	%f815, [%rd5+28];
	mul.ftz.f32 	%f1027, %f1027, %f815;
	setp.ge.u32	%p73, %r470, %r80;
	@%p73 bra 	BB2_102;

	max.ftz.f32 	%f816, %f1025, %f1026;
	max.ftz.f32 	%f198, %f816, %f1027;
	ld.local.u32 	%r494, [%rd5];
	mad.lo.s32 	%r495, %r494, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r495;
	and.b32  	%r496, %r495, 16777215;
	cvt.rn.f32.u32	%f817, %r496;
	div.approx.ftz.f32 	%f819, %f817, %f272;
	setp.lt.ftz.f32	%p74, %f198, %f819;
	@%p74 bra 	BB2_107;

	rcp.approx.ftz.f32 	%f820, %f198;
	mul.ftz.f32 	%f1025, %f1025, %f820;
	mul.ftz.f32 	%f1026, %f1026, %f820;
	mul.ftz.f32 	%f1027, %f1027, %f820;

BB2_102:
	and.b32  	%r497, %r89, 288;
	setp.ne.s32	%p75, %r497, 256;
	@%p75 bra 	BB2_106;

	and.b32  	%r498, %r89, 16;
	setp.eq.s32	%p76, %r498, 0;
	@%p76 bra 	BB2_105;
	bra.uni 	BB2_104;

BB2_105:
	add.s32 	%r509, %r72, -1;
	max.s32 	%r72, %r509, %r490;
	bra.uni 	BB2_106;

BB2_104:
	add.s32 	%r499, %r72, 1;
	mov.u32 	%r500, 3;
	min.s32 	%r72, %r499, %r500;
	mul.wide.s32 	%rd74, %r72, 16;
	add.s64 	%rd75, %rd1, %rd74;
	ld.local.v4.u32 	{%r501, %r502, %r503, %r504}, [%rd5+116];
	st.local.v4.u32 	[%rd75], {%r501, %r502, %r503, %r504};
	ld.local.v4.f32 	{%f821, %f822, %f823, %f824}, [%rd5+52];
	add.s64 	%rd76, %rd2, %rd74;
	st.local.v4.f32 	[%rd76], {%f821, %f822, %f823, %f824};
	ld.local.f32 	%f829, [%rd5+48];
	mul.wide.s32 	%rd77, %r72, 4;
	add.s64 	%rd78, %rd3, %rd77;
	st.local.f32 	[%rd78], %f829;

BB2_106:
	setp.lt.u32	%p77, %r80, %r471;
	@%p77 bra 	BB2_80;
	bra.uni 	BB2_107;

BB2_78:
	mov.f32 	%f1035, %f1034;
	mov.f32 	%f1036, %f1034;

BB2_107:
	ld.local.f32 	%f1037, [%rd5+96];
	setp.eq.ftz.f32	%p78, %f1009, %f1010;
	@%p78 bra 	BB2_109;

	mul.ftz.f32 	%f1037, %f1037, 0f3F000000;
	st.local.f32 	[%rd5+96], %f1037;

BB2_109:
	add.ftz.f32 	%f830, %f1009, %f1010;
	add.ftz.f32 	%f831, %f830, %f1037;
	rcp.approx.ftz.f32 	%f832, %f831;
	mul.ftz.f32 	%f833, %f1008, %f1010;
	fma.rn.ftz.f32 	%f834, %f980, %f1009, %f833;
	mul.ftz.f32 	%f835, %f1007, %f1010;
	fma.rn.ftz.f32 	%f836, %f981, %f1009, %f835;
	mul.ftz.f32 	%f837, %f1006, %f1010;
	fma.rn.ftz.f32 	%f838, %f982, %f1009, %f837;
	fma.rn.ftz.f32 	%f839, %f1036, %f1037, %f834;
	fma.rn.ftz.f32 	%f840, %f1035, %f1037, %f836;
	fma.rn.ftz.f32 	%f841, %f1034, %f1037, %f838;
	mul.ftz.f32 	%f980, %f832, %f839;
	mul.ftz.f32 	%f981, %f832, %f840;
	mul.ftz.f32 	%f982, %f832, %f841;
	mul.ftz.f32 	%f842, %f673, %f1010;
	fma.rn.ftz.f32 	%f843, %f1041, %f1009, %f842;
	mul.ftz.f32 	%f844, %f674, %f1010;
	fma.rn.ftz.f32 	%f845, %f1042, %f1009, %f844;
	mul.ftz.f32 	%f846, %f675, %f1010;
	fma.rn.ftz.f32 	%f847, %f1043, %f1009, %f846;
	ld.local.v4.f32 	{%f848, %f849, %f850, %f851}, [%rd5+-12];
	fma.rn.ftz.f32 	%f855, %f1037, %f848, %f843;
	fma.rn.ftz.f32 	%f856, %f1037, %f849, %f845;
	fma.rn.ftz.f32 	%f857, %f1037, %f850, %f847;
	mul.ftz.f32 	%f1041, %f832, %f855;
	mul.ftz.f32 	%f1042, %f832, %f856;
	mul.ftz.f32 	%f1043, %f832, %f857;
	mul.ftz.f32 	%f858, %f677, %f1010;
	fma.rn.ftz.f32 	%f859, %f1038, %f1009, %f858;
	mul.ftz.f32 	%f860, %f678, %f1010;
	fma.rn.ftz.f32 	%f861, %f1039, %f1009, %f860;
	mul.ftz.f32 	%f862, %f679, %f1010;
	fma.rn.ftz.f32 	%f863, %f1040, %f1009, %f862;
	ld.local.v4.f32 	{%f864, %f865, %f866, %f867}, [%rd5+4];
	fma.rn.ftz.f32 	%f871, %f1037, %f864, %f859;
	fma.rn.ftz.f32 	%f872, %f1037, %f865, %f861;
	fma.rn.ftz.f32 	%f873, %f1037, %f866, %f863;
	mul.ftz.f32 	%f1038, %f832, %f871;
	mul.ftz.f32 	%f1039, %f832, %f872;
	mul.ftz.f32 	%f1040, %f832, %f873;
	mul.ftz.f32 	%f965, %f965, 0f3EAAAAAB;
	mul.ftz.f32 	%f964, %f964, 0f3EAAAAAB;
	mul.ftz.f32 	%f963, %f963, 0f3EAAAAAB;

BB2_110:
	mul.ftz.f32 	%f878, %f1039, %f1039;
	fma.rn.ftz.f32 	%f879, %f1038, %f1038, %f878;
	fma.rn.ftz.f32 	%f880, %f1040, %f1040, %f879;
	rsqrt.approx.ftz.f32 	%f881, %f880;
	mul.ftz.f32 	%f238, %f1038, %f881;
	mul.ftz.f32 	%f239, %f1039, %f881;
	mul.ftz.f32 	%f240, %f1040, %f881;
	abs.ftz.f32 	%f882, %f980;
	setp.gtu.ftz.f32	%p79, %f882, 0f7F800000;
	abs.ftz.f32 	%f883, %f981;
	setp.gtu.ftz.f32	%p80, %f883, 0f7F800000;
	or.pred  	%p81, %p79, %p80;
	abs.ftz.f32 	%f884, %f982;
	setp.gtu.ftz.f32	%p82, %f884, 0f7F800000;
	or.pred  	%p83, %p81, %p82;
	setp.eq.ftz.f32	%p84, %f882, 0f7F800000;
	or.pred  	%p85, %p83, %p84;
	setp.eq.ftz.f32	%p86, %f883, 0f7F800000;
	or.pred  	%p87, %p85, %p86;
	setp.eq.ftz.f32	%p88, %f884, 0f7F800000;
	or.pred  	%p3, %p87, %p88;
	ld.const.u64 	%rd12, [params];
	cvt.u32.u64	%r97, %rd12;
	setp.eq.s32	%p89, %r97, 0;
	mov.f32 	%f1058, 0f00000000;
	ld.const.u64 	%rd13, [params+24];
	mov.f32 	%f1050, %f1058;
	mov.f32 	%f1051, %f1058;
	mov.f32 	%f1052, %f1058;
	mov.f32 	%f1053, %f1058;
	@%p89 bra 	BB2_112;

	cvt.u64.u32	%rd108, %r98;
	cvta.to.global.u64 	%rd79, %rd13;
	shl.b64 	%rd80, %rd108, 4;
	add.s64 	%rd81, %rd79, %rd80;
	ld.global.v4.f32 	{%f1050, %f1051, %f1052, %f1053}, [%rd81];

BB2_112:
	cvt.u64.u32	%rd109, %r98;
	cvta.to.global.u64 	%rd82, %rd13;
	shl.b64 	%rd83, %rd109, 4;
	add.s64 	%rd84, %rd82, %rd83;
	selp.f32	%f893, 0f00000000, %f980, %p3;
	selp.f32	%f894, 0f00000000, %f981, %p3;
	selp.f32	%f895, 0f00000000, %f982, %p3;
	selp.f32	%f896, 0f00000000, 0f3F800000, %p3;
	add.ftz.f32 	%f897, %f896, %f1053;
	add.ftz.f32 	%f898, %f895, %f1052;
	add.ftz.f32 	%f899, %f894, %f1051;
	add.ftz.f32 	%f900, %f893, %f1050;
	st.global.v4.f32 	[%rd84], {%f900, %f899, %f898, %f897};
	abs.ftz.f32 	%f901, %f1041;
	setp.gtu.ftz.f32	%p90, %f901, 0f7F800000;
	abs.ftz.f32 	%f902, %f1042;
	setp.gtu.ftz.f32	%p91, %f902, 0f7F800000;
	or.pred  	%p92, %p90, %p91;
	abs.ftz.f32 	%f903, %f1043;
	setp.gtu.ftz.f32	%p93, %f903, 0f7F800000;
	or.pred  	%p94, %p92, %p93;
	setp.eq.ftz.f32	%p95, %f901, 0f7F800000;
	or.pred  	%p96, %p94, %p95;
	setp.eq.ftz.f32	%p97, %f902, 0f7F800000;
	or.pred  	%p98, %p96, %p97;
	setp.eq.ftz.f32	%p99, %f903, 0f7F800000;
	or.pred  	%p100, %p98, %p99;
	selp.f32	%f249, 0f00000000, %f1041, %p100;
	selp.f32	%f250, 0f00000000, %f1042, %p100;
	selp.f32	%f251, 0f00000000, %f1043, %p100;
	ld.const.u64 	%rd14, [params+32];
	mov.f32 	%f1054, %f1058;
	mov.f32 	%f1055, %f1058;
	mov.f32 	%f1056, %f1058;
	mov.f32 	%f1057, %f1058;
	@%p89 bra 	BB2_114;

	cvta.to.global.u64 	%rd85, %rd14;
	add.s64 	%rd87, %rd85, %rd83;
	ld.global.v4.f32 	{%f1054, %f1055, %f1056, %f907}, [%rd87];
	add.ftz.f32 	%f1057, %f907, 0f00000000;

BB2_114:
	cvta.to.global.u64 	%rd88, %rd14;
	add.s64 	%rd90, %rd88, %rd83;
	add.ftz.f32 	%f913, %f251, %f1056;
	add.ftz.f32 	%f914, %f250, %f1055;
	add.ftz.f32 	%f915, %f249, %f1054;
	st.global.v4.f32 	[%rd90], {%f915, %f914, %f913, %f1057};
	abs.ftz.f32 	%f916, %f238;
	setp.gtu.ftz.f32	%p102, %f916, 0f7F800000;
	abs.ftz.f32 	%f917, %f239;
	setp.gtu.ftz.f32	%p103, %f917, 0f7F800000;
	or.pred  	%p104, %p102, %p103;
	abs.ftz.f32 	%f918, %f240;
	setp.gtu.ftz.f32	%p105, %f918, 0f7F800000;
	or.pred  	%p106, %p104, %p105;
	setp.eq.ftz.f32	%p107, %f916, 0f7F800000;
	or.pred  	%p108, %p106, %p107;
	setp.eq.ftz.f32	%p109, %f917, 0f7F800000;
	or.pred  	%p110, %p108, %p109;
	setp.eq.ftz.f32	%p111, %f918, 0f7F800000;
	or.pred  	%p112, %p110, %p111;
	selp.f32	%f260, 0f00000000, %f238, %p112;
	selp.f32	%f261, 0f00000000, %f239, %p112;
	selp.f32	%f262, 0f00000000, %f240, %p112;
	ld.const.u64 	%rd15, [params+40];
	mov.f32 	%f1059, %f1058;
	mov.f32 	%f1060, %f1058;
	mov.f32 	%f1061, %f1058;
	@%p89 bra 	BB2_116;

	cvta.to.global.u64 	%rd91, %rd15;
	add.s64 	%rd93, %rd91, %rd83;
	ld.global.v4.f32 	{%f1058, %f1059, %f1060, %f922}, [%rd93];
	add.ftz.f32 	%f1061, %f922, 0f00000000;

BB2_116:
	cvta.to.global.u64 	%rd94, %rd15;
	add.s64 	%rd96, %rd94, %rd83;
	add.ftz.f32 	%f924, %f262, %f1060;
	add.ftz.f32 	%f925, %f261, %f1059;
	add.ftz.f32 	%f926, %f260, %f1058;
	st.global.v4.f32 	[%rd96], {%f926, %f925, %f924, %f1061};
	setp.lt.u64	%p114, %rd12, 4294967296;
	@%p114 bra 	BB2_118;

	not.b32 	%r511, %r104;
	add.s32 	%r512, %r102, %r511;
	mad.lo.s32 	%r513, %r512, %r101, %r103;
	ld.const.v2.f32 	{%f927, %f928}, [params+80];
	sub.ftz.f32 	%f931, %f965, %f927;
	sub.ftz.f32 	%f932, %f964, %f928;
	ld.const.f32 	%f933, [params+88];
	sub.ftz.f32 	%f934, %f963, %f933;
	mul.ftz.f32 	%f935, %f932, %f932;
	fma.rn.ftz.f32 	%f936, %f931, %f931, %f935;
	fma.rn.ftz.f32 	%f937, %f934, %f934, %f936;
	sqrt.approx.ftz.f32 	%f938, %f937;
	ld.const.v2.f32 	{%f939, %f940}, [params+176];
	mul.ftz.f32 	%f943, %f26, %f939;
	mul.ftz.f32 	%f944, %f27, %f940;
	neg.ftz.f32 	%f945, %f944;
	sub.ftz.f32 	%f946, %f945, %f943;
	ld.const.f32 	%f947, [params+184];
	mul.ftz.f32 	%f948, %f28, %f947;
	sub.ftz.f32 	%f949, %f946, %f948;
	ld.const.u64 	%rd97, [params+48];
	cvta.to.global.u64 	%rd98, %rd97;
	mul.wide.u32 	%rd99, %r513, 16;
	add.s64 	%rd100, %rd98, %rd99;
	mul.ftz.f32 	%f950, %f938, %f949;
	st.global.v4.f32 	[%rd100], {%f965, %f964, %f963, %f950};
	ld.const.u64 	%rd101, [params+56];
	cvta.to.global.u64 	%rd102, %rd101;
	mul.wide.u32 	%rd103, %r513, 8;
	add.s64 	%rd104, %rd102, %rd103;
	st.global.v2.u32 	[%rd104], {%r517, %r516};

BB2_118:
	ret;
}

	// .globl	__raygen__thinlens_chroma_camera
.visible .entry __raygen__thinlens_chroma_camera(

)
{
	.local .align 16 .b8 	__local_depot3[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<117>;
	.reg .f32 	%f<1082>;
	.reg .b32 	%r<553>;
	.reg .b64 	%rd<110>;


	mov.u64 	%SPL, __local_depot3;
	cvta.local.u64 	%SP, %SPL;
	add.u64 	%rd1, %SPL, 0;
	add.u64 	%rd2, %SPL, 64;
	add.u64 	%rd3, %SPL, 128;
	ld.const.v2.u32 	{%r101, %r102}, [params+64];
	// inline asm
	call (%r98), _optix_get_launch_index_x, ();
	// inline asm
	ld.const.u64 	%rd19, [params+16];
	cvta.to.global.u64 	%rd20, %rd19;
	mul.wide.u32 	%rd21, %r98, 8;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.v2.u32 	{%r103, %r104}, [%rd22];
	add.s32 	%r105, %r101, -1;
	setp.gt.s32	%p4, %r103, %r105;
	add.s32 	%r106, %r102, -1;
	setp.gt.s32	%p5, %r104, %r106;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB3_122;

	mad.lo.s32 	%r107, %r104, %r101, %r103;
	ld.const.u32 	%r108, [params+8];
	shl.b32 	%r109, %r108, 4;
	add.s32 	%r110, %r109, -1556008596;
	add.s32 	%r111, %r108, -1640531527;
	shr.u32 	%r112, %r108, 5;
	add.s32 	%r113, %r112, -939442524;
	xor.b32  	%r114, %r110, %r111;
	xor.b32  	%r115, %r114, %r113;
	add.s32 	%r116, %r107, %r115;
	shl.b32 	%r117, %r116, 4;
	add.s32 	%r118, %r117, -1383041155;
	add.s32 	%r119, %r116, -1640531527;
	xor.b32  	%r120, %r118, %r119;
	shr.u32 	%r121, %r116, 5;
	add.s32 	%r122, %r121, 2123724318;
	xor.b32  	%r123, %r120, %r122;
	add.s32 	%r124, %r123, %r108;
	shl.b32 	%r125, %r124, 4;
	add.s32 	%r126, %r125, -1556008596;
	add.s32 	%r127, %r124, 1013904242;
	shr.u32 	%r128, %r124, 5;
	add.s32 	%r129, %r128, -939442524;
	xor.b32  	%r130, %r126, %r127;
	xor.b32  	%r131, %r130, %r129;
	add.s32 	%r132, %r131, %r116;
	shl.b32 	%r133, %r132, 4;
	add.s32 	%r134, %r133, -1383041155;
	add.s32 	%r135, %r132, 1013904242;
	xor.b32  	%r136, %r134, %r135;
	shr.u32 	%r137, %r132, 5;
	add.s32 	%r138, %r137, 2123724318;
	xor.b32  	%r139, %r136, %r138;
	add.s32 	%r140, %r139, %r124;
	shl.b32 	%r141, %r140, 4;
	add.s32 	%r142, %r141, -1556008596;
	add.s32 	%r143, %r140, -626627285;
	shr.u32 	%r144, %r140, 5;
	add.s32 	%r145, %r144, -939442524;
	xor.b32  	%r146, %r142, %r143;
	xor.b32  	%r147, %r146, %r145;
	add.s32 	%r148, %r147, %r132;
	shl.b32 	%r149, %r148, 4;
	add.s32 	%r150, %r149, -1383041155;
	add.s32 	%r151, %r148, -626627285;
	xor.b32  	%r152, %r150, %r151;
	shr.u32 	%r153, %r148, 5;
	add.s32 	%r154, %r153, 2123724318;
	xor.b32  	%r155, %r152, %r154;
	add.s32 	%r156, %r155, %r140;
	shl.b32 	%r157, %r156, 4;
	add.s32 	%r158, %r157, -1556008596;
	add.s32 	%r159, %r156, 2027808484;
	shr.u32 	%r160, %r156, 5;
	add.s32 	%r161, %r160, -939442524;
	xor.b32  	%r162, %r158, %r159;
	xor.b32  	%r163, %r162, %r161;
	add.s32 	%r164, %r163, %r148;
	shl.b32 	%r165, %r164, 4;
	add.s32 	%r166, %r165, -1383041155;
	add.s32 	%r167, %r164, 2027808484;
	xor.b32  	%r168, %r166, %r167;
	shr.u32 	%r169, %r164, 5;
	add.s32 	%r170, %r169, 2123724318;
	xor.b32  	%r171, %r168, %r170;
	add.s32 	%r172, %r171, %r156;
	shl.b32 	%r173, %r172, 4;
	add.s32 	%r174, %r173, -1556008596;
	add.s32 	%r175, %r172, 387276957;
	shr.u32 	%r176, %r172, 5;
	add.s32 	%r177, %r176, -939442524;
	xor.b32  	%r178, %r174, %r175;
	xor.b32  	%r179, %r178, %r177;
	add.s32 	%r180, %r179, %r164;
	shl.b32 	%r181, %r180, 4;
	add.s32 	%r182, %r181, -1383041155;
	add.s32 	%r183, %r180, 387276957;
	xor.b32  	%r184, %r182, %r183;
	shr.u32 	%r185, %r180, 5;
	add.s32 	%r186, %r185, 2123724318;
	xor.b32  	%r187, %r184, %r186;
	add.s32 	%r188, %r187, %r172;
	shl.b32 	%r189, %r188, 4;
	add.s32 	%r190, %r189, -1556008596;
	add.s32 	%r191, %r188, -1253254570;
	shr.u32 	%r192, %r188, 5;
	add.s32 	%r193, %r192, -939442524;
	xor.b32  	%r194, %r190, %r191;
	xor.b32  	%r195, %r194, %r193;
	add.s32 	%r196, %r195, %r180;
	shl.b32 	%r197, %r196, 4;
	add.s32 	%r198, %r197, -1383041155;
	add.s32 	%r199, %r196, -1253254570;
	xor.b32  	%r200, %r198, %r199;
	shr.u32 	%r201, %r196, 5;
	add.s32 	%r202, %r201, 2123724318;
	xor.b32  	%r203, %r200, %r202;
	add.s32 	%r204, %r203, %r188;
	shl.b32 	%r205, %r204, 4;
	add.s32 	%r206, %r205, -1556008596;
	add.s32 	%r207, %r204, 1401181199;
	shr.u32 	%r208, %r204, 5;
	add.s32 	%r209, %r208, -939442524;
	xor.b32  	%r210, %r206, %r207;
	xor.b32  	%r211, %r210, %r209;
	add.s32 	%r212, %r211, %r196;
	shl.b32 	%r213, %r212, 4;
	add.s32 	%r214, %r213, -1383041155;
	add.s32 	%r215, %r212, 1401181199;
	xor.b32  	%r216, %r214, %r215;
	shr.u32 	%r217, %r212, 5;
	add.s32 	%r218, %r217, 2123724318;
	xor.b32  	%r219, %r216, %r218;
	add.s32 	%r220, %r219, %r204;
	shl.b32 	%r221, %r220, 4;
	add.s32 	%r222, %r221, -1556008596;
	add.s32 	%r223, %r220, -239350328;
	shr.u32 	%r224, %r220, 5;
	add.s32 	%r225, %r224, -939442524;
	xor.b32  	%r226, %r222, %r223;
	xor.b32  	%r227, %r226, %r225;
	add.s32 	%r228, %r227, %r212;
	shl.b32 	%r229, %r228, 4;
	add.s32 	%r230, %r229, -1383041155;
	add.s32 	%r231, %r228, -239350328;
	xor.b32  	%r232, %r230, %r231;
	shr.u32 	%r233, %r228, 5;
	add.s32 	%r234, %r233, 2123724318;
	xor.b32  	%r235, %r232, %r234;
	add.s32 	%r236, %r235, %r220;
	shl.b32 	%r237, %r236, 4;
	add.s32 	%r238, %r237, -1556008596;
	add.s32 	%r239, %r236, -1879881855;
	shr.u32 	%r240, %r236, 5;
	add.s32 	%r241, %r240, -939442524;
	xor.b32  	%r242, %r238, %r239;
	xor.b32  	%r243, %r242, %r241;
	add.s32 	%r244, %r243, %r228;
	shl.b32 	%r245, %r244, 4;
	add.s32 	%r246, %r245, -1383041155;
	add.s32 	%r247, %r244, -1879881855;
	xor.b32  	%r248, %r246, %r247;
	shr.u32 	%r249, %r244, 5;
	add.s32 	%r250, %r249, 2123724318;
	xor.b32  	%r251, %r248, %r250;
	add.s32 	%r252, %r251, %r236;
	shl.b32 	%r253, %r252, 4;
	add.s32 	%r254, %r253, -1556008596;
	add.s32 	%r255, %r252, 774553914;
	shr.u32 	%r256, %r252, 5;
	add.s32 	%r257, %r256, -939442524;
	xor.b32  	%r258, %r254, %r255;
	xor.b32  	%r259, %r258, %r257;
	add.s32 	%r260, %r259, %r244;
	shl.b32 	%r261, %r260, 4;
	add.s32 	%r262, %r261, -1383041155;
	add.s32 	%r263, %r260, 774553914;
	xor.b32  	%r264, %r262, %r263;
	shr.u32 	%r265, %r260, 5;
	add.s32 	%r266, %r265, 2123724318;
	xor.b32  	%r267, %r264, %r266;
	add.s32 	%r268, %r267, %r252;
	shl.b32 	%r269, %r268, 4;
	add.s32 	%r270, %r269, -1556008596;
	add.s32 	%r271, %r268, -865977613;
	shr.u32 	%r272, %r268, 5;
	add.s32 	%r273, %r272, -939442524;
	xor.b32  	%r274, %r270, %r271;
	xor.b32  	%r275, %r274, %r273;
	add.s32 	%r276, %r275, %r260;
	shl.b32 	%r277, %r276, 4;
	add.s32 	%r278, %r277, -1383041155;
	add.s32 	%r279, %r276, -865977613;
	xor.b32  	%r280, %r278, %r279;
	shr.u32 	%r281, %r276, 5;
	add.s32 	%r282, %r281, 2123724318;
	xor.b32  	%r283, %r280, %r282;
	add.s32 	%r284, %r283, %r268;
	shl.b32 	%r285, %r284, 4;
	add.s32 	%r286, %r285, -1556008596;
	add.s32 	%r287, %r284, 1788458156;
	shr.u32 	%r288, %r284, 5;
	add.s32 	%r289, %r288, -939442524;
	xor.b32  	%r290, %r286, %r287;
	xor.b32  	%r291, %r290, %r289;
	add.s32 	%r292, %r291, %r276;
	shl.b32 	%r293, %r292, 4;
	add.s32 	%r294, %r293, -1383041155;
	add.s32 	%r295, %r292, 1788458156;
	xor.b32  	%r296, %r294, %r295;
	shr.u32 	%r297, %r292, 5;
	add.s32 	%r298, %r297, 2123724318;
	xor.b32  	%r299, %r296, %r298;
	add.s32 	%r300, %r299, %r284;
	shl.b32 	%r301, %r300, 4;
	add.s32 	%r302, %r301, -1556008596;
	add.s32 	%r303, %r300, 147926629;
	shr.u32 	%r304, %r300, 5;
	add.s32 	%r305, %r304, -939442524;
	xor.b32  	%r306, %r302, %r303;
	xor.b32  	%r307, %r306, %r305;
	add.s32 	%r308, %r307, %r292;
	shl.b32 	%r309, %r308, 4;
	add.s32 	%r310, %r309, -1383041155;
	add.s32 	%r311, %r308, 147926629;
	xor.b32  	%r312, %r310, %r311;
	shr.u32 	%r313, %r308, 5;
	add.s32 	%r314, %r313, 2123724318;
	xor.b32  	%r315, %r312, %r314;
	add.s32 	%r316, %r315, %r300;
	shl.b32 	%r317, %r316, 4;
	add.s32 	%r318, %r317, -1556008596;
	add.s32 	%r319, %r316, -1492604898;
	shr.u32 	%r320, %r316, 5;
	add.s32 	%r321, %r320, -939442524;
	xor.b32  	%r322, %r318, %r319;
	xor.b32  	%r323, %r322, %r321;
	add.s32 	%r324, %r323, %r308;
	shl.b32 	%r325, %r324, 4;
	add.s32 	%r326, %r325, -1383041155;
	add.s32 	%r327, %r324, -1492604898;
	xor.b32  	%r328, %r326, %r327;
	shr.u32 	%r329, %r324, 5;
	add.s32 	%r330, %r329, 2123724318;
	xor.b32  	%r331, %r328, %r330;
	add.s32 	%r332, %r331, %r316;
	shl.b32 	%r333, %r332, 4;
	add.s32 	%r334, %r333, -1556008596;
	add.s32 	%r335, %r332, 1161830871;
	shr.u32 	%r336, %r332, 5;
	add.s32 	%r337, %r336, -939442524;
	xor.b32  	%r338, %r334, %r335;
	xor.b32  	%r339, %r338, %r337;
	add.s32 	%r340, %r339, %r324;
	shl.b32 	%r341, %r340, 4;
	add.s32 	%r342, %r341, -1383041155;
	add.s32 	%r343, %r340, 1161830871;
	xor.b32  	%r344, %r342, %r343;
	shr.u32 	%r345, %r340, 5;
	add.s32 	%r346, %r345, 2123724318;
	xor.b32  	%r347, %r344, %r346;
	add.s32 	%r348, %r347, %r332;
	shl.b32 	%r349, %r348, 4;
	add.s32 	%r350, %r349, -1556008596;
	add.s32 	%r351, %r348, -478700656;
	shr.u32 	%r352, %r348, 5;
	add.s32 	%r353, %r352, -939442524;
	xor.b32  	%r354, %r350, %r351;
	xor.b32  	%r355, %r354, %r353;
	add.s32 	%r356, %r355, %r340;
	mad.lo.s32 	%r357, %r356, 1664525, 1013904223;
	and.b32  	%r358, %r357, 16777215;
	cvt.rn.f32.u32	%f280, %r358;
	mov.f32 	%f281, 0f4B800000;
	div.approx.ftz.f32 	%f282, %f280, %f281;
	mad.lo.s32 	%r359, %r357, 1664525, 1013904223;
	and.b32  	%r360, %r359, 16777215;
	cvt.rn.f32.u32	%f283, %r360;
	div.approx.ftz.f32 	%f284, %f283, %f281;
	add.ftz.f32 	%f285, %f282, 0fBF000000;
	add.ftz.f32 	%f286, %f284, 0fBF000000;
	cvt.rn.f32.s32	%f287, %r103;
	add.ftz.f32 	%f288, %f287, %f285;
	cvt.rn.f32.s32	%f289, %r104;
	add.ftz.f32 	%f290, %f289, %f286;
	mad.lo.s32 	%r361, %r359, 1664525, 1013904223;
	and.b32  	%r362, %r361, 16777215;
	cvt.rn.f32.u32	%f291, %r362;
	div.approx.ftz.f32 	%f292, %f291, %f281;
	add.ftz.f32 	%f1, %f292, %f292;
	add.ftz.f32 	%f2, %f1, 0fBF800000;
	ld.const.f32 	%f293, [params+188];
	mul.ftz.f32 	%f294, %f293, %f2;
	ld.const.f32 	%f295, [params+236];
	mul.ftz.f32 	%f296, %f295, %f2;
	mov.f32 	%f297, 0f3F800000;
	sub.ftz.f32 	%f298, %f297, %f294;
	sub.ftz.f32 	%f299, %f297, %f296;
	cvt.rn.f32.s32	%f300, %r101;
	div.approx.ftz.f32 	%f301, %f288, %f300;
	cvt.rn.f32.s32	%f302, %r102;
	div.approx.ftz.f32 	%f303, %f290, %f302;
	fma.rn.ftz.f32 	%f304, %f301, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f305, %f303, 0f40000000, 0fBF800000;
	mul.ftz.f32 	%f306, %f299, %f304;
	mul.ftz.f32 	%f307, %f299, %f305;
	ld.const.v2.f32 	{%f308, %f309}, [params+80];
	ld.const.v2.f32 	{%f310, %f311}, [params+88];
	ld.const.v2.f32 	{%f313, %f314}, [params+96];
	ld.const.v2.f32 	{%f317, %f318}, [params+104];
	ld.const.v2.f32 	{%f319, %f320}, [params+112];
	mul.ftz.f32 	%f323, %f307, %f319;
	mul.ftz.f32 	%f324, %f307, %f320;
	ld.const.f32 	%f325, [params+120];
	mul.ftz.f32 	%f326, %f307, %f325;
	fma.rn.ftz.f32 	%f327, %f313, %f306, %f323;
	fma.rn.ftz.f32 	%f328, %f306, %f314, %f324;
	fma.rn.ftz.f32 	%f329, %f306, %f317, %f326;
	ld.const.v2.f32 	{%f330, %f331}, [params+128];
	add.ftz.f32 	%f334, %f327, %f330;
	add.ftz.f32 	%f335, %f328, %f331;
	ld.const.f32 	%f336, [params+136];
	add.ftz.f32 	%f337, %f329, %f336;
	mul.ftz.f32 	%f338, %f298, %f311;
	fma.rn.ftz.f32 	%f8, %f334, %f338, %f308;
	fma.rn.ftz.f32 	%f9, %f335, %f338, %f309;
	fma.rn.ftz.f32 	%f10, %f337, %f338, %f310;
	mad.lo.s32 	%r363, %r361, 1664525, 1013904223;
	and.b32  	%r364, %r363, 16777215;
	cvt.rn.f32.u32	%f339, %r364;
	div.approx.ftz.f32 	%f340, %f339, %f281;
	mad.lo.s32 	%r365, %r363, 1664525, 1013904223;
	add.u64 	%rd24, %SPL, 144;
	add.s64 	%rd5, %rd24, 28;
	st.local.u32 	[%rd24+28], %r365;
	and.b32  	%r366, %r365, 16777215;
	cvt.rn.f32.u32	%f341, %r366;
	div.approx.ftz.f32 	%f342, %f341, %f281;
	fma.rn.ftz.f32 	%f11, %f340, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f973, %f342, 0f40000000, 0fBF800000;
	neg.ftz.f32 	%f343, %f973;
	setp.gt.ftz.f32	%p7, %f11, %f343;
	@%p7 bra 	BB3_7;
	bra.uni 	BB3_2;

BB3_7:
	setp.gt.ftz.f32	%p10, %f11, %f973;
	@%p10 bra 	BB3_9;
	bra.uni 	BB3_8;

BB3_9:
	div.approx.ftz.f32 	%f970, %f973, %f11;
	mov.f32 	%f973, %f11;
	bra.uni 	BB3_10;

BB3_2:
	setp.lt.ftz.f32	%p8, %f11, %f973;
	@%p8 bra 	BB3_5;
	bra.uni 	BB3_3;

BB3_5:
	div.approx.ftz.f32 	%f348, %f973, %f11;
	add.ftz.f32 	%f349, %f348, 0f40800000;
	mul.ftz.f32 	%f968, %f349, 0f3F490FDB;
	mov.f32 	%f973, %f11;
	bra.uni 	BB3_6;

BB3_8:
	div.approx.ftz.f32 	%f350, %f11, %f973;
	mov.f32 	%f351, 0f40000000;
	sub.ftz.f32 	%f970, %f351, %f350;

BB3_10:
	mul.ftz.f32 	%f968, %f970, 0f3F490FDB;
	bra.uni 	BB3_11;

BB3_3:
	mov.f32 	%f968, 0f00000000;
	setp.eq.ftz.f32	%p9, %f973, 0f00000000;
	@%p9 bra 	BB3_6;

	div.approx.ftz.f32 	%f345, %f11, %f973;
	mov.f32 	%f346, 0f40C00000;
	sub.ftz.f32 	%f347, %f346, %f345;
	mul.ftz.f32 	%f968, %f347, 0f3F490FDB;

BB3_6:
	neg.ftz.f32 	%f973, %f973;

BB3_11:
	sub.ftz.f32 	%f353, %f297, %f318;
	fma.rn.ftz.f32 	%f354, %f353, %f973, %f318;
	cos.approx.ftz.f32 	%f355, %f968;
	mul.ftz.f32 	%f356, %f355, %f354;
	sin.approx.ftz.f32 	%f357, %f968;
	mul.ftz.f32 	%f358, %f354, %f357;
	ld.const.v2.f32 	{%f359, %f360}, [params+144];
	ld.const.f32 	%f363, [params+152];
	ld.const.v2.f32 	{%f364, %f365}, [params+160];
	mul.ftz.f32 	%f368, %f358, %f364;
	mul.ftz.f32 	%f369, %f358, %f365;
	ld.const.f32 	%f370, [params+168];
	mul.ftz.f32 	%f371, %f358, %f370;
	fma.rn.ftz.f32 	%f372, %f356, %f359, %f368;
	fma.rn.ftz.f32 	%f373, %f356, %f360, %f369;
	fma.rn.ftz.f32 	%f374, %f356, %f363, %f371;
	ld.const.f32 	%f375, [params+124];
	fma.rn.ftz.f32 	%f25, %f375, %f372, %f308;
	fma.rn.ftz.f32 	%f26, %f375, %f373, %f309;
	fma.rn.ftz.f32 	%f27, %f375, %f374, %f310;
	sub.ftz.f32 	%f376, %f8, %f25;
	sub.ftz.f32 	%f377, %f9, %f26;
	sub.ftz.f32 	%f378, %f10, %f27;
	mul.ftz.f32 	%f379, %f377, %f377;
	fma.rn.ftz.f32 	%f380, %f376, %f376, %f379;
	fma.rn.ftz.f32 	%f381, %f378, %f378, %f380;
	rsqrt.approx.ftz.f32 	%f382, %f381;
	mul.ftz.f32 	%f28, %f382, %f376;
	mul.ftz.f32 	%f29, %f382, %f377;
	mul.ftz.f32 	%f30, %f382, %f378;
	mov.u32 	%r540, 268435456;
	st.local.u32 	[%rd5+-16], %r540;
	st.local.v2.f32 	[%rd5+68], {%f25, %f26};
	st.local.f32 	[%rd5+76], %f27;
	st.local.v2.f32 	[%rd5+100], {%f28, %f29};
	st.local.f32 	[%rd5+108], %f30;
	setp.gt.ftz.f32	%p11, %f1, 0f3F800000;
	@%p11 bra 	BB3_13;
	bra.uni 	BB3_12;

BB3_13:
	add.ftz.f32 	%f967, %f1, 0fBF800000;
	add.ftz.f32 	%f387, %f967, %f967;
	mov.f32 	%f388, 0f40000000;
	sub.ftz.f32 	%f1046, %f388, %f387;
	add.ftz.f32 	%f1047, %f387, %f387;
	mov.f32 	%f1045, 0f00000000;
	bra.uni 	BB3_14;

BB3_12:
	add.ftz.f32 	%f1046, %f1, %f1;
	mov.f32 	%f384, 0f40000000;
	sub.ftz.f32 	%f385, %f384, %f1046;
	add.ftz.f32 	%f1045, %f385, %f385;
	mov.f32 	%f1047, 0f00000000;

BB3_14:
	st.local.v2.f32 	[%rd5+20], {%f1045, %f1046};
	st.local.f32 	[%rd5+28], %f1047;
	st.local.f32 	[%rd5+112], %f1;
	mov.u32 	%r523, 285212672;
	mov.u32 	%r371, 0;
	st.local.v4.u32 	[%rd24], {%r371, %r371, %r371, %r523};
	st.local.v2.f32 	[%rd5+-12], {%f297, %f297};
	mov.u32 	%r372, 1065353216;
	st.local.u32 	[%rd5+-4], %r372;
	mov.f32 	%f985, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f297, %f297, %f297, %f985};
	st.local.u32 	[%rd5+48], %r371;
	st.local.v4.f32 	[%rd5+116], {%f985, %f985, %f985, %f297};
	st.local.v4.u32 	[%rd5+4], {%r371, %r371, %r372, %r371};
	st.local.u32 	[%rd5+96], %r372;
	ld.const.u32 	%r525, [params+244];
	setp.eq.s32	%p13, %r525, 0;
	mov.u32 	%r520, -1;
	mov.pred 	%p116, 0;
	mov.u32 	%r519, %r520;
	mov.f32 	%f984, %f985;
	mov.f32 	%f983, %f985;
	mov.f32 	%f1000, %f985;
	mov.f32 	%f1001, %f985;
	mov.f32 	%f1002, %f985;
	@%p13 bra 	BB3_44;

	add.u64 	%rd105, %SP, 144;
	ld.const.u64 	%rd6, [params+272];
	ld.const.f32 	%f38, [params+76];
	shr.u64 	%rd28, %rd105, 32;
	cvt.u32.u64	%r6, %rd28;
	cvt.u32.u64	%r7, %rd105;
	ld.const.v2.u32 	{%r377, %r525}, [params+240];
	ld.const.v2.f32 	{%f402, %f403}, [params+224];
	mov.u32 	%r524, -1;
	mov.f32 	%f1002, 0f00000000;
	ld.const.f32 	%f41, [params+232];
	mov.f32 	%f977, %f1047;
	mov.f32 	%f978, %f1046;
	mov.f32 	%f979, %f1045;
	mov.f32 	%f1001, %f1002;
	mov.f32 	%f1000, %f1002;
	mov.f32 	%f983, %f1002;
	mov.f32 	%f984, %f1002;
	mov.f32 	%f985, %f1002;
	mov.u32 	%r519, %r524;
	mov.u32 	%r520, %r524;

BB3_16:
	ld.local.v4.f32 	{%f405, %f406, %f407, %f408}, [%rd5+100];
	neg.ftz.f32 	%f412, %f407;
	neg.ftz.f32 	%f413, %f406;
	neg.ftz.f32 	%f414, %f405;
	st.local.v2.f32 	[%rd5+84], {%f414, %f413};
	st.local.f32 	[%rd5+92], %f412;
	st.local.v2.f32 	[%rd5+132], {%f297, %f297};
	mov.u32 	%r379, 1510874058;
	st.local.u32 	[%rd5+80], %r379;
	and.b32  	%r14, %r523, 822083586;
	st.local.u32 	[%rd5+-16], %r14;
	mov.f32 	%f986, 0f5A0E1BCA;
	setp.lt.s32	%p14, %r524, 0;
	@%p14 bra 	BB3_21;

	or.b32  	%r380, %r14, 4096;
	st.local.u32 	[%rd5+-16], %r380;
	mul.wide.s32 	%rd29, %r524, 16;
	add.s64 	%rd7, %rd1, %rd29;
	ld.local.v4.f32 	{%f416, %f417, %f418, %f419}, [%rd7];
	add.s64 	%rd30, %rd2, %rd29;
	ld.local.v4.f32 	{%f424, %f425, %f426, %f427}, [%rd30];
	st.local.v4.f32 	[%rd5+52], {%f424, %f425, %f426, %f427};
	mul.wide.s32 	%rd31, %r524, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.local.f32 	%f51, [%rd32];
	st.local.v4.f32 	[%rd5+36], {%f416, %f417, %f418, %f51};
	st.local.f32 	[%rd5+132], %f419;
	add.s32 	%r381, %r524, -1;
	setp.lt.s32	%p15, %r381, 0;
	@%p15 bra 	BB3_19;

	ld.local.f32 	%f432, [%rd7+-4];
	st.local.f32 	[%rd5+136], %f432;

BB3_19:
	setp.leu.ftz.f32	%p16, %f51, 0f00000000;
	@%p16 bra 	BB3_21;

	ld.local.u32 	%r382, [%rd5];
	mad.lo.s32 	%r383, %r382, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r383;
	and.b32  	%r384, %r383, 16777215;
	cvt.rn.f32.u32	%f434, %r384;
	div.approx.ftz.f32 	%f436, %f434, %f281;
	lg2.approx.ftz.f32 	%f437, %f436;
	mul.ftz.f32 	%f438, %f437, 0fBF317218;
	mul.ftz.f32 	%f986, %f438, %f51;

BB3_21:
	ld.local.v4.f32 	{%f448, %f449, %f450, %f451}, [%rd5+68];
	mov.u32 	%r389, 1;
	mov.u32 	%r392, 2;
	ld.local.v4.f32 	{%f452, %f453, %f454, %f455}, [%rd5+100];
	mov.u32 	%r397, -1;
	mov.f32 	%f447, 0f00000000;
	// inline asm
	call (%r385, %r386, %r387, %r388), _optix_trace_4, (%rd6, %f448, %f449, %f450, %f452, %f453, %f454, %f38, %f986, %f447, %r389, %r371, %r371, %r392, %r371, %r6, %r7, %r397, %r397);
	// inline asm
	ld.local.u32 	%r19, [%rd5+16];
	add.s32 	%r398, %r19, 1;
	st.local.u32 	[%rd5+16], %r398;
	setp.ne.s32	%p17, %r19, 0;
	@%p17 bra 	BB3_23;

	ld.local.v4.f32 	{%f456, %f457, %f458, %f459}, [%rd5+68];
	add.ftz.f32 	%f985, %f985, %f456;
	add.ftz.f32 	%f984, %f984, %f457;
	add.ftz.f32 	%f983, %f983, %f458;
	mov.u32 	%r520, %r387;
	mov.u32 	%r519, %r388;

BB3_23:
	ld.local.u32 	%r24, [%rd5+-16];
	and.b32  	%r523, %r24, -805306369;
	st.local.u32 	[%rd5+-16], %r523;
	and.b32  	%r399, %r24, 4096;
	setp.eq.s32	%p18, %r399, 0;
	@%p18 bra 	BB3_31;

	and.b32  	%r26, %r24, 512;
	setp.eq.s32	%p19, %r26, 0;
	@%p19 bra 	BB3_27;
	bra.uni 	BB3_25;

BB3_27:
	ld.local.f32 	%f986, [%rd5+80];
	bra.uni 	BB3_28;

BB3_25:
	st.local.f32 	[%rd5+80], %f986;
	ld.local.v4.f32 	{%f463, %f464, %f465, %f466}, [%rd5+100];
	ld.local.v4.f32 	{%f470, %f471, %f472, %f473}, [%rd5+68];
	fma.rn.ftz.f32 	%f477, %f986, %f464, %f471;
	fma.rn.ftz.f32 	%f478, %f986, %f463, %f470;
	st.local.v2.f32 	[%rd5+68], {%f478, %f477};
	fma.rn.ftz.f32 	%f479, %f986, %f465, %f472;
	st.local.f32 	[%rd5+76], %f479;
	setp.lt.u32	%p20, %r398, %r525;
	@%p20 bra 	BB3_28;

	ld.local.v4.f32 	{%f480, %f481, %f482, %f483}, [%rd24];
	add.ftz.f32 	%f487, %f403, %f481;
	add.ftz.f32 	%f488, %f402, %f480;
	st.local.v2.f32 	[%rd24], {%f488, %f487};
	add.ftz.f32 	%f489, %f41, %f482;
	st.local.f32 	[%rd5+-20], %f489;

BB3_28:
	ld.local.v4.f32 	{%f490, %f491, %f492, %f493}, [%rd5+36];
	neg.ftz.f32 	%f497, %f986;
	mul.ftz.f32 	%f498, %f490, %f497;
	mul.ftz.f32 	%f499, %f491, %f497;
	mul.ftz.f32 	%f500, %f492, %f497;
	mul.ftz.f32 	%f501, %f498, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f62, %f501;
	mul.ftz.f32 	%f502, %f499, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f63, %f502;
	mul.ftz.f32 	%f503, %f500, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f64, %f503;
	mul.ftz.f32 	%f979, %f979, %f62;
	mul.ftz.f32 	%f978, %f978, %f63;
	mul.ftz.f32 	%f977, %f977, %f64;
	and.b32  	%r401, %r24, 16777216;
	setp.eq.s32	%p21, %r401, 0;
	@%p21 bra 	BB3_31;

	ld.local.v4.f32 	{%f504, %f505, %f506, %f507}, [%rd5+-12];
	mul.ftz.f32 	%f511, %f63, %f505;
	mul.ftz.f32 	%f512, %f62, %f504;
	st.local.v2.f32 	[%rd5+-12], {%f512, %f511};
	mul.ftz.f32 	%f513, %f64, %f506;
	st.local.f32 	[%rd5+-4], %f513;
	@%p19 bra 	BB3_31;

	and.b32  	%r523, %r24, -822083585;
	st.local.u32 	[%rd5+-16], %r523;

BB3_31:
	ld.local.v4.f32 	{%f514, %f515, %f516, %f517}, [%rd24];
	fma.rn.ftz.f32 	%f1000, %f979, %f514, %f1000;
	fma.rn.ftz.f32 	%f1001, %f978, %f515, %f1001;
	fma.rn.ftz.f32 	%f1002, %f977, %f516, %f1002;
	setp.lt.s32	%p23, %r523, 0;
	@%p23 bra 	BB3_43;

	ld.local.f32 	%f521, [%rd5+32];
	setp.le.ftz.f32	%p24, %f521, 0f00000000;
	@%p24 bra 	BB3_43;

	ld.local.v2.f32 	{%f522, %f523}, [%rd5+20];
	setp.neu.ftz.f32	%p25, %f522, 0f00000000;
	setp.neu.ftz.f32	%p26, %f523, 0f00000000;
	or.pred  	%p27, %p25, %p26;
	@%p27 bra 	BB3_35;

	ld.local.f32 	%f524, [%rd5+28];
	setp.eq.ftz.f32	%p28, %f524, 0f00000000;
	@%p28 bra 	BB3_43;

BB3_35:
	mul.ftz.f32 	%f979, %f979, %f522;
	mul.ftz.f32 	%f978, %f978, %f523;
	ld.local.f32 	%f525, [%rd5+28];
	mul.ftz.f32 	%f977, %f977, %f525;
	setp.ge.u32	%p29, %r377, %r398;
	@%p29 bra 	BB3_38;

	max.ftz.f32 	%f526, %f979, %f978;
	max.ftz.f32 	%f79, %f526, %f977;
	ld.local.u32 	%r403, [%rd5];
	mad.lo.s32 	%r404, %r403, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r404;
	and.b32  	%r405, %r404, 16777215;
	cvt.rn.f32.u32	%f527, %r405;
	div.approx.ftz.f32 	%f529, %f527, %f281;
	setp.lt.ftz.f32	%p30, %f79, %f529;
	@%p30 bra 	BB3_43;

	rcp.approx.ftz.f32 	%f530, %f79;
	mul.ftz.f32 	%f979, %f979, %f530;
	mul.ftz.f32 	%f978, %f978, %f530;
	mul.ftz.f32 	%f977, %f977, %f530;

BB3_38:
	and.b32  	%r406, %r523, 288;
	setp.ne.s32	%p31, %r406, 256;
	@%p31 bra 	BB3_42;

	and.b32  	%r407, %r523, 16;
	setp.eq.s32	%p32, %r407, 0;
	@%p32 bra 	BB3_41;
	bra.uni 	BB3_40;

BB3_41:
	add.s32 	%r418, %r524, -1;
	max.s32 	%r524, %r418, %r397;
	bra.uni 	BB3_42;

BB3_40:
	add.s32 	%r408, %r524, 1;
	mov.u32 	%r409, 3;
	min.s32 	%r524, %r408, %r409;
	mul.wide.s32 	%rd38, %r524, 16;
	add.s64 	%rd39, %rd1, %rd38;
	ld.local.v4.u32 	{%r410, %r411, %r412, %r413}, [%rd5+116];
	st.local.v4.u32 	[%rd39], {%r410, %r411, %r412, %r413};
	ld.local.v4.f32 	{%f531, %f532, %f533, %f534}, [%rd5+52];
	add.s64 	%rd40, %rd2, %rd38;
	st.local.v4.f32 	[%rd40], {%f531, %f532, %f533, %f534};
	ld.local.f32 	%f539, [%rd5+48];
	mul.wide.s32 	%rd41, %r524, 4;
	add.s64 	%rd42, %rd3, %rd41;
	st.local.f32 	[%rd42], %f539;

BB3_42:
	setp.lt.u32	%p33, %r398, %r525;
	@%p33 bra 	BB3_16;

BB3_43:
	setp.gt.s32	%p116, %r19, 0;

BB3_44:
	ld.local.v4.f32 	{%f1061, %f1062, %f1063, %f543}, [%rd5+-12];
	ld.local.v4.f32 	{%f1058, %f1059, %f1060, %f547}, [%rd5+4];
	@!%p116 bra 	BB3_114;
	bra.uni 	BB3_45;

BB3_45:
	ld.local.f32 	%f1029, [%rd5+96];
	setp.geu.ftz.f32	%p34, %f1029, 0f3F800000;
	@%p34 bra 	BB3_114;

	st.local.v2.f32 	[%rd5+68], {%f25, %f26};
	st.local.f32 	[%rd5+76], %f27;
	st.local.v2.f32 	[%rd5+20], {%f1045, %f1046};
	st.local.f32 	[%rd5+28], %f1047;
	st.local.v4.f32 	[%rd5+100], {%f28, %f29, %f30, %f1};
	mov.u32 	%r57, 553648128;
	st.local.v4.u32 	[%rd24], {%r371, %r371, %r371, %r57};
	st.local.v2.f32 	[%rd5+-12], {%f297, %f297};
	st.local.u32 	[%rd5+-4], %r372;
	mov.f32 	%f1026, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f297, %f297, %f297, %f1026};
	st.local.u32 	[%rd5+48], %r371;
	st.local.v4.f32 	[%rd5+116], {%f1026, %f1026, %f1026, %f297};
	st.local.v4.u32 	[%rd5+4], {%r371, %r371, %r372, %r371};
	st.local.u32 	[%rd5+96], %r372;
	setp.eq.s32	%p35, %r525, 0;
	@%p35 bra 	BB3_47;

	add.u64 	%rd106, %SP, 144;
	ld.const.u64 	%rd8, [params+272];
	ld.const.f32 	%f99, [params+76];
	shr.u64 	%rd46, %rd106, 32;
	cvt.u32.u64	%r35, %rd46;
	cvt.u32.u64	%r36, %rd106;
	ld.const.v2.u32 	{%r426, %r525}, [params+240];
	ld.const.v2.f32 	{%f555, %f556}, [params+224];
	mov.f32 	%f1028, 0f00000000;
	mov.u32 	%r40, -1;
	mov.u32 	%r57, 553648128;
	ld.const.f32 	%f102, [params+232];
	mov.f32 	%f1019, %f1047;
	mov.f32 	%f1018, %f1046;
	mov.f32 	%f1017, %f1045;
	mov.f32 	%f1027, %f1028;
	mov.f32 	%f1026, %f1028;

BB3_49:
	ld.local.v4.f32 	{%f558, %f559, %f560, %f561}, [%rd5+100];
	neg.ftz.f32 	%f565, %f560;
	neg.ftz.f32 	%f566, %f559;
	neg.ftz.f32 	%f567, %f558;
	st.local.v2.f32 	[%rd5+84], {%f567, %f566};
	st.local.f32 	[%rd5+92], %f565;
	st.local.v2.f32 	[%rd5+132], {%f297, %f297};
	mov.u32 	%r428, 1510874058;
	st.local.u32 	[%rd5+80], %r428;
	and.b32  	%r43, %r57, 822083586;
	st.local.u32 	[%rd5+-16], %r43;
	mov.f32 	%f1012, 0f5A0E1BCA;
	setp.lt.s32	%p36, %r40, 0;
	@%p36 bra 	BB3_54;

	or.b32  	%r429, %r43, 4096;
	st.local.u32 	[%rd5+-16], %r429;
	mul.wide.s32 	%rd47, %r40, 16;
	add.s64 	%rd9, %rd1, %rd47;
	ld.local.v4.f32 	{%f569, %f570, %f571, %f572}, [%rd9];
	add.s64 	%rd48, %rd2, %rd47;
	ld.local.v4.f32 	{%f577, %f578, %f579, %f580}, [%rd48];
	st.local.v4.f32 	[%rd5+52], {%f577, %f578, %f579, %f580};
	mul.wide.s32 	%rd49, %r40, 4;
	add.s64 	%rd50, %rd3, %rd49;
	ld.local.f32 	%f112, [%rd50];
	st.local.v4.f32 	[%rd5+36], {%f569, %f570, %f571, %f112};
	st.local.f32 	[%rd5+132], %f572;
	add.s32 	%r430, %r40, -1;
	setp.lt.s32	%p37, %r430, 0;
	@%p37 bra 	BB3_52;

	ld.local.f32 	%f585, [%rd9+-4];
	st.local.f32 	[%rd5+136], %f585;

BB3_52:
	setp.leu.ftz.f32	%p38, %f112, 0f00000000;
	@%p38 bra 	BB3_54;

	ld.local.u32 	%r431, [%rd5];
	mad.lo.s32 	%r432, %r431, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r432;
	and.b32  	%r433, %r432, 16777215;
	cvt.rn.f32.u32	%f587, %r433;
	div.approx.ftz.f32 	%f589, %f587, %f281;
	lg2.approx.ftz.f32 	%f590, %f589;
	mul.ftz.f32 	%f591, %f590, 0fBF317218;
	mul.ftz.f32 	%f1012, %f591, %f112;

BB3_54:
	ld.local.v4.f32 	{%f601, %f602, %f603, %f604}, [%rd5+68];
	mov.u32 	%r438, 1;
	mov.u32 	%r441, 2;
	ld.local.v4.f32 	{%f605, %f606, %f607, %f608}, [%rd5+100];
	mov.u32 	%r446, -1;
	mov.f32 	%f600, 0f00000000;
	// inline asm
	call (%r434, %r435, %r436, %r437), _optix_trace_4, (%rd8, %f601, %f602, %f603, %f605, %f606, %f607, %f99, %f1012, %f600, %r438, %r371, %r371, %r441, %r371, %r35, %r36, %r446, %r446);
	// inline asm
	ld.local.u32 	%r447, [%rd5+16];
	add.s32 	%r48, %r447, 1;
	st.local.u32 	[%rd5+16], %r48;
	setp.ne.s32	%p39, %r447, 0;
	@%p39 bra 	BB3_56;

	ld.local.v4.f32 	{%f609, %f610, %f611, %f612}, [%rd5+68];
	add.ftz.f32 	%f985, %f985, %f609;
	add.ftz.f32 	%f984, %f984, %f610;
	add.ftz.f32 	%f983, %f983, %f611;
	mov.u32 	%r520, %r436;
	mov.u32 	%r519, %r437;

BB3_56:
	ld.local.u32 	%r53, [%rd5+-16];
	and.b32  	%r57, %r53, -805306369;
	st.local.u32 	[%rd5+-16], %r57;
	and.b32  	%r448, %r53, 4096;
	setp.eq.s32	%p40, %r448, 0;
	@%p40 bra 	BB3_64;

	and.b32  	%r55, %r53, 512;
	setp.eq.s32	%p41, %r55, 0;
	@%p41 bra 	BB3_60;
	bra.uni 	BB3_58;

BB3_60:
	ld.local.f32 	%f1012, [%rd5+80];
	bra.uni 	BB3_61;

BB3_58:
	st.local.f32 	[%rd5+80], %f1012;
	ld.local.v4.f32 	{%f616, %f617, %f618, %f619}, [%rd5+100];
	ld.local.v4.f32 	{%f623, %f624, %f625, %f626}, [%rd5+68];
	fma.rn.ftz.f32 	%f630, %f1012, %f617, %f624;
	fma.rn.ftz.f32 	%f631, %f1012, %f616, %f623;
	st.local.v2.f32 	[%rd5+68], {%f631, %f630};
	fma.rn.ftz.f32 	%f632, %f1012, %f618, %f625;
	st.local.f32 	[%rd5+76], %f632;
	setp.lt.u32	%p42, %r48, %r525;
	@%p42 bra 	BB3_61;

	ld.local.v4.f32 	{%f633, %f634, %f635, %f636}, [%rd24];
	add.ftz.f32 	%f640, %f556, %f634;
	add.ftz.f32 	%f641, %f555, %f633;
	st.local.v2.f32 	[%rd24], {%f641, %f640};
	add.ftz.f32 	%f642, %f102, %f635;
	st.local.f32 	[%rd5+-20], %f642;

BB3_61:
	ld.local.v4.f32 	{%f643, %f644, %f645, %f646}, [%rd5+36];
	neg.ftz.f32 	%f650, %f1012;
	mul.ftz.f32 	%f651, %f643, %f650;
	mul.ftz.f32 	%f652, %f644, %f650;
	mul.ftz.f32 	%f653, %f645, %f650;
	mul.ftz.f32 	%f654, %f651, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f123, %f654;
	mul.ftz.f32 	%f655, %f652, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f124, %f655;
	mul.ftz.f32 	%f656, %f653, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f125, %f656;
	mul.ftz.f32 	%f1017, %f1017, %f123;
	mul.ftz.f32 	%f1018, %f1018, %f124;
	mul.ftz.f32 	%f1019, %f1019, %f125;
	and.b32  	%r449, %r53, 16777216;
	setp.eq.s32	%p43, %r449, 0;
	@%p43 bra 	BB3_64;

	ld.local.v4.f32 	{%f657, %f658, %f659, %f660}, [%rd5+-12];
	mul.ftz.f32 	%f664, %f124, %f658;
	mul.ftz.f32 	%f665, %f123, %f657;
	st.local.v2.f32 	[%rd5+-12], {%f665, %f664};
	mul.ftz.f32 	%f666, %f125, %f659;
	st.local.f32 	[%rd5+-4], %f666;
	@%p41 bra 	BB3_64;

	and.b32  	%r57, %r53, -822083585;
	st.local.u32 	[%rd5+-16], %r57;

BB3_64:
	ld.local.v4.f32 	{%f667, %f668, %f669, %f670}, [%rd24];
	fma.rn.ftz.f32 	%f1028, %f1017, %f667, %f1028;
	fma.rn.ftz.f32 	%f1027, %f1018, %f668, %f1027;
	fma.rn.ftz.f32 	%f1026, %f1019, %f669, %f1026;
	setp.lt.s32	%p45, %r57, 0;
	@%p45 bra 	BB3_76;

	ld.local.f32 	%f674, [%rd5+32];
	setp.le.ftz.f32	%p46, %f674, 0f00000000;
	@%p46 bra 	BB3_76;

	ld.local.v2.f32 	{%f675, %f676}, [%rd5+20];
	setp.neu.ftz.f32	%p47, %f675, 0f00000000;
	setp.neu.ftz.f32	%p48, %f676, 0f00000000;
	or.pred  	%p49, %p47, %p48;
	@%p49 bra 	BB3_68;

	ld.local.f32 	%f677, [%rd5+28];
	setp.eq.ftz.f32	%p50, %f677, 0f00000000;
	@%p50 bra 	BB3_76;

BB3_68:
	mul.ftz.f32 	%f1017, %f1017, %f675;
	mul.ftz.f32 	%f1018, %f1018, %f676;
	ld.local.f32 	%f678, [%rd5+28];
	mul.ftz.f32 	%f1019, %f1019, %f678;
	setp.ge.u32	%p51, %r426, %r48;
	@%p51 bra 	BB3_71;

	max.ftz.f32 	%f679, %f1017, %f1018;
	max.ftz.f32 	%f140, %f679, %f1019;
	ld.local.u32 	%r450, [%rd5];
	mad.lo.s32 	%r451, %r450, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r451;
	and.b32  	%r452, %r451, 16777215;
	cvt.rn.f32.u32	%f680, %r452;
	div.approx.ftz.f32 	%f682, %f680, %f281;
	setp.lt.ftz.f32	%p52, %f140, %f682;
	@%p52 bra 	BB3_76;

	rcp.approx.ftz.f32 	%f683, %f140;
	mul.ftz.f32 	%f1017, %f1017, %f683;
	mul.ftz.f32 	%f1018, %f1018, %f683;
	mul.ftz.f32 	%f1019, %f1019, %f683;

BB3_71:
	and.b32  	%r453, %r57, 288;
	setp.ne.s32	%p53, %r453, 256;
	@%p53 bra 	BB3_75;

	and.b32  	%r454, %r57, 16;
	setp.eq.s32	%p54, %r454, 0;
	@%p54 bra 	BB3_74;
	bra.uni 	BB3_73;

BB3_74:
	add.s32 	%r465, %r40, -1;
	max.s32 	%r40, %r465, %r446;
	bra.uni 	BB3_75;

BB3_73:
	add.s32 	%r455, %r40, 1;
	mov.u32 	%r456, 3;
	min.s32 	%r40, %r455, %r456;
	mul.wide.s32 	%rd56, %r40, 16;
	add.s64 	%rd57, %rd1, %rd56;
	ld.local.v4.u32 	{%r457, %r458, %r459, %r460}, [%rd5+116];
	st.local.v4.u32 	[%rd57], {%r457, %r458, %r459, %r460};
	ld.local.v4.f32 	{%f684, %f685, %f686, %f687}, [%rd5+52];
	add.s64 	%rd58, %rd2, %rd56;
	st.local.v4.f32 	[%rd58], {%f684, %f685, %f686, %f687};
	ld.local.f32 	%f692, [%rd5+48];
	mul.wide.s32 	%rd59, %r40, 4;
	add.s64 	%rd60, %rd3, %rd59;
	st.local.f32 	[%rd60], %f692;

BB3_75:
	setp.lt.u32	%p55, %r48, %r525;
	@%p55 bra 	BB3_49;
	bra.uni 	BB3_76;

BB3_47:
	mov.f32 	%f1027, %f1026;
	mov.f32 	%f1028, %f1026;

BB3_76:
	ld.local.v4.f32 	{%f693, %f694, %f695, %f696}, [%rd5+-12];
	ld.local.v4.f32 	{%f697, %f698, %f699, %f700}, [%rd5+4];
	ld.local.f32 	%f1030, [%rd5+96];
	setp.gt.ftz.f32	%p56, %f1029, %f1030;
	@%p56 bra 	BB3_80;
	bra.uni 	BB3_77;

BB3_80:
	st.local.u32 	[%rd5+-16], %r540;
	mul.ftz.f32 	%f1029, %f1029, 0f3F000000;
	bra.uni 	BB3_81;

BB3_77:
	setp.geu.ftz.f32	%p57, %f1029, %f1030;
	@%p57 bra 	BB3_78;

	mov.u32 	%r540, 536870912;
	st.local.u32 	[%rd5+-16], %r540;
	mul.ftz.f32 	%f1030, %f1030, 0f3F000000;
	bra.uni 	BB3_81;

BB3_78:
	mov.u32 	%r540, %r57;

BB3_81:
	st.local.v2.f32 	[%rd5+68], {%f25, %f26};
	st.local.f32 	[%rd5+76], %f27;
	st.local.v2.f32 	[%rd5+20], {%f1045, %f1046};
	st.local.f32 	[%rd5+28], %f1047;
	st.local.v4.f32 	[%rd5+100], {%f28, %f29, %f30, %f1};
	and.b32  	%r469, %r540, 805306368;
	or.b32  	%r89, %r469, 16777216;
	st.local.v4.u32 	[%rd24], {%r371, %r371, %r371, %r89};
	st.local.v2.f32 	[%rd5+-12], {%f297, %f297};
	st.local.u32 	[%rd5+-4], %r372;
	mov.f32 	%f1054, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f297, %f297, %f297, %f1054};
	st.local.u32 	[%rd5+48], %r371;
	st.local.v4.f32 	[%rd5+116], {%f1054, %f1054, %f1054, %f297};
	st.local.v4.u32 	[%rd5+4], {%r371, %r371, %r372, %r371};
	st.local.u32 	[%rd5+96], %r372;
	setp.eq.s32	%p58, %r525, 0;
	@%p58 bra 	BB3_82;

	add.u64 	%rd107, %SP, 144;
	ld.const.u64 	%rd10, [params+272];
	ld.const.f32 	%f166, [params+76];
	shr.u64 	%rd64, %rd107, 32;
	cvt.u32.u64	%r67, %rd64;
	cvt.u32.u64	%r68, %rd107;
	ld.const.v2.u32 	{%r473, %r474}, [params+240];
	ld.const.v2.f32 	{%f708, %f709}, [params+224];
	mov.f32 	%f1056, 0f00000000;
	mov.u32 	%r72, -1;
	ld.const.f32 	%f169, [params+232];
	mov.f32 	%f1055, %f1056;
	mov.f32 	%f1054, %f1056;

BB3_84:
	ld.local.v4.f32 	{%f711, %f712, %f713, %f714}, [%rd5+100];
	neg.ftz.f32 	%f718, %f713;
	neg.ftz.f32 	%f719, %f712;
	neg.ftz.f32 	%f720, %f711;
	st.local.v2.f32 	[%rd5+84], {%f720, %f719};
	st.local.f32 	[%rd5+92], %f718;
	st.local.v2.f32 	[%rd5+132], {%f297, %f297};
	mov.u32 	%r475, 1510874058;
	st.local.u32 	[%rd5+80], %r475;
	and.b32  	%r75, %r89, 822083586;
	st.local.u32 	[%rd5+-16], %r75;
	mov.f32 	%f1040, 0f5A0E1BCA;
	setp.lt.s32	%p59, %r72, 0;
	@%p59 bra 	BB3_89;

	or.b32  	%r476, %r75, 4096;
	st.local.u32 	[%rd5+-16], %r476;
	mul.wide.s32 	%rd65, %r72, 16;
	add.s64 	%rd11, %rd1, %rd65;
	ld.local.v4.f32 	{%f722, %f723, %f724, %f725}, [%rd11];
	add.s64 	%rd66, %rd2, %rd65;
	ld.local.v4.f32 	{%f730, %f731, %f732, %f733}, [%rd66];
	st.local.v4.f32 	[%rd5+52], {%f730, %f731, %f732, %f733};
	mul.wide.s32 	%rd67, %r72, 4;
	add.s64 	%rd68, %rd3, %rd67;
	ld.local.f32 	%f179, [%rd68];
	st.local.v4.f32 	[%rd5+36], {%f722, %f723, %f724, %f179};
	st.local.f32 	[%rd5+132], %f725;
	add.s32 	%r477, %r72, -1;
	setp.lt.s32	%p60, %r477, 0;
	@%p60 bra 	BB3_87;

	ld.local.f32 	%f738, [%rd11+-4];
	st.local.f32 	[%rd5+136], %f738;

BB3_87:
	setp.leu.ftz.f32	%p61, %f179, 0f00000000;
	@%p61 bra 	BB3_89;

	ld.local.u32 	%r478, [%rd5];
	mad.lo.s32 	%r479, %r478, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r479;
	and.b32  	%r480, %r479, 16777215;
	cvt.rn.f32.u32	%f740, %r480;
	div.approx.ftz.f32 	%f742, %f740, %f281;
	lg2.approx.ftz.f32 	%f743, %f742;
	mul.ftz.f32 	%f744, %f743, 0fBF317218;
	mul.ftz.f32 	%f1040, %f744, %f179;

BB3_89:
	ld.local.v4.f32 	{%f754, %f755, %f756, %f757}, [%rd5+68];
	mov.u32 	%r485, 1;
	mov.u32 	%r488, 2;
	ld.local.v4.f32 	{%f758, %f759, %f760, %f761}, [%rd5+100];
	mov.u32 	%r493, -1;
	mov.f32 	%f753, 0f00000000;
	// inline asm
	call (%r481, %r482, %r483, %r484), _optix_trace_4, (%rd10, %f754, %f755, %f756, %f758, %f759, %f760, %f166, %f1040, %f753, %r485, %r371, %r371, %r488, %r371, %r67, %r68, %r493, %r493);
	// inline asm
	ld.local.u32 	%r494, [%rd5+16];
	add.s32 	%r80, %r494, 1;
	st.local.u32 	[%rd5+16], %r80;
	setp.ne.s32	%p62, %r494, 0;
	@%p62 bra 	BB3_91;

	ld.local.v4.f32 	{%f762, %f763, %f764, %f765}, [%rd5+68];
	add.ftz.f32 	%f985, %f985, %f762;
	add.ftz.f32 	%f984, %f984, %f763;
	add.ftz.f32 	%f983, %f983, %f764;
	mov.u32 	%r520, %r483;
	mov.u32 	%r519, %r484;

BB3_91:
	ld.local.u32 	%r85, [%rd5+-16];
	and.b32  	%r89, %r85, -805306369;
	st.local.u32 	[%rd5+-16], %r89;
	and.b32  	%r495, %r85, 4096;
	setp.eq.s32	%p63, %r495, 0;
	@%p63 bra 	BB3_99;

	and.b32  	%r87, %r85, 512;
	setp.eq.s32	%p64, %r87, 0;
	@%p64 bra 	BB3_95;
	bra.uni 	BB3_93;

BB3_95:
	ld.local.f32 	%f1040, [%rd5+80];
	bra.uni 	BB3_96;

BB3_93:
	st.local.f32 	[%rd5+80], %f1040;
	ld.local.v4.f32 	{%f769, %f770, %f771, %f772}, [%rd5+100];
	ld.local.v4.f32 	{%f776, %f777, %f778, %f779}, [%rd5+68];
	fma.rn.ftz.f32 	%f783, %f1040, %f770, %f777;
	fma.rn.ftz.f32 	%f784, %f1040, %f769, %f776;
	st.local.v2.f32 	[%rd5+68], {%f784, %f783};
	fma.rn.ftz.f32 	%f785, %f1040, %f771, %f778;
	st.local.f32 	[%rd5+76], %f785;
	setp.lt.u32	%p65, %r80, %r474;
	@%p65 bra 	BB3_96;

	ld.local.v4.f32 	{%f786, %f787, %f788, %f789}, [%rd24];
	add.ftz.f32 	%f793, %f709, %f787;
	add.ftz.f32 	%f794, %f708, %f786;
	st.local.v2.f32 	[%rd24], {%f794, %f793};
	add.ftz.f32 	%f795, %f169, %f788;
	st.local.f32 	[%rd5+-20], %f795;

BB3_96:
	ld.local.v4.f32 	{%f796, %f797, %f798, %f799}, [%rd5+36];
	neg.ftz.f32 	%f803, %f1040;
	mul.ftz.f32 	%f804, %f796, %f803;
	mul.ftz.f32 	%f805, %f797, %f803;
	mul.ftz.f32 	%f806, %f798, %f803;
	mul.ftz.f32 	%f807, %f804, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f190, %f807;
	mul.ftz.f32 	%f808, %f805, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f191, %f808;
	mul.ftz.f32 	%f809, %f806, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f192, %f809;
	mul.ftz.f32 	%f1045, %f1045, %f190;
	mul.ftz.f32 	%f1046, %f1046, %f191;
	mul.ftz.f32 	%f1047, %f1047, %f192;
	and.b32  	%r496, %r85, 16777216;
	setp.eq.s32	%p66, %r496, 0;
	@%p66 bra 	BB3_99;

	ld.local.v4.f32 	{%f810, %f811, %f812, %f813}, [%rd5+-12];
	mul.ftz.f32 	%f817, %f191, %f811;
	mul.ftz.f32 	%f818, %f190, %f810;
	st.local.v2.f32 	[%rd5+-12], {%f818, %f817};
	mul.ftz.f32 	%f819, %f192, %f812;
	st.local.f32 	[%rd5+-4], %f819;
	@%p64 bra 	BB3_99;

	and.b32  	%r89, %r85, -822083585;
	st.local.u32 	[%rd5+-16], %r89;

BB3_99:
	ld.local.v4.f32 	{%f820, %f821, %f822, %f823}, [%rd24];
	fma.rn.ftz.f32 	%f1056, %f1045, %f820, %f1056;
	fma.rn.ftz.f32 	%f1055, %f1046, %f821, %f1055;
	fma.rn.ftz.f32 	%f1054, %f1047, %f822, %f1054;
	setp.lt.s32	%p68, %r89, 0;
	@%p68 bra 	BB3_111;

	ld.local.f32 	%f827, [%rd5+32];
	setp.le.ftz.f32	%p69, %f827, 0f00000000;
	@%p69 bra 	BB3_111;

	ld.local.v2.f32 	{%f828, %f829}, [%rd5+20];
	setp.neu.ftz.f32	%p70, %f828, 0f00000000;
	setp.neu.ftz.f32	%p71, %f829, 0f00000000;
	or.pred  	%p72, %p70, %p71;
	@%p72 bra 	BB3_103;

	ld.local.f32 	%f830, [%rd5+28];
	setp.eq.ftz.f32	%p73, %f830, 0f00000000;
	@%p73 bra 	BB3_111;

BB3_103:
	mul.ftz.f32 	%f1045, %f1045, %f828;
	mul.ftz.f32 	%f1046, %f1046, %f829;
	ld.local.f32 	%f831, [%rd5+28];
	mul.ftz.f32 	%f1047, %f1047, %f831;
	setp.ge.u32	%p74, %r473, %r80;
	@%p74 bra 	BB3_106;

	max.ftz.f32 	%f832, %f1045, %f1046;
	max.ftz.f32 	%f207, %f832, %f1047;
	ld.local.u32 	%r497, [%rd5];
	mad.lo.s32 	%r498, %r497, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r498;
	and.b32  	%r499, %r498, 16777215;
	cvt.rn.f32.u32	%f833, %r499;
	div.approx.ftz.f32 	%f835, %f833, %f281;
	setp.lt.ftz.f32	%p75, %f207, %f835;
	@%p75 bra 	BB3_111;

	rcp.approx.ftz.f32 	%f836, %f207;
	mul.ftz.f32 	%f1045, %f1045, %f836;
	mul.ftz.f32 	%f1046, %f1046, %f836;
	mul.ftz.f32 	%f1047, %f1047, %f836;

BB3_106:
	and.b32  	%r500, %r89, 288;
	setp.ne.s32	%p76, %r500, 256;
	@%p76 bra 	BB3_110;

	and.b32  	%r501, %r89, 16;
	setp.eq.s32	%p77, %r501, 0;
	@%p77 bra 	BB3_109;
	bra.uni 	BB3_108;

BB3_109:
	add.s32 	%r512, %r72, -1;
	max.s32 	%r72, %r512, %r493;
	bra.uni 	BB3_110;

BB3_108:
	add.s32 	%r502, %r72, 1;
	mov.u32 	%r503, 3;
	min.s32 	%r72, %r502, %r503;
	mul.wide.s32 	%rd74, %r72, 16;
	add.s64 	%rd75, %rd1, %rd74;
	ld.local.v4.u32 	{%r504, %r505, %r506, %r507}, [%rd5+116];
	st.local.v4.u32 	[%rd75], {%r504, %r505, %r506, %r507};
	ld.local.v4.f32 	{%f837, %f838, %f839, %f840}, [%rd5+52];
	add.s64 	%rd76, %rd2, %rd74;
	st.local.v4.f32 	[%rd76], {%f837, %f838, %f839, %f840};
	ld.local.f32 	%f845, [%rd5+48];
	mul.wide.s32 	%rd77, %r72, 4;
	add.s64 	%rd78, %rd3, %rd77;
	st.local.f32 	[%rd78], %f845;

BB3_110:
	setp.lt.u32	%p78, %r80, %r474;
	@%p78 bra 	BB3_84;
	bra.uni 	BB3_111;

BB3_82:
	mov.f32 	%f1055, %f1054;
	mov.f32 	%f1056, %f1054;

BB3_111:
	ld.local.f32 	%f1057, [%rd5+96];
	setp.eq.ftz.f32	%p79, %f1029, %f1030;
	@%p79 bra 	BB3_113;

	mul.ftz.f32 	%f1057, %f1057, 0f3F000000;
	st.local.f32 	[%rd5+96], %f1057;

BB3_113:
	add.ftz.f32 	%f846, %f1029, %f1030;
	add.ftz.f32 	%f847, %f846, %f1057;
	rcp.approx.ftz.f32 	%f848, %f847;
	mul.ftz.f32 	%f849, %f1028, %f1030;
	fma.rn.ftz.f32 	%f850, %f1000, %f1029, %f849;
	mul.ftz.f32 	%f851, %f1027, %f1030;
	fma.rn.ftz.f32 	%f852, %f1001, %f1029, %f851;
	mul.ftz.f32 	%f853, %f1026, %f1030;
	fma.rn.ftz.f32 	%f854, %f1002, %f1029, %f853;
	fma.rn.ftz.f32 	%f855, %f1056, %f1057, %f850;
	fma.rn.ftz.f32 	%f856, %f1055, %f1057, %f852;
	fma.rn.ftz.f32 	%f857, %f1054, %f1057, %f854;
	mul.ftz.f32 	%f1000, %f848, %f855;
	mul.ftz.f32 	%f1001, %f848, %f856;
	mul.ftz.f32 	%f1002, %f848, %f857;
	mul.ftz.f32 	%f858, %f693, %f1030;
	fma.rn.ftz.f32 	%f859, %f1061, %f1029, %f858;
	mul.ftz.f32 	%f860, %f694, %f1030;
	fma.rn.ftz.f32 	%f861, %f1062, %f1029, %f860;
	mul.ftz.f32 	%f862, %f695, %f1030;
	fma.rn.ftz.f32 	%f863, %f1063, %f1029, %f862;
	ld.local.v4.f32 	{%f864, %f865, %f866, %f867}, [%rd5+-12];
	fma.rn.ftz.f32 	%f871, %f1057, %f864, %f859;
	fma.rn.ftz.f32 	%f872, %f1057, %f865, %f861;
	fma.rn.ftz.f32 	%f873, %f1057, %f866, %f863;
	mul.ftz.f32 	%f1061, %f848, %f871;
	mul.ftz.f32 	%f1062, %f848, %f872;
	mul.ftz.f32 	%f1063, %f848, %f873;
	mul.ftz.f32 	%f874, %f697, %f1030;
	fma.rn.ftz.f32 	%f875, %f1058, %f1029, %f874;
	mul.ftz.f32 	%f876, %f698, %f1030;
	fma.rn.ftz.f32 	%f877, %f1059, %f1029, %f876;
	mul.ftz.f32 	%f878, %f699, %f1030;
	fma.rn.ftz.f32 	%f879, %f1060, %f1029, %f878;
	ld.local.v4.f32 	{%f880, %f881, %f882, %f883}, [%rd5+4];
	fma.rn.ftz.f32 	%f887, %f1057, %f880, %f875;
	fma.rn.ftz.f32 	%f888, %f1057, %f881, %f877;
	fma.rn.ftz.f32 	%f889, %f1057, %f882, %f879;
	mul.ftz.f32 	%f1058, %f848, %f887;
	mul.ftz.f32 	%f1059, %f848, %f888;
	mul.ftz.f32 	%f1060, %f848, %f889;
	mul.ftz.f32 	%f985, %f985, 0f3EAAAAAB;
	mul.ftz.f32 	%f984, %f984, 0f3EAAAAAB;
	mul.ftz.f32 	%f983, %f983, 0f3EAAAAAB;

BB3_114:
	mul.ftz.f32 	%f894, %f1059, %f1059;
	fma.rn.ftz.f32 	%f895, %f1058, %f1058, %f894;
	fma.rn.ftz.f32 	%f896, %f1060, %f1060, %f895;
	rsqrt.approx.ftz.f32 	%f897, %f896;
	mul.ftz.f32 	%f247, %f1058, %f897;
	mul.ftz.f32 	%f248, %f1059, %f897;
	mul.ftz.f32 	%f249, %f1060, %f897;
	abs.ftz.f32 	%f898, %f1000;
	setp.gtu.ftz.f32	%p80, %f898, 0f7F800000;
	abs.ftz.f32 	%f899, %f1001;
	setp.gtu.ftz.f32	%p81, %f899, 0f7F800000;
	or.pred  	%p82, %p80, %p81;
	abs.ftz.f32 	%f900, %f1002;
	setp.gtu.ftz.f32	%p83, %f900, 0f7F800000;
	or.pred  	%p84, %p82, %p83;
	setp.eq.ftz.f32	%p85, %f898, 0f7F800000;
	or.pred  	%p86, %p84, %p85;
	setp.eq.ftz.f32	%p87, %f899, 0f7F800000;
	or.pred  	%p88, %p86, %p87;
	setp.eq.ftz.f32	%p89, %f900, 0f7F800000;
	or.pred  	%p3, %p88, %p89;
	ld.const.u64 	%rd12, [params];
	cvt.u32.u64	%r97, %rd12;
	setp.eq.s32	%p90, %r97, 0;
	mov.f32 	%f1078, 0f00000000;
	ld.const.u64 	%rd13, [params+24];
	mov.f32 	%f1070, %f1078;
	mov.f32 	%f1071, %f1078;
	mov.f32 	%f1072, %f1078;
	mov.f32 	%f1073, %f1078;
	@%p90 bra 	BB3_116;

	cvt.u64.u32	%rd108, %r98;
	cvta.to.global.u64 	%rd79, %rd13;
	shl.b64 	%rd80, %rd108, 4;
	add.s64 	%rd81, %rd79, %rd80;
	ld.global.v4.f32 	{%f1070, %f1071, %f1072, %f1073}, [%rd81];

BB3_116:
	cvt.u64.u32	%rd109, %r98;
	cvta.to.global.u64 	%rd82, %rd13;
	shl.b64 	%rd83, %rd109, 4;
	add.s64 	%rd84, %rd82, %rd83;
	selp.f32	%f909, 0f00000000, %f1000, %p3;
	selp.f32	%f910, 0f00000000, %f1001, %p3;
	selp.f32	%f911, 0f00000000, %f1002, %p3;
	selp.f32	%f912, 0f00000000, 0f3F800000, %p3;
	add.ftz.f32 	%f913, %f912, %f1073;
	add.ftz.f32 	%f914, %f911, %f1072;
	add.ftz.f32 	%f915, %f910, %f1071;
	add.ftz.f32 	%f916, %f909, %f1070;
	st.global.v4.f32 	[%rd84], {%f916, %f915, %f914, %f913};
	abs.ftz.f32 	%f917, %f1061;
	setp.gtu.ftz.f32	%p91, %f917, 0f7F800000;
	abs.ftz.f32 	%f918, %f1062;
	setp.gtu.ftz.f32	%p92, %f918, 0f7F800000;
	or.pred  	%p93, %p91, %p92;
	abs.ftz.f32 	%f919, %f1063;
	setp.gtu.ftz.f32	%p94, %f919, 0f7F800000;
	or.pred  	%p95, %p93, %p94;
	setp.eq.ftz.f32	%p96, %f917, 0f7F800000;
	or.pred  	%p97, %p95, %p96;
	setp.eq.ftz.f32	%p98, %f918, 0f7F800000;
	or.pred  	%p99, %p97, %p98;
	setp.eq.ftz.f32	%p100, %f919, 0f7F800000;
	or.pred  	%p101, %p99, %p100;
	selp.f32	%f258, 0f00000000, %f1061, %p101;
	selp.f32	%f259, 0f00000000, %f1062, %p101;
	selp.f32	%f260, 0f00000000, %f1063, %p101;
	ld.const.u64 	%rd14, [params+32];
	mov.f32 	%f1074, %f1078;
	mov.f32 	%f1075, %f1078;
	mov.f32 	%f1076, %f1078;
	mov.f32 	%f1077, %f1078;
	@%p90 bra 	BB3_118;

	cvta.to.global.u64 	%rd85, %rd14;
	add.s64 	%rd87, %rd85, %rd83;
	ld.global.v4.f32 	{%f1074, %f1075, %f1076, %f923}, [%rd87];
	add.ftz.f32 	%f1077, %f923, 0f00000000;

BB3_118:
	cvta.to.global.u64 	%rd88, %rd14;
	add.s64 	%rd90, %rd88, %rd83;
	add.ftz.f32 	%f929, %f260, %f1076;
	add.ftz.f32 	%f930, %f259, %f1075;
	add.ftz.f32 	%f931, %f258, %f1074;
	st.global.v4.f32 	[%rd90], {%f931, %f930, %f929, %f1077};
	abs.ftz.f32 	%f932, %f247;
	setp.gtu.ftz.f32	%p103, %f932, 0f7F800000;
	abs.ftz.f32 	%f933, %f248;
	setp.gtu.ftz.f32	%p104, %f933, 0f7F800000;
	or.pred  	%p105, %p103, %p104;
	abs.ftz.f32 	%f934, %f249;
	setp.gtu.ftz.f32	%p106, %f934, 0f7F800000;
	or.pred  	%p107, %p105, %p106;
	setp.eq.ftz.f32	%p108, %f932, 0f7F800000;
	or.pred  	%p109, %p107, %p108;
	setp.eq.ftz.f32	%p110, %f933, 0f7F800000;
	or.pred  	%p111, %p109, %p110;
	setp.eq.ftz.f32	%p112, %f934, 0f7F800000;
	or.pred  	%p113, %p111, %p112;
	selp.f32	%f269, 0f00000000, %f247, %p113;
	selp.f32	%f270, 0f00000000, %f248, %p113;
	selp.f32	%f271, 0f00000000, %f249, %p113;
	ld.const.u64 	%rd15, [params+40];
	mov.f32 	%f1079, %f1078;
	mov.f32 	%f1080, %f1078;
	mov.f32 	%f1081, %f1078;
	@%p90 bra 	BB3_120;

	cvta.to.global.u64 	%rd91, %rd15;
	add.s64 	%rd93, %rd91, %rd83;
	ld.global.v4.f32 	{%f1078, %f1079, %f1080, %f938}, [%rd93];
	add.ftz.f32 	%f1081, %f938, 0f00000000;

BB3_120:
	cvta.to.global.u64 	%rd94, %rd15;
	add.s64 	%rd96, %rd94, %rd83;
	add.ftz.f32 	%f940, %f271, %f1080;
	add.ftz.f32 	%f941, %f270, %f1079;
	add.ftz.f32 	%f942, %f269, %f1078;
	st.global.v4.f32 	[%rd96], {%f942, %f941, %f940, %f1081};
	setp.lt.u64	%p115, %rd12, 4294967296;
	@%p115 bra 	BB3_122;

	not.b32 	%r514, %r104;
	add.s32 	%r515, %r102, %r514;
	mad.lo.s32 	%r516, %r515, %r101, %r103;
	ld.const.v2.f32 	{%f943, %f944}, [params+80];
	sub.ftz.f32 	%f947, %f985, %f943;
	sub.ftz.f32 	%f948, %f984, %f944;
	ld.const.f32 	%f949, [params+88];
	sub.ftz.f32 	%f950, %f983, %f949;
	mul.ftz.f32 	%f951, %f948, %f948;
	fma.rn.ftz.f32 	%f952, %f947, %f947, %f951;
	fma.rn.ftz.f32 	%f953, %f950, %f950, %f952;
	sqrt.approx.ftz.f32 	%f954, %f953;
	ld.const.v2.f32 	{%f955, %f956}, [params+176];
	mul.ftz.f32 	%f959, %f28, %f955;
	mul.ftz.f32 	%f960, %f29, %f956;
	neg.ftz.f32 	%f961, %f960;
	sub.ftz.f32 	%f962, %f961, %f959;
	ld.const.f32 	%f963, [params+184];
	mul.ftz.f32 	%f964, %f30, %f963;
	sub.ftz.f32 	%f965, %f962, %f964;
	ld.const.u64 	%rd97, [params+48];
	cvta.to.global.u64 	%rd98, %rd97;
	mul.wide.u32 	%rd99, %r516, 16;
	add.s64 	%rd100, %rd98, %rd99;
	mul.ftz.f32 	%f966, %f954, %f965;
	st.global.v4.f32 	[%rd100], {%f985, %f984, %f983, %f966};
	ld.const.u64 	%rd101, [params+56];
	cvta.to.global.u64 	%rd102, %rd101;
	mul.wide.u32 	%rd103, %r516, 8;
	add.s64 	%rd104, %rd102, %rd103;
	st.global.v2.u32 	[%rd104], {%r520, %r519};

BB3_122:
	ret;
}

	// .globl	__raygen__fisheye_camera
.visible .entry __raygen__fisheye_camera(

)
{
	.local .align 16 .b8 	__local_depot4[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<116>;
	.reg .f32 	%f<1091>;
	.reg .b32 	%r<550>;
	.reg .b64 	%rd<108>;


	mov.u64 	%SPL, __local_depot4;
	cvta.local.u64 	%SP, %SPL;
	add.u64 	%rd1, %SPL, 0;
	add.u64 	%rd2, %SPL, 64;
	add.u64 	%rd3, %SPL, 128;
	ld.const.v2.u32 	{%r101, %r102}, [params+64];
	// inline asm
	call (%r98), _optix_get_launch_index_x, ();
	// inline asm
	ld.const.u64 	%rd19, [params+16];
	cvta.to.global.u64 	%rd20, %rd19;
	cvt.u64.u32	%rd4, %r98;
	mul.wide.u32 	%rd21, %r98, 8;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.v2.u32 	{%r103, %r104}, [%rd22];
	add.s32 	%r105, %r101, -1;
	setp.gt.s32	%p4, %r103, %r105;
	add.s32 	%r106, %r102, -1;
	setp.gt.s32	%p5, %r104, %r106;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB4_118;

	mad.lo.s32 	%r107, %r104, %r101, %r103;
	ld.const.u32 	%r108, [params+8];
	shl.b32 	%r109, %r108, 4;
	add.s32 	%r110, %r109, -1556008596;
	add.s32 	%r111, %r108, -1640531527;
	shr.u32 	%r112, %r108, 5;
	add.s32 	%r113, %r112, -939442524;
	xor.b32  	%r114, %r110, %r111;
	xor.b32  	%r115, %r114, %r113;
	add.s32 	%r116, %r107, %r115;
	shl.b32 	%r117, %r116, 4;
	add.s32 	%r118, %r117, -1383041155;
	add.s32 	%r119, %r116, -1640531527;
	xor.b32  	%r120, %r118, %r119;
	shr.u32 	%r121, %r116, 5;
	add.s32 	%r122, %r121, 2123724318;
	xor.b32  	%r123, %r120, %r122;
	add.s32 	%r124, %r123, %r108;
	shl.b32 	%r125, %r124, 4;
	add.s32 	%r126, %r125, -1556008596;
	add.s32 	%r127, %r124, 1013904242;
	shr.u32 	%r128, %r124, 5;
	add.s32 	%r129, %r128, -939442524;
	xor.b32  	%r130, %r126, %r127;
	xor.b32  	%r131, %r130, %r129;
	add.s32 	%r132, %r131, %r116;
	shl.b32 	%r133, %r132, 4;
	add.s32 	%r134, %r133, -1383041155;
	add.s32 	%r135, %r132, 1013904242;
	xor.b32  	%r136, %r134, %r135;
	shr.u32 	%r137, %r132, 5;
	add.s32 	%r138, %r137, 2123724318;
	xor.b32  	%r139, %r136, %r138;
	add.s32 	%r140, %r139, %r124;
	shl.b32 	%r141, %r140, 4;
	add.s32 	%r142, %r141, -1556008596;
	add.s32 	%r143, %r140, -626627285;
	shr.u32 	%r144, %r140, 5;
	add.s32 	%r145, %r144, -939442524;
	xor.b32  	%r146, %r142, %r143;
	xor.b32  	%r147, %r146, %r145;
	add.s32 	%r148, %r147, %r132;
	shl.b32 	%r149, %r148, 4;
	add.s32 	%r150, %r149, -1383041155;
	add.s32 	%r151, %r148, -626627285;
	xor.b32  	%r152, %r150, %r151;
	shr.u32 	%r153, %r148, 5;
	add.s32 	%r154, %r153, 2123724318;
	xor.b32  	%r155, %r152, %r154;
	add.s32 	%r156, %r155, %r140;
	shl.b32 	%r157, %r156, 4;
	add.s32 	%r158, %r157, -1556008596;
	add.s32 	%r159, %r156, 2027808484;
	shr.u32 	%r160, %r156, 5;
	add.s32 	%r161, %r160, -939442524;
	xor.b32  	%r162, %r158, %r159;
	xor.b32  	%r163, %r162, %r161;
	add.s32 	%r164, %r163, %r148;
	shl.b32 	%r165, %r164, 4;
	add.s32 	%r166, %r165, -1383041155;
	add.s32 	%r167, %r164, 2027808484;
	xor.b32  	%r168, %r166, %r167;
	shr.u32 	%r169, %r164, 5;
	add.s32 	%r170, %r169, 2123724318;
	xor.b32  	%r171, %r168, %r170;
	add.s32 	%r172, %r171, %r156;
	shl.b32 	%r173, %r172, 4;
	add.s32 	%r174, %r173, -1556008596;
	add.s32 	%r175, %r172, 387276957;
	shr.u32 	%r176, %r172, 5;
	add.s32 	%r177, %r176, -939442524;
	xor.b32  	%r178, %r174, %r175;
	xor.b32  	%r179, %r178, %r177;
	add.s32 	%r180, %r179, %r164;
	shl.b32 	%r181, %r180, 4;
	add.s32 	%r182, %r181, -1383041155;
	add.s32 	%r183, %r180, 387276957;
	xor.b32  	%r184, %r182, %r183;
	shr.u32 	%r185, %r180, 5;
	add.s32 	%r186, %r185, 2123724318;
	xor.b32  	%r187, %r184, %r186;
	add.s32 	%r188, %r187, %r172;
	shl.b32 	%r189, %r188, 4;
	add.s32 	%r190, %r189, -1556008596;
	add.s32 	%r191, %r188, -1253254570;
	shr.u32 	%r192, %r188, 5;
	add.s32 	%r193, %r192, -939442524;
	xor.b32  	%r194, %r190, %r191;
	xor.b32  	%r195, %r194, %r193;
	add.s32 	%r196, %r195, %r180;
	shl.b32 	%r197, %r196, 4;
	add.s32 	%r198, %r197, -1383041155;
	add.s32 	%r199, %r196, -1253254570;
	xor.b32  	%r200, %r198, %r199;
	shr.u32 	%r201, %r196, 5;
	add.s32 	%r202, %r201, 2123724318;
	xor.b32  	%r203, %r200, %r202;
	add.s32 	%r204, %r203, %r188;
	shl.b32 	%r205, %r204, 4;
	add.s32 	%r206, %r205, -1556008596;
	add.s32 	%r207, %r204, 1401181199;
	shr.u32 	%r208, %r204, 5;
	add.s32 	%r209, %r208, -939442524;
	xor.b32  	%r210, %r206, %r207;
	xor.b32  	%r211, %r210, %r209;
	add.s32 	%r212, %r211, %r196;
	shl.b32 	%r213, %r212, 4;
	add.s32 	%r214, %r213, -1383041155;
	add.s32 	%r215, %r212, 1401181199;
	xor.b32  	%r216, %r214, %r215;
	shr.u32 	%r217, %r212, 5;
	add.s32 	%r218, %r217, 2123724318;
	xor.b32  	%r219, %r216, %r218;
	add.s32 	%r220, %r219, %r204;
	shl.b32 	%r221, %r220, 4;
	add.s32 	%r222, %r221, -1556008596;
	add.s32 	%r223, %r220, -239350328;
	shr.u32 	%r224, %r220, 5;
	add.s32 	%r225, %r224, -939442524;
	xor.b32  	%r226, %r222, %r223;
	xor.b32  	%r227, %r226, %r225;
	add.s32 	%r228, %r227, %r212;
	shl.b32 	%r229, %r228, 4;
	add.s32 	%r230, %r229, -1383041155;
	add.s32 	%r231, %r228, -239350328;
	xor.b32  	%r232, %r230, %r231;
	shr.u32 	%r233, %r228, 5;
	add.s32 	%r234, %r233, 2123724318;
	xor.b32  	%r235, %r232, %r234;
	add.s32 	%r236, %r235, %r220;
	shl.b32 	%r237, %r236, 4;
	add.s32 	%r238, %r237, -1556008596;
	add.s32 	%r239, %r236, -1879881855;
	shr.u32 	%r240, %r236, 5;
	add.s32 	%r241, %r240, -939442524;
	xor.b32  	%r242, %r238, %r239;
	xor.b32  	%r243, %r242, %r241;
	add.s32 	%r244, %r243, %r228;
	shl.b32 	%r245, %r244, 4;
	add.s32 	%r246, %r245, -1383041155;
	add.s32 	%r247, %r244, -1879881855;
	xor.b32  	%r248, %r246, %r247;
	shr.u32 	%r249, %r244, 5;
	add.s32 	%r250, %r249, 2123724318;
	xor.b32  	%r251, %r248, %r250;
	add.s32 	%r252, %r251, %r236;
	shl.b32 	%r253, %r252, 4;
	add.s32 	%r254, %r253, -1556008596;
	add.s32 	%r255, %r252, 774553914;
	shr.u32 	%r256, %r252, 5;
	add.s32 	%r257, %r256, -939442524;
	xor.b32  	%r258, %r254, %r255;
	xor.b32  	%r259, %r258, %r257;
	add.s32 	%r260, %r259, %r244;
	shl.b32 	%r261, %r260, 4;
	add.s32 	%r262, %r261, -1383041155;
	add.s32 	%r263, %r260, 774553914;
	xor.b32  	%r264, %r262, %r263;
	shr.u32 	%r265, %r260, 5;
	add.s32 	%r266, %r265, 2123724318;
	xor.b32  	%r267, %r264, %r266;
	add.s32 	%r268, %r267, %r252;
	shl.b32 	%r269, %r268, 4;
	add.s32 	%r270, %r269, -1556008596;
	add.s32 	%r271, %r268, -865977613;
	shr.u32 	%r272, %r268, 5;
	add.s32 	%r273, %r272, -939442524;
	xor.b32  	%r274, %r270, %r271;
	xor.b32  	%r275, %r274, %r273;
	add.s32 	%r276, %r275, %r260;
	shl.b32 	%r277, %r276, 4;
	add.s32 	%r278, %r277, -1383041155;
	add.s32 	%r279, %r276, -865977613;
	xor.b32  	%r280, %r278, %r279;
	shr.u32 	%r281, %r276, 5;
	add.s32 	%r282, %r281, 2123724318;
	xor.b32  	%r283, %r280, %r282;
	add.s32 	%r284, %r283, %r268;
	shl.b32 	%r285, %r284, 4;
	add.s32 	%r286, %r285, -1556008596;
	add.s32 	%r287, %r284, 1788458156;
	shr.u32 	%r288, %r284, 5;
	add.s32 	%r289, %r288, -939442524;
	xor.b32  	%r290, %r286, %r287;
	xor.b32  	%r291, %r290, %r289;
	add.s32 	%r292, %r291, %r276;
	shl.b32 	%r293, %r292, 4;
	add.s32 	%r294, %r293, -1383041155;
	add.s32 	%r295, %r292, 1788458156;
	xor.b32  	%r296, %r294, %r295;
	shr.u32 	%r297, %r292, 5;
	add.s32 	%r298, %r297, 2123724318;
	xor.b32  	%r299, %r296, %r298;
	add.s32 	%r300, %r299, %r284;
	shl.b32 	%r301, %r300, 4;
	add.s32 	%r302, %r301, -1556008596;
	add.s32 	%r303, %r300, 147926629;
	shr.u32 	%r304, %r300, 5;
	add.s32 	%r305, %r304, -939442524;
	xor.b32  	%r306, %r302, %r303;
	xor.b32  	%r307, %r306, %r305;
	add.s32 	%r308, %r307, %r292;
	shl.b32 	%r309, %r308, 4;
	add.s32 	%r310, %r309, -1383041155;
	add.s32 	%r311, %r308, 147926629;
	xor.b32  	%r312, %r310, %r311;
	shr.u32 	%r313, %r308, 5;
	add.s32 	%r314, %r313, 2123724318;
	xor.b32  	%r315, %r312, %r314;
	add.s32 	%r316, %r315, %r300;
	shl.b32 	%r317, %r316, 4;
	add.s32 	%r318, %r317, -1556008596;
	add.s32 	%r319, %r316, -1492604898;
	shr.u32 	%r320, %r316, 5;
	add.s32 	%r321, %r320, -939442524;
	xor.b32  	%r322, %r318, %r319;
	xor.b32  	%r323, %r322, %r321;
	add.s32 	%r324, %r323, %r308;
	shl.b32 	%r325, %r324, 4;
	add.s32 	%r326, %r325, -1383041155;
	add.s32 	%r327, %r324, -1492604898;
	xor.b32  	%r328, %r326, %r327;
	shr.u32 	%r329, %r324, 5;
	add.s32 	%r330, %r329, 2123724318;
	xor.b32  	%r331, %r328, %r330;
	add.s32 	%r332, %r331, %r316;
	shl.b32 	%r333, %r332, 4;
	add.s32 	%r334, %r333, -1556008596;
	add.s32 	%r335, %r332, 1161830871;
	shr.u32 	%r336, %r332, 5;
	add.s32 	%r337, %r336, -939442524;
	xor.b32  	%r338, %r334, %r335;
	xor.b32  	%r339, %r338, %r337;
	add.s32 	%r340, %r339, %r324;
	shl.b32 	%r341, %r340, 4;
	add.s32 	%r342, %r341, -1383041155;
	add.s32 	%r343, %r340, 1161830871;
	xor.b32  	%r344, %r342, %r343;
	shr.u32 	%r345, %r340, 5;
	add.s32 	%r346, %r345, 2123724318;
	xor.b32  	%r347, %r344, %r346;
	add.s32 	%r348, %r347, %r332;
	shl.b32 	%r349, %r348, 4;
	add.s32 	%r350, %r349, -1556008596;
	add.s32 	%r351, %r348, -478700656;
	shr.u32 	%r352, %r348, 5;
	add.s32 	%r353, %r352, -939442524;
	xor.b32  	%r354, %r350, %r351;
	xor.b32  	%r355, %r354, %r353;
	add.s32 	%r356, %r355, %r340;
	mad.lo.s32 	%r357, %r356, 1664525, 1013904223;
	and.b32  	%r358, %r357, 16777215;
	cvt.rn.f32.u32	%f278, %r358;
	mov.f32 	%f279, 0f4B800000;
	div.approx.ftz.f32 	%f280, %f278, %f279;
	mad.lo.s32 	%r359, %r357, 1664525, 1013904223;
	and.b32  	%r360, %r359, 16777215;
	cvt.rn.f32.u32	%f281, %r360;
	div.approx.ftz.f32 	%f282, %f281, %f279;
	cvt.rn.f32.s32	%f283, %r103;
	add.ftz.f32 	%f284, %f283, %f280;
	cvt.rn.f32.s32	%f285, %r104;
	add.ftz.f32 	%f286, %f285, %f282;
	ld.const.v2.f32 	{%f287, %f288}, [params+136];
	add.ftz.f32 	%f291, %f288, %f288;
	add.ftz.f32 	%f292, %f284, 0f3F000000;
	add.ftz.f32 	%f293, %f286, 0f3F000000;
	cvt.rn.f32.s32	%f294, %r101;
	div.approx.ftz.f32 	%f295, %f292, %f294;
	cvt.rn.f32.s32	%f296, %r102;
	div.approx.ftz.f32 	%f297, %f293, %f296;
	add.ftz.f32 	%f298, %f295, 0fBF000000;
	add.ftz.f32 	%f299, %f297, 0fBF000000;
	mul.ftz.f32 	%f300, %f291, %f298;
	mul.ftz.f32 	%f301, %f291, %f299;
	div.approx.ftz.f32 	%f302, %f294, %f296;
	mul.ftz.f32 	%f303, %f300, %f302;
	sin.approx.ftz.f32 	%f304, %f303;
	neg.ftz.f32 	%f305, %f304;
	ld.const.v2.f32 	{%f306, %f307}, [params+144];
	mul.ftz.f32 	%f308, %f306, %f305;
	mul.ftz.f32 	%f309, %f307, %f305;
	ld.const.f32 	%f3, [params+152];
	mul.ftz.f32 	%f310, %f3, %f305;
	cos.approx.ftz.f32 	%f311, %f303;
	ld.const.v2.f32 	{%f312, %f313}, [params+176];
	mul.ftz.f32 	%f314, %f311, %f312;
	mul.ftz.f32 	%f315, %f311, %f313;
	ld.const.f32 	%f6, [params+184];
	mul.ftz.f32 	%f316, %f311, %f6;
	sub.ftz.f32 	%f317, %f308, %f314;
	sub.ftz.f32 	%f318, %f309, %f315;
	sub.ftz.f32 	%f319, %f310, %f316;
	sin.approx.ftz.f32 	%f320, %f301;
	neg.ftz.f32 	%f321, %f320;
	ld.const.v2.f32 	{%f322, %f323}, [params+160];
	mul.ftz.f32 	%f324, %f322, %f321;
	mul.ftz.f32 	%f325, %f323, %f321;
	ld.const.f32 	%f9, [params+168];
	mul.ftz.f32 	%f326, %f9, %f321;
	cos.approx.ftz.f32 	%f327, %f301;
	mul.ftz.f32 	%f328, %f327, %f312;
	mul.ftz.f32 	%f329, %f327, %f313;
	mul.ftz.f32 	%f330, %f327, %f6;
	sub.ftz.f32 	%f331, %f324, %f328;
	sub.ftz.f32 	%f332, %f325, %f329;
	sub.ftz.f32 	%f333, %f326, %f330;
	ld.const.v2.f32 	{%f334, %f335}, [params+80];
	ld.const.v2.f32 	{%f336, %f337}, [params+88];
	ld.const.v2.f32 	{%f339, %f340}, [params+128];
	mul.ftz.f32 	%f343, %f340, %f340;
	fma.rn.ftz.f32 	%f344, %f339, %f339, %f343;
	fma.rn.ftz.f32 	%f345, %f287, %f287, %f344;
	sqrt.approx.ftz.f32 	%f346, %f345;
	mul.ftz.f32 	%f347, %f337, %f346;
	add.ftz.f32 	%f348, %f317, %f331;
	add.ftz.f32 	%f349, %f318, %f332;
	add.ftz.f32 	%f350, %f319, %f333;
	mul.ftz.f32 	%f351, %f349, %f349;
	fma.rn.ftz.f32 	%f352, %f348, %f348, %f351;
	fma.rn.ftz.f32 	%f353, %f350, %f350, %f352;
	rsqrt.approx.ftz.f32 	%f354, %f353;
	mul.ftz.f32 	%f355, %f348, %f354;
	mul.ftz.f32 	%f356, %f349, %f354;
	mul.ftz.f32 	%f357, %f350, %f354;
	fma.rn.ftz.f32 	%f13, %f347, %f355, %f334;
	fma.rn.ftz.f32 	%f14, %f347, %f356, %f335;
	fma.rn.ftz.f32 	%f15, %f347, %f357, %f336;
	mad.lo.s32 	%r361, %r359, 1664525, 1013904223;
	and.b32  	%r362, %r361, 16777215;
	cvt.rn.f32.u32	%f358, %r362;
	div.approx.ftz.f32 	%f359, %f358, %f279;
	mad.lo.s32 	%r363, %r361, 1664525, 1013904223;
	add.u64 	%rd24, %SPL, 144;
	add.s64 	%rd5, %rd24, 28;
	st.local.u32 	[%rd24+28], %r363;
	and.b32  	%r364, %r363, 16777215;
	cvt.rn.f32.u32	%f360, %r364;
	div.approx.ftz.f32 	%f361, %f360, %f279;
	fma.rn.ftz.f32 	%f16, %f359, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f985, %f361, 0f40000000, 0fBF800000;
	neg.ftz.f32 	%f362, %f985;
	setp.gt.ftz.f32	%p7, %f16, %f362;
	@%p7 bra 	BB4_7;
	bra.uni 	BB4_2;

BB4_7:
	setp.gt.ftz.f32	%p10, %f16, %f985;
	@%p10 bra 	BB4_9;
	bra.uni 	BB4_8;

BB4_9:
	div.approx.ftz.f32 	%f982, %f985, %f16;
	mov.f32 	%f985, %f16;
	bra.uni 	BB4_10;

BB4_2:
	setp.lt.ftz.f32	%p8, %f16, %f985;
	@%p8 bra 	BB4_5;
	bra.uni 	BB4_3;

BB4_5:
	div.approx.ftz.f32 	%f367, %f985, %f16;
	add.ftz.f32 	%f368, %f367, 0f40800000;
	mul.ftz.f32 	%f980, %f368, 0f3F490FDB;
	mov.f32 	%f985, %f16;
	bra.uni 	BB4_6;

BB4_8:
	div.approx.ftz.f32 	%f369, %f16, %f985;
	mov.f32 	%f370, 0f40000000;
	sub.ftz.f32 	%f982, %f370, %f369;

BB4_10:
	mul.ftz.f32 	%f980, %f982, 0f3F490FDB;
	bra.uni 	BB4_11;

BB4_3:
	mov.f32 	%f980, 0f00000000;
	setp.eq.ftz.f32	%p9, %f985, 0f00000000;
	@%p9 bra 	BB4_6;

	div.approx.ftz.f32 	%f364, %f16, %f985;
	mov.f32 	%f365, 0f40C00000;
	sub.ftz.f32 	%f366, %f365, %f364;
	mul.ftz.f32 	%f980, %f366, 0f3F490FDB;

BB4_6:
	neg.ftz.f32 	%f985, %f985;

BB4_11:
	ld.const.f32 	%f978, [params+152];
	ld.const.f32 	%f977, [params+168];
	ld.const.f32 	%f377, [params+108];
	mov.f32 	%f378, 0f3F800000;
	sub.ftz.f32 	%f379, %f378, %f377;
	fma.rn.ftz.f32 	%f380, %f379, %f985, %f377;
	cos.approx.ftz.f32 	%f381, %f980;
	mul.ftz.f32 	%f382, %f381, %f380;
	sin.approx.ftz.f32 	%f383, %f980;
	mul.ftz.f32 	%f384, %f380, %f383;
	mul.ftz.f32 	%f385, %f384, %f322;
	mul.ftz.f32 	%f386, %f384, %f323;
	mul.ftz.f32 	%f387, %f384, %f977;
	fma.rn.ftz.f32 	%f388, %f382, %f306, %f385;
	fma.rn.ftz.f32 	%f389, %f382, %f307, %f386;
	fma.rn.ftz.f32 	%f390, %f382, %f978, %f387;
	ld.const.f32 	%f391, [params+124];
	fma.rn.ftz.f32 	%f30, %f391, %f388, %f334;
	fma.rn.ftz.f32 	%f31, %f391, %f389, %f335;
	fma.rn.ftz.f32 	%f32, %f391, %f390, %f336;
	sub.ftz.f32 	%f392, %f13, %f30;
	sub.ftz.f32 	%f393, %f14, %f31;
	sub.ftz.f32 	%f394, %f15, %f32;
	mul.ftz.f32 	%f395, %f393, %f393;
	fma.rn.ftz.f32 	%f396, %f392, %f392, %f395;
	fma.rn.ftz.f32 	%f397, %f394, %f394, %f396;
	rsqrt.approx.ftz.f32 	%f398, %f397;
	mul.ftz.f32 	%f33, %f398, %f392;
	mul.ftz.f32 	%f34, %f398, %f393;
	mul.ftz.f32 	%f35, %f398, %f394;
	st.local.v2.f32 	[%rd5+68], {%f30, %f31};
	st.local.f32 	[%rd5+76], %f32;
	st.local.v2.f32 	[%rd5+20], {%f378, %f378};
	mov.u32 	%r367, 1065353216;
	st.local.u32 	[%rd5+28], %r367;
	mov.f32 	%f399, 0fBF800000;
	st.local.v4.f32 	[%rd5+100], {%f33, %f34, %f35, %f399};
	mov.u32 	%r520, 285212672;
	mov.u32 	%r369, 0;
	st.local.v4.u32 	[%rd24], {%r369, %r369, %r369, %r520};
	st.local.v2.f32 	[%rd5+-12], {%f378, %f378};
	st.local.u32 	[%rd5+-4], %r367;
	mov.f32 	%f994, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f378, %f378, %f378, %f994};
	st.local.u32 	[%rd5+48], %r369;
	st.local.v4.f32 	[%rd5+116], {%f994, %f994, %f994, %f378};
	st.local.v4.u32 	[%rd5+4], {%r369, %r369, %r367, %r369};
	st.local.u32 	[%rd5+96], %r367;
	ld.const.u32 	%r522, [params+244];
	setp.eq.s32	%p12, %r522, 0;
	mov.u32 	%r517, -1;
	mov.pred 	%p115, 0;
	mov.u32 	%r516, %r517;
	mov.f32 	%f993, %f994;
	mov.f32 	%f992, %f994;
	mov.f32 	%f1009, %f994;
	mov.f32 	%f1010, %f994;
	mov.f32 	%f1011, %f994;
	@%p12 bra 	BB4_41;

	add.u64 	%rd105, %SP, 144;
	ld.const.u64 	%rd6, [params+272];
	ld.const.f32 	%f36, [params+76];
	shr.u64 	%rd28, %rd105, 32;
	cvt.u32.u64	%r6, %rd28;
	cvt.u32.u64	%r7, %rd105;
	ld.const.v2.u32 	{%r374, %r522}, [params+240];
	ld.const.v2.f32 	{%f409, %f410}, [params+224];
	mov.u32 	%r521, -1;
	mov.f32 	%f1011, 0f00000000;
	ld.const.f32 	%f39, [params+232];
	mov.f32 	%f986, %f378;
	mov.f32 	%f987, %f378;
	mov.f32 	%f988, %f378;
	mov.f32 	%f1010, %f1011;
	mov.f32 	%f1009, %f1011;
	mov.f32 	%f992, %f1011;
	mov.f32 	%f993, %f1011;
	mov.f32 	%f994, %f1011;
	mov.u32 	%r516, %r521;
	mov.u32 	%r517, %r521;

BB4_13:
	ld.local.v4.f32 	{%f412, %f413, %f414, %f415}, [%rd5+100];
	neg.ftz.f32 	%f419, %f414;
	neg.ftz.f32 	%f420, %f413;
	neg.ftz.f32 	%f421, %f412;
	st.local.v2.f32 	[%rd5+84], {%f421, %f420};
	st.local.f32 	[%rd5+92], %f419;
	st.local.v2.f32 	[%rd5+132], {%f378, %f378};
	mov.u32 	%r376, 1510874058;
	st.local.u32 	[%rd5+80], %r376;
	and.b32  	%r14, %r520, 822083586;
	st.local.u32 	[%rd5+-16], %r14;
	mov.f32 	%f995, 0f5A0E1BCA;
	setp.lt.s32	%p13, %r521, 0;
	@%p13 bra 	BB4_18;

	or.b32  	%r377, %r14, 4096;
	st.local.u32 	[%rd5+-16], %r377;
	mul.wide.s32 	%rd29, %r521, 16;
	add.s64 	%rd7, %rd1, %rd29;
	ld.local.v4.f32 	{%f423, %f424, %f425, %f426}, [%rd7];
	add.s64 	%rd30, %rd2, %rd29;
	ld.local.v4.f32 	{%f431, %f432, %f433, %f434}, [%rd30];
	st.local.v4.f32 	[%rd5+52], {%f431, %f432, %f433, %f434};
	mul.wide.s32 	%rd31, %r521, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.local.f32 	%f49, [%rd32];
	st.local.v4.f32 	[%rd5+36], {%f423, %f424, %f425, %f49};
	st.local.f32 	[%rd5+132], %f426;
	add.s32 	%r378, %r521, -1;
	setp.lt.s32	%p14, %r378, 0;
	@%p14 bra 	BB4_16;

	ld.local.f32 	%f439, [%rd7+-4];
	st.local.f32 	[%rd5+136], %f439;

BB4_16:
	setp.leu.ftz.f32	%p15, %f49, 0f00000000;
	@%p15 bra 	BB4_18;

	ld.local.u32 	%r379, [%rd5];
	mad.lo.s32 	%r380, %r379, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r380;
	and.b32  	%r381, %r380, 16777215;
	cvt.rn.f32.u32	%f441, %r381;
	div.approx.ftz.f32 	%f443, %f441, %f279;
	lg2.approx.ftz.f32 	%f444, %f443;
	mul.ftz.f32 	%f445, %f444, 0fBF317218;
	mul.ftz.f32 	%f995, %f445, %f49;

BB4_18:
	ld.local.v4.f32 	{%f455, %f456, %f457, %f458}, [%rd5+68];
	mov.u32 	%r386, 1;
	mov.u32 	%r389, 2;
	ld.local.v4.f32 	{%f459, %f460, %f461, %f462}, [%rd5+100];
	mov.u32 	%r394, -1;
	mov.f32 	%f454, 0f00000000;
	// inline asm
	call (%r382, %r383, %r384, %r385), _optix_trace_4, (%rd6, %f455, %f456, %f457, %f459, %f460, %f461, %f36, %f995, %f454, %r386, %r369, %r369, %r389, %r369, %r6, %r7, %r394, %r394);
	// inline asm
	ld.local.u32 	%r19, [%rd5+16];
	add.s32 	%r395, %r19, 1;
	st.local.u32 	[%rd5+16], %r395;
	setp.ne.s32	%p16, %r19, 0;
	@%p16 bra 	BB4_20;

	ld.local.v4.f32 	{%f463, %f464, %f465, %f466}, [%rd5+68];
	add.ftz.f32 	%f994, %f994, %f463;
	add.ftz.f32 	%f993, %f993, %f464;
	add.ftz.f32 	%f992, %f992, %f465;
	mov.u32 	%r517, %r384;
	mov.u32 	%r516, %r385;

BB4_20:
	ld.local.u32 	%r24, [%rd5+-16];
	and.b32  	%r520, %r24, -805306369;
	st.local.u32 	[%rd5+-16], %r520;
	and.b32  	%r396, %r24, 4096;
	setp.eq.s32	%p17, %r396, 0;
	@%p17 bra 	BB4_28;

	and.b32  	%r26, %r24, 512;
	setp.eq.s32	%p18, %r26, 0;
	@%p18 bra 	BB4_24;
	bra.uni 	BB4_22;

BB4_24:
	ld.local.f32 	%f995, [%rd5+80];
	bra.uni 	BB4_25;

BB4_22:
	st.local.f32 	[%rd5+80], %f995;
	ld.local.v4.f32 	{%f470, %f471, %f472, %f473}, [%rd5+100];
	ld.local.v4.f32 	{%f477, %f478, %f479, %f480}, [%rd5+68];
	fma.rn.ftz.f32 	%f484, %f995, %f471, %f478;
	fma.rn.ftz.f32 	%f485, %f995, %f470, %f477;
	st.local.v2.f32 	[%rd5+68], {%f485, %f484};
	fma.rn.ftz.f32 	%f486, %f995, %f472, %f479;
	st.local.f32 	[%rd5+76], %f486;
	setp.lt.u32	%p19, %r395, %r522;
	@%p19 bra 	BB4_25;

	ld.local.v4.f32 	{%f487, %f488, %f489, %f490}, [%rd24];
	add.ftz.f32 	%f494, %f410, %f488;
	add.ftz.f32 	%f495, %f409, %f487;
	st.local.v2.f32 	[%rd24], {%f495, %f494};
	add.ftz.f32 	%f496, %f39, %f489;
	st.local.f32 	[%rd5+-20], %f496;

BB4_25:
	ld.local.v4.f32 	{%f497, %f498, %f499, %f500}, [%rd5+36];
	neg.ftz.f32 	%f504, %f995;
	mul.ftz.f32 	%f505, %f497, %f504;
	mul.ftz.f32 	%f506, %f498, %f504;
	mul.ftz.f32 	%f507, %f499, %f504;
	mul.ftz.f32 	%f508, %f505, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f60, %f508;
	mul.ftz.f32 	%f509, %f506, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f61, %f509;
	mul.ftz.f32 	%f510, %f507, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f62, %f510;
	mul.ftz.f32 	%f988, %f988, %f60;
	mul.ftz.f32 	%f987, %f987, %f61;
	mul.ftz.f32 	%f986, %f986, %f62;
	and.b32  	%r398, %r24, 16777216;
	setp.eq.s32	%p20, %r398, 0;
	@%p20 bra 	BB4_28;

	ld.local.v4.f32 	{%f511, %f512, %f513, %f514}, [%rd5+-12];
	mul.ftz.f32 	%f518, %f61, %f512;
	mul.ftz.f32 	%f519, %f60, %f511;
	st.local.v2.f32 	[%rd5+-12], {%f519, %f518};
	mul.ftz.f32 	%f520, %f62, %f513;
	st.local.f32 	[%rd5+-4], %f520;
	@%p18 bra 	BB4_28;

	and.b32  	%r520, %r24, -822083585;
	st.local.u32 	[%rd5+-16], %r520;

BB4_28:
	ld.local.v4.f32 	{%f521, %f522, %f523, %f524}, [%rd24];
	fma.rn.ftz.f32 	%f1009, %f988, %f521, %f1009;
	fma.rn.ftz.f32 	%f1010, %f987, %f522, %f1010;
	fma.rn.ftz.f32 	%f1011, %f986, %f523, %f1011;
	setp.lt.s32	%p22, %r520, 0;
	@%p22 bra 	BB4_40;

	ld.local.f32 	%f528, [%rd5+32];
	setp.le.ftz.f32	%p23, %f528, 0f00000000;
	@%p23 bra 	BB4_40;

	ld.local.v2.f32 	{%f529, %f530}, [%rd5+20];
	setp.neu.ftz.f32	%p24, %f529, 0f00000000;
	setp.neu.ftz.f32	%p25, %f530, 0f00000000;
	or.pred  	%p26, %p24, %p25;
	@%p26 bra 	BB4_32;

	ld.local.f32 	%f531, [%rd5+28];
	setp.eq.ftz.f32	%p27, %f531, 0f00000000;
	@%p27 bra 	BB4_40;

BB4_32:
	mul.ftz.f32 	%f988, %f988, %f529;
	mul.ftz.f32 	%f987, %f987, %f530;
	ld.local.f32 	%f532, [%rd5+28];
	mul.ftz.f32 	%f986, %f986, %f532;
	setp.ge.u32	%p28, %r374, %r395;
	@%p28 bra 	BB4_35;

	max.ftz.f32 	%f533, %f988, %f987;
	max.ftz.f32 	%f77, %f533, %f986;
	ld.local.u32 	%r400, [%rd5];
	mad.lo.s32 	%r401, %r400, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r401;
	and.b32  	%r402, %r401, 16777215;
	cvt.rn.f32.u32	%f534, %r402;
	div.approx.ftz.f32 	%f536, %f534, %f279;
	setp.lt.ftz.f32	%p29, %f77, %f536;
	@%p29 bra 	BB4_40;

	rcp.approx.ftz.f32 	%f537, %f77;
	mul.ftz.f32 	%f988, %f988, %f537;
	mul.ftz.f32 	%f987, %f987, %f537;
	mul.ftz.f32 	%f986, %f986, %f537;

BB4_35:
	and.b32  	%r403, %r520, 288;
	setp.ne.s32	%p30, %r403, 256;
	@%p30 bra 	BB4_39;

	and.b32  	%r404, %r520, 16;
	setp.eq.s32	%p31, %r404, 0;
	@%p31 bra 	BB4_38;
	bra.uni 	BB4_37;

BB4_38:
	add.s32 	%r415, %r521, -1;
	max.s32 	%r521, %r415, %r394;
	bra.uni 	BB4_39;

BB4_37:
	add.s32 	%r405, %r521, 1;
	mov.u32 	%r406, 3;
	min.s32 	%r521, %r405, %r406;
	mul.wide.s32 	%rd38, %r521, 16;
	add.s64 	%rd39, %rd1, %rd38;
	ld.local.v4.u32 	{%r407, %r408, %r409, %r410}, [%rd5+116];
	st.local.v4.u32 	[%rd39], {%r407, %r408, %r409, %r410};
	ld.local.v4.f32 	{%f538, %f539, %f540, %f541}, [%rd5+52];
	add.s64 	%rd40, %rd2, %rd38;
	st.local.v4.f32 	[%rd40], {%f538, %f539, %f540, %f541};
	ld.local.f32 	%f546, [%rd5+48];
	mul.wide.s32 	%rd41, %r521, 4;
	add.s64 	%rd42, %rd3, %rd41;
	st.local.f32 	[%rd42], %f546;

BB4_39:
	setp.lt.u32	%p32, %r395, %r522;
	@%p32 bra 	BB4_13;

BB4_40:
	setp.gt.s32	%p115, %r19, 0;

BB4_41:
	ld.local.v4.f32 	{%f1070, %f1071, %f1072, %f550}, [%rd5+-12];
	ld.local.v4.f32 	{%f1067, %f1068, %f1069, %f554}, [%rd5+4];
	@!%p115 bra 	BB4_110;
	bra.uni 	BB4_42;

BB4_42:
	ld.local.f32 	%f1038, [%rd5+96];
	setp.geu.ftz.f32	%p33, %f1038, 0f3F800000;
	@%p33 bra 	BB4_110;

	st.local.v2.f32 	[%rd5+68], {%f30, %f31};
	st.local.f32 	[%rd5+76], %f32;
	mov.f32 	%f558, 0f3F800000;
	st.local.v2.f32 	[%rd5+20], {%f558, %f558};
	st.local.u32 	[%rd5+28], %r367;
	st.local.v4.f32 	[%rd5+100], {%f33, %f34, %f35, %f399};
	mov.u32 	%r57, 553648128;
	st.local.v4.u32 	[%rd24], {%r369, %r369, %r369, %r57};
	st.local.v2.f32 	[%rd5+-12], {%f558, %f558};
	st.local.u32 	[%rd5+-4], %r367;
	mov.f32 	%f1035, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f558, %f558, %f558, %f1035};
	st.local.u32 	[%rd5+48], %r369;
	st.local.v4.f32 	[%rd5+116], {%f1035, %f1035, %f1035, %f558};
	st.local.v4.u32 	[%rd5+4], {%r369, %r369, %r367, %r369};
	st.local.u32 	[%rd5+96], %r367;
	setp.eq.s32	%p34, %r522, 0;
	@%p34 bra 	BB4_44;

	add.u64 	%rd106, %SP, 144;
	ld.const.u64 	%rd8, [params+272];
	ld.const.f32 	%f97, [params+76];
	shr.u64 	%rd46, %rd106, 32;
	cvt.u32.u64	%r35, %rd46;
	cvt.u32.u64	%r36, %rd106;
	ld.const.v2.u32 	{%r423, %r522}, [params+240];
	ld.const.v2.f32 	{%f566, %f567}, [params+224];
	mov.f32 	%f1037, 0f00000000;
	mov.u32 	%r40, -1;
	mov.u32 	%r57, 553648128;
	ld.const.f32 	%f100, [params+232];
	mov.f32 	%f1028, %f558;
	mov.f32 	%f1027, %f558;
	mov.f32 	%f1026, %f558;
	mov.f32 	%f1036, %f1037;
	mov.f32 	%f1035, %f1037;

BB4_46:
	ld.local.v4.f32 	{%f569, %f570, %f571, %f572}, [%rd5+100];
	neg.ftz.f32 	%f576, %f571;
	neg.ftz.f32 	%f577, %f570;
	neg.ftz.f32 	%f578, %f569;
	st.local.v2.f32 	[%rd5+84], {%f578, %f577};
	st.local.f32 	[%rd5+92], %f576;
	st.local.v2.f32 	[%rd5+132], {%f558, %f558};
	mov.u32 	%r425, 1510874058;
	st.local.u32 	[%rd5+80], %r425;
	and.b32  	%r43, %r57, 822083586;
	st.local.u32 	[%rd5+-16], %r43;
	mov.f32 	%f1021, 0f5A0E1BCA;
	setp.lt.s32	%p35, %r40, 0;
	@%p35 bra 	BB4_51;

	or.b32  	%r426, %r43, 4096;
	st.local.u32 	[%rd5+-16], %r426;
	mul.wide.s32 	%rd47, %r40, 16;
	add.s64 	%rd9, %rd1, %rd47;
	ld.local.v4.f32 	{%f580, %f581, %f582, %f583}, [%rd9];
	add.s64 	%rd48, %rd2, %rd47;
	ld.local.v4.f32 	{%f588, %f589, %f590, %f591}, [%rd48];
	st.local.v4.f32 	[%rd5+52], {%f588, %f589, %f590, %f591};
	mul.wide.s32 	%rd49, %r40, 4;
	add.s64 	%rd50, %rd3, %rd49;
	ld.local.f32 	%f110, [%rd50];
	st.local.v4.f32 	[%rd5+36], {%f580, %f581, %f582, %f110};
	st.local.f32 	[%rd5+132], %f583;
	add.s32 	%r427, %r40, -1;
	setp.lt.s32	%p36, %r427, 0;
	@%p36 bra 	BB4_49;

	ld.local.f32 	%f596, [%rd9+-4];
	st.local.f32 	[%rd5+136], %f596;

BB4_49:
	setp.leu.ftz.f32	%p37, %f110, 0f00000000;
	@%p37 bra 	BB4_51;

	ld.local.u32 	%r428, [%rd5];
	mad.lo.s32 	%r429, %r428, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r429;
	and.b32  	%r430, %r429, 16777215;
	cvt.rn.f32.u32	%f598, %r430;
	div.approx.ftz.f32 	%f600, %f598, %f279;
	lg2.approx.ftz.f32 	%f601, %f600;
	mul.ftz.f32 	%f602, %f601, 0fBF317218;
	mul.ftz.f32 	%f1021, %f602, %f110;

BB4_51:
	ld.local.v4.f32 	{%f612, %f613, %f614, %f615}, [%rd5+68];
	mov.u32 	%r435, 1;
	mov.u32 	%r438, 2;
	ld.local.v4.f32 	{%f616, %f617, %f618, %f619}, [%rd5+100];
	mov.u32 	%r443, -1;
	mov.f32 	%f611, 0f00000000;
	// inline asm
	call (%r431, %r432, %r433, %r434), _optix_trace_4, (%rd8, %f612, %f613, %f614, %f616, %f617, %f618, %f97, %f1021, %f611, %r435, %r369, %r369, %r438, %r369, %r35, %r36, %r443, %r443);
	// inline asm
	ld.local.u32 	%r444, [%rd5+16];
	add.s32 	%r48, %r444, 1;
	st.local.u32 	[%rd5+16], %r48;
	setp.ne.s32	%p38, %r444, 0;
	@%p38 bra 	BB4_53;

	ld.local.v4.f32 	{%f620, %f621, %f622, %f623}, [%rd5+68];
	add.ftz.f32 	%f994, %f994, %f620;
	add.ftz.f32 	%f993, %f993, %f621;
	add.ftz.f32 	%f992, %f992, %f622;
	mov.u32 	%r517, %r433;
	mov.u32 	%r516, %r434;

BB4_53:
	ld.local.u32 	%r53, [%rd5+-16];
	and.b32  	%r57, %r53, -805306369;
	st.local.u32 	[%rd5+-16], %r57;
	and.b32  	%r445, %r53, 4096;
	setp.eq.s32	%p39, %r445, 0;
	@%p39 bra 	BB4_61;

	and.b32  	%r55, %r53, 512;
	setp.eq.s32	%p40, %r55, 0;
	@%p40 bra 	BB4_57;
	bra.uni 	BB4_55;

BB4_57:
	ld.local.f32 	%f1021, [%rd5+80];
	bra.uni 	BB4_58;

BB4_55:
	st.local.f32 	[%rd5+80], %f1021;
	ld.local.v4.f32 	{%f627, %f628, %f629, %f630}, [%rd5+100];
	ld.local.v4.f32 	{%f634, %f635, %f636, %f637}, [%rd5+68];
	fma.rn.ftz.f32 	%f641, %f1021, %f628, %f635;
	fma.rn.ftz.f32 	%f642, %f1021, %f627, %f634;
	st.local.v2.f32 	[%rd5+68], {%f642, %f641};
	fma.rn.ftz.f32 	%f643, %f1021, %f629, %f636;
	st.local.f32 	[%rd5+76], %f643;
	setp.lt.u32	%p41, %r48, %r522;
	@%p41 bra 	BB4_58;

	ld.local.v4.f32 	{%f644, %f645, %f646, %f647}, [%rd24];
	add.ftz.f32 	%f651, %f567, %f645;
	add.ftz.f32 	%f652, %f566, %f644;
	st.local.v2.f32 	[%rd24], {%f652, %f651};
	add.ftz.f32 	%f653, %f100, %f646;
	st.local.f32 	[%rd5+-20], %f653;

BB4_58:
	ld.local.v4.f32 	{%f654, %f655, %f656, %f657}, [%rd5+36];
	neg.ftz.f32 	%f661, %f1021;
	mul.ftz.f32 	%f662, %f654, %f661;
	mul.ftz.f32 	%f663, %f655, %f661;
	mul.ftz.f32 	%f664, %f656, %f661;
	mul.ftz.f32 	%f665, %f662, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f121, %f665;
	mul.ftz.f32 	%f666, %f663, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f122, %f666;
	mul.ftz.f32 	%f667, %f664, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f123, %f667;
	mul.ftz.f32 	%f1026, %f1026, %f121;
	mul.ftz.f32 	%f1027, %f1027, %f122;
	mul.ftz.f32 	%f1028, %f1028, %f123;
	and.b32  	%r446, %r53, 16777216;
	setp.eq.s32	%p42, %r446, 0;
	@%p42 bra 	BB4_61;

	ld.local.v4.f32 	{%f668, %f669, %f670, %f671}, [%rd5+-12];
	mul.ftz.f32 	%f675, %f122, %f669;
	mul.ftz.f32 	%f676, %f121, %f668;
	st.local.v2.f32 	[%rd5+-12], {%f676, %f675};
	mul.ftz.f32 	%f677, %f123, %f670;
	st.local.f32 	[%rd5+-4], %f677;
	@%p40 bra 	BB4_61;

	and.b32  	%r57, %r53, -822083585;
	st.local.u32 	[%rd5+-16], %r57;

BB4_61:
	ld.local.v4.f32 	{%f678, %f679, %f680, %f681}, [%rd24];
	fma.rn.ftz.f32 	%f1037, %f1026, %f678, %f1037;
	fma.rn.ftz.f32 	%f1036, %f1027, %f679, %f1036;
	fma.rn.ftz.f32 	%f1035, %f1028, %f680, %f1035;
	setp.lt.s32	%p44, %r57, 0;
	@%p44 bra 	BB4_73;

	ld.local.f32 	%f685, [%rd5+32];
	setp.le.ftz.f32	%p45, %f685, 0f00000000;
	@%p45 bra 	BB4_73;

	ld.local.v2.f32 	{%f686, %f687}, [%rd5+20];
	setp.neu.ftz.f32	%p46, %f686, 0f00000000;
	setp.neu.ftz.f32	%p47, %f687, 0f00000000;
	or.pred  	%p48, %p46, %p47;
	@%p48 bra 	BB4_65;

	ld.local.f32 	%f688, [%rd5+28];
	setp.eq.ftz.f32	%p49, %f688, 0f00000000;
	@%p49 bra 	BB4_73;

BB4_65:
	mul.ftz.f32 	%f1026, %f1026, %f686;
	mul.ftz.f32 	%f1027, %f1027, %f687;
	ld.local.f32 	%f689, [%rd5+28];
	mul.ftz.f32 	%f1028, %f1028, %f689;
	setp.ge.u32	%p50, %r423, %r48;
	@%p50 bra 	BB4_68;

	max.ftz.f32 	%f690, %f1026, %f1027;
	max.ftz.f32 	%f138, %f690, %f1028;
	ld.local.u32 	%r447, [%rd5];
	mad.lo.s32 	%r448, %r447, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r448;
	and.b32  	%r449, %r448, 16777215;
	cvt.rn.f32.u32	%f691, %r449;
	div.approx.ftz.f32 	%f693, %f691, %f279;
	setp.lt.ftz.f32	%p51, %f138, %f693;
	@%p51 bra 	BB4_73;

	rcp.approx.ftz.f32 	%f694, %f138;
	mul.ftz.f32 	%f1026, %f1026, %f694;
	mul.ftz.f32 	%f1027, %f1027, %f694;
	mul.ftz.f32 	%f1028, %f1028, %f694;

BB4_68:
	and.b32  	%r450, %r57, 288;
	setp.ne.s32	%p52, %r450, 256;
	@%p52 bra 	BB4_72;

	and.b32  	%r451, %r57, 16;
	setp.eq.s32	%p53, %r451, 0;
	@%p53 bra 	BB4_71;
	bra.uni 	BB4_70;

BB4_71:
	add.s32 	%r462, %r40, -1;
	max.s32 	%r40, %r462, %r443;
	bra.uni 	BB4_72;

BB4_70:
	add.s32 	%r452, %r40, 1;
	mov.u32 	%r453, 3;
	min.s32 	%r40, %r452, %r453;
	mul.wide.s32 	%rd56, %r40, 16;
	add.s64 	%rd57, %rd1, %rd56;
	ld.local.v4.u32 	{%r454, %r455, %r456, %r457}, [%rd5+116];
	st.local.v4.u32 	[%rd57], {%r454, %r455, %r456, %r457};
	ld.local.v4.f32 	{%f695, %f696, %f697, %f698}, [%rd5+52];
	add.s64 	%rd58, %rd2, %rd56;
	st.local.v4.f32 	[%rd58], {%f695, %f696, %f697, %f698};
	ld.local.f32 	%f703, [%rd5+48];
	mul.wide.s32 	%rd59, %r40, 4;
	add.s64 	%rd60, %rd3, %rd59;
	st.local.f32 	[%rd60], %f703;

BB4_72:
	setp.lt.u32	%p54, %r48, %r522;
	@%p54 bra 	BB4_46;
	bra.uni 	BB4_73;

BB4_44:
	mov.f32 	%f1036, %f1035;
	mov.f32 	%f1037, %f1035;

BB4_73:
	ld.local.v4.f32 	{%f704, %f705, %f706, %f707}, [%rd5+-12];
	ld.local.v4.f32 	{%f708, %f709, %f710, %f711}, [%rd5+4];
	ld.local.f32 	%f1039, [%rd5+96];
	setp.gt.ftz.f32	%p55, %f1038, %f1039;
	@%p55 bra 	BB4_76;
	bra.uni 	BB4_74;

BB4_76:
	mov.u32 	%r57, 268435456;
	st.local.u32 	[%rd5+-16], %r57;
	mul.ftz.f32 	%f1038, %f1038, 0f3F000000;
	bra.uni 	BB4_77;

BB4_74:
	setp.geu.ftz.f32	%p56, %f1038, %f1039;
	@%p56 bra 	BB4_77;

	mov.u32 	%r57, 536870912;
	st.local.u32 	[%rd5+-16], %r57;
	mul.ftz.f32 	%f1039, %f1039, 0f3F000000;

BB4_77:
	st.local.v2.f32 	[%rd5+68], {%f30, %f31};
	st.local.f32 	[%rd5+76], %f32;
	mov.f32 	%f715, 0f3F800000;
	st.local.v2.f32 	[%rd5+20], {%f715, %f715};
	st.local.u32 	[%rd5+28], %r367;
	st.local.v4.f32 	[%rd5+100], {%f33, %f34, %f35, %f399};
	and.b32  	%r467, %r57, 805306368;
	or.b32  	%r89, %r467, 16777216;
	st.local.v4.u32 	[%rd24], {%r369, %r369, %r369, %r89};
	st.local.v2.f32 	[%rd5+-12], {%f715, %f715};
	st.local.u32 	[%rd5+-4], %r367;
	mov.f32 	%f1063, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f715, %f715, %f715, %f1063};
	st.local.u32 	[%rd5+48], %r369;
	st.local.v4.f32 	[%rd5+116], {%f1063, %f1063, %f1063, %f715};
	st.local.v4.u32 	[%rd5+4], {%r369, %r369, %r367, %r369};
	st.local.u32 	[%rd5+96], %r367;
	setp.eq.s32	%p57, %r522, 0;
	@%p57 bra 	BB4_78;

	add.u64 	%rd107, %SP, 144;
	ld.const.u64 	%rd10, [params+272];
	ld.const.f32 	%f164, [params+76];
	shr.u64 	%rd64, %rd107, 32;
	cvt.u32.u64	%r67, %rd64;
	cvt.u32.u64	%r68, %rd107;
	ld.const.v2.u32 	{%r470, %r471}, [params+240];
	ld.const.v2.f32 	{%f723, %f724}, [params+224];
	mov.f32 	%f1065, 0f00000000;
	mov.u32 	%r72, -1;
	ld.const.f32 	%f167, [params+232];
	mov.f32 	%f1056, %f715;
	mov.f32 	%f1055, %f715;
	mov.f32 	%f1054, %f715;
	mov.f32 	%f1064, %f1065;
	mov.f32 	%f1063, %f1065;

BB4_80:
	ld.local.v4.f32 	{%f726, %f727, %f728, %f729}, [%rd5+100];
	neg.ftz.f32 	%f733, %f728;
	neg.ftz.f32 	%f734, %f727;
	neg.ftz.f32 	%f735, %f726;
	st.local.v2.f32 	[%rd5+84], {%f735, %f734};
	st.local.f32 	[%rd5+92], %f733;
	st.local.v2.f32 	[%rd5+132], {%f715, %f715};
	mov.u32 	%r472, 1510874058;
	st.local.u32 	[%rd5+80], %r472;
	and.b32  	%r75, %r89, 822083586;
	st.local.u32 	[%rd5+-16], %r75;
	mov.f32 	%f1049, 0f5A0E1BCA;
	setp.lt.s32	%p58, %r72, 0;
	@%p58 bra 	BB4_85;

	or.b32  	%r473, %r75, 4096;
	st.local.u32 	[%rd5+-16], %r473;
	mul.wide.s32 	%rd65, %r72, 16;
	add.s64 	%rd11, %rd1, %rd65;
	ld.local.v4.f32 	{%f737, %f738, %f739, %f740}, [%rd11];
	add.s64 	%rd66, %rd2, %rd65;
	ld.local.v4.f32 	{%f745, %f746, %f747, %f748}, [%rd66];
	st.local.v4.f32 	[%rd5+52], {%f745, %f746, %f747, %f748};
	mul.wide.s32 	%rd67, %r72, 4;
	add.s64 	%rd68, %rd3, %rd67;
	ld.local.f32 	%f177, [%rd68];
	st.local.v4.f32 	[%rd5+36], {%f737, %f738, %f739, %f177};
	st.local.f32 	[%rd5+132], %f740;
	add.s32 	%r474, %r72, -1;
	setp.lt.s32	%p59, %r474, 0;
	@%p59 bra 	BB4_83;

	ld.local.f32 	%f753, [%rd11+-4];
	st.local.f32 	[%rd5+136], %f753;

BB4_83:
	setp.leu.ftz.f32	%p60, %f177, 0f00000000;
	@%p60 bra 	BB4_85;

	ld.local.u32 	%r475, [%rd5];
	mad.lo.s32 	%r476, %r475, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r476;
	and.b32  	%r477, %r476, 16777215;
	cvt.rn.f32.u32	%f755, %r477;
	div.approx.ftz.f32 	%f757, %f755, %f279;
	lg2.approx.ftz.f32 	%f758, %f757;
	mul.ftz.f32 	%f759, %f758, 0fBF317218;
	mul.ftz.f32 	%f1049, %f759, %f177;

BB4_85:
	ld.local.v4.f32 	{%f769, %f770, %f771, %f772}, [%rd5+68];
	mov.u32 	%r482, 1;
	mov.u32 	%r485, 2;
	ld.local.v4.f32 	{%f773, %f774, %f775, %f776}, [%rd5+100];
	mov.u32 	%r490, -1;
	mov.f32 	%f768, 0f00000000;
	// inline asm
	call (%r478, %r479, %r480, %r481), _optix_trace_4, (%rd10, %f769, %f770, %f771, %f773, %f774, %f775, %f164, %f1049, %f768, %r482, %r369, %r369, %r485, %r369, %r67, %r68, %r490, %r490);
	// inline asm
	ld.local.u32 	%r491, [%rd5+16];
	add.s32 	%r80, %r491, 1;
	st.local.u32 	[%rd5+16], %r80;
	setp.ne.s32	%p61, %r491, 0;
	@%p61 bra 	BB4_87;

	ld.local.v4.f32 	{%f777, %f778, %f779, %f780}, [%rd5+68];
	add.ftz.f32 	%f994, %f994, %f777;
	add.ftz.f32 	%f993, %f993, %f778;
	add.ftz.f32 	%f992, %f992, %f779;
	mov.u32 	%r517, %r480;
	mov.u32 	%r516, %r481;

BB4_87:
	ld.local.u32 	%r85, [%rd5+-16];
	and.b32  	%r89, %r85, -805306369;
	st.local.u32 	[%rd5+-16], %r89;
	and.b32  	%r492, %r85, 4096;
	setp.eq.s32	%p62, %r492, 0;
	@%p62 bra 	BB4_95;

	and.b32  	%r87, %r85, 512;
	setp.eq.s32	%p63, %r87, 0;
	@%p63 bra 	BB4_91;
	bra.uni 	BB4_89;

BB4_91:
	ld.local.f32 	%f1049, [%rd5+80];
	bra.uni 	BB4_92;

BB4_89:
	st.local.f32 	[%rd5+80], %f1049;
	ld.local.v4.f32 	{%f784, %f785, %f786, %f787}, [%rd5+100];
	ld.local.v4.f32 	{%f791, %f792, %f793, %f794}, [%rd5+68];
	fma.rn.ftz.f32 	%f798, %f1049, %f785, %f792;
	fma.rn.ftz.f32 	%f799, %f1049, %f784, %f791;
	st.local.v2.f32 	[%rd5+68], {%f799, %f798};
	fma.rn.ftz.f32 	%f800, %f1049, %f786, %f793;
	st.local.f32 	[%rd5+76], %f800;
	setp.lt.u32	%p64, %r80, %r471;
	@%p64 bra 	BB4_92;

	ld.local.v4.f32 	{%f801, %f802, %f803, %f804}, [%rd24];
	add.ftz.f32 	%f808, %f724, %f802;
	add.ftz.f32 	%f809, %f723, %f801;
	st.local.v2.f32 	[%rd24], {%f809, %f808};
	add.ftz.f32 	%f810, %f167, %f803;
	st.local.f32 	[%rd5+-20], %f810;

BB4_92:
	ld.local.v4.f32 	{%f811, %f812, %f813, %f814}, [%rd5+36];
	neg.ftz.f32 	%f818, %f1049;
	mul.ftz.f32 	%f819, %f811, %f818;
	mul.ftz.f32 	%f820, %f812, %f818;
	mul.ftz.f32 	%f821, %f813, %f818;
	mul.ftz.f32 	%f822, %f819, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f188, %f822;
	mul.ftz.f32 	%f823, %f820, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f189, %f823;
	mul.ftz.f32 	%f824, %f821, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f190, %f824;
	mul.ftz.f32 	%f1054, %f1054, %f188;
	mul.ftz.f32 	%f1055, %f1055, %f189;
	mul.ftz.f32 	%f1056, %f1056, %f190;
	and.b32  	%r493, %r85, 16777216;
	setp.eq.s32	%p65, %r493, 0;
	@%p65 bra 	BB4_95;

	ld.local.v4.f32 	{%f825, %f826, %f827, %f828}, [%rd5+-12];
	mul.ftz.f32 	%f832, %f189, %f826;
	mul.ftz.f32 	%f833, %f188, %f825;
	st.local.v2.f32 	[%rd5+-12], {%f833, %f832};
	mul.ftz.f32 	%f834, %f190, %f827;
	st.local.f32 	[%rd5+-4], %f834;
	@%p63 bra 	BB4_95;

	and.b32  	%r89, %r85, -822083585;
	st.local.u32 	[%rd5+-16], %r89;

BB4_95:
	ld.local.v4.f32 	{%f835, %f836, %f837, %f838}, [%rd24];
	fma.rn.ftz.f32 	%f1065, %f1054, %f835, %f1065;
	fma.rn.ftz.f32 	%f1064, %f1055, %f836, %f1064;
	fma.rn.ftz.f32 	%f1063, %f1056, %f837, %f1063;
	setp.lt.s32	%p67, %r89, 0;
	@%p67 bra 	BB4_107;

	ld.local.f32 	%f842, [%rd5+32];
	setp.le.ftz.f32	%p68, %f842, 0f00000000;
	@%p68 bra 	BB4_107;

	ld.local.v2.f32 	{%f843, %f844}, [%rd5+20];
	setp.neu.ftz.f32	%p69, %f843, 0f00000000;
	setp.neu.ftz.f32	%p70, %f844, 0f00000000;
	or.pred  	%p71, %p69, %p70;
	@%p71 bra 	BB4_99;

	ld.local.f32 	%f845, [%rd5+28];
	setp.eq.ftz.f32	%p72, %f845, 0f00000000;
	@%p72 bra 	BB4_107;

BB4_99:
	mul.ftz.f32 	%f1054, %f1054, %f843;
	mul.ftz.f32 	%f1055, %f1055, %f844;
	ld.local.f32 	%f846, [%rd5+28];
	mul.ftz.f32 	%f1056, %f1056, %f846;
	setp.ge.u32	%p73, %r470, %r80;
	@%p73 bra 	BB4_102;

	max.ftz.f32 	%f847, %f1054, %f1055;
	max.ftz.f32 	%f205, %f847, %f1056;
	ld.local.u32 	%r494, [%rd5];
	mad.lo.s32 	%r495, %r494, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r495;
	and.b32  	%r496, %r495, 16777215;
	cvt.rn.f32.u32	%f848, %r496;
	div.approx.ftz.f32 	%f850, %f848, %f279;
	setp.lt.ftz.f32	%p74, %f205, %f850;
	@%p74 bra 	BB4_107;

	rcp.approx.ftz.f32 	%f851, %f205;
	mul.ftz.f32 	%f1054, %f1054, %f851;
	mul.ftz.f32 	%f1055, %f1055, %f851;
	mul.ftz.f32 	%f1056, %f1056, %f851;

BB4_102:
	and.b32  	%r497, %r89, 288;
	setp.ne.s32	%p75, %r497, 256;
	@%p75 bra 	BB4_106;

	and.b32  	%r498, %r89, 16;
	setp.eq.s32	%p76, %r498, 0;
	@%p76 bra 	BB4_105;
	bra.uni 	BB4_104;

BB4_105:
	add.s32 	%r509, %r72, -1;
	max.s32 	%r72, %r509, %r490;
	bra.uni 	BB4_106;

BB4_104:
	add.s32 	%r499, %r72, 1;
	mov.u32 	%r500, 3;
	min.s32 	%r72, %r499, %r500;
	mul.wide.s32 	%rd74, %r72, 16;
	add.s64 	%rd75, %rd1, %rd74;
	ld.local.v4.u32 	{%r501, %r502, %r503, %r504}, [%rd5+116];
	st.local.v4.u32 	[%rd75], {%r501, %r502, %r503, %r504};
	ld.local.v4.f32 	{%f852, %f853, %f854, %f855}, [%rd5+52];
	add.s64 	%rd76, %rd2, %rd74;
	st.local.v4.f32 	[%rd76], {%f852, %f853, %f854, %f855};
	ld.local.f32 	%f860, [%rd5+48];
	mul.wide.s32 	%rd77, %r72, 4;
	add.s64 	%rd78, %rd3, %rd77;
	st.local.f32 	[%rd78], %f860;

BB4_106:
	setp.lt.u32	%p77, %r80, %r471;
	@%p77 bra 	BB4_80;
	bra.uni 	BB4_107;

BB4_78:
	mov.f32 	%f1064, %f1063;
	mov.f32 	%f1065, %f1063;

BB4_107:
	ld.local.f32 	%f1066, [%rd5+96];
	setp.eq.ftz.f32	%p78, %f1038, %f1039;
	@%p78 bra 	BB4_109;

	mul.ftz.f32 	%f1066, %f1066, 0f3F000000;
	st.local.f32 	[%rd5+96], %f1066;

BB4_109:
	add.ftz.f32 	%f861, %f1038, %f1039;
	add.ftz.f32 	%f862, %f861, %f1066;
	rcp.approx.ftz.f32 	%f863, %f862;
	mul.ftz.f32 	%f864, %f1037, %f1039;
	fma.rn.ftz.f32 	%f865, %f1009, %f1038, %f864;
	mul.ftz.f32 	%f866, %f1036, %f1039;
	fma.rn.ftz.f32 	%f867, %f1010, %f1038, %f866;
	mul.ftz.f32 	%f868, %f1035, %f1039;
	fma.rn.ftz.f32 	%f869, %f1011, %f1038, %f868;
	fma.rn.ftz.f32 	%f870, %f1065, %f1066, %f865;
	fma.rn.ftz.f32 	%f871, %f1064, %f1066, %f867;
	fma.rn.ftz.f32 	%f872, %f1063, %f1066, %f869;
	mul.ftz.f32 	%f1009, %f863, %f870;
	mul.ftz.f32 	%f1010, %f863, %f871;
	mul.ftz.f32 	%f1011, %f863, %f872;
	mul.ftz.f32 	%f873, %f704, %f1039;
	fma.rn.ftz.f32 	%f874, %f1070, %f1038, %f873;
	mul.ftz.f32 	%f875, %f705, %f1039;
	fma.rn.ftz.f32 	%f876, %f1071, %f1038, %f875;
	mul.ftz.f32 	%f877, %f706, %f1039;
	fma.rn.ftz.f32 	%f878, %f1072, %f1038, %f877;
	ld.local.v4.f32 	{%f879, %f880, %f881, %f882}, [%rd5+-12];
	fma.rn.ftz.f32 	%f886, %f1066, %f879, %f874;
	fma.rn.ftz.f32 	%f887, %f1066, %f880, %f876;
	fma.rn.ftz.f32 	%f888, %f1066, %f881, %f878;
	mul.ftz.f32 	%f1070, %f863, %f886;
	mul.ftz.f32 	%f1071, %f863, %f887;
	mul.ftz.f32 	%f1072, %f863, %f888;
	mul.ftz.f32 	%f889, %f708, %f1039;
	fma.rn.ftz.f32 	%f890, %f1067, %f1038, %f889;
	mul.ftz.f32 	%f891, %f709, %f1039;
	fma.rn.ftz.f32 	%f892, %f1068, %f1038, %f891;
	mul.ftz.f32 	%f893, %f710, %f1039;
	fma.rn.ftz.f32 	%f894, %f1069, %f1038, %f893;
	ld.local.v4.f32 	{%f895, %f896, %f897, %f898}, [%rd5+4];
	fma.rn.ftz.f32 	%f902, %f1066, %f895, %f890;
	fma.rn.ftz.f32 	%f903, %f1066, %f896, %f892;
	fma.rn.ftz.f32 	%f904, %f1066, %f897, %f894;
	mul.ftz.f32 	%f1067, %f863, %f902;
	mul.ftz.f32 	%f1068, %f863, %f903;
	mul.ftz.f32 	%f1069, %f863, %f904;
	mul.ftz.f32 	%f994, %f994, 0f3EAAAAAB;
	mul.ftz.f32 	%f993, %f993, 0f3EAAAAAB;
	mul.ftz.f32 	%f992, %f992, 0f3EAAAAAB;

BB4_110:
	mul.ftz.f32 	%f909, %f1068, %f1068;
	fma.rn.ftz.f32 	%f910, %f1067, %f1067, %f909;
	fma.rn.ftz.f32 	%f911, %f1069, %f1069, %f910;
	rsqrt.approx.ftz.f32 	%f912, %f911;
	mul.ftz.f32 	%f245, %f1067, %f912;
	mul.ftz.f32 	%f246, %f1068, %f912;
	mul.ftz.f32 	%f247, %f1069, %f912;
	abs.ftz.f32 	%f913, %f1009;
	setp.gtu.ftz.f32	%p79, %f913, 0f7F800000;
	abs.ftz.f32 	%f914, %f1010;
	setp.gtu.ftz.f32	%p80, %f914, 0f7F800000;
	or.pred  	%p81, %p79, %p80;
	abs.ftz.f32 	%f915, %f1011;
	setp.gtu.ftz.f32	%p82, %f915, 0f7F800000;
	or.pred  	%p83, %p81, %p82;
	setp.eq.ftz.f32	%p84, %f913, 0f7F800000;
	or.pred  	%p85, %p83, %p84;
	setp.eq.ftz.f32	%p86, %f914, 0f7F800000;
	or.pred  	%p87, %p85, %p86;
	setp.eq.ftz.f32	%p88, %f915, 0f7F800000;
	or.pred  	%p3, %p87, %p88;
	ld.const.u64 	%rd12, [params];
	cvt.u32.u64	%r97, %rd12;
	setp.eq.s32	%p89, %r97, 0;
	mov.f32 	%f1087, 0f00000000;
	ld.const.u64 	%rd13, [params+24];
	mov.f32 	%f1079, %f1087;
	mov.f32 	%f1080, %f1087;
	mov.f32 	%f1081, %f1087;
	mov.f32 	%f1082, %f1087;
	@%p89 bra 	BB4_112;

	cvta.to.global.u64 	%rd79, %rd13;
	shl.b64 	%rd80, %rd4, 4;
	add.s64 	%rd81, %rd79, %rd80;
	ld.global.v4.f32 	{%f1079, %f1080, %f1081, %f1082}, [%rd81];

BB4_112:
	cvta.to.global.u64 	%rd82, %rd13;
	shl.b64 	%rd83, %rd4, 4;
	add.s64 	%rd84, %rd82, %rd83;
	selp.f32	%f924, 0f00000000, %f1009, %p3;
	selp.f32	%f925, 0f00000000, %f1010, %p3;
	selp.f32	%f926, 0f00000000, %f1011, %p3;
	selp.f32	%f927, 0f00000000, 0f3F800000, %p3;
	add.ftz.f32 	%f928, %f927, %f1082;
	add.ftz.f32 	%f929, %f926, %f1081;
	add.ftz.f32 	%f930, %f925, %f1080;
	add.ftz.f32 	%f931, %f924, %f1079;
	st.global.v4.f32 	[%rd84], {%f931, %f930, %f929, %f928};
	abs.ftz.f32 	%f932, %f1070;
	setp.gtu.ftz.f32	%p90, %f932, 0f7F800000;
	abs.ftz.f32 	%f933, %f1071;
	setp.gtu.ftz.f32	%p91, %f933, 0f7F800000;
	or.pred  	%p92, %p90, %p91;
	abs.ftz.f32 	%f934, %f1072;
	setp.gtu.ftz.f32	%p93, %f934, 0f7F800000;
	or.pred  	%p94, %p92, %p93;
	setp.eq.ftz.f32	%p95, %f932, 0f7F800000;
	or.pred  	%p96, %p94, %p95;
	setp.eq.ftz.f32	%p97, %f933, 0f7F800000;
	or.pred  	%p98, %p96, %p97;
	setp.eq.ftz.f32	%p99, %f934, 0f7F800000;
	or.pred  	%p100, %p98, %p99;
	selp.f32	%f256, 0f00000000, %f1070, %p100;
	selp.f32	%f257, 0f00000000, %f1071, %p100;
	selp.f32	%f258, 0f00000000, %f1072, %p100;
	ld.const.u64 	%rd14, [params+32];
	mov.f32 	%f1083, %f1087;
	mov.f32 	%f1084, %f1087;
	mov.f32 	%f1085, %f1087;
	mov.f32 	%f1086, %f1087;
	@%p89 bra 	BB4_114;

	cvta.to.global.u64 	%rd85, %rd14;
	add.s64 	%rd87, %rd85, %rd83;
	ld.global.v4.f32 	{%f1083, %f1084, %f1085, %f938}, [%rd87];
	add.ftz.f32 	%f1086, %f938, 0f00000000;

BB4_114:
	cvta.to.global.u64 	%rd88, %rd14;
	add.s64 	%rd90, %rd88, %rd83;
	add.ftz.f32 	%f944, %f258, %f1085;
	add.ftz.f32 	%f945, %f257, %f1084;
	add.ftz.f32 	%f946, %f256, %f1083;
	st.global.v4.f32 	[%rd90], {%f946, %f945, %f944, %f1086};
	abs.ftz.f32 	%f947, %f245;
	setp.gtu.ftz.f32	%p102, %f947, 0f7F800000;
	abs.ftz.f32 	%f948, %f246;
	setp.gtu.ftz.f32	%p103, %f948, 0f7F800000;
	or.pred  	%p104, %p102, %p103;
	abs.ftz.f32 	%f949, %f247;
	setp.gtu.ftz.f32	%p105, %f949, 0f7F800000;
	or.pred  	%p106, %p104, %p105;
	setp.eq.ftz.f32	%p107, %f947, 0f7F800000;
	or.pred  	%p108, %p106, %p107;
	setp.eq.ftz.f32	%p109, %f948, 0f7F800000;
	or.pred  	%p110, %p108, %p109;
	setp.eq.ftz.f32	%p111, %f949, 0f7F800000;
	or.pred  	%p112, %p110, %p111;
	selp.f32	%f267, 0f00000000, %f245, %p112;
	selp.f32	%f268, 0f00000000, %f246, %p112;
	selp.f32	%f269, 0f00000000, %f247, %p112;
	ld.const.u64 	%rd15, [params+40];
	mov.f32 	%f1088, %f1087;
	mov.f32 	%f1089, %f1087;
	mov.f32 	%f1090, %f1087;
	@%p89 bra 	BB4_116;

	cvta.to.global.u64 	%rd91, %rd15;
	add.s64 	%rd93, %rd91, %rd83;
	ld.global.v4.f32 	{%f1087, %f1088, %f1089, %f953}, [%rd93];
	add.ftz.f32 	%f1090, %f953, 0f00000000;

BB4_116:
	cvta.to.global.u64 	%rd94, %rd15;
	add.s64 	%rd96, %rd94, %rd83;
	add.ftz.f32 	%f955, %f269, %f1089;
	add.ftz.f32 	%f956, %f268, %f1088;
	add.ftz.f32 	%f957, %f267, %f1087;
	st.global.v4.f32 	[%rd96], {%f957, %f956, %f955, %f1090};
	setp.lt.u64	%p114, %rd12, 4294967296;
	@%p114 bra 	BB4_118;

	ld.const.f32 	%f979, [params+184];
	not.b32 	%r511, %r104;
	add.s32 	%r512, %r102, %r511;
	mad.lo.s32 	%r513, %r512, %r101, %r103;
	ld.const.v2.f32 	{%f958, %f959}, [params+80];
	sub.ftz.f32 	%f962, %f994, %f958;
	sub.ftz.f32 	%f963, %f993, %f959;
	ld.const.f32 	%f964, [params+88];
	sub.ftz.f32 	%f965, %f992, %f964;
	mul.ftz.f32 	%f966, %f963, %f963;
	fma.rn.ftz.f32 	%f967, %f962, %f962, %f966;
	fma.rn.ftz.f32 	%f968, %f965, %f965, %f967;
	sqrt.approx.ftz.f32 	%f969, %f968;
	mul.ftz.f32 	%f970, %f34, %f313;
	neg.ftz.f32 	%f971, %f970;
	mul.ftz.f32 	%f972, %f33, %f312;
	sub.ftz.f32 	%f973, %f971, %f972;
	mul.ftz.f32 	%f974, %f35, %f979;
	sub.ftz.f32 	%f975, %f973, %f974;
	ld.const.u64 	%rd97, [params+48];
	cvta.to.global.u64 	%rd98, %rd97;
	mul.wide.u32 	%rd99, %r513, 16;
	add.s64 	%rd100, %rd98, %rd99;
	mul.ftz.f32 	%f976, %f969, %f975;
	st.global.v4.f32 	[%rd100], {%f994, %f993, %f992, %f976};
	ld.const.u64 	%rd101, [params+56];
	cvta.to.global.u64 	%rd102, %rd101;
	mul.wide.u32 	%rd103, %r513, 8;
	add.s64 	%rd104, %rd102, %rd103;
	st.global.v2.u32 	[%rd104], {%r517, %r516};

BB4_118:
	ret;
}

	// .globl	__raygen__fisheye_chroma_camera
.visible .entry __raygen__fisheye_chroma_camera(

)
{
	.local .align 16 .b8 	__local_depot5[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<117>;
	.reg .f32 	%f<1111>;
	.reg .b32 	%r<553>;
	.reg .b64 	%rd<110>;


	mov.u64 	%SPL, __local_depot5;
	cvta.local.u64 	%SP, %SPL;
	add.u64 	%rd1, %SPL, 0;
	add.u64 	%rd2, %SPL, 64;
	add.u64 	%rd3, %SPL, 128;
	ld.const.v2.u32 	{%r101, %r102}, [params+64];
	// inline asm
	call (%r98), _optix_get_launch_index_x, ();
	// inline asm
	ld.const.u64 	%rd19, [params+16];
	cvta.to.global.u64 	%rd20, %rd19;
	mul.wide.u32 	%rd21, %r98, 8;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.v2.u32 	{%r103, %r104}, [%rd22];
	add.s32 	%r105, %r101, -1;
	setp.gt.s32	%p4, %r103, %r105;
	add.s32 	%r106, %r102, -1;
	setp.gt.s32	%p5, %r104, %r106;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB5_122;

	mad.lo.s32 	%r107, %r104, %r101, %r103;
	ld.const.u32 	%r108, [params+8];
	shl.b32 	%r109, %r108, 4;
	add.s32 	%r110, %r109, -1556008596;
	add.s32 	%r111, %r108, -1640531527;
	shr.u32 	%r112, %r108, 5;
	add.s32 	%r113, %r112, -939442524;
	xor.b32  	%r114, %r110, %r111;
	xor.b32  	%r115, %r114, %r113;
	add.s32 	%r116, %r107, %r115;
	shl.b32 	%r117, %r116, 4;
	add.s32 	%r118, %r117, -1383041155;
	add.s32 	%r119, %r116, -1640531527;
	xor.b32  	%r120, %r118, %r119;
	shr.u32 	%r121, %r116, 5;
	add.s32 	%r122, %r121, 2123724318;
	xor.b32  	%r123, %r120, %r122;
	add.s32 	%r124, %r123, %r108;
	shl.b32 	%r125, %r124, 4;
	add.s32 	%r126, %r125, -1556008596;
	add.s32 	%r127, %r124, 1013904242;
	shr.u32 	%r128, %r124, 5;
	add.s32 	%r129, %r128, -939442524;
	xor.b32  	%r130, %r126, %r127;
	xor.b32  	%r131, %r130, %r129;
	add.s32 	%r132, %r131, %r116;
	shl.b32 	%r133, %r132, 4;
	add.s32 	%r134, %r133, -1383041155;
	add.s32 	%r135, %r132, 1013904242;
	xor.b32  	%r136, %r134, %r135;
	shr.u32 	%r137, %r132, 5;
	add.s32 	%r138, %r137, 2123724318;
	xor.b32  	%r139, %r136, %r138;
	add.s32 	%r140, %r139, %r124;
	shl.b32 	%r141, %r140, 4;
	add.s32 	%r142, %r141, -1556008596;
	add.s32 	%r143, %r140, -626627285;
	shr.u32 	%r144, %r140, 5;
	add.s32 	%r145, %r144, -939442524;
	xor.b32  	%r146, %r142, %r143;
	xor.b32  	%r147, %r146, %r145;
	add.s32 	%r148, %r147, %r132;
	shl.b32 	%r149, %r148, 4;
	add.s32 	%r150, %r149, -1383041155;
	add.s32 	%r151, %r148, -626627285;
	xor.b32  	%r152, %r150, %r151;
	shr.u32 	%r153, %r148, 5;
	add.s32 	%r154, %r153, 2123724318;
	xor.b32  	%r155, %r152, %r154;
	add.s32 	%r156, %r155, %r140;
	shl.b32 	%r157, %r156, 4;
	add.s32 	%r158, %r157, -1556008596;
	add.s32 	%r159, %r156, 2027808484;
	shr.u32 	%r160, %r156, 5;
	add.s32 	%r161, %r160, -939442524;
	xor.b32  	%r162, %r158, %r159;
	xor.b32  	%r163, %r162, %r161;
	add.s32 	%r164, %r163, %r148;
	shl.b32 	%r165, %r164, 4;
	add.s32 	%r166, %r165, -1383041155;
	add.s32 	%r167, %r164, 2027808484;
	xor.b32  	%r168, %r166, %r167;
	shr.u32 	%r169, %r164, 5;
	add.s32 	%r170, %r169, 2123724318;
	xor.b32  	%r171, %r168, %r170;
	add.s32 	%r172, %r171, %r156;
	shl.b32 	%r173, %r172, 4;
	add.s32 	%r174, %r173, -1556008596;
	add.s32 	%r175, %r172, 387276957;
	shr.u32 	%r176, %r172, 5;
	add.s32 	%r177, %r176, -939442524;
	xor.b32  	%r178, %r174, %r175;
	xor.b32  	%r179, %r178, %r177;
	add.s32 	%r180, %r179, %r164;
	shl.b32 	%r181, %r180, 4;
	add.s32 	%r182, %r181, -1383041155;
	add.s32 	%r183, %r180, 387276957;
	xor.b32  	%r184, %r182, %r183;
	shr.u32 	%r185, %r180, 5;
	add.s32 	%r186, %r185, 2123724318;
	xor.b32  	%r187, %r184, %r186;
	add.s32 	%r188, %r187, %r172;
	shl.b32 	%r189, %r188, 4;
	add.s32 	%r190, %r189, -1556008596;
	add.s32 	%r191, %r188, -1253254570;
	shr.u32 	%r192, %r188, 5;
	add.s32 	%r193, %r192, -939442524;
	xor.b32  	%r194, %r190, %r191;
	xor.b32  	%r195, %r194, %r193;
	add.s32 	%r196, %r195, %r180;
	shl.b32 	%r197, %r196, 4;
	add.s32 	%r198, %r197, -1383041155;
	add.s32 	%r199, %r196, -1253254570;
	xor.b32  	%r200, %r198, %r199;
	shr.u32 	%r201, %r196, 5;
	add.s32 	%r202, %r201, 2123724318;
	xor.b32  	%r203, %r200, %r202;
	add.s32 	%r204, %r203, %r188;
	shl.b32 	%r205, %r204, 4;
	add.s32 	%r206, %r205, -1556008596;
	add.s32 	%r207, %r204, 1401181199;
	shr.u32 	%r208, %r204, 5;
	add.s32 	%r209, %r208, -939442524;
	xor.b32  	%r210, %r206, %r207;
	xor.b32  	%r211, %r210, %r209;
	add.s32 	%r212, %r211, %r196;
	shl.b32 	%r213, %r212, 4;
	add.s32 	%r214, %r213, -1383041155;
	add.s32 	%r215, %r212, 1401181199;
	xor.b32  	%r216, %r214, %r215;
	shr.u32 	%r217, %r212, 5;
	add.s32 	%r218, %r217, 2123724318;
	xor.b32  	%r219, %r216, %r218;
	add.s32 	%r220, %r219, %r204;
	shl.b32 	%r221, %r220, 4;
	add.s32 	%r222, %r221, -1556008596;
	add.s32 	%r223, %r220, -239350328;
	shr.u32 	%r224, %r220, 5;
	add.s32 	%r225, %r224, -939442524;
	xor.b32  	%r226, %r222, %r223;
	xor.b32  	%r227, %r226, %r225;
	add.s32 	%r228, %r227, %r212;
	shl.b32 	%r229, %r228, 4;
	add.s32 	%r230, %r229, -1383041155;
	add.s32 	%r231, %r228, -239350328;
	xor.b32  	%r232, %r230, %r231;
	shr.u32 	%r233, %r228, 5;
	add.s32 	%r234, %r233, 2123724318;
	xor.b32  	%r235, %r232, %r234;
	add.s32 	%r236, %r235, %r220;
	shl.b32 	%r237, %r236, 4;
	add.s32 	%r238, %r237, -1556008596;
	add.s32 	%r239, %r236, -1879881855;
	shr.u32 	%r240, %r236, 5;
	add.s32 	%r241, %r240, -939442524;
	xor.b32  	%r242, %r238, %r239;
	xor.b32  	%r243, %r242, %r241;
	add.s32 	%r244, %r243, %r228;
	shl.b32 	%r245, %r244, 4;
	add.s32 	%r246, %r245, -1383041155;
	add.s32 	%r247, %r244, -1879881855;
	xor.b32  	%r248, %r246, %r247;
	shr.u32 	%r249, %r244, 5;
	add.s32 	%r250, %r249, 2123724318;
	xor.b32  	%r251, %r248, %r250;
	add.s32 	%r252, %r251, %r236;
	shl.b32 	%r253, %r252, 4;
	add.s32 	%r254, %r253, -1556008596;
	add.s32 	%r255, %r252, 774553914;
	shr.u32 	%r256, %r252, 5;
	add.s32 	%r257, %r256, -939442524;
	xor.b32  	%r258, %r254, %r255;
	xor.b32  	%r259, %r258, %r257;
	add.s32 	%r260, %r259, %r244;
	shl.b32 	%r261, %r260, 4;
	add.s32 	%r262, %r261, -1383041155;
	add.s32 	%r263, %r260, 774553914;
	xor.b32  	%r264, %r262, %r263;
	shr.u32 	%r265, %r260, 5;
	add.s32 	%r266, %r265, 2123724318;
	xor.b32  	%r267, %r264, %r266;
	add.s32 	%r268, %r267, %r252;
	shl.b32 	%r269, %r268, 4;
	add.s32 	%r270, %r269, -1556008596;
	add.s32 	%r271, %r268, -865977613;
	shr.u32 	%r272, %r268, 5;
	add.s32 	%r273, %r272, -939442524;
	xor.b32  	%r274, %r270, %r271;
	xor.b32  	%r275, %r274, %r273;
	add.s32 	%r276, %r275, %r260;
	shl.b32 	%r277, %r276, 4;
	add.s32 	%r278, %r277, -1383041155;
	add.s32 	%r279, %r276, -865977613;
	xor.b32  	%r280, %r278, %r279;
	shr.u32 	%r281, %r276, 5;
	add.s32 	%r282, %r281, 2123724318;
	xor.b32  	%r283, %r280, %r282;
	add.s32 	%r284, %r283, %r268;
	shl.b32 	%r285, %r284, 4;
	add.s32 	%r286, %r285, -1556008596;
	add.s32 	%r287, %r284, 1788458156;
	shr.u32 	%r288, %r284, 5;
	add.s32 	%r289, %r288, -939442524;
	xor.b32  	%r290, %r286, %r287;
	xor.b32  	%r291, %r290, %r289;
	add.s32 	%r292, %r291, %r276;
	shl.b32 	%r293, %r292, 4;
	add.s32 	%r294, %r293, -1383041155;
	add.s32 	%r295, %r292, 1788458156;
	xor.b32  	%r296, %r294, %r295;
	shr.u32 	%r297, %r292, 5;
	add.s32 	%r298, %r297, 2123724318;
	xor.b32  	%r299, %r296, %r298;
	add.s32 	%r300, %r299, %r284;
	shl.b32 	%r301, %r300, 4;
	add.s32 	%r302, %r301, -1556008596;
	add.s32 	%r303, %r300, 147926629;
	shr.u32 	%r304, %r300, 5;
	add.s32 	%r305, %r304, -939442524;
	xor.b32  	%r306, %r302, %r303;
	xor.b32  	%r307, %r306, %r305;
	add.s32 	%r308, %r307, %r292;
	shl.b32 	%r309, %r308, 4;
	add.s32 	%r310, %r309, -1383041155;
	add.s32 	%r311, %r308, 147926629;
	xor.b32  	%r312, %r310, %r311;
	shr.u32 	%r313, %r308, 5;
	add.s32 	%r314, %r313, 2123724318;
	xor.b32  	%r315, %r312, %r314;
	add.s32 	%r316, %r315, %r300;
	shl.b32 	%r317, %r316, 4;
	add.s32 	%r318, %r317, -1556008596;
	add.s32 	%r319, %r316, -1492604898;
	shr.u32 	%r320, %r316, 5;
	add.s32 	%r321, %r320, -939442524;
	xor.b32  	%r322, %r318, %r319;
	xor.b32  	%r323, %r322, %r321;
	add.s32 	%r324, %r323, %r308;
	shl.b32 	%r325, %r324, 4;
	add.s32 	%r326, %r325, -1383041155;
	add.s32 	%r327, %r324, -1492604898;
	xor.b32  	%r328, %r326, %r327;
	shr.u32 	%r329, %r324, 5;
	add.s32 	%r330, %r329, 2123724318;
	xor.b32  	%r331, %r328, %r330;
	add.s32 	%r332, %r331, %r316;
	shl.b32 	%r333, %r332, 4;
	add.s32 	%r334, %r333, -1556008596;
	add.s32 	%r335, %r332, 1161830871;
	shr.u32 	%r336, %r332, 5;
	add.s32 	%r337, %r336, -939442524;
	xor.b32  	%r338, %r334, %r335;
	xor.b32  	%r339, %r338, %r337;
	add.s32 	%r340, %r339, %r324;
	shl.b32 	%r341, %r340, 4;
	add.s32 	%r342, %r341, -1383041155;
	add.s32 	%r343, %r340, 1161830871;
	xor.b32  	%r344, %r342, %r343;
	shr.u32 	%r345, %r340, 5;
	add.s32 	%r346, %r345, 2123724318;
	xor.b32  	%r347, %r344, %r346;
	add.s32 	%r348, %r347, %r332;
	shl.b32 	%r349, %r348, 4;
	add.s32 	%r350, %r349, -1556008596;
	add.s32 	%r351, %r348, -478700656;
	shr.u32 	%r352, %r348, 5;
	add.s32 	%r353, %r352, -939442524;
	xor.b32  	%r354, %r350, %r351;
	xor.b32  	%r355, %r354, %r353;
	add.s32 	%r356, %r355, %r340;
	mad.lo.s32 	%r357, %r356, 1664525, 1013904223;
	and.b32  	%r358, %r357, 16777215;
	cvt.rn.f32.u32	%f287, %r358;
	mov.f32 	%f288, 0f4B800000;
	div.approx.ftz.f32 	%f289, %f287, %f288;
	mad.lo.s32 	%r359, %r357, 1664525, 1013904223;
	and.b32  	%r360, %r359, 16777215;
	cvt.rn.f32.u32	%f290, %r360;
	div.approx.ftz.f32 	%f291, %f290, %f288;
	cvt.rn.f32.s32	%f292, %r103;
	add.ftz.f32 	%f293, %f292, %f289;
	cvt.rn.f32.s32	%f294, %r104;
	add.ftz.f32 	%f295, %f294, %f291;
	mad.lo.s32 	%r361, %r359, 1664525, 1013904223;
	and.b32  	%r362, %r361, 16777215;
	cvt.rn.f32.u32	%f296, %r362;
	div.approx.ftz.f32 	%f297, %f296, %f288;
	add.ftz.f32 	%f1, %f297, %f297;
	ld.const.v2.f32 	{%f298, %f299}, [params+184];
	add.ftz.f32 	%f3, %f1, 0fBF800000;
	mul.ftz.f32 	%f301, %f299, %f3;
	ld.const.f32 	%f302, [params+236];
	mul.ftz.f32 	%f303, %f302, %f3;
	mov.f32 	%f304, 0f3F800000;
	sub.ftz.f32 	%f305, %f304, %f301;
	sub.ftz.f32 	%f306, %f304, %f303;
	add.ftz.f32 	%f307, %f306, %f306;
	ld.const.v2.f32 	{%f308, %f309}, [params+136];
	mul.ftz.f32 	%f312, %f309, %f307;
	add.ftz.f32 	%f313, %f293, 0f3F000000;
	add.ftz.f32 	%f314, %f295, 0f3F000000;
	cvt.rn.f32.s32	%f315, %r101;
	div.approx.ftz.f32 	%f316, %f313, %f315;
	cvt.rn.f32.s32	%f317, %r102;
	div.approx.ftz.f32 	%f318, %f314, %f317;
	add.ftz.f32 	%f319, %f316, 0fBF000000;
	add.ftz.f32 	%f320, %f318, 0fBF000000;
	mul.ftz.f32 	%f321, %f319, %f312;
	mul.ftz.f32 	%f322, %f320, %f312;
	div.approx.ftz.f32 	%f323, %f315, %f317;
	mul.ftz.f32 	%f324, %f323, %f321;
	sin.approx.ftz.f32 	%f325, %f324;
	neg.ftz.f32 	%f326, %f325;
	ld.const.v2.f32 	{%f327, %f328}, [params+144];
	mul.ftz.f32 	%f329, %f327, %f326;
	mul.ftz.f32 	%f330, %f328, %f326;
	ld.const.f32 	%f6, [params+152];
	mul.ftz.f32 	%f331, %f6, %f326;
	cos.approx.ftz.f32 	%f332, %f324;
	ld.const.v2.f32 	{%f333, %f334}, [params+176];
	mul.ftz.f32 	%f335, %f332, %f333;
	mul.ftz.f32 	%f336, %f332, %f334;
	mul.ftz.f32 	%f337, %f332, %f298;
	sub.ftz.f32 	%f338, %f329, %f335;
	sub.ftz.f32 	%f339, %f330, %f336;
	sub.ftz.f32 	%f340, %f331, %f337;
	sin.approx.ftz.f32 	%f341, %f322;
	neg.ftz.f32 	%f342, %f341;
	ld.const.v2.f32 	{%f343, %f344}, [params+160];
	mul.ftz.f32 	%f345, %f343, %f342;
	mul.ftz.f32 	%f346, %f344, %f342;
	ld.const.f32 	%f11, [params+168];
	mul.ftz.f32 	%f347, %f11, %f342;
	cos.approx.ftz.f32 	%f348, %f322;
	mul.ftz.f32 	%f349, %f348, %f333;
	mul.ftz.f32 	%f350, %f348, %f334;
	mul.ftz.f32 	%f351, %f348, %f298;
	sub.ftz.f32 	%f352, %f345, %f349;
	sub.ftz.f32 	%f353, %f346, %f350;
	sub.ftz.f32 	%f354, %f347, %f351;
	ld.const.v2.f32 	{%f355, %f356}, [params+80];
	ld.const.v2.f32 	{%f357, %f358}, [params+88];
	mul.ftz.f32 	%f360, %f305, %f358;
	ld.const.v2.f32 	{%f361, %f362}, [params+128];
	mul.ftz.f32 	%f365, %f362, %f362;
	fma.rn.ftz.f32 	%f366, %f361, %f361, %f365;
	fma.rn.ftz.f32 	%f367, %f308, %f308, %f366;
	sqrt.approx.ftz.f32 	%f368, %f367;
	mul.ftz.f32 	%f369, %f360, %f368;
	add.ftz.f32 	%f370, %f338, %f352;
	add.ftz.f32 	%f371, %f339, %f353;
	add.ftz.f32 	%f372, %f340, %f354;
	mul.ftz.f32 	%f373, %f371, %f371;
	fma.rn.ftz.f32 	%f374, %f370, %f370, %f373;
	fma.rn.ftz.f32 	%f375, %f372, %f372, %f374;
	rsqrt.approx.ftz.f32 	%f376, %f375;
	mul.ftz.f32 	%f377, %f370, %f376;
	mul.ftz.f32 	%f378, %f371, %f376;
	mul.ftz.f32 	%f379, %f372, %f376;
	fma.rn.ftz.f32 	%f15, %f369, %f377, %f355;
	fma.rn.ftz.f32 	%f16, %f369, %f378, %f356;
	fma.rn.ftz.f32 	%f17, %f369, %f379, %f357;
	mad.lo.s32 	%r363, %r361, 1664525, 1013904223;
	and.b32  	%r364, %r363, 16777215;
	cvt.rn.f32.u32	%f380, %r364;
	div.approx.ftz.f32 	%f381, %f380, %f288;
	mad.lo.s32 	%r365, %r363, 1664525, 1013904223;
	add.u64 	%rd24, %SPL, 144;
	add.s64 	%rd5, %rd24, 28;
	st.local.u32 	[%rd24+28], %r365;
	and.b32  	%r366, %r365, 16777215;
	cvt.rn.f32.u32	%f382, %r366;
	div.approx.ftz.f32 	%f383, %f382, %f288;
	fma.rn.ftz.f32 	%f18, %f381, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f1002, %f383, 0f40000000, 0fBF800000;
	neg.ftz.f32 	%f384, %f1002;
	setp.gt.ftz.f32	%p7, %f18, %f384;
	@%p7 bra 	BB5_7;
	bra.uni 	BB5_2;

BB5_7:
	setp.gt.ftz.f32	%p10, %f18, %f1002;
	@%p10 bra 	BB5_9;
	bra.uni 	BB5_8;

BB5_9:
	div.approx.ftz.f32 	%f999, %f1002, %f18;
	mov.f32 	%f1002, %f18;
	bra.uni 	BB5_10;

BB5_2:
	setp.lt.ftz.f32	%p8, %f18, %f1002;
	@%p8 bra 	BB5_5;
	bra.uni 	BB5_3;

BB5_5:
	div.approx.ftz.f32 	%f389, %f1002, %f18;
	add.ftz.f32 	%f390, %f389, 0f40800000;
	mul.ftz.f32 	%f997, %f390, 0f3F490FDB;
	mov.f32 	%f1002, %f18;
	bra.uni 	BB5_6;

BB5_8:
	div.approx.ftz.f32 	%f391, %f18, %f1002;
	mov.f32 	%f392, 0f40000000;
	sub.ftz.f32 	%f999, %f392, %f391;

BB5_10:
	mul.ftz.f32 	%f997, %f999, 0f3F490FDB;
	bra.uni 	BB5_11;

BB5_3:
	mov.f32 	%f997, 0f00000000;
	setp.eq.ftz.f32	%p9, %f1002, 0f00000000;
	@%p9 bra 	BB5_6;

	div.approx.ftz.f32 	%f386, %f18, %f1002;
	mov.f32 	%f387, 0f40C00000;
	sub.ftz.f32 	%f388, %f387, %f386;
	mul.ftz.f32 	%f997, %f388, 0f3F490FDB;

BB5_6:
	neg.ftz.f32 	%f1002, %f1002;

BB5_11:
	ld.const.f32 	%f995, [params+152];
	ld.const.f32 	%f994, [params+168];
	ld.const.f32 	%f393, [params+108];
	sub.ftz.f32 	%f395, %f304, %f393;
	fma.rn.ftz.f32 	%f396, %f395, %f1002, %f393;
	cos.approx.ftz.f32 	%f397, %f997;
	mul.ftz.f32 	%f398, %f397, %f396;
	sin.approx.ftz.f32 	%f399, %f997;
	mul.ftz.f32 	%f400, %f396, %f399;
	mul.ftz.f32 	%f401, %f400, %f343;
	mul.ftz.f32 	%f402, %f400, %f344;
	mul.ftz.f32 	%f403, %f400, %f994;
	fma.rn.ftz.f32 	%f404, %f398, %f327, %f401;
	fma.rn.ftz.f32 	%f405, %f398, %f328, %f402;
	fma.rn.ftz.f32 	%f406, %f398, %f995, %f403;
	ld.const.f32 	%f407, [params+124];
	fma.rn.ftz.f32 	%f32, %f407, %f404, %f355;
	fma.rn.ftz.f32 	%f33, %f407, %f405, %f356;
	fma.rn.ftz.f32 	%f34, %f407, %f406, %f357;
	sub.ftz.f32 	%f408, %f15, %f32;
	sub.ftz.f32 	%f409, %f16, %f33;
	sub.ftz.f32 	%f410, %f17, %f34;
	mul.ftz.f32 	%f411, %f409, %f409;
	fma.rn.ftz.f32 	%f412, %f408, %f408, %f411;
	fma.rn.ftz.f32 	%f413, %f410, %f410, %f412;
	rsqrt.approx.ftz.f32 	%f414, %f413;
	mul.ftz.f32 	%f35, %f414, %f408;
	mul.ftz.f32 	%f36, %f414, %f409;
	mul.ftz.f32 	%f37, %f414, %f410;
	mov.u32 	%r540, 268435456;
	st.local.u32 	[%rd5+-16], %r540;
	st.local.v2.f32 	[%rd5+68], {%f32, %f33};
	st.local.f32 	[%rd5+76], %f34;
	st.local.v2.f32 	[%rd5+100], {%f35, %f36};
	st.local.f32 	[%rd5+108], %f37;
	setp.gt.ftz.f32	%p11, %f1, 0f3F800000;
	@%p11 bra 	BB5_13;
	bra.uni 	BB5_12;

BB5_13:
	add.ftz.f32 	%f996, %f1, 0fBF800000;
	add.ftz.f32 	%f419, %f996, %f996;
	mov.f32 	%f420, 0f40000000;
	sub.ftz.f32 	%f1075, %f420, %f419;
	add.ftz.f32 	%f1076, %f419, %f419;
	mov.f32 	%f1074, 0f00000000;
	bra.uni 	BB5_14;

BB5_12:
	add.ftz.f32 	%f1075, %f1, %f1;
	mov.f32 	%f416, 0f40000000;
	sub.ftz.f32 	%f417, %f416, %f1075;
	add.ftz.f32 	%f1074, %f417, %f417;
	mov.f32 	%f1076, 0f00000000;

BB5_14:
	st.local.v2.f32 	[%rd5+20], {%f1074, %f1075};
	st.local.f32 	[%rd5+28], %f1076;
	st.local.f32 	[%rd5+112], %f1;
	mov.u32 	%r523, 285212672;
	mov.u32 	%r371, 0;
	st.local.v4.u32 	[%rd24], {%r371, %r371, %r371, %r523};
	st.local.v2.f32 	[%rd5+-12], {%f304, %f304};
	mov.u32 	%r372, 1065353216;
	st.local.u32 	[%rd5+-4], %r372;
	mov.f32 	%f1014, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f304, %f304, %f304, %f1014};
	st.local.u32 	[%rd5+48], %r371;
	st.local.v4.f32 	[%rd5+116], {%f1014, %f1014, %f1014, %f304};
	st.local.v4.u32 	[%rd5+4], {%r371, %r371, %r372, %r371};
	st.local.u32 	[%rd5+96], %r372;
	ld.const.u32 	%r525, [params+244];
	setp.eq.s32	%p13, %r525, 0;
	mov.u32 	%r520, -1;
	mov.pred 	%p116, 0;
	mov.u32 	%r519, %r520;
	mov.f32 	%f1013, %f1014;
	mov.f32 	%f1012, %f1014;
	mov.f32 	%f1029, %f1014;
	mov.f32 	%f1030, %f1014;
	mov.f32 	%f1031, %f1014;
	@%p13 bra 	BB5_44;

	add.u64 	%rd105, %SP, 144;
	ld.const.u64 	%rd6, [params+272];
	ld.const.f32 	%f45, [params+76];
	shr.u64 	%rd28, %rd105, 32;
	cvt.u32.u64	%r6, %rd28;
	cvt.u32.u64	%r7, %rd105;
	ld.const.v2.u32 	{%r377, %r525}, [params+240];
	ld.const.v2.f32 	{%f434, %f435}, [params+224];
	mov.u32 	%r524, -1;
	mov.f32 	%f1031, 0f00000000;
	ld.const.f32 	%f48, [params+232];
	mov.f32 	%f1006, %f1076;
	mov.f32 	%f1007, %f1075;
	mov.f32 	%f1008, %f1074;
	mov.f32 	%f1030, %f1031;
	mov.f32 	%f1029, %f1031;
	mov.f32 	%f1012, %f1031;
	mov.f32 	%f1013, %f1031;
	mov.f32 	%f1014, %f1031;
	mov.u32 	%r519, %r524;
	mov.u32 	%r520, %r524;

BB5_16:
	ld.local.v4.f32 	{%f437, %f438, %f439, %f440}, [%rd5+100];
	neg.ftz.f32 	%f444, %f439;
	neg.ftz.f32 	%f445, %f438;
	neg.ftz.f32 	%f446, %f437;
	st.local.v2.f32 	[%rd5+84], {%f446, %f445};
	st.local.f32 	[%rd5+92], %f444;
	st.local.v2.f32 	[%rd5+132], {%f304, %f304};
	mov.u32 	%r379, 1510874058;
	st.local.u32 	[%rd5+80], %r379;
	and.b32  	%r14, %r523, 822083586;
	st.local.u32 	[%rd5+-16], %r14;
	mov.f32 	%f1015, 0f5A0E1BCA;
	setp.lt.s32	%p14, %r524, 0;
	@%p14 bra 	BB5_21;

	or.b32  	%r380, %r14, 4096;
	st.local.u32 	[%rd5+-16], %r380;
	mul.wide.s32 	%rd29, %r524, 16;
	add.s64 	%rd7, %rd1, %rd29;
	ld.local.v4.f32 	{%f448, %f449, %f450, %f451}, [%rd7];
	add.s64 	%rd30, %rd2, %rd29;
	ld.local.v4.f32 	{%f456, %f457, %f458, %f459}, [%rd30];
	st.local.v4.f32 	[%rd5+52], {%f456, %f457, %f458, %f459};
	mul.wide.s32 	%rd31, %r524, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.local.f32 	%f58, [%rd32];
	st.local.v4.f32 	[%rd5+36], {%f448, %f449, %f450, %f58};
	st.local.f32 	[%rd5+132], %f451;
	add.s32 	%r381, %r524, -1;
	setp.lt.s32	%p15, %r381, 0;
	@%p15 bra 	BB5_19;

	ld.local.f32 	%f464, [%rd7+-4];
	st.local.f32 	[%rd5+136], %f464;

BB5_19:
	setp.leu.ftz.f32	%p16, %f58, 0f00000000;
	@%p16 bra 	BB5_21;

	ld.local.u32 	%r382, [%rd5];
	mad.lo.s32 	%r383, %r382, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r383;
	and.b32  	%r384, %r383, 16777215;
	cvt.rn.f32.u32	%f466, %r384;
	div.approx.ftz.f32 	%f468, %f466, %f288;
	lg2.approx.ftz.f32 	%f469, %f468;
	mul.ftz.f32 	%f470, %f469, 0fBF317218;
	mul.ftz.f32 	%f1015, %f470, %f58;

BB5_21:
	ld.local.v4.f32 	{%f480, %f481, %f482, %f483}, [%rd5+68];
	mov.u32 	%r389, 1;
	mov.u32 	%r392, 2;
	ld.local.v4.f32 	{%f484, %f485, %f486, %f487}, [%rd5+100];
	mov.u32 	%r397, -1;
	mov.f32 	%f479, 0f00000000;
	// inline asm
	call (%r385, %r386, %r387, %r388), _optix_trace_4, (%rd6, %f480, %f481, %f482, %f484, %f485, %f486, %f45, %f1015, %f479, %r389, %r371, %r371, %r392, %r371, %r6, %r7, %r397, %r397);
	// inline asm
	ld.local.u32 	%r19, [%rd5+16];
	add.s32 	%r398, %r19, 1;
	st.local.u32 	[%rd5+16], %r398;
	setp.ne.s32	%p17, %r19, 0;
	@%p17 bra 	BB5_23;

	ld.local.v4.f32 	{%f488, %f489, %f490, %f491}, [%rd5+68];
	add.ftz.f32 	%f1014, %f1014, %f488;
	add.ftz.f32 	%f1013, %f1013, %f489;
	add.ftz.f32 	%f1012, %f1012, %f490;
	mov.u32 	%r520, %r387;
	mov.u32 	%r519, %r388;

BB5_23:
	ld.local.u32 	%r24, [%rd5+-16];
	and.b32  	%r523, %r24, -805306369;
	st.local.u32 	[%rd5+-16], %r523;
	and.b32  	%r399, %r24, 4096;
	setp.eq.s32	%p18, %r399, 0;
	@%p18 bra 	BB5_31;

	and.b32  	%r26, %r24, 512;
	setp.eq.s32	%p19, %r26, 0;
	@%p19 bra 	BB5_27;
	bra.uni 	BB5_25;

BB5_27:
	ld.local.f32 	%f1015, [%rd5+80];
	bra.uni 	BB5_28;

BB5_25:
	st.local.f32 	[%rd5+80], %f1015;
	ld.local.v4.f32 	{%f495, %f496, %f497, %f498}, [%rd5+100];
	ld.local.v4.f32 	{%f502, %f503, %f504, %f505}, [%rd5+68];
	fma.rn.ftz.f32 	%f509, %f1015, %f496, %f503;
	fma.rn.ftz.f32 	%f510, %f1015, %f495, %f502;
	st.local.v2.f32 	[%rd5+68], {%f510, %f509};
	fma.rn.ftz.f32 	%f511, %f1015, %f497, %f504;
	st.local.f32 	[%rd5+76], %f511;
	setp.lt.u32	%p20, %r398, %r525;
	@%p20 bra 	BB5_28;

	ld.local.v4.f32 	{%f512, %f513, %f514, %f515}, [%rd24];
	add.ftz.f32 	%f519, %f435, %f513;
	add.ftz.f32 	%f520, %f434, %f512;
	st.local.v2.f32 	[%rd24], {%f520, %f519};
	add.ftz.f32 	%f521, %f48, %f514;
	st.local.f32 	[%rd5+-20], %f521;

BB5_28:
	ld.local.v4.f32 	{%f522, %f523, %f524, %f525}, [%rd5+36];
	neg.ftz.f32 	%f529, %f1015;
	mul.ftz.f32 	%f530, %f522, %f529;
	mul.ftz.f32 	%f531, %f523, %f529;
	mul.ftz.f32 	%f532, %f524, %f529;
	mul.ftz.f32 	%f533, %f530, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f69, %f533;
	mul.ftz.f32 	%f534, %f531, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f70, %f534;
	mul.ftz.f32 	%f535, %f532, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f71, %f535;
	mul.ftz.f32 	%f1008, %f1008, %f69;
	mul.ftz.f32 	%f1007, %f1007, %f70;
	mul.ftz.f32 	%f1006, %f1006, %f71;
	and.b32  	%r401, %r24, 16777216;
	setp.eq.s32	%p21, %r401, 0;
	@%p21 bra 	BB5_31;

	ld.local.v4.f32 	{%f536, %f537, %f538, %f539}, [%rd5+-12];
	mul.ftz.f32 	%f543, %f70, %f537;
	mul.ftz.f32 	%f544, %f69, %f536;
	st.local.v2.f32 	[%rd5+-12], {%f544, %f543};
	mul.ftz.f32 	%f545, %f71, %f538;
	st.local.f32 	[%rd5+-4], %f545;
	@%p19 bra 	BB5_31;

	and.b32  	%r523, %r24, -822083585;
	st.local.u32 	[%rd5+-16], %r523;

BB5_31:
	ld.local.v4.f32 	{%f546, %f547, %f548, %f549}, [%rd24];
	fma.rn.ftz.f32 	%f1029, %f1008, %f546, %f1029;
	fma.rn.ftz.f32 	%f1030, %f1007, %f547, %f1030;
	fma.rn.ftz.f32 	%f1031, %f1006, %f548, %f1031;
	setp.lt.s32	%p23, %r523, 0;
	@%p23 bra 	BB5_43;

	ld.local.f32 	%f553, [%rd5+32];
	setp.le.ftz.f32	%p24, %f553, 0f00000000;
	@%p24 bra 	BB5_43;

	ld.local.v2.f32 	{%f554, %f555}, [%rd5+20];
	setp.neu.ftz.f32	%p25, %f554, 0f00000000;
	setp.neu.ftz.f32	%p26, %f555, 0f00000000;
	or.pred  	%p27, %p25, %p26;
	@%p27 bra 	BB5_35;

	ld.local.f32 	%f556, [%rd5+28];
	setp.eq.ftz.f32	%p28, %f556, 0f00000000;
	@%p28 bra 	BB5_43;

BB5_35:
	mul.ftz.f32 	%f1008, %f1008, %f554;
	mul.ftz.f32 	%f1007, %f1007, %f555;
	ld.local.f32 	%f557, [%rd5+28];
	mul.ftz.f32 	%f1006, %f1006, %f557;
	setp.ge.u32	%p29, %r377, %r398;
	@%p29 bra 	BB5_38;

	max.ftz.f32 	%f558, %f1008, %f1007;
	max.ftz.f32 	%f86, %f558, %f1006;
	ld.local.u32 	%r403, [%rd5];
	mad.lo.s32 	%r404, %r403, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r404;
	and.b32  	%r405, %r404, 16777215;
	cvt.rn.f32.u32	%f559, %r405;
	div.approx.ftz.f32 	%f561, %f559, %f288;
	setp.lt.ftz.f32	%p30, %f86, %f561;
	@%p30 bra 	BB5_43;

	rcp.approx.ftz.f32 	%f562, %f86;
	mul.ftz.f32 	%f1008, %f1008, %f562;
	mul.ftz.f32 	%f1007, %f1007, %f562;
	mul.ftz.f32 	%f1006, %f1006, %f562;

BB5_38:
	and.b32  	%r406, %r523, 288;
	setp.ne.s32	%p31, %r406, 256;
	@%p31 bra 	BB5_42;

	and.b32  	%r407, %r523, 16;
	setp.eq.s32	%p32, %r407, 0;
	@%p32 bra 	BB5_41;
	bra.uni 	BB5_40;

BB5_41:
	add.s32 	%r418, %r524, -1;
	max.s32 	%r524, %r418, %r397;
	bra.uni 	BB5_42;

BB5_40:
	add.s32 	%r408, %r524, 1;
	mov.u32 	%r409, 3;
	min.s32 	%r524, %r408, %r409;
	mul.wide.s32 	%rd38, %r524, 16;
	add.s64 	%rd39, %rd1, %rd38;
	ld.local.v4.u32 	{%r410, %r411, %r412, %r413}, [%rd5+116];
	st.local.v4.u32 	[%rd39], {%r410, %r411, %r412, %r413};
	ld.local.v4.f32 	{%f563, %f564, %f565, %f566}, [%rd5+52];
	add.s64 	%rd40, %rd2, %rd38;
	st.local.v4.f32 	[%rd40], {%f563, %f564, %f565, %f566};
	ld.local.f32 	%f571, [%rd5+48];
	mul.wide.s32 	%rd41, %r524, 4;
	add.s64 	%rd42, %rd3, %rd41;
	st.local.f32 	[%rd42], %f571;

BB5_42:
	setp.lt.u32	%p33, %r398, %r525;
	@%p33 bra 	BB5_16;

BB5_43:
	setp.gt.s32	%p116, %r19, 0;

BB5_44:
	ld.local.v4.f32 	{%f1090, %f1091, %f1092, %f575}, [%rd5+-12];
	ld.local.v4.f32 	{%f1087, %f1088, %f1089, %f579}, [%rd5+4];
	@!%p116 bra 	BB5_114;
	bra.uni 	BB5_45;

BB5_45:
	ld.local.f32 	%f1058, [%rd5+96];
	setp.geu.ftz.f32	%p34, %f1058, 0f3F800000;
	@%p34 bra 	BB5_114;

	st.local.v2.f32 	[%rd5+68], {%f32, %f33};
	st.local.f32 	[%rd5+76], %f34;
	st.local.v2.f32 	[%rd5+20], {%f1074, %f1075};
	st.local.f32 	[%rd5+28], %f1076;
	st.local.v4.f32 	[%rd5+100], {%f35, %f36, %f37, %f1};
	mov.u32 	%r57, 553648128;
	st.local.v4.u32 	[%rd24], {%r371, %r371, %r371, %r57};
	st.local.v2.f32 	[%rd5+-12], {%f304, %f304};
	st.local.u32 	[%rd5+-4], %r372;
	mov.f32 	%f1055, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f304, %f304, %f304, %f1055};
	st.local.u32 	[%rd5+48], %r371;
	st.local.v4.f32 	[%rd5+116], {%f1055, %f1055, %f1055, %f304};
	st.local.v4.u32 	[%rd5+4], {%r371, %r371, %r372, %r371};
	st.local.u32 	[%rd5+96], %r372;
	setp.eq.s32	%p35, %r525, 0;
	@%p35 bra 	BB5_47;

	add.u64 	%rd106, %SP, 144;
	ld.const.u64 	%rd8, [params+272];
	ld.const.f32 	%f106, [params+76];
	shr.u64 	%rd46, %rd106, 32;
	cvt.u32.u64	%r35, %rd46;
	cvt.u32.u64	%r36, %rd106;
	ld.const.v2.u32 	{%r426, %r525}, [params+240];
	ld.const.v2.f32 	{%f587, %f588}, [params+224];
	mov.f32 	%f1057, 0f00000000;
	mov.u32 	%r40, -1;
	mov.u32 	%r57, 553648128;
	ld.const.f32 	%f109, [params+232];
	mov.f32 	%f1048, %f1076;
	mov.f32 	%f1047, %f1075;
	mov.f32 	%f1046, %f1074;
	mov.f32 	%f1056, %f1057;
	mov.f32 	%f1055, %f1057;

BB5_49:
	ld.local.v4.f32 	{%f590, %f591, %f592, %f593}, [%rd5+100];
	neg.ftz.f32 	%f597, %f592;
	neg.ftz.f32 	%f598, %f591;
	neg.ftz.f32 	%f599, %f590;
	st.local.v2.f32 	[%rd5+84], {%f599, %f598};
	st.local.f32 	[%rd5+92], %f597;
	st.local.v2.f32 	[%rd5+132], {%f304, %f304};
	mov.u32 	%r428, 1510874058;
	st.local.u32 	[%rd5+80], %r428;
	and.b32  	%r43, %r57, 822083586;
	st.local.u32 	[%rd5+-16], %r43;
	mov.f32 	%f1041, 0f5A0E1BCA;
	setp.lt.s32	%p36, %r40, 0;
	@%p36 bra 	BB5_54;

	or.b32  	%r429, %r43, 4096;
	st.local.u32 	[%rd5+-16], %r429;
	mul.wide.s32 	%rd47, %r40, 16;
	add.s64 	%rd9, %rd1, %rd47;
	ld.local.v4.f32 	{%f601, %f602, %f603, %f604}, [%rd9];
	add.s64 	%rd48, %rd2, %rd47;
	ld.local.v4.f32 	{%f609, %f610, %f611, %f612}, [%rd48];
	st.local.v4.f32 	[%rd5+52], {%f609, %f610, %f611, %f612};
	mul.wide.s32 	%rd49, %r40, 4;
	add.s64 	%rd50, %rd3, %rd49;
	ld.local.f32 	%f119, [%rd50];
	st.local.v4.f32 	[%rd5+36], {%f601, %f602, %f603, %f119};
	st.local.f32 	[%rd5+132], %f604;
	add.s32 	%r430, %r40, -1;
	setp.lt.s32	%p37, %r430, 0;
	@%p37 bra 	BB5_52;

	ld.local.f32 	%f617, [%rd9+-4];
	st.local.f32 	[%rd5+136], %f617;

BB5_52:
	setp.leu.ftz.f32	%p38, %f119, 0f00000000;
	@%p38 bra 	BB5_54;

	ld.local.u32 	%r431, [%rd5];
	mad.lo.s32 	%r432, %r431, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r432;
	and.b32  	%r433, %r432, 16777215;
	cvt.rn.f32.u32	%f619, %r433;
	div.approx.ftz.f32 	%f621, %f619, %f288;
	lg2.approx.ftz.f32 	%f622, %f621;
	mul.ftz.f32 	%f623, %f622, 0fBF317218;
	mul.ftz.f32 	%f1041, %f623, %f119;

BB5_54:
	ld.local.v4.f32 	{%f633, %f634, %f635, %f636}, [%rd5+68];
	mov.u32 	%r438, 1;
	mov.u32 	%r441, 2;
	ld.local.v4.f32 	{%f637, %f638, %f639, %f640}, [%rd5+100];
	mov.u32 	%r446, -1;
	mov.f32 	%f632, 0f00000000;
	// inline asm
	call (%r434, %r435, %r436, %r437), _optix_trace_4, (%rd8, %f633, %f634, %f635, %f637, %f638, %f639, %f106, %f1041, %f632, %r438, %r371, %r371, %r441, %r371, %r35, %r36, %r446, %r446);
	// inline asm
	ld.local.u32 	%r447, [%rd5+16];
	add.s32 	%r48, %r447, 1;
	st.local.u32 	[%rd5+16], %r48;
	setp.ne.s32	%p39, %r447, 0;
	@%p39 bra 	BB5_56;

	ld.local.v4.f32 	{%f641, %f642, %f643, %f644}, [%rd5+68];
	add.ftz.f32 	%f1014, %f1014, %f641;
	add.ftz.f32 	%f1013, %f1013, %f642;
	add.ftz.f32 	%f1012, %f1012, %f643;
	mov.u32 	%r520, %r436;
	mov.u32 	%r519, %r437;

BB5_56:
	ld.local.u32 	%r53, [%rd5+-16];
	and.b32  	%r57, %r53, -805306369;
	st.local.u32 	[%rd5+-16], %r57;
	and.b32  	%r448, %r53, 4096;
	setp.eq.s32	%p40, %r448, 0;
	@%p40 bra 	BB5_64;

	and.b32  	%r55, %r53, 512;
	setp.eq.s32	%p41, %r55, 0;
	@%p41 bra 	BB5_60;
	bra.uni 	BB5_58;

BB5_60:
	ld.local.f32 	%f1041, [%rd5+80];
	bra.uni 	BB5_61;

BB5_58:
	st.local.f32 	[%rd5+80], %f1041;
	ld.local.v4.f32 	{%f648, %f649, %f650, %f651}, [%rd5+100];
	ld.local.v4.f32 	{%f655, %f656, %f657, %f658}, [%rd5+68];
	fma.rn.ftz.f32 	%f662, %f1041, %f649, %f656;
	fma.rn.ftz.f32 	%f663, %f1041, %f648, %f655;
	st.local.v2.f32 	[%rd5+68], {%f663, %f662};
	fma.rn.ftz.f32 	%f664, %f1041, %f650, %f657;
	st.local.f32 	[%rd5+76], %f664;
	setp.lt.u32	%p42, %r48, %r525;
	@%p42 bra 	BB5_61;

	ld.local.v4.f32 	{%f665, %f666, %f667, %f668}, [%rd24];
	add.ftz.f32 	%f672, %f588, %f666;
	add.ftz.f32 	%f673, %f587, %f665;
	st.local.v2.f32 	[%rd24], {%f673, %f672};
	add.ftz.f32 	%f674, %f109, %f667;
	st.local.f32 	[%rd5+-20], %f674;

BB5_61:
	ld.local.v4.f32 	{%f675, %f676, %f677, %f678}, [%rd5+36];
	neg.ftz.f32 	%f682, %f1041;
	mul.ftz.f32 	%f683, %f675, %f682;
	mul.ftz.f32 	%f684, %f676, %f682;
	mul.ftz.f32 	%f685, %f677, %f682;
	mul.ftz.f32 	%f686, %f683, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f130, %f686;
	mul.ftz.f32 	%f687, %f684, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f131, %f687;
	mul.ftz.f32 	%f688, %f685, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f132, %f688;
	mul.ftz.f32 	%f1046, %f1046, %f130;
	mul.ftz.f32 	%f1047, %f1047, %f131;
	mul.ftz.f32 	%f1048, %f1048, %f132;
	and.b32  	%r449, %r53, 16777216;
	setp.eq.s32	%p43, %r449, 0;
	@%p43 bra 	BB5_64;

	ld.local.v4.f32 	{%f689, %f690, %f691, %f692}, [%rd5+-12];
	mul.ftz.f32 	%f696, %f131, %f690;
	mul.ftz.f32 	%f697, %f130, %f689;
	st.local.v2.f32 	[%rd5+-12], {%f697, %f696};
	mul.ftz.f32 	%f698, %f132, %f691;
	st.local.f32 	[%rd5+-4], %f698;
	@%p41 bra 	BB5_64;

	and.b32  	%r57, %r53, -822083585;
	st.local.u32 	[%rd5+-16], %r57;

BB5_64:
	ld.local.v4.f32 	{%f699, %f700, %f701, %f702}, [%rd24];
	fma.rn.ftz.f32 	%f1057, %f1046, %f699, %f1057;
	fma.rn.ftz.f32 	%f1056, %f1047, %f700, %f1056;
	fma.rn.ftz.f32 	%f1055, %f1048, %f701, %f1055;
	setp.lt.s32	%p45, %r57, 0;
	@%p45 bra 	BB5_76;

	ld.local.f32 	%f706, [%rd5+32];
	setp.le.ftz.f32	%p46, %f706, 0f00000000;
	@%p46 bra 	BB5_76;

	ld.local.v2.f32 	{%f707, %f708}, [%rd5+20];
	setp.neu.ftz.f32	%p47, %f707, 0f00000000;
	setp.neu.ftz.f32	%p48, %f708, 0f00000000;
	or.pred  	%p49, %p47, %p48;
	@%p49 bra 	BB5_68;

	ld.local.f32 	%f709, [%rd5+28];
	setp.eq.ftz.f32	%p50, %f709, 0f00000000;
	@%p50 bra 	BB5_76;

BB5_68:
	mul.ftz.f32 	%f1046, %f1046, %f707;
	mul.ftz.f32 	%f1047, %f1047, %f708;
	ld.local.f32 	%f710, [%rd5+28];
	mul.ftz.f32 	%f1048, %f1048, %f710;
	setp.ge.u32	%p51, %r426, %r48;
	@%p51 bra 	BB5_71;

	max.ftz.f32 	%f711, %f1046, %f1047;
	max.ftz.f32 	%f147, %f711, %f1048;
	ld.local.u32 	%r450, [%rd5];
	mad.lo.s32 	%r451, %r450, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r451;
	and.b32  	%r452, %r451, 16777215;
	cvt.rn.f32.u32	%f712, %r452;
	div.approx.ftz.f32 	%f714, %f712, %f288;
	setp.lt.ftz.f32	%p52, %f147, %f714;
	@%p52 bra 	BB5_76;

	rcp.approx.ftz.f32 	%f715, %f147;
	mul.ftz.f32 	%f1046, %f1046, %f715;
	mul.ftz.f32 	%f1047, %f1047, %f715;
	mul.ftz.f32 	%f1048, %f1048, %f715;

BB5_71:
	and.b32  	%r453, %r57, 288;
	setp.ne.s32	%p53, %r453, 256;
	@%p53 bra 	BB5_75;

	and.b32  	%r454, %r57, 16;
	setp.eq.s32	%p54, %r454, 0;
	@%p54 bra 	BB5_74;
	bra.uni 	BB5_73;

BB5_74:
	add.s32 	%r465, %r40, -1;
	max.s32 	%r40, %r465, %r446;
	bra.uni 	BB5_75;

BB5_73:
	add.s32 	%r455, %r40, 1;
	mov.u32 	%r456, 3;
	min.s32 	%r40, %r455, %r456;
	mul.wide.s32 	%rd56, %r40, 16;
	add.s64 	%rd57, %rd1, %rd56;
	ld.local.v4.u32 	{%r457, %r458, %r459, %r460}, [%rd5+116];
	st.local.v4.u32 	[%rd57], {%r457, %r458, %r459, %r460};
	ld.local.v4.f32 	{%f716, %f717, %f718, %f719}, [%rd5+52];
	add.s64 	%rd58, %rd2, %rd56;
	st.local.v4.f32 	[%rd58], {%f716, %f717, %f718, %f719};
	ld.local.f32 	%f724, [%rd5+48];
	mul.wide.s32 	%rd59, %r40, 4;
	add.s64 	%rd60, %rd3, %rd59;
	st.local.f32 	[%rd60], %f724;

BB5_75:
	setp.lt.u32	%p55, %r48, %r525;
	@%p55 bra 	BB5_49;
	bra.uni 	BB5_76;

BB5_47:
	mov.f32 	%f1056, %f1055;
	mov.f32 	%f1057, %f1055;

BB5_76:
	ld.local.v4.f32 	{%f725, %f726, %f727, %f728}, [%rd5+-12];
	ld.local.v4.f32 	{%f729, %f730, %f731, %f732}, [%rd5+4];
	ld.local.f32 	%f1059, [%rd5+96];
	setp.gt.ftz.f32	%p56, %f1058, %f1059;
	@%p56 bra 	BB5_80;
	bra.uni 	BB5_77;

BB5_80:
	st.local.u32 	[%rd5+-16], %r540;
	mul.ftz.f32 	%f1058, %f1058, 0f3F000000;
	bra.uni 	BB5_81;

BB5_77:
	setp.geu.ftz.f32	%p57, %f1058, %f1059;
	@%p57 bra 	BB5_78;

	mov.u32 	%r540, 536870912;
	st.local.u32 	[%rd5+-16], %r540;
	mul.ftz.f32 	%f1059, %f1059, 0f3F000000;
	bra.uni 	BB5_81;

BB5_78:
	mov.u32 	%r540, %r57;

BB5_81:
	st.local.v2.f32 	[%rd5+68], {%f32, %f33};
	st.local.f32 	[%rd5+76], %f34;
	st.local.v2.f32 	[%rd5+20], {%f1074, %f1075};
	st.local.f32 	[%rd5+28], %f1076;
	st.local.v4.f32 	[%rd5+100], {%f35, %f36, %f37, %f1};
	and.b32  	%r469, %r540, 805306368;
	or.b32  	%r89, %r469, 16777216;
	st.local.v4.u32 	[%rd24], {%r371, %r371, %r371, %r89};
	st.local.v2.f32 	[%rd5+-12], {%f304, %f304};
	st.local.u32 	[%rd5+-4], %r372;
	mov.f32 	%f1083, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f304, %f304, %f304, %f1083};
	st.local.u32 	[%rd5+48], %r371;
	st.local.v4.f32 	[%rd5+116], {%f1083, %f1083, %f1083, %f304};
	st.local.v4.u32 	[%rd5+4], {%r371, %r371, %r372, %r371};
	st.local.u32 	[%rd5+96], %r372;
	setp.eq.s32	%p58, %r525, 0;
	@%p58 bra 	BB5_82;

	add.u64 	%rd107, %SP, 144;
	ld.const.u64 	%rd10, [params+272];
	ld.const.f32 	%f173, [params+76];
	shr.u64 	%rd64, %rd107, 32;
	cvt.u32.u64	%r67, %rd64;
	cvt.u32.u64	%r68, %rd107;
	ld.const.v2.u32 	{%r473, %r474}, [params+240];
	ld.const.v2.f32 	{%f740, %f741}, [params+224];
	mov.f32 	%f1085, 0f00000000;
	mov.u32 	%r72, -1;
	ld.const.f32 	%f176, [params+232];
	mov.f32 	%f1084, %f1085;
	mov.f32 	%f1083, %f1085;

BB5_84:
	ld.local.v4.f32 	{%f743, %f744, %f745, %f746}, [%rd5+100];
	neg.ftz.f32 	%f750, %f745;
	neg.ftz.f32 	%f751, %f744;
	neg.ftz.f32 	%f752, %f743;
	st.local.v2.f32 	[%rd5+84], {%f752, %f751};
	st.local.f32 	[%rd5+92], %f750;
	st.local.v2.f32 	[%rd5+132], {%f304, %f304};
	mov.u32 	%r475, 1510874058;
	st.local.u32 	[%rd5+80], %r475;
	and.b32  	%r75, %r89, 822083586;
	st.local.u32 	[%rd5+-16], %r75;
	mov.f32 	%f1069, 0f5A0E1BCA;
	setp.lt.s32	%p59, %r72, 0;
	@%p59 bra 	BB5_89;

	or.b32  	%r476, %r75, 4096;
	st.local.u32 	[%rd5+-16], %r476;
	mul.wide.s32 	%rd65, %r72, 16;
	add.s64 	%rd11, %rd1, %rd65;
	ld.local.v4.f32 	{%f754, %f755, %f756, %f757}, [%rd11];
	add.s64 	%rd66, %rd2, %rd65;
	ld.local.v4.f32 	{%f762, %f763, %f764, %f765}, [%rd66];
	st.local.v4.f32 	[%rd5+52], {%f762, %f763, %f764, %f765};
	mul.wide.s32 	%rd67, %r72, 4;
	add.s64 	%rd68, %rd3, %rd67;
	ld.local.f32 	%f186, [%rd68];
	st.local.v4.f32 	[%rd5+36], {%f754, %f755, %f756, %f186};
	st.local.f32 	[%rd5+132], %f757;
	add.s32 	%r477, %r72, -1;
	setp.lt.s32	%p60, %r477, 0;
	@%p60 bra 	BB5_87;

	ld.local.f32 	%f770, [%rd11+-4];
	st.local.f32 	[%rd5+136], %f770;

BB5_87:
	setp.leu.ftz.f32	%p61, %f186, 0f00000000;
	@%p61 bra 	BB5_89;

	ld.local.u32 	%r478, [%rd5];
	mad.lo.s32 	%r479, %r478, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r479;
	and.b32  	%r480, %r479, 16777215;
	cvt.rn.f32.u32	%f772, %r480;
	div.approx.ftz.f32 	%f774, %f772, %f288;
	lg2.approx.ftz.f32 	%f775, %f774;
	mul.ftz.f32 	%f776, %f775, 0fBF317218;
	mul.ftz.f32 	%f1069, %f776, %f186;

BB5_89:
	ld.local.v4.f32 	{%f786, %f787, %f788, %f789}, [%rd5+68];
	mov.u32 	%r485, 1;
	mov.u32 	%r488, 2;
	ld.local.v4.f32 	{%f790, %f791, %f792, %f793}, [%rd5+100];
	mov.u32 	%r493, -1;
	mov.f32 	%f785, 0f00000000;
	// inline asm
	call (%r481, %r482, %r483, %r484), _optix_trace_4, (%rd10, %f786, %f787, %f788, %f790, %f791, %f792, %f173, %f1069, %f785, %r485, %r371, %r371, %r488, %r371, %r67, %r68, %r493, %r493);
	// inline asm
	ld.local.u32 	%r494, [%rd5+16];
	add.s32 	%r80, %r494, 1;
	st.local.u32 	[%rd5+16], %r80;
	setp.ne.s32	%p62, %r494, 0;
	@%p62 bra 	BB5_91;

	ld.local.v4.f32 	{%f794, %f795, %f796, %f797}, [%rd5+68];
	add.ftz.f32 	%f1014, %f1014, %f794;
	add.ftz.f32 	%f1013, %f1013, %f795;
	add.ftz.f32 	%f1012, %f1012, %f796;
	mov.u32 	%r520, %r483;
	mov.u32 	%r519, %r484;

BB5_91:
	ld.local.u32 	%r85, [%rd5+-16];
	and.b32  	%r89, %r85, -805306369;
	st.local.u32 	[%rd5+-16], %r89;
	and.b32  	%r495, %r85, 4096;
	setp.eq.s32	%p63, %r495, 0;
	@%p63 bra 	BB5_99;

	and.b32  	%r87, %r85, 512;
	setp.eq.s32	%p64, %r87, 0;
	@%p64 bra 	BB5_95;
	bra.uni 	BB5_93;

BB5_95:
	ld.local.f32 	%f1069, [%rd5+80];
	bra.uni 	BB5_96;

BB5_93:
	st.local.f32 	[%rd5+80], %f1069;
	ld.local.v4.f32 	{%f801, %f802, %f803, %f804}, [%rd5+100];
	ld.local.v4.f32 	{%f808, %f809, %f810, %f811}, [%rd5+68];
	fma.rn.ftz.f32 	%f815, %f1069, %f802, %f809;
	fma.rn.ftz.f32 	%f816, %f1069, %f801, %f808;
	st.local.v2.f32 	[%rd5+68], {%f816, %f815};
	fma.rn.ftz.f32 	%f817, %f1069, %f803, %f810;
	st.local.f32 	[%rd5+76], %f817;
	setp.lt.u32	%p65, %r80, %r474;
	@%p65 bra 	BB5_96;

	ld.local.v4.f32 	{%f818, %f819, %f820, %f821}, [%rd24];
	add.ftz.f32 	%f825, %f741, %f819;
	add.ftz.f32 	%f826, %f740, %f818;
	st.local.v2.f32 	[%rd24], {%f826, %f825};
	add.ftz.f32 	%f827, %f176, %f820;
	st.local.f32 	[%rd5+-20], %f827;

BB5_96:
	ld.local.v4.f32 	{%f828, %f829, %f830, %f831}, [%rd5+36];
	neg.ftz.f32 	%f835, %f1069;
	mul.ftz.f32 	%f836, %f828, %f835;
	mul.ftz.f32 	%f837, %f829, %f835;
	mul.ftz.f32 	%f838, %f830, %f835;
	mul.ftz.f32 	%f839, %f836, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f197, %f839;
	mul.ftz.f32 	%f840, %f837, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f198, %f840;
	mul.ftz.f32 	%f841, %f838, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f199, %f841;
	mul.ftz.f32 	%f1074, %f1074, %f197;
	mul.ftz.f32 	%f1075, %f1075, %f198;
	mul.ftz.f32 	%f1076, %f1076, %f199;
	and.b32  	%r496, %r85, 16777216;
	setp.eq.s32	%p66, %r496, 0;
	@%p66 bra 	BB5_99;

	ld.local.v4.f32 	{%f842, %f843, %f844, %f845}, [%rd5+-12];
	mul.ftz.f32 	%f849, %f198, %f843;
	mul.ftz.f32 	%f850, %f197, %f842;
	st.local.v2.f32 	[%rd5+-12], {%f850, %f849};
	mul.ftz.f32 	%f851, %f199, %f844;
	st.local.f32 	[%rd5+-4], %f851;
	@%p64 bra 	BB5_99;

	and.b32  	%r89, %r85, -822083585;
	st.local.u32 	[%rd5+-16], %r89;

BB5_99:
	ld.local.v4.f32 	{%f852, %f853, %f854, %f855}, [%rd24];
	fma.rn.ftz.f32 	%f1085, %f1074, %f852, %f1085;
	fma.rn.ftz.f32 	%f1084, %f1075, %f853, %f1084;
	fma.rn.ftz.f32 	%f1083, %f1076, %f854, %f1083;
	setp.lt.s32	%p68, %r89, 0;
	@%p68 bra 	BB5_111;

	ld.local.f32 	%f859, [%rd5+32];
	setp.le.ftz.f32	%p69, %f859, 0f00000000;
	@%p69 bra 	BB5_111;

	ld.local.v2.f32 	{%f860, %f861}, [%rd5+20];
	setp.neu.ftz.f32	%p70, %f860, 0f00000000;
	setp.neu.ftz.f32	%p71, %f861, 0f00000000;
	or.pred  	%p72, %p70, %p71;
	@%p72 bra 	BB5_103;

	ld.local.f32 	%f862, [%rd5+28];
	setp.eq.ftz.f32	%p73, %f862, 0f00000000;
	@%p73 bra 	BB5_111;

BB5_103:
	mul.ftz.f32 	%f1074, %f1074, %f860;
	mul.ftz.f32 	%f1075, %f1075, %f861;
	ld.local.f32 	%f863, [%rd5+28];
	mul.ftz.f32 	%f1076, %f1076, %f863;
	setp.ge.u32	%p74, %r473, %r80;
	@%p74 bra 	BB5_106;

	max.ftz.f32 	%f864, %f1074, %f1075;
	max.ftz.f32 	%f214, %f864, %f1076;
	ld.local.u32 	%r497, [%rd5];
	mad.lo.s32 	%r498, %r497, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r498;
	and.b32  	%r499, %r498, 16777215;
	cvt.rn.f32.u32	%f865, %r499;
	div.approx.ftz.f32 	%f867, %f865, %f288;
	setp.lt.ftz.f32	%p75, %f214, %f867;
	@%p75 bra 	BB5_111;

	rcp.approx.ftz.f32 	%f868, %f214;
	mul.ftz.f32 	%f1074, %f1074, %f868;
	mul.ftz.f32 	%f1075, %f1075, %f868;
	mul.ftz.f32 	%f1076, %f1076, %f868;

BB5_106:
	and.b32  	%r500, %r89, 288;
	setp.ne.s32	%p76, %r500, 256;
	@%p76 bra 	BB5_110;

	and.b32  	%r501, %r89, 16;
	setp.eq.s32	%p77, %r501, 0;
	@%p77 bra 	BB5_109;
	bra.uni 	BB5_108;

BB5_109:
	add.s32 	%r512, %r72, -1;
	max.s32 	%r72, %r512, %r493;
	bra.uni 	BB5_110;

BB5_108:
	add.s32 	%r502, %r72, 1;
	mov.u32 	%r503, 3;
	min.s32 	%r72, %r502, %r503;
	mul.wide.s32 	%rd74, %r72, 16;
	add.s64 	%rd75, %rd1, %rd74;
	ld.local.v4.u32 	{%r504, %r505, %r506, %r507}, [%rd5+116];
	st.local.v4.u32 	[%rd75], {%r504, %r505, %r506, %r507};
	ld.local.v4.f32 	{%f869, %f870, %f871, %f872}, [%rd5+52];
	add.s64 	%rd76, %rd2, %rd74;
	st.local.v4.f32 	[%rd76], {%f869, %f870, %f871, %f872};
	ld.local.f32 	%f877, [%rd5+48];
	mul.wide.s32 	%rd77, %r72, 4;
	add.s64 	%rd78, %rd3, %rd77;
	st.local.f32 	[%rd78], %f877;

BB5_110:
	setp.lt.u32	%p78, %r80, %r474;
	@%p78 bra 	BB5_84;
	bra.uni 	BB5_111;

BB5_82:
	mov.f32 	%f1084, %f1083;
	mov.f32 	%f1085, %f1083;

BB5_111:
	ld.local.f32 	%f1086, [%rd5+96];
	setp.eq.ftz.f32	%p79, %f1058, %f1059;
	@%p79 bra 	BB5_113;

	mul.ftz.f32 	%f1086, %f1086, 0f3F000000;
	st.local.f32 	[%rd5+96], %f1086;

BB5_113:
	add.ftz.f32 	%f878, %f1058, %f1059;
	add.ftz.f32 	%f879, %f878, %f1086;
	rcp.approx.ftz.f32 	%f880, %f879;
	mul.ftz.f32 	%f881, %f1057, %f1059;
	fma.rn.ftz.f32 	%f882, %f1029, %f1058, %f881;
	mul.ftz.f32 	%f883, %f1056, %f1059;
	fma.rn.ftz.f32 	%f884, %f1030, %f1058, %f883;
	mul.ftz.f32 	%f885, %f1055, %f1059;
	fma.rn.ftz.f32 	%f886, %f1031, %f1058, %f885;
	fma.rn.ftz.f32 	%f887, %f1085, %f1086, %f882;
	fma.rn.ftz.f32 	%f888, %f1084, %f1086, %f884;
	fma.rn.ftz.f32 	%f889, %f1083, %f1086, %f886;
	mul.ftz.f32 	%f1029, %f880, %f887;
	mul.ftz.f32 	%f1030, %f880, %f888;
	mul.ftz.f32 	%f1031, %f880, %f889;
	mul.ftz.f32 	%f890, %f725, %f1059;
	fma.rn.ftz.f32 	%f891, %f1090, %f1058, %f890;
	mul.ftz.f32 	%f892, %f726, %f1059;
	fma.rn.ftz.f32 	%f893, %f1091, %f1058, %f892;
	mul.ftz.f32 	%f894, %f727, %f1059;
	fma.rn.ftz.f32 	%f895, %f1092, %f1058, %f894;
	ld.local.v4.f32 	{%f896, %f897, %f898, %f899}, [%rd5+-12];
	fma.rn.ftz.f32 	%f903, %f1086, %f896, %f891;
	fma.rn.ftz.f32 	%f904, %f1086, %f897, %f893;
	fma.rn.ftz.f32 	%f905, %f1086, %f898, %f895;
	mul.ftz.f32 	%f1090, %f880, %f903;
	mul.ftz.f32 	%f1091, %f880, %f904;
	mul.ftz.f32 	%f1092, %f880, %f905;
	mul.ftz.f32 	%f906, %f729, %f1059;
	fma.rn.ftz.f32 	%f907, %f1087, %f1058, %f906;
	mul.ftz.f32 	%f908, %f730, %f1059;
	fma.rn.ftz.f32 	%f909, %f1088, %f1058, %f908;
	mul.ftz.f32 	%f910, %f731, %f1059;
	fma.rn.ftz.f32 	%f911, %f1089, %f1058, %f910;
	ld.local.v4.f32 	{%f912, %f913, %f914, %f915}, [%rd5+4];
	fma.rn.ftz.f32 	%f919, %f1086, %f912, %f907;
	fma.rn.ftz.f32 	%f920, %f1086, %f913, %f909;
	fma.rn.ftz.f32 	%f921, %f1086, %f914, %f911;
	mul.ftz.f32 	%f1087, %f880, %f919;
	mul.ftz.f32 	%f1088, %f880, %f920;
	mul.ftz.f32 	%f1089, %f880, %f921;
	mul.ftz.f32 	%f1014, %f1014, 0f3EAAAAAB;
	mul.ftz.f32 	%f1013, %f1013, 0f3EAAAAAB;
	mul.ftz.f32 	%f1012, %f1012, 0f3EAAAAAB;

BB5_114:
	mul.ftz.f32 	%f926, %f1088, %f1088;
	fma.rn.ftz.f32 	%f927, %f1087, %f1087, %f926;
	fma.rn.ftz.f32 	%f928, %f1089, %f1089, %f927;
	rsqrt.approx.ftz.f32 	%f929, %f928;
	mul.ftz.f32 	%f254, %f1087, %f929;
	mul.ftz.f32 	%f255, %f1088, %f929;
	mul.ftz.f32 	%f256, %f1089, %f929;
	abs.ftz.f32 	%f930, %f1029;
	setp.gtu.ftz.f32	%p80, %f930, 0f7F800000;
	abs.ftz.f32 	%f931, %f1030;
	setp.gtu.ftz.f32	%p81, %f931, 0f7F800000;
	or.pred  	%p82, %p80, %p81;
	abs.ftz.f32 	%f932, %f1031;
	setp.gtu.ftz.f32	%p83, %f932, 0f7F800000;
	or.pred  	%p84, %p82, %p83;
	setp.eq.ftz.f32	%p85, %f930, 0f7F800000;
	or.pred  	%p86, %p84, %p85;
	setp.eq.ftz.f32	%p87, %f931, 0f7F800000;
	or.pred  	%p88, %p86, %p87;
	setp.eq.ftz.f32	%p89, %f932, 0f7F800000;
	or.pred  	%p3, %p88, %p89;
	ld.const.u64 	%rd12, [params];
	cvt.u32.u64	%r97, %rd12;
	setp.eq.s32	%p90, %r97, 0;
	mov.f32 	%f1107, 0f00000000;
	ld.const.u64 	%rd13, [params+24];
	mov.f32 	%f1099, %f1107;
	mov.f32 	%f1100, %f1107;
	mov.f32 	%f1101, %f1107;
	mov.f32 	%f1102, %f1107;
	@%p90 bra 	BB5_116;

	cvt.u64.u32	%rd108, %r98;
	cvta.to.global.u64 	%rd79, %rd13;
	shl.b64 	%rd80, %rd108, 4;
	add.s64 	%rd81, %rd79, %rd80;
	ld.global.v4.f32 	{%f1099, %f1100, %f1101, %f1102}, [%rd81];

BB5_116:
	cvt.u64.u32	%rd109, %r98;
	cvta.to.global.u64 	%rd82, %rd13;
	shl.b64 	%rd83, %rd109, 4;
	add.s64 	%rd84, %rd82, %rd83;
	selp.f32	%f941, 0f00000000, %f1029, %p3;
	selp.f32	%f942, 0f00000000, %f1030, %p3;
	selp.f32	%f943, 0f00000000, %f1031, %p3;
	selp.f32	%f944, 0f00000000, 0f3F800000, %p3;
	add.ftz.f32 	%f945, %f944, %f1102;
	add.ftz.f32 	%f946, %f943, %f1101;
	add.ftz.f32 	%f947, %f942, %f1100;
	add.ftz.f32 	%f948, %f941, %f1099;
	st.global.v4.f32 	[%rd84], {%f948, %f947, %f946, %f945};
	abs.ftz.f32 	%f949, %f1090;
	setp.gtu.ftz.f32	%p91, %f949, 0f7F800000;
	abs.ftz.f32 	%f950, %f1091;
	setp.gtu.ftz.f32	%p92, %f950, 0f7F800000;
	or.pred  	%p93, %p91, %p92;
	abs.ftz.f32 	%f951, %f1092;
	setp.gtu.ftz.f32	%p94, %f951, 0f7F800000;
	or.pred  	%p95, %p93, %p94;
	setp.eq.ftz.f32	%p96, %f949, 0f7F800000;
	or.pred  	%p97, %p95, %p96;
	setp.eq.ftz.f32	%p98, %f950, 0f7F800000;
	or.pred  	%p99, %p97, %p98;
	setp.eq.ftz.f32	%p100, %f951, 0f7F800000;
	or.pred  	%p101, %p99, %p100;
	selp.f32	%f265, 0f00000000, %f1090, %p101;
	selp.f32	%f266, 0f00000000, %f1091, %p101;
	selp.f32	%f267, 0f00000000, %f1092, %p101;
	ld.const.u64 	%rd14, [params+32];
	mov.f32 	%f1103, %f1107;
	mov.f32 	%f1104, %f1107;
	mov.f32 	%f1105, %f1107;
	mov.f32 	%f1106, %f1107;
	@%p90 bra 	BB5_118;

	cvta.to.global.u64 	%rd85, %rd14;
	add.s64 	%rd87, %rd85, %rd83;
	ld.global.v4.f32 	{%f1103, %f1104, %f1105, %f955}, [%rd87];
	add.ftz.f32 	%f1106, %f955, 0f00000000;

BB5_118:
	cvta.to.global.u64 	%rd88, %rd14;
	add.s64 	%rd90, %rd88, %rd83;
	add.ftz.f32 	%f961, %f267, %f1105;
	add.ftz.f32 	%f962, %f266, %f1104;
	add.ftz.f32 	%f963, %f265, %f1103;
	st.global.v4.f32 	[%rd90], {%f963, %f962, %f961, %f1106};
	abs.ftz.f32 	%f964, %f254;
	setp.gtu.ftz.f32	%p103, %f964, 0f7F800000;
	abs.ftz.f32 	%f965, %f255;
	setp.gtu.ftz.f32	%p104, %f965, 0f7F800000;
	or.pred  	%p105, %p103, %p104;
	abs.ftz.f32 	%f966, %f256;
	setp.gtu.ftz.f32	%p106, %f966, 0f7F800000;
	or.pred  	%p107, %p105, %p106;
	setp.eq.ftz.f32	%p108, %f964, 0f7F800000;
	or.pred  	%p109, %p107, %p108;
	setp.eq.ftz.f32	%p110, %f965, 0f7F800000;
	or.pred  	%p111, %p109, %p110;
	setp.eq.ftz.f32	%p112, %f966, 0f7F800000;
	or.pred  	%p113, %p111, %p112;
	selp.f32	%f276, 0f00000000, %f254, %p113;
	selp.f32	%f277, 0f00000000, %f255, %p113;
	selp.f32	%f278, 0f00000000, %f256, %p113;
	ld.const.u64 	%rd15, [params+40];
	mov.f32 	%f1108, %f1107;
	mov.f32 	%f1109, %f1107;
	mov.f32 	%f1110, %f1107;
	@%p90 bra 	BB5_120;

	cvta.to.global.u64 	%rd91, %rd15;
	add.s64 	%rd93, %rd91, %rd83;
	ld.global.v4.f32 	{%f1107, %f1108, %f1109, %f970}, [%rd93];
	add.ftz.f32 	%f1110, %f970, 0f00000000;

BB5_120:
	cvta.to.global.u64 	%rd94, %rd15;
	add.s64 	%rd96, %rd94, %rd83;
	add.ftz.f32 	%f972, %f278, %f1109;
	add.ftz.f32 	%f973, %f277, %f1108;
	add.ftz.f32 	%f974, %f276, %f1107;
	st.global.v4.f32 	[%rd96], {%f974, %f973, %f972, %f1110};
	setp.lt.u64	%p115, %rd12, 4294967296;
	@%p115 bra 	BB5_122;

	not.b32 	%r514, %r104;
	add.s32 	%r515, %r102, %r514;
	mad.lo.s32 	%r516, %r515, %r101, %r103;
	ld.const.v2.f32 	{%f975, %f976}, [params+80];
	sub.ftz.f32 	%f979, %f1014, %f975;
	sub.ftz.f32 	%f980, %f1013, %f976;
	ld.const.f32 	%f981, [params+88];
	sub.ftz.f32 	%f982, %f1012, %f981;
	mul.ftz.f32 	%f983, %f980, %f980;
	fma.rn.ftz.f32 	%f984, %f979, %f979, %f983;
	fma.rn.ftz.f32 	%f985, %f982, %f982, %f984;
	sqrt.approx.ftz.f32 	%f986, %f985;
	mul.ftz.f32 	%f987, %f36, %f334;
	neg.ftz.f32 	%f988, %f987;
	mul.ftz.f32 	%f989, %f35, %f333;
	sub.ftz.f32 	%f990, %f988, %f989;
	mul.ftz.f32 	%f991, %f37, %f298;
	sub.ftz.f32 	%f992, %f990, %f991;
	ld.const.u64 	%rd97, [params+48];
	cvta.to.global.u64 	%rd98, %rd97;
	mul.wide.u32 	%rd99, %r516, 16;
	add.s64 	%rd100, %rd98, %rd99;
	mul.ftz.f32 	%f993, %f986, %f992;
	st.global.v4.f32 	[%rd100], {%f1014, %f1013, %f1012, %f993};
	ld.const.u64 	%rd101, [params+56];
	cvta.to.global.u64 	%rd102, %rd101;
	mul.wide.u32 	%rd103, %r516, 8;
	add.s64 	%rd104, %rd102, %rd103;
	st.global.v2.u32 	[%rd104], {%r520, %r519};

BB5_122:
	ret;
}

	// .globl	__raygen__custom_proj_camera
.visible .entry __raygen__custom_proj_camera(

)
{
	.local .align 16 .b8 	__local_depot6[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<113>;
	.reg .f32 	%f<1021>;
	.reg .b32 	%r<556>;
	.reg .b64 	%rd<138>;


	mov.u64 	%SPL, __local_depot6;
	cvta.local.u64 	%SP, %SPL;
	ld.const.v2.u32 	{%r103, %r104}, [params+64];
	// inline asm
	call (%r100), _optix_get_launch_index_x, ();
	// inline asm
	ld.const.u64 	%rd13, [params+16];
	cvta.to.global.u64 	%rd14, %rd13;
	mul.wide.u32 	%rd15, %r100, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.v2.u32 	{%r105, %r106}, [%rd16];
	add.s32 	%r107, %r103, -1;
	setp.gt.s32	%p4, %r105, %r107;
	add.s32 	%r108, %r104, -1;
	setp.gt.s32	%p5, %r106, %r108;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB6_110;

	mad.lo.s32 	%r109, %r106, %r103, %r105;
	ld.const.v2.u32 	{%r110, %r111}, [params+8];
	shl.b32 	%r114, %r110, 4;
	add.s32 	%r115, %r114, -1556008596;
	add.s32 	%r116, %r110, -1640531527;
	shr.u32 	%r117, %r110, 5;
	add.s32 	%r118, %r117, -939442524;
	xor.b32  	%r119, %r115, %r116;
	xor.b32  	%r120, %r119, %r118;
	add.s32 	%r121, %r109, %r120;
	shl.b32 	%r122, %r121, 4;
	add.s32 	%r123, %r122, -1383041155;
	add.s32 	%r124, %r121, -1640531527;
	xor.b32  	%r125, %r123, %r124;
	shr.u32 	%r126, %r121, 5;
	add.s32 	%r127, %r126, 2123724318;
	xor.b32  	%r128, %r125, %r127;
	add.s32 	%r129, %r128, %r110;
	shl.b32 	%r130, %r129, 4;
	add.s32 	%r131, %r130, -1556008596;
	add.s32 	%r132, %r129, 1013904242;
	shr.u32 	%r133, %r129, 5;
	add.s32 	%r134, %r133, -939442524;
	xor.b32  	%r135, %r131, %r132;
	xor.b32  	%r136, %r135, %r134;
	add.s32 	%r137, %r136, %r121;
	shl.b32 	%r138, %r137, 4;
	add.s32 	%r139, %r138, -1383041155;
	add.s32 	%r140, %r137, 1013904242;
	xor.b32  	%r141, %r139, %r140;
	shr.u32 	%r142, %r137, 5;
	add.s32 	%r143, %r142, 2123724318;
	xor.b32  	%r144, %r141, %r143;
	add.s32 	%r145, %r144, %r129;
	shl.b32 	%r146, %r145, 4;
	add.s32 	%r147, %r146, -1556008596;
	add.s32 	%r148, %r145, -626627285;
	shr.u32 	%r149, %r145, 5;
	add.s32 	%r150, %r149, -939442524;
	xor.b32  	%r151, %r147, %r148;
	xor.b32  	%r152, %r151, %r150;
	add.s32 	%r153, %r152, %r137;
	shl.b32 	%r154, %r153, 4;
	add.s32 	%r155, %r154, -1383041155;
	add.s32 	%r156, %r153, -626627285;
	xor.b32  	%r157, %r155, %r156;
	shr.u32 	%r158, %r153, 5;
	add.s32 	%r159, %r158, 2123724318;
	xor.b32  	%r160, %r157, %r159;
	add.s32 	%r161, %r160, %r145;
	shl.b32 	%r162, %r161, 4;
	add.s32 	%r163, %r162, -1556008596;
	add.s32 	%r164, %r161, 2027808484;
	shr.u32 	%r165, %r161, 5;
	add.s32 	%r166, %r165, -939442524;
	xor.b32  	%r167, %r163, %r164;
	xor.b32  	%r168, %r167, %r166;
	add.s32 	%r169, %r168, %r153;
	shl.b32 	%r170, %r169, 4;
	add.s32 	%r171, %r170, -1383041155;
	add.s32 	%r172, %r169, 2027808484;
	xor.b32  	%r173, %r171, %r172;
	shr.u32 	%r174, %r169, 5;
	add.s32 	%r175, %r174, 2123724318;
	xor.b32  	%r176, %r173, %r175;
	add.s32 	%r177, %r176, %r161;
	shl.b32 	%r178, %r177, 4;
	add.s32 	%r179, %r178, -1556008596;
	add.s32 	%r180, %r177, 387276957;
	shr.u32 	%r181, %r177, 5;
	add.s32 	%r182, %r181, -939442524;
	xor.b32  	%r183, %r179, %r180;
	xor.b32  	%r184, %r183, %r182;
	add.s32 	%r185, %r184, %r169;
	shl.b32 	%r186, %r185, 4;
	add.s32 	%r187, %r186, -1383041155;
	add.s32 	%r188, %r185, 387276957;
	xor.b32  	%r189, %r187, %r188;
	shr.u32 	%r190, %r185, 5;
	add.s32 	%r191, %r190, 2123724318;
	xor.b32  	%r192, %r189, %r191;
	add.s32 	%r193, %r192, %r177;
	shl.b32 	%r194, %r193, 4;
	add.s32 	%r195, %r194, -1556008596;
	add.s32 	%r196, %r193, -1253254570;
	shr.u32 	%r197, %r193, 5;
	add.s32 	%r198, %r197, -939442524;
	xor.b32  	%r199, %r195, %r196;
	xor.b32  	%r200, %r199, %r198;
	add.s32 	%r201, %r200, %r185;
	shl.b32 	%r202, %r201, 4;
	add.s32 	%r203, %r202, -1383041155;
	add.s32 	%r204, %r201, -1253254570;
	xor.b32  	%r205, %r203, %r204;
	shr.u32 	%r206, %r201, 5;
	add.s32 	%r207, %r206, 2123724318;
	xor.b32  	%r208, %r205, %r207;
	add.s32 	%r209, %r208, %r193;
	shl.b32 	%r210, %r209, 4;
	add.s32 	%r211, %r210, -1556008596;
	add.s32 	%r212, %r209, 1401181199;
	shr.u32 	%r213, %r209, 5;
	add.s32 	%r214, %r213, -939442524;
	xor.b32  	%r215, %r211, %r212;
	xor.b32  	%r216, %r215, %r214;
	add.s32 	%r217, %r216, %r201;
	shl.b32 	%r218, %r217, 4;
	add.s32 	%r219, %r218, -1383041155;
	add.s32 	%r220, %r217, 1401181199;
	xor.b32  	%r221, %r219, %r220;
	shr.u32 	%r222, %r217, 5;
	add.s32 	%r223, %r222, 2123724318;
	xor.b32  	%r224, %r221, %r223;
	add.s32 	%r225, %r224, %r209;
	shl.b32 	%r226, %r225, 4;
	add.s32 	%r227, %r226, -1556008596;
	add.s32 	%r228, %r225, -239350328;
	shr.u32 	%r229, %r225, 5;
	add.s32 	%r230, %r229, -939442524;
	xor.b32  	%r231, %r227, %r228;
	xor.b32  	%r232, %r231, %r230;
	add.s32 	%r233, %r232, %r217;
	shl.b32 	%r234, %r233, 4;
	add.s32 	%r235, %r234, -1383041155;
	add.s32 	%r236, %r233, -239350328;
	xor.b32  	%r237, %r235, %r236;
	shr.u32 	%r238, %r233, 5;
	add.s32 	%r239, %r238, 2123724318;
	xor.b32  	%r240, %r237, %r239;
	add.s32 	%r241, %r240, %r225;
	shl.b32 	%r242, %r241, 4;
	add.s32 	%r243, %r242, -1556008596;
	add.s32 	%r244, %r241, -1879881855;
	shr.u32 	%r245, %r241, 5;
	add.s32 	%r246, %r245, -939442524;
	xor.b32  	%r247, %r243, %r244;
	xor.b32  	%r248, %r247, %r246;
	add.s32 	%r249, %r248, %r233;
	shl.b32 	%r250, %r249, 4;
	add.s32 	%r251, %r250, -1383041155;
	add.s32 	%r252, %r249, -1879881855;
	xor.b32  	%r253, %r251, %r252;
	shr.u32 	%r254, %r249, 5;
	add.s32 	%r255, %r254, 2123724318;
	xor.b32  	%r256, %r253, %r255;
	add.s32 	%r257, %r256, %r241;
	shl.b32 	%r258, %r257, 4;
	add.s32 	%r259, %r258, -1556008596;
	add.s32 	%r260, %r257, 774553914;
	shr.u32 	%r261, %r257, 5;
	add.s32 	%r262, %r261, -939442524;
	xor.b32  	%r263, %r259, %r260;
	xor.b32  	%r264, %r263, %r262;
	add.s32 	%r265, %r264, %r249;
	shl.b32 	%r266, %r265, 4;
	add.s32 	%r267, %r266, -1383041155;
	add.s32 	%r268, %r265, 774553914;
	xor.b32  	%r269, %r267, %r268;
	shr.u32 	%r270, %r265, 5;
	add.s32 	%r271, %r270, 2123724318;
	xor.b32  	%r272, %r269, %r271;
	add.s32 	%r273, %r272, %r257;
	shl.b32 	%r274, %r273, 4;
	add.s32 	%r275, %r274, -1556008596;
	add.s32 	%r276, %r273, -865977613;
	shr.u32 	%r277, %r273, 5;
	add.s32 	%r278, %r277, -939442524;
	xor.b32  	%r279, %r275, %r276;
	xor.b32  	%r280, %r279, %r278;
	add.s32 	%r281, %r280, %r265;
	shl.b32 	%r282, %r281, 4;
	add.s32 	%r283, %r282, -1383041155;
	add.s32 	%r284, %r281, -865977613;
	xor.b32  	%r285, %r283, %r284;
	shr.u32 	%r286, %r281, 5;
	add.s32 	%r287, %r286, 2123724318;
	xor.b32  	%r288, %r285, %r287;
	add.s32 	%r289, %r288, %r273;
	shl.b32 	%r290, %r289, 4;
	add.s32 	%r291, %r290, -1556008596;
	add.s32 	%r292, %r289, 1788458156;
	shr.u32 	%r293, %r289, 5;
	add.s32 	%r294, %r293, -939442524;
	xor.b32  	%r295, %r291, %r292;
	xor.b32  	%r296, %r295, %r294;
	add.s32 	%r297, %r296, %r281;
	shl.b32 	%r298, %r297, 4;
	add.s32 	%r299, %r298, -1383041155;
	add.s32 	%r300, %r297, 1788458156;
	xor.b32  	%r301, %r299, %r300;
	shr.u32 	%r302, %r297, 5;
	add.s32 	%r303, %r302, 2123724318;
	xor.b32  	%r304, %r301, %r303;
	add.s32 	%r305, %r304, %r289;
	shl.b32 	%r306, %r305, 4;
	add.s32 	%r307, %r306, -1556008596;
	add.s32 	%r308, %r305, 147926629;
	shr.u32 	%r309, %r305, 5;
	add.s32 	%r310, %r309, -939442524;
	xor.b32  	%r311, %r307, %r308;
	xor.b32  	%r312, %r311, %r310;
	add.s32 	%r313, %r312, %r297;
	shl.b32 	%r314, %r313, 4;
	add.s32 	%r315, %r314, -1383041155;
	add.s32 	%r316, %r313, 147926629;
	xor.b32  	%r317, %r315, %r316;
	shr.u32 	%r318, %r313, 5;
	add.s32 	%r319, %r318, 2123724318;
	xor.b32  	%r320, %r317, %r319;
	add.s32 	%r321, %r320, %r305;
	shl.b32 	%r322, %r321, 4;
	add.s32 	%r323, %r322, -1556008596;
	add.s32 	%r324, %r321, -1492604898;
	shr.u32 	%r325, %r321, 5;
	add.s32 	%r326, %r325, -939442524;
	xor.b32  	%r327, %r323, %r324;
	xor.b32  	%r328, %r327, %r326;
	add.s32 	%r329, %r328, %r313;
	shl.b32 	%r330, %r329, 4;
	add.s32 	%r331, %r330, -1383041155;
	add.s32 	%r332, %r329, -1492604898;
	xor.b32  	%r333, %r331, %r332;
	shr.u32 	%r334, %r329, 5;
	add.s32 	%r335, %r334, 2123724318;
	xor.b32  	%r336, %r333, %r335;
	add.s32 	%r337, %r336, %r321;
	shl.b32 	%r338, %r337, 4;
	add.s32 	%r339, %r338, -1556008596;
	add.s32 	%r340, %r337, 1161830871;
	shr.u32 	%r341, %r337, 5;
	add.s32 	%r342, %r341, -939442524;
	xor.b32  	%r343, %r339, %r340;
	xor.b32  	%r344, %r343, %r342;
	add.s32 	%r345, %r344, %r329;
	shl.b32 	%r346, %r345, 4;
	add.s32 	%r347, %r346, -1383041155;
	add.s32 	%r348, %r345, 1161830871;
	xor.b32  	%r349, %r347, %r348;
	shr.u32 	%r350, %r345, 5;
	add.s32 	%r351, %r350, 2123724318;
	xor.b32  	%r352, %r349, %r351;
	add.s32 	%r353, %r352, %r337;
	shl.b32 	%r354, %r353, 4;
	add.s32 	%r355, %r354, -1556008596;
	add.s32 	%r356, %r353, -478700656;
	shr.u32 	%r357, %r353, 5;
	add.s32 	%r358, %r357, -939442524;
	xor.b32  	%r359, %r355, %r356;
	xor.b32  	%r360, %r359, %r358;
	add.s32 	%r9, %r360, %r345;
	add.u64 	%rd17, %SP, 144;
	add.u64 	%rd18, %SPL, 144;
	add.s64 	%rd2, %rd18, 28;
	st.local.u32 	[%rd18+28], %r9;
	setp.eq.s32	%p7, %r111, 0;
	mov.f32 	%f924, 0f00000000;
	mov.f32 	%f914, %f924;
	mov.f32 	%f915, %f924;
	@%p7 bra 	BB6_3;

	mad.lo.s32 	%r361, %r9, 1664525, 1013904223;
	and.b32  	%r362, %r361, 16777215;
	cvt.rn.f32.u32	%f266, %r362;
	mov.f32 	%f267, 0f4B800000;
	div.approx.ftz.f32 	%f268, %f266, %f267;
	mad.lo.s32 	%r363, %r361, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r363;
	and.b32  	%r364, %r363, 16777215;
	cvt.rn.f32.u32	%f269, %r364;
	div.approx.ftz.f32 	%f270, %f269, %f267;
	add.ftz.f32 	%f914, %f268, 0fBF000000;
	add.ftz.f32 	%f915, %f270, 0fBF000000;

BB6_3:
	cvt.rn.f32.s32	%f277, %r105;
	add.ftz.f32 	%f278, %f277, %f914;
	cvt.rn.f32.s32	%f279, %r106;
	add.ftz.f32 	%f280, %f279, %f915;
	add.ftz.f32 	%f281, %f278, 0f3F000000;
	add.ftz.f32 	%f282, %f280, 0f3F000000;
	cvt.rn.f32.s32	%f283, %r103;
	div.approx.ftz.f32 	%f284, %f281, %f283;
	cvt.rn.f32.s32	%f285, %r104;
	div.approx.ftz.f32 	%f286, %f282, %f285;
	ld.const.u64 	%rd19, [params+208];
	mov.f32 	%f287, 0f3F800000;
	sub.ftz.f32 	%f288, %f287, %f286;
	tex.2d.v4.f32.f32	{%f289, %f290, %f291, %f292}, [%rd19, {%f284, %f288}];
	mul.ftz.f32 	%f293, %f289, 0f40490FDB;
	mul.ftz.f32 	%f294, %f290, 0f40490FDB;
	sin.approx.ftz.f32 	%f295, %f293;
	neg.ftz.f32 	%f296, %f295;
	ld.const.v2.f32 	{%f297, %f298}, [params+144];
	mul.ftz.f32 	%f301, %f297, %f296;
	mul.ftz.f32 	%f302, %f298, %f296;
	ld.const.f32 	%f303, [params+152];
	mul.ftz.f32 	%f304, %f303, %f296;
	cos.approx.ftz.f32 	%f305, %f293;
	ld.const.v2.f32 	{%f306, %f307}, [params+176];
	mul.ftz.f32 	%f308, %f305, %f306;
	mul.ftz.f32 	%f309, %f305, %f307;
	ld.const.f32 	%f7, [params+184];
	mul.ftz.f32 	%f310, %f305, %f7;
	sub.ftz.f32 	%f311, %f301, %f308;
	sub.ftz.f32 	%f312, %f302, %f309;
	sub.ftz.f32 	%f313, %f304, %f310;
	sin.approx.ftz.f32 	%f314, %f294;
	ld.const.v2.f32 	{%f315, %f316}, [params+160];
	mul.ftz.f32 	%f319, %f315, %f314;
	mul.ftz.f32 	%f320, %f316, %f314;
	ld.const.f32 	%f321, [params+168];
	mul.ftz.f32 	%f322, %f321, %f314;
	cos.approx.ftz.f32 	%f323, %f294;
	mul.ftz.f32 	%f324, %f311, %f323;
	mul.ftz.f32 	%f325, %f312, %f323;
	mul.ftz.f32 	%f326, %f313, %f323;
	sub.ftz.f32 	%f327, %f324, %f319;
	sub.ftz.f32 	%f328, %f325, %f320;
	sub.ftz.f32 	%f329, %f326, %f322;
	mul.ftz.f32 	%f330, %f328, %f328;
	fma.rn.ftz.f32 	%f331, %f327, %f327, %f330;
	fma.rn.ftz.f32 	%f332, %f329, %f329, %f331;
	rsqrt.approx.ftz.f32 	%f333, %f332;
	mul.ftz.f32 	%f8, %f327, %f333;
	mul.ftz.f32 	%f9, %f328, %f333;
	mul.ftz.f32 	%f10, %f329, %f333;
	ld.const.v2.f32 	{%f334, %f335}, [params+80];
	ld.const.f32 	%f13, [params+88];
	st.local.v2.f32 	[%rd2+68], {%f334, %f335};
	st.local.f32 	[%rd2+76], %f13;
	st.local.v2.f32 	[%rd2+20], {%f287, %f287};
	mov.u32 	%r367, 1065353216;
	st.local.u32 	[%rd2+28], %r367;
	mov.f32 	%f336, 0fBF800000;
	st.local.v4.f32 	[%rd2+100], {%f8, %f9, %f10, %f336};
	mov.u32 	%r526, 16777216;
	mov.u32 	%r369, 0;
	st.local.v4.u32 	[%rd18], {%r369, %r369, %r369, %r526};
	st.local.v2.f32 	[%rd2+-12], {%f287, %f287};
	st.local.u32 	[%rd2+-4], %r367;
	st.local.v4.f32 	[%rd2+52], {%f287, %f287, %f287, %f924};
	st.local.u32 	[%rd2+48], %r369;
	st.local.v4.f32 	[%rd2+116], {%f924, %f924, %f924, %f287};
	st.local.v4.u32 	[%rd2+4], {%r369, %r369, %r367, %r369};
	st.local.u32 	[%rd2+96], %r367;
	ld.const.u32 	%r528, [params+244];
	setp.eq.s32	%p9, %r528, 0;
	mov.u32 	%r523, -1;
	mov.pred 	%p112, 0;
	mov.u32 	%r522, %r523;
	mov.f32 	%f923, %f924;
	mov.f32 	%f922, %f924;
	mov.f32 	%f939, %f924;
	mov.f32 	%f940, %f924;
	mov.f32 	%f941, %f924;
	@%p9 bra 	BB6_33;

	ld.const.u64 	%rd3, [params+272];
	ld.const.f32 	%f14, [params+76];
	ld.const.v2.u32 	{%r374, %r528}, [params+240];
	ld.const.v2.f32 	{%f346, %f347}, [params+224];
	mov.u32 	%r527, -1;
	mov.f32 	%f941, 0f00000000;
	ld.const.f32 	%f17, [params+232];
	mov.f32 	%f916, %f287;
	mov.f32 	%f917, %f287;
	mov.f32 	%f918, %f287;
	mov.f32 	%f940, %f941;
	mov.f32 	%f939, %f941;
	mov.f32 	%f922, %f941;
	mov.f32 	%f923, %f941;
	mov.f32 	%f924, %f941;
	mov.u32 	%r522, %r527;
	mov.u32 	%r523, %r527;

BB6_5:
	ld.local.v4.f32 	{%f349, %f350, %f351, %f352}, [%rd2+100];
	neg.ftz.f32 	%f356, %f351;
	neg.ftz.f32 	%f357, %f350;
	neg.ftz.f32 	%f358, %f349;
	st.local.v2.f32 	[%rd2+84], {%f358, %f357};
	st.local.f32 	[%rd2+92], %f356;
	st.local.v2.f32 	[%rd2+132], {%f287, %f287};
	mov.u32 	%r376, 1510874058;
	st.local.u32 	[%rd2+80], %r376;
	and.b32  	%r17, %r526, 822083586;
	st.local.u32 	[%rd2+-16], %r17;
	mov.f32 	%f925, 0f5A0E1BCA;
	setp.lt.s32	%p10, %r527, 0;
	@%p10 bra 	BB6_10;

	or.b32  	%r377, %r17, 4096;
	st.local.u32 	[%rd2+-16], %r377;
	add.u64 	%rd23, %SPL, 0;
	mul.wide.s32 	%rd24, %r527, 16;
	add.s64 	%rd4, %rd23, %rd24;
	ld.local.v4.f32 	{%f360, %f361, %f362, %f363}, [%rd4];
	add.u64 	%rd26, %SPL, 64;
	add.s64 	%rd27, %rd26, %rd24;
	ld.local.v4.f32 	{%f368, %f369, %f370, %f371}, [%rd27];
	st.local.v4.f32 	[%rd2+52], {%f368, %f369, %f370, %f371};
	add.u64 	%rd29, %SPL, 128;
	mul.wide.s32 	%rd30, %r527, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.local.f32 	%f27, [%rd31];
	st.local.v4.f32 	[%rd2+36], {%f360, %f361, %f362, %f27};
	st.local.f32 	[%rd2+132], %f363;
	add.s32 	%r378, %r527, -1;
	setp.lt.s32	%p11, %r378, 0;
	@%p11 bra 	BB6_8;

	ld.local.f32 	%f376, [%rd4+-4];
	st.local.f32 	[%rd2+136], %f376;

BB6_8:
	setp.leu.ftz.f32	%p12, %f27, 0f00000000;
	@%p12 bra 	BB6_10;

	ld.local.u32 	%r379, [%rd2];
	mad.lo.s32 	%r380, %r379, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r380;
	and.b32  	%r381, %r380, 16777215;
	cvt.rn.f32.u32	%f378, %r381;
	mov.f32 	%f379, 0f4B800000;
	div.approx.ftz.f32 	%f380, %f378, %f379;
	lg2.approx.ftz.f32 	%f381, %f380;
	mul.ftz.f32 	%f382, %f381, 0fBF317218;
	mul.ftz.f32 	%f925, %f382, %f27;

BB6_10:
	ld.local.v4.f32 	{%f392, %f393, %f394, %f395}, [%rd2+68];
	mov.u32 	%r386, 1;
	mov.u32 	%r389, 2;
	ld.local.v4.f32 	{%f396, %f397, %f398, %f399}, [%rd2+100];
	shr.u64 	%rd34, %rd17, 32;
	cvt.u32.u64	%r391, %rd34;
	cvt.u32.u64	%r392, %rd17;
	mov.u32 	%r394, -1;
	mov.f32 	%f391, 0f00000000;
	// inline asm
	call (%r382, %r383, %r384, %r385), _optix_trace_4, (%rd3, %f392, %f393, %f394, %f396, %f397, %f398, %f14, %f925, %f391, %r386, %r369, %r369, %r389, %r369, %r391, %r392, %r394, %r394);
	// inline asm
	ld.local.u32 	%r22, [%rd2+16];
	add.s32 	%r395, %r22, 1;
	st.local.u32 	[%rd2+16], %r395;
	setp.ne.s32	%p13, %r22, 0;
	@%p13 bra 	BB6_12;

	ld.local.v4.f32 	{%f400, %f401, %f402, %f403}, [%rd2+68];
	add.ftz.f32 	%f924, %f924, %f400;
	add.ftz.f32 	%f923, %f923, %f401;
	add.ftz.f32 	%f922, %f922, %f402;
	mov.u32 	%r523, %r384;
	mov.u32 	%r522, %r385;

BB6_12:
	ld.local.u32 	%r27, [%rd2+-16];
	and.b32  	%r526, %r27, -805306369;
	st.local.u32 	[%rd2+-16], %r526;
	and.b32  	%r396, %r27, 4096;
	setp.eq.s32	%p14, %r396, 0;
	@%p14 bra 	BB6_20;

	and.b32  	%r397, %r27, 512;
	setp.eq.s32	%p15, %r397, 0;
	@%p15 bra 	BB6_16;
	bra.uni 	BB6_14;

BB6_16:
	ld.local.f32 	%f925, [%rd2+80];
	bra.uni 	BB6_17;

BB6_14:
	st.local.f32 	[%rd2+80], %f925;
	ld.local.v4.f32 	{%f407, %f408, %f409, %f410}, [%rd2+100];
	ld.local.v4.f32 	{%f414, %f415, %f416, %f417}, [%rd2+68];
	fma.rn.ftz.f32 	%f421, %f925, %f408, %f415;
	fma.rn.ftz.f32 	%f422, %f925, %f407, %f414;
	st.local.v2.f32 	[%rd2+68], {%f422, %f421};
	fma.rn.ftz.f32 	%f423, %f925, %f409, %f416;
	st.local.f32 	[%rd2+76], %f423;
	setp.lt.u32	%p16, %r395, %r528;
	@%p16 bra 	BB6_17;

	ld.local.v4.f32 	{%f424, %f425, %f426, %f427}, [%rd18];
	add.ftz.f32 	%f431, %f347, %f425;
	add.ftz.f32 	%f432, %f346, %f424;
	st.local.v2.f32 	[%rd18], {%f432, %f431};
	add.ftz.f32 	%f433, %f17, %f426;
	st.local.f32 	[%rd2+-20], %f433;

BB6_17:
	ld.local.v4.f32 	{%f434, %f435, %f436, %f437}, [%rd2+36];
	neg.ftz.f32 	%f441, %f925;
	mul.ftz.f32 	%f442, %f434, %f441;
	mul.ftz.f32 	%f443, %f435, %f441;
	mul.ftz.f32 	%f444, %f436, %f441;
	mul.ftz.f32 	%f445, %f442, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f38, %f445;
	mul.ftz.f32 	%f446, %f443, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f39, %f446;
	mul.ftz.f32 	%f447, %f444, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f40, %f447;
	mul.ftz.f32 	%f918, %f918, %f38;
	mul.ftz.f32 	%f917, %f917, %f39;
	mul.ftz.f32 	%f916, %f916, %f40;
	and.b32  	%r399, %r27, 16777216;
	setp.eq.s32	%p17, %r399, 0;
	@%p17 bra 	BB6_20;

	ld.local.v4.f32 	{%f448, %f449, %f450, %f451}, [%rd2+-12];
	mul.ftz.f32 	%f455, %f39, %f449;
	mul.ftz.f32 	%f456, %f38, %f448;
	st.local.v2.f32 	[%rd2+-12], {%f456, %f455};
	mul.ftz.f32 	%f457, %f40, %f450;
	st.local.f32 	[%rd2+-4], %f457;
	@%p15 bra 	BB6_20;

	and.b32  	%r526, %r27, -822083585;
	st.local.u32 	[%rd2+-16], %r526;

BB6_20:
	ld.local.v4.f32 	{%f458, %f459, %f460, %f461}, [%rd18];
	fma.rn.ftz.f32 	%f939, %f918, %f458, %f939;
	fma.rn.ftz.f32 	%f940, %f917, %f459, %f940;
	fma.rn.ftz.f32 	%f941, %f916, %f460, %f941;
	setp.lt.s32	%p19, %r526, 0;
	@%p19 bra 	BB6_32;

	ld.local.f32 	%f465, [%rd2+32];
	setp.le.ftz.f32	%p20, %f465, 0f00000000;
	@%p20 bra 	BB6_32;

	ld.local.v2.f32 	{%f466, %f467}, [%rd2+20];
	setp.neu.ftz.f32	%p21, %f466, 0f00000000;
	setp.neu.ftz.f32	%p22, %f467, 0f00000000;
	or.pred  	%p23, %p21, %p22;
	@%p23 bra 	BB6_24;

	ld.local.f32 	%f468, [%rd2+28];
	setp.eq.ftz.f32	%p24, %f468, 0f00000000;
	@%p24 bra 	BB6_32;

BB6_24:
	mul.ftz.f32 	%f918, %f918, %f466;
	mul.ftz.f32 	%f917, %f917, %f467;
	ld.local.f32 	%f469, [%rd2+28];
	mul.ftz.f32 	%f916, %f916, %f469;
	setp.ge.u32	%p25, %r374, %r395;
	@%p25 bra 	BB6_27;

	max.ftz.f32 	%f470, %f918, %f917;
	max.ftz.f32 	%f55, %f470, %f916;
	ld.local.u32 	%r402, [%rd2];
	mad.lo.s32 	%r403, %r402, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r403;
	and.b32  	%r404, %r403, 16777215;
	cvt.rn.f32.u32	%f471, %r404;
	mov.f32 	%f472, 0f4B800000;
	div.approx.ftz.f32 	%f473, %f471, %f472;
	setp.lt.ftz.f32	%p26, %f55, %f473;
	@%p26 bra 	BB6_32;

	rcp.approx.ftz.f32 	%f474, %f55;
	mul.ftz.f32 	%f918, %f918, %f474;
	mul.ftz.f32 	%f917, %f917, %f474;
	mul.ftz.f32 	%f916, %f916, %f474;

BB6_27:
	and.b32  	%r405, %r526, 288;
	setp.ne.s32	%p27, %r405, 256;
	@%p27 bra 	BB6_31;

	and.b32  	%r406, %r526, 16;
	setp.eq.s32	%p28, %r406, 0;
	@%p28 bra 	BB6_30;
	bra.uni 	BB6_29;

BB6_30:
	add.s32 	%r417, %r527, -1;
	max.s32 	%r527, %r417, %r394;
	bra.uni 	BB6_31;

BB6_29:
	add.s32 	%r407, %r527, 1;
	mov.u32 	%r408, 3;
	min.s32 	%r527, %r407, %r408;
	add.u64 	%rd40, %SPL, 0;
	mul.wide.s32 	%rd41, %r527, 16;
	add.s64 	%rd42, %rd40, %rd41;
	ld.local.v4.u32 	{%r409, %r410, %r411, %r412}, [%rd2+116];
	st.local.v4.u32 	[%rd42], {%r409, %r410, %r411, %r412};
	ld.local.v4.f32 	{%f475, %f476, %f477, %f478}, [%rd2+52];
	add.u64 	%rd44, %SPL, 64;
	add.s64 	%rd45, %rd44, %rd41;
	st.local.v4.f32 	[%rd45], {%f475, %f476, %f477, %f478};
	ld.local.f32 	%f483, [%rd2+48];
	add.u64 	%rd47, %SPL, 128;
	mul.wide.s32 	%rd48, %r527, 4;
	add.s64 	%rd49, %rd47, %rd48;
	st.local.f32 	[%rd49], %f483;

BB6_31:
	setp.lt.u32	%p29, %r395, %r528;
	@%p29 bra 	BB6_5;

BB6_32:
	setp.gt.s32	%p112, %r22, 0;

BB6_33:
	ld.local.v4.f32 	{%f1000, %f1001, %f1002, %f487}, [%rd2+-12];
	ld.local.v4.f32 	{%f997, %f998, %f999, %f491}, [%rd2+4];
	@!%p112 bra 	BB6_102;
	bra.uni 	BB6_34;

BB6_34:
	ld.local.f32 	%f968, [%rd2+96];
	setp.geu.ftz.f32	%p30, %f968, 0f3F800000;
	@%p30 bra 	BB6_102;

	st.local.v2.f32 	[%rd2+68], {%f334, %f335};
	st.local.f32 	[%rd2+76], %f13;
	mov.f32 	%f495, 0f3F800000;
	st.local.v2.f32 	[%rd2+20], {%f495, %f495};
	st.local.u32 	[%rd2+28], %r367;
	st.local.v4.f32 	[%rd2+100], {%f8, %f9, %f10, %f336};
	mov.u32 	%r57, 16777216;
	st.local.v4.u32 	[%rd18], {%r369, %r369, %r369, %r57};
	st.local.v2.f32 	[%rd2+-12], {%f495, %f495};
	st.local.u32 	[%rd2+-4], %r367;
	mov.f32 	%f965, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f495, %f495, %f495, %f965};
	st.local.u32 	[%rd2+48], %r369;
	st.local.v4.f32 	[%rd2+116], {%f965, %f965, %f965, %f495};
	st.local.v4.u32 	[%rd2+4], {%r369, %r369, %r367, %r369};
	st.local.u32 	[%rd2+96], %r367;
	setp.eq.s32	%p31, %r528, 0;
	@%p31 bra 	BB6_36;

	ld.const.u64 	%rd5, [params+272];
	ld.const.f32 	%f83, [params+76];
	ld.const.v2.u32 	{%r425, %r528}, [params+240];
	ld.const.v2.f32 	{%f503, %f504}, [params+224];
	mov.f32 	%f967, 0f00000000;
	mov.u32 	%r41, -1;
	mov.u32 	%r57, 16777216;
	ld.const.f32 	%f86, [params+232];
	mov.f32 	%f958, %f495;
	mov.f32 	%f957, %f495;
	mov.f32 	%f956, %f495;
	mov.f32 	%f966, %f967;
	mov.f32 	%f965, %f967;

BB6_38:
	ld.local.v4.f32 	{%f506, %f507, %f508, %f509}, [%rd2+100];
	neg.ftz.f32 	%f513, %f508;
	neg.ftz.f32 	%f514, %f507;
	neg.ftz.f32 	%f515, %f506;
	st.local.v2.f32 	[%rd2+84], {%f515, %f514};
	st.local.f32 	[%rd2+92], %f513;
	st.local.v2.f32 	[%rd2+132], {%f495, %f495};
	mov.u32 	%r427, 1510874058;
	st.local.u32 	[%rd2+80], %r427;
	and.b32  	%r44, %r57, 822083586;
	st.local.u32 	[%rd2+-16], %r44;
	mov.f32 	%f951, 0f5A0E1BCA;
	setp.lt.s32	%p32, %r41, 0;
	@%p32 bra 	BB6_43;

	or.b32  	%r428, %r44, 4096;
	st.local.u32 	[%rd2+-16], %r428;
	add.u64 	%rd53, %SPL, 0;
	mul.wide.s32 	%rd54, %r41, 16;
	add.s64 	%rd6, %rd53, %rd54;
	ld.local.v4.f32 	{%f517, %f518, %f519, %f520}, [%rd6];
	add.u64 	%rd56, %SPL, 64;
	add.s64 	%rd57, %rd56, %rd54;
	ld.local.v4.f32 	{%f525, %f526, %f527, %f528}, [%rd57];
	st.local.v4.f32 	[%rd2+52], {%f525, %f526, %f527, %f528};
	add.u64 	%rd59, %SPL, 128;
	mul.wide.s32 	%rd60, %r41, 4;
	add.s64 	%rd61, %rd59, %rd60;
	ld.local.f32 	%f96, [%rd61];
	st.local.v4.f32 	[%rd2+36], {%f517, %f518, %f519, %f96};
	st.local.f32 	[%rd2+132], %f520;
	add.s32 	%r429, %r41, -1;
	setp.lt.s32	%p33, %r429, 0;
	@%p33 bra 	BB6_41;

	ld.local.f32 	%f533, [%rd6+-4];
	st.local.f32 	[%rd2+136], %f533;

BB6_41:
	setp.leu.ftz.f32	%p34, %f96, 0f00000000;
	@%p34 bra 	BB6_43;

	ld.local.u32 	%r430, [%rd2];
	mad.lo.s32 	%r431, %r430, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r431;
	and.b32  	%r432, %r431, 16777215;
	cvt.rn.f32.u32	%f535, %r432;
	mov.f32 	%f536, 0f4B800000;
	div.approx.ftz.f32 	%f537, %f535, %f536;
	lg2.approx.ftz.f32 	%f538, %f537;
	mul.ftz.f32 	%f539, %f538, 0fBF317218;
	mul.ftz.f32 	%f951, %f539, %f96;

BB6_43:
	ld.local.v4.f32 	{%f549, %f550, %f551, %f552}, [%rd2+68];
	mov.u32 	%r437, 1;
	mov.u32 	%r440, 2;
	ld.local.v4.f32 	{%f553, %f554, %f555, %f556}, [%rd2+100];
	shr.u64 	%rd64, %rd17, 32;
	cvt.u32.u64	%r442, %rd64;
	cvt.u32.u64	%r443, %rd17;
	mov.u32 	%r445, -1;
	mov.f32 	%f548, 0f00000000;
	// inline asm
	call (%r433, %r434, %r435, %r436), _optix_trace_4, (%rd5, %f549, %f550, %f551, %f553, %f554, %f555, %f83, %f951, %f548, %r437, %r369, %r369, %r440, %r369, %r442, %r443, %r445, %r445);
	// inline asm
	ld.local.u32 	%r446, [%rd2+16];
	add.s32 	%r49, %r446, 1;
	st.local.u32 	[%rd2+16], %r49;
	setp.ne.s32	%p35, %r446, 0;
	@%p35 bra 	BB6_45;

	ld.local.v4.f32 	{%f557, %f558, %f559, %f560}, [%rd2+68];
	add.ftz.f32 	%f924, %f924, %f557;
	add.ftz.f32 	%f923, %f923, %f558;
	add.ftz.f32 	%f922, %f922, %f559;
	mov.u32 	%r523, %r435;
	mov.u32 	%r522, %r436;

BB6_45:
	ld.local.u32 	%r54, [%rd2+-16];
	and.b32  	%r57, %r54, -805306369;
	st.local.u32 	[%rd2+-16], %r57;
	and.b32  	%r447, %r54, 4096;
	setp.eq.s32	%p36, %r447, 0;
	@%p36 bra 	BB6_53;

	and.b32  	%r448, %r54, 512;
	setp.eq.s32	%p37, %r448, 0;
	@%p37 bra 	BB6_49;
	bra.uni 	BB6_47;

BB6_49:
	ld.local.f32 	%f951, [%rd2+80];
	bra.uni 	BB6_50;

BB6_47:
	st.local.f32 	[%rd2+80], %f951;
	ld.local.v4.f32 	{%f564, %f565, %f566, %f567}, [%rd2+100];
	ld.local.v4.f32 	{%f571, %f572, %f573, %f574}, [%rd2+68];
	fma.rn.ftz.f32 	%f578, %f951, %f565, %f572;
	fma.rn.ftz.f32 	%f579, %f951, %f564, %f571;
	st.local.v2.f32 	[%rd2+68], {%f579, %f578};
	fma.rn.ftz.f32 	%f580, %f951, %f566, %f573;
	st.local.f32 	[%rd2+76], %f580;
	setp.lt.u32	%p38, %r49, %r528;
	@%p38 bra 	BB6_50;

	ld.local.v4.f32 	{%f581, %f582, %f583, %f584}, [%rd18];
	add.ftz.f32 	%f588, %f504, %f582;
	add.ftz.f32 	%f589, %f503, %f581;
	st.local.v2.f32 	[%rd18], {%f589, %f588};
	add.ftz.f32 	%f590, %f86, %f583;
	st.local.f32 	[%rd2+-20], %f590;

BB6_50:
	ld.local.v4.f32 	{%f591, %f592, %f593, %f594}, [%rd2+36];
	neg.ftz.f32 	%f598, %f951;
	mul.ftz.f32 	%f599, %f591, %f598;
	mul.ftz.f32 	%f600, %f592, %f598;
	mul.ftz.f32 	%f601, %f593, %f598;
	mul.ftz.f32 	%f602, %f599, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f107, %f602;
	mul.ftz.f32 	%f603, %f600, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f108, %f603;
	mul.ftz.f32 	%f604, %f601, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f109, %f604;
	mul.ftz.f32 	%f956, %f956, %f107;
	mul.ftz.f32 	%f957, %f957, %f108;
	mul.ftz.f32 	%f958, %f958, %f109;
	and.b32  	%r449, %r54, 16777216;
	setp.eq.s32	%p39, %r449, 0;
	@%p39 bra 	BB6_53;

	ld.local.v4.f32 	{%f605, %f606, %f607, %f608}, [%rd2+-12];
	mul.ftz.f32 	%f612, %f108, %f606;
	mul.ftz.f32 	%f613, %f107, %f605;
	st.local.v2.f32 	[%rd2+-12], {%f613, %f612};
	mul.ftz.f32 	%f614, %f109, %f607;
	st.local.f32 	[%rd2+-4], %f614;
	@%p37 bra 	BB6_53;

	and.b32  	%r57, %r54, -822083585;
	st.local.u32 	[%rd2+-16], %r57;

BB6_53:
	ld.local.v4.f32 	{%f615, %f616, %f617, %f618}, [%rd18];
	fma.rn.ftz.f32 	%f967, %f956, %f615, %f967;
	fma.rn.ftz.f32 	%f966, %f957, %f616, %f966;
	fma.rn.ftz.f32 	%f965, %f958, %f617, %f965;
	setp.lt.s32	%p41, %r57, 0;
	@%p41 bra 	BB6_65;

	ld.local.f32 	%f622, [%rd2+32];
	setp.le.ftz.f32	%p42, %f622, 0f00000000;
	@%p42 bra 	BB6_65;

	ld.local.v2.f32 	{%f623, %f624}, [%rd2+20];
	setp.neu.ftz.f32	%p43, %f623, 0f00000000;
	setp.neu.ftz.f32	%p44, %f624, 0f00000000;
	or.pred  	%p45, %p43, %p44;
	@%p45 bra 	BB6_57;

	ld.local.f32 	%f625, [%rd2+28];
	setp.eq.ftz.f32	%p46, %f625, 0f00000000;
	@%p46 bra 	BB6_65;

BB6_57:
	mul.ftz.f32 	%f956, %f956, %f623;
	mul.ftz.f32 	%f957, %f957, %f624;
	ld.local.f32 	%f626, [%rd2+28];
	mul.ftz.f32 	%f958, %f958, %f626;
	setp.ge.u32	%p47, %r425, %r49;
	@%p47 bra 	BB6_60;

	max.ftz.f32 	%f627, %f956, %f957;
	max.ftz.f32 	%f124, %f627, %f958;
	ld.local.u32 	%r451, [%rd2];
	mad.lo.s32 	%r452, %r451, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r452;
	and.b32  	%r453, %r452, 16777215;
	cvt.rn.f32.u32	%f628, %r453;
	mov.f32 	%f629, 0f4B800000;
	div.approx.ftz.f32 	%f630, %f628, %f629;
	setp.lt.ftz.f32	%p48, %f124, %f630;
	@%p48 bra 	BB6_65;

	rcp.approx.ftz.f32 	%f631, %f124;
	mul.ftz.f32 	%f956, %f956, %f631;
	mul.ftz.f32 	%f957, %f957, %f631;
	mul.ftz.f32 	%f958, %f958, %f631;

BB6_60:
	and.b32  	%r454, %r57, 288;
	setp.ne.s32	%p49, %r454, 256;
	@%p49 bra 	BB6_64;

	and.b32  	%r455, %r57, 16;
	setp.eq.s32	%p50, %r455, 0;
	@%p50 bra 	BB6_63;
	bra.uni 	BB6_62;

BB6_63:
	add.s32 	%r466, %r41, -1;
	max.s32 	%r41, %r466, %r445;
	bra.uni 	BB6_64;

BB6_62:
	add.s32 	%r456, %r41, 1;
	mov.u32 	%r457, 3;
	min.s32 	%r41, %r456, %r457;
	add.u64 	%rd70, %SPL, 0;
	mul.wide.s32 	%rd71, %r41, 16;
	add.s64 	%rd72, %rd70, %rd71;
	ld.local.v4.u32 	{%r458, %r459, %r460, %r461}, [%rd2+116];
	st.local.v4.u32 	[%rd72], {%r458, %r459, %r460, %r461};
	ld.local.v4.f32 	{%f632, %f633, %f634, %f635}, [%rd2+52];
	add.u64 	%rd74, %SPL, 64;
	add.s64 	%rd75, %rd74, %rd71;
	st.local.v4.f32 	[%rd75], {%f632, %f633, %f634, %f635};
	ld.local.f32 	%f640, [%rd2+48];
	add.u64 	%rd77, %SPL, 128;
	mul.wide.s32 	%rd78, %r41, 4;
	add.s64 	%rd79, %rd77, %rd78;
	st.local.f32 	[%rd79], %f640;

BB6_64:
	setp.lt.u32	%p51, %r49, %r528;
	@%p51 bra 	BB6_38;
	bra.uni 	BB6_65;

BB6_36:
	mov.f32 	%f966, %f965;
	mov.f32 	%f967, %f965;

BB6_65:
	ld.local.v4.f32 	{%f641, %f642, %f643, %f644}, [%rd2+-12];
	ld.local.v4.f32 	{%f645, %f646, %f647, %f648}, [%rd2+4];
	ld.local.f32 	%f969, [%rd2+96];
	setp.gt.ftz.f32	%p52, %f968, %f969;
	@%p52 bra 	BB6_68;
	bra.uni 	BB6_66;

BB6_68:
	mov.u32 	%r57, 268435456;
	st.local.u32 	[%rd2+-16], %r57;
	mul.ftz.f32 	%f968, %f968, 0f3F000000;
	bra.uni 	BB6_69;

BB6_66:
	setp.geu.ftz.f32	%p53, %f968, %f969;
	@%p53 bra 	BB6_69;

	mov.u32 	%r57, 536870912;
	st.local.u32 	[%rd2+-16], %r57;
	mul.ftz.f32 	%f969, %f969, 0f3F000000;

BB6_69:
	st.local.v2.f32 	[%rd2+68], {%f334, %f335};
	st.local.f32 	[%rd2+76], %f13;
	mov.f32 	%f652, 0f3F800000;
	st.local.v2.f32 	[%rd2+20], {%f652, %f652};
	st.local.u32 	[%rd2+28], %r367;
	st.local.v4.f32 	[%rd2+100], {%f8, %f9, %f10, %f336};
	and.b32  	%r471, %r57, 805306368;
	or.b32  	%r91, %r471, 16777216;
	st.local.v4.u32 	[%rd18], {%r369, %r369, %r369, %r91};
	st.local.v2.f32 	[%rd2+-12], {%f652, %f652};
	st.local.u32 	[%rd2+-4], %r367;
	mov.f32 	%f993, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f652, %f652, %f652, %f993};
	st.local.u32 	[%rd2+48], %r369;
	st.local.v4.f32 	[%rd2+116], {%f993, %f993, %f993, %f652};
	st.local.v4.u32 	[%rd2+4], {%r369, %r369, %r367, %r369};
	st.local.u32 	[%rd2+96], %r367;
	setp.eq.s32	%p54, %r528, 0;
	@%p54 bra 	BB6_70;

	ld.const.u64 	%rd7, [params+272];
	ld.const.f32 	%f150, [params+76];
	ld.const.v2.u32 	{%r474, %r475}, [params+240];
	ld.const.v2.f32 	{%f660, %f661}, [params+224];
	mov.f32 	%f995, 0f00000000;
	mov.u32 	%r75, -1;
	ld.const.f32 	%f153, [params+232];
	mov.f32 	%f986, %f652;
	mov.f32 	%f985, %f652;
	mov.f32 	%f984, %f652;
	mov.f32 	%f994, %f995;
	mov.f32 	%f993, %f995;

BB6_72:
	ld.local.v4.f32 	{%f663, %f664, %f665, %f666}, [%rd2+100];
	neg.ftz.f32 	%f670, %f665;
	neg.ftz.f32 	%f671, %f664;
	neg.ftz.f32 	%f672, %f663;
	st.local.v2.f32 	[%rd2+84], {%f672, %f671};
	st.local.f32 	[%rd2+92], %f670;
	st.local.v2.f32 	[%rd2+132], {%f652, %f652};
	mov.u32 	%r476, 1510874058;
	st.local.u32 	[%rd2+80], %r476;
	and.b32  	%r78, %r91, 822083586;
	st.local.u32 	[%rd2+-16], %r78;
	mov.f32 	%f979, 0f5A0E1BCA;
	setp.lt.s32	%p55, %r75, 0;
	@%p55 bra 	BB6_77;

	or.b32  	%r477, %r78, 4096;
	st.local.u32 	[%rd2+-16], %r477;
	add.u64 	%rd83, %SPL, 0;
	mul.wide.s32 	%rd84, %r75, 16;
	add.s64 	%rd8, %rd83, %rd84;
	ld.local.v4.f32 	{%f674, %f675, %f676, %f677}, [%rd8];
	add.u64 	%rd86, %SPL, 64;
	add.s64 	%rd87, %rd86, %rd84;
	ld.local.v4.f32 	{%f682, %f683, %f684, %f685}, [%rd87];
	st.local.v4.f32 	[%rd2+52], {%f682, %f683, %f684, %f685};
	add.u64 	%rd89, %SPL, 128;
	mul.wide.s32 	%rd90, %r75, 4;
	add.s64 	%rd91, %rd89, %rd90;
	ld.local.f32 	%f163, [%rd91];
	st.local.v4.f32 	[%rd2+36], {%f674, %f675, %f676, %f163};
	st.local.f32 	[%rd2+132], %f677;
	add.s32 	%r478, %r75, -1;
	setp.lt.s32	%p56, %r478, 0;
	@%p56 bra 	BB6_75;

	ld.local.f32 	%f690, [%rd8+-4];
	st.local.f32 	[%rd2+136], %f690;

BB6_75:
	setp.leu.ftz.f32	%p57, %f163, 0f00000000;
	@%p57 bra 	BB6_77;

	ld.local.u32 	%r479, [%rd2];
	mad.lo.s32 	%r480, %r479, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r480;
	and.b32  	%r481, %r480, 16777215;
	cvt.rn.f32.u32	%f692, %r481;
	mov.f32 	%f693, 0f4B800000;
	div.approx.ftz.f32 	%f694, %f692, %f693;
	lg2.approx.ftz.f32 	%f695, %f694;
	mul.ftz.f32 	%f696, %f695, 0fBF317218;
	mul.ftz.f32 	%f979, %f696, %f163;

BB6_77:
	ld.local.v4.f32 	{%f706, %f707, %f708, %f709}, [%rd2+68];
	mov.u32 	%r486, 1;
	mov.u32 	%r489, 2;
	ld.local.v4.f32 	{%f710, %f711, %f712, %f713}, [%rd2+100];
	shr.u64 	%rd94, %rd17, 32;
	cvt.u32.u64	%r491, %rd94;
	cvt.u32.u64	%r492, %rd17;
	mov.u32 	%r494, -1;
	mov.f32 	%f705, 0f00000000;
	// inline asm
	call (%r482, %r483, %r484, %r485), _optix_trace_4, (%rd7, %f706, %f707, %f708, %f710, %f711, %f712, %f150, %f979, %f705, %r486, %r369, %r369, %r489, %r369, %r491, %r492, %r494, %r494);
	// inline asm
	ld.local.u32 	%r495, [%rd2+16];
	add.s32 	%r83, %r495, 1;
	st.local.u32 	[%rd2+16], %r83;
	setp.ne.s32	%p58, %r495, 0;
	@%p58 bra 	BB6_79;

	ld.local.v4.f32 	{%f714, %f715, %f716, %f717}, [%rd2+68];
	add.ftz.f32 	%f924, %f924, %f714;
	add.ftz.f32 	%f923, %f923, %f715;
	add.ftz.f32 	%f922, %f922, %f716;
	mov.u32 	%r523, %r484;
	mov.u32 	%r522, %r485;

BB6_79:
	ld.local.u32 	%r88, [%rd2+-16];
	and.b32  	%r91, %r88, -805306369;
	st.local.u32 	[%rd2+-16], %r91;
	and.b32  	%r496, %r88, 4096;
	setp.eq.s32	%p59, %r496, 0;
	@%p59 bra 	BB6_87;

	and.b32  	%r497, %r88, 512;
	setp.eq.s32	%p60, %r497, 0;
	@%p60 bra 	BB6_83;
	bra.uni 	BB6_81;

BB6_83:
	ld.local.f32 	%f979, [%rd2+80];
	bra.uni 	BB6_84;

BB6_81:
	st.local.f32 	[%rd2+80], %f979;
	ld.local.v4.f32 	{%f721, %f722, %f723, %f724}, [%rd2+100];
	ld.local.v4.f32 	{%f728, %f729, %f730, %f731}, [%rd2+68];
	fma.rn.ftz.f32 	%f735, %f979, %f722, %f729;
	fma.rn.ftz.f32 	%f736, %f979, %f721, %f728;
	st.local.v2.f32 	[%rd2+68], {%f736, %f735};
	fma.rn.ftz.f32 	%f737, %f979, %f723, %f730;
	st.local.f32 	[%rd2+76], %f737;
	setp.lt.u32	%p61, %r83, %r475;
	@%p61 bra 	BB6_84;

	ld.local.v4.f32 	{%f738, %f739, %f740, %f741}, [%rd18];
	add.ftz.f32 	%f745, %f661, %f739;
	add.ftz.f32 	%f746, %f660, %f738;
	st.local.v2.f32 	[%rd18], {%f746, %f745};
	add.ftz.f32 	%f747, %f153, %f740;
	st.local.f32 	[%rd2+-20], %f747;

BB6_84:
	ld.local.v4.f32 	{%f748, %f749, %f750, %f751}, [%rd2+36];
	neg.ftz.f32 	%f755, %f979;
	mul.ftz.f32 	%f756, %f748, %f755;
	mul.ftz.f32 	%f757, %f749, %f755;
	mul.ftz.f32 	%f758, %f750, %f755;
	mul.ftz.f32 	%f759, %f756, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f174, %f759;
	mul.ftz.f32 	%f760, %f757, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f175, %f760;
	mul.ftz.f32 	%f761, %f758, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f176, %f761;
	mul.ftz.f32 	%f984, %f984, %f174;
	mul.ftz.f32 	%f985, %f985, %f175;
	mul.ftz.f32 	%f986, %f986, %f176;
	and.b32  	%r498, %r88, 16777216;
	setp.eq.s32	%p62, %r498, 0;
	@%p62 bra 	BB6_87;

	ld.local.v4.f32 	{%f762, %f763, %f764, %f765}, [%rd2+-12];
	mul.ftz.f32 	%f769, %f175, %f763;
	mul.ftz.f32 	%f770, %f174, %f762;
	st.local.v2.f32 	[%rd2+-12], {%f770, %f769};
	mul.ftz.f32 	%f771, %f176, %f764;
	st.local.f32 	[%rd2+-4], %f771;
	@%p60 bra 	BB6_87;

	and.b32  	%r91, %r88, -822083585;
	st.local.u32 	[%rd2+-16], %r91;

BB6_87:
	ld.local.v4.f32 	{%f772, %f773, %f774, %f775}, [%rd18];
	fma.rn.ftz.f32 	%f995, %f984, %f772, %f995;
	fma.rn.ftz.f32 	%f994, %f985, %f773, %f994;
	fma.rn.ftz.f32 	%f993, %f986, %f774, %f993;
	setp.lt.s32	%p64, %r91, 0;
	@%p64 bra 	BB6_99;

	ld.local.f32 	%f779, [%rd2+32];
	setp.le.ftz.f32	%p65, %f779, 0f00000000;
	@%p65 bra 	BB6_99;

	ld.local.v2.f32 	{%f780, %f781}, [%rd2+20];
	setp.neu.ftz.f32	%p66, %f780, 0f00000000;
	setp.neu.ftz.f32	%p67, %f781, 0f00000000;
	or.pred  	%p68, %p66, %p67;
	@%p68 bra 	BB6_91;

	ld.local.f32 	%f782, [%rd2+28];
	setp.eq.ftz.f32	%p69, %f782, 0f00000000;
	@%p69 bra 	BB6_99;

BB6_91:
	mul.ftz.f32 	%f984, %f984, %f780;
	mul.ftz.f32 	%f985, %f985, %f781;
	ld.local.f32 	%f783, [%rd2+28];
	mul.ftz.f32 	%f986, %f986, %f783;
	setp.ge.u32	%p70, %r474, %r83;
	@%p70 bra 	BB6_94;

	max.ftz.f32 	%f784, %f984, %f985;
	max.ftz.f32 	%f191, %f784, %f986;
	ld.local.u32 	%r500, [%rd2];
	mad.lo.s32 	%r501, %r500, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r501;
	and.b32  	%r502, %r501, 16777215;
	cvt.rn.f32.u32	%f785, %r502;
	mov.f32 	%f786, 0f4B800000;
	div.approx.ftz.f32 	%f787, %f785, %f786;
	setp.lt.ftz.f32	%p71, %f191, %f787;
	@%p71 bra 	BB6_99;

	rcp.approx.ftz.f32 	%f788, %f191;
	mul.ftz.f32 	%f984, %f984, %f788;
	mul.ftz.f32 	%f985, %f985, %f788;
	mul.ftz.f32 	%f986, %f986, %f788;

BB6_94:
	and.b32  	%r503, %r91, 288;
	setp.ne.s32	%p72, %r503, 256;
	@%p72 bra 	BB6_98;

	and.b32  	%r504, %r91, 16;
	setp.eq.s32	%p73, %r504, 0;
	@%p73 bra 	BB6_97;
	bra.uni 	BB6_96;

BB6_97:
	add.s32 	%r515, %r75, -1;
	max.s32 	%r75, %r515, %r494;
	bra.uni 	BB6_98;

BB6_96:
	add.s32 	%r505, %r75, 1;
	mov.u32 	%r506, 3;
	min.s32 	%r75, %r505, %r506;
	add.u64 	%rd100, %SPL, 0;
	mul.wide.s32 	%rd101, %r75, 16;
	add.s64 	%rd102, %rd100, %rd101;
	ld.local.v4.u32 	{%r507, %r508, %r509, %r510}, [%rd2+116];
	st.local.v4.u32 	[%rd102], {%r507, %r508, %r509, %r510};
	ld.local.v4.f32 	{%f789, %f790, %f791, %f792}, [%rd2+52];
	add.u64 	%rd104, %SPL, 64;
	add.s64 	%rd105, %rd104, %rd101;
	st.local.v4.f32 	[%rd105], {%f789, %f790, %f791, %f792};
	ld.local.f32 	%f797, [%rd2+48];
	add.u64 	%rd107, %SPL, 128;
	mul.wide.s32 	%rd108, %r75, 4;
	add.s64 	%rd109, %rd107, %rd108;
	st.local.f32 	[%rd109], %f797;

BB6_98:
	setp.lt.u32	%p74, %r83, %r475;
	@%p74 bra 	BB6_72;
	bra.uni 	BB6_99;

BB6_70:
	mov.f32 	%f994, %f993;
	mov.f32 	%f995, %f993;

BB6_99:
	ld.local.f32 	%f996, [%rd2+96];
	setp.eq.ftz.f32	%p75, %f968, %f969;
	@%p75 bra 	BB6_101;

	mul.ftz.f32 	%f996, %f996, 0f3F000000;
	st.local.f32 	[%rd2+96], %f996;

BB6_101:
	add.ftz.f32 	%f798, %f968, %f969;
	add.ftz.f32 	%f799, %f798, %f996;
	rcp.approx.ftz.f32 	%f800, %f799;
	mul.ftz.f32 	%f801, %f967, %f969;
	fma.rn.ftz.f32 	%f802, %f939, %f968, %f801;
	mul.ftz.f32 	%f803, %f966, %f969;
	fma.rn.ftz.f32 	%f804, %f940, %f968, %f803;
	mul.ftz.f32 	%f805, %f965, %f969;
	fma.rn.ftz.f32 	%f806, %f941, %f968, %f805;
	fma.rn.ftz.f32 	%f807, %f995, %f996, %f802;
	fma.rn.ftz.f32 	%f808, %f994, %f996, %f804;
	fma.rn.ftz.f32 	%f809, %f993, %f996, %f806;
	mul.ftz.f32 	%f939, %f800, %f807;
	mul.ftz.f32 	%f940, %f800, %f808;
	mul.ftz.f32 	%f941, %f800, %f809;
	mul.ftz.f32 	%f810, %f641, %f969;
	mul.ftz.f32 	%f811, %f642, %f969;
	mul.ftz.f32 	%f812, %f643, %f969;
	fma.rn.ftz.f32 	%f813, %f1000, %f968, %f810;
	fma.rn.ftz.f32 	%f814, %f1001, %f968, %f811;
	fma.rn.ftz.f32 	%f815, %f1002, %f968, %f812;
	ld.local.v4.f32 	{%f816, %f817, %f818, %f819}, [%rd2+-12];
	fma.rn.ftz.f32 	%f823, %f996, %f816, %f813;
	fma.rn.ftz.f32 	%f824, %f996, %f817, %f814;
	fma.rn.ftz.f32 	%f825, %f996, %f818, %f815;
	mul.ftz.f32 	%f1000, %f800, %f823;
	mul.ftz.f32 	%f1001, %f800, %f824;
	mul.ftz.f32 	%f1002, %f800, %f825;
	mul.ftz.f32 	%f826, %f645, %f969;
	mul.ftz.f32 	%f827, %f646, %f969;
	mul.ftz.f32 	%f828, %f647, %f969;
	fma.rn.ftz.f32 	%f829, %f997, %f968, %f826;
	fma.rn.ftz.f32 	%f830, %f998, %f968, %f827;
	fma.rn.ftz.f32 	%f831, %f999, %f968, %f828;
	ld.local.v4.f32 	{%f832, %f833, %f834, %f835}, [%rd2+4];
	fma.rn.ftz.f32 	%f839, %f996, %f832, %f829;
	fma.rn.ftz.f32 	%f840, %f996, %f833, %f830;
	fma.rn.ftz.f32 	%f841, %f996, %f834, %f831;
	mul.ftz.f32 	%f997, %f800, %f839;
	mul.ftz.f32 	%f998, %f800, %f840;
	mul.ftz.f32 	%f999, %f800, %f841;
	mul.ftz.f32 	%f924, %f924, 0f3EAAAAAB;
	mul.ftz.f32 	%f923, %f923, 0f3EAAAAAB;
	mul.ftz.f32 	%f922, %f922, 0f3EAAAAAB;

BB6_102:
	mul.ftz.f32 	%f846, %f998, %f998;
	fma.rn.ftz.f32 	%f847, %f997, %f997, %f846;
	fma.rn.ftz.f32 	%f848, %f999, %f999, %f847;
	rsqrt.approx.ftz.f32 	%f849, %f848;
	mul.ftz.f32 	%f231, %f997, %f849;
	mul.ftz.f32 	%f232, %f998, %f849;
	mul.ftz.f32 	%f233, %f999, %f849;
	abs.ftz.f32 	%f850, %f939;
	setp.gtu.ftz.f32	%p76, %f850, 0f7F800000;
	abs.ftz.f32 	%f851, %f940;
	setp.gtu.ftz.f32	%p77, %f851, 0f7F800000;
	or.pred  	%p78, %p76, %p77;
	abs.ftz.f32 	%f852, %f941;
	setp.gtu.ftz.f32	%p79, %f852, 0f7F800000;
	or.pred  	%p80, %p78, %p79;
	setp.eq.ftz.f32	%p81, %f850, 0f7F800000;
	or.pred  	%p82, %p80, %p81;
	setp.eq.ftz.f32	%p83, %f851, 0f7F800000;
	or.pred  	%p84, %p82, %p83;
	setp.eq.ftz.f32	%p85, %f852, 0f7F800000;
	or.pred  	%p3, %p84, %p85;
	ld.const.u64 	%rd9, [params];
	cvt.u32.u64	%r99, %rd9;
	setp.eq.s32	%p86, %r99, 0;
	mov.f32 	%f1017, 0f00000000;
	ld.const.u64 	%rd10, [params+24];
	mov.f32 	%f1009, %f1017;
	mov.f32 	%f1010, %f1017;
	mov.f32 	%f1011, %f1017;
	mov.f32 	%f1012, %f1017;
	@%p86 bra 	BB6_104;

	cvt.u64.u32	%rd136, %r100;
	cvta.to.global.u64 	%rd110, %rd10;
	shl.b64 	%rd111, %rd136, 4;
	add.s64 	%rd112, %rd110, %rd111;
	ld.global.v4.f32 	{%f1009, %f1010, %f1011, %f1012}, [%rd112];

BB6_104:
	cvt.u64.u32	%rd137, %r100;
	cvta.to.global.u64 	%rd113, %rd10;
	shl.b64 	%rd114, %rd137, 4;
	add.s64 	%rd115, %rd113, %rd114;
	selp.f32	%f861, 0f00000000, %f939, %p3;
	selp.f32	%f862, 0f00000000, %f940, %p3;
	selp.f32	%f863, 0f00000000, %f941, %p3;
	selp.f32	%f864, 0f00000000, 0f3F800000, %p3;
	add.ftz.f32 	%f865, %f864, %f1012;
	add.ftz.f32 	%f866, %f863, %f1011;
	add.ftz.f32 	%f867, %f862, %f1010;
	add.ftz.f32 	%f868, %f861, %f1009;
	st.global.v4.f32 	[%rd115], {%f868, %f867, %f866, %f865};
	abs.ftz.f32 	%f869, %f1000;
	setp.gtu.ftz.f32	%p87, %f869, 0f7F800000;
	abs.ftz.f32 	%f870, %f1001;
	setp.gtu.ftz.f32	%p88, %f870, 0f7F800000;
	or.pred  	%p89, %p87, %p88;
	abs.ftz.f32 	%f871, %f1002;
	setp.gtu.ftz.f32	%p90, %f871, 0f7F800000;
	or.pred  	%p91, %p89, %p90;
	setp.eq.ftz.f32	%p92, %f869, 0f7F800000;
	or.pred  	%p93, %p91, %p92;
	setp.eq.ftz.f32	%p94, %f870, 0f7F800000;
	or.pred  	%p95, %p93, %p94;
	setp.eq.ftz.f32	%p96, %f871, 0f7F800000;
	or.pred  	%p97, %p95, %p96;
	selp.f32	%f242, 0f00000000, %f1000, %p97;
	selp.f32	%f243, 0f00000000, %f1001, %p97;
	selp.f32	%f244, 0f00000000, %f1002, %p97;
	ld.const.u64 	%rd11, [params+32];
	mov.f32 	%f1013, %f1017;
	mov.f32 	%f1014, %f1017;
	mov.f32 	%f1015, %f1017;
	mov.f32 	%f1016, %f1017;
	@%p86 bra 	BB6_106;

	cvta.to.global.u64 	%rd116, %rd11;
	add.s64 	%rd118, %rd116, %rd114;
	ld.global.v4.f32 	{%f1013, %f1014, %f1015, %f875}, [%rd118];
	add.ftz.f32 	%f1016, %f875, 0f00000000;

BB6_106:
	cvta.to.global.u64 	%rd119, %rd11;
	add.s64 	%rd121, %rd119, %rd114;
	add.ftz.f32 	%f881, %f244, %f1015;
	add.ftz.f32 	%f882, %f243, %f1014;
	add.ftz.f32 	%f883, %f242, %f1013;
	st.global.v4.f32 	[%rd121], {%f883, %f882, %f881, %f1016};
	abs.ftz.f32 	%f884, %f231;
	setp.gtu.ftz.f32	%p99, %f884, 0f7F800000;
	abs.ftz.f32 	%f885, %f232;
	setp.gtu.ftz.f32	%p100, %f885, 0f7F800000;
	or.pred  	%p101, %p99, %p100;
	abs.ftz.f32 	%f886, %f233;
	setp.gtu.ftz.f32	%p102, %f886, 0f7F800000;
	or.pred  	%p103, %p101, %p102;
	setp.eq.ftz.f32	%p104, %f884, 0f7F800000;
	or.pred  	%p105, %p103, %p104;
	setp.eq.ftz.f32	%p106, %f885, 0f7F800000;
	or.pred  	%p107, %p105, %p106;
	setp.eq.ftz.f32	%p108, %f886, 0f7F800000;
	or.pred  	%p109, %p107, %p108;
	selp.f32	%f253, 0f00000000, %f231, %p109;
	selp.f32	%f254, 0f00000000, %f232, %p109;
	selp.f32	%f255, 0f00000000, %f233, %p109;
	ld.const.u64 	%rd12, [params+40];
	mov.f32 	%f1018, %f1017;
	mov.f32 	%f1019, %f1017;
	mov.f32 	%f1020, %f1017;
	@%p86 bra 	BB6_108;

	cvta.to.global.u64 	%rd122, %rd12;
	add.s64 	%rd124, %rd122, %rd114;
	ld.global.v4.f32 	{%f1017, %f1018, %f1019, %f890}, [%rd124];
	add.ftz.f32 	%f1020, %f890, 0f00000000;

BB6_108:
	cvta.to.global.u64 	%rd125, %rd12;
	add.s64 	%rd127, %rd125, %rd114;
	add.ftz.f32 	%f892, %f255, %f1019;
	add.ftz.f32 	%f893, %f254, %f1018;
	add.ftz.f32 	%f894, %f253, %f1017;
	st.global.v4.f32 	[%rd127], {%f894, %f893, %f892, %f1020};
	setp.lt.u64	%p111, %rd9, 4294967296;
	@%p111 bra 	BB6_110;

	not.b32 	%r517, %r106;
	add.s32 	%r518, %r104, %r517;
	mad.lo.s32 	%r519, %r518, %r103, %r105;
	ld.const.v2.f32 	{%f895, %f896}, [params+80];
	sub.ftz.f32 	%f899, %f924, %f895;
	sub.ftz.f32 	%f900, %f923, %f896;
	ld.const.f32 	%f901, [params+88];
	sub.ftz.f32 	%f902, %f922, %f901;
	mul.ftz.f32 	%f903, %f900, %f900;
	fma.rn.ftz.f32 	%f904, %f899, %f899, %f903;
	fma.rn.ftz.f32 	%f905, %f902, %f902, %f904;
	sqrt.approx.ftz.f32 	%f906, %f905;
	mul.ftz.f32 	%f907, %f8, %f306;
	mul.ftz.f32 	%f908, %f9, %f307;
	neg.ftz.f32 	%f909, %f908;
	sub.ftz.f32 	%f910, %f909, %f907;
	mul.ftz.f32 	%f911, %f10, %f7;
	sub.ftz.f32 	%f912, %f910, %f911;
	ld.const.u64 	%rd128, [params+48];
	cvta.to.global.u64 	%rd129, %rd128;
	mul.wide.u32 	%rd130, %r519, 16;
	add.s64 	%rd131, %rd129, %rd130;
	mul.ftz.f32 	%f913, %f906, %f912;
	st.global.v4.f32 	[%rd131], {%f924, %f923, %f922, %f913};
	ld.const.u64 	%rd132, [params+56];
	cvta.to.global.u64 	%rd133, %rd132;
	mul.wide.u32 	%rd134, %r519, 8;
	add.s64 	%rd135, %rd133, %rd134;
	st.global.v2.u32 	[%rd135], {%r523, %r522};

BB6_110:
	ret;
}

	// .globl	__raygen__tex_test_camera
.visible .entry __raygen__tex_test_camera(

)
{
	.reg .pred 	%p<17>;
	.reg .f32 	%f<99>;
	.reg .b32 	%r<19>;
	.reg .b64 	%rd<37>;


	ld.const.v2.u32 	{%r9, %r10}, [params+64];
	// inline asm
	call (%r6), _optix_get_launch_index_x, ();
	// inline asm
	ld.const.u64 	%rd6, [params+16];
	cvta.to.global.u64 	%rd7, %rd6;
	cvt.u64.u32	%rd1, %r6;
	mul.wide.u32 	%rd8, %r6, 8;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v2.u32 	{%r11, %r12}, [%rd9];
	add.s32 	%r13, %r9, -1;
	setp.gt.s32	%p2, %r11, %r13;
	add.s32 	%r14, %r10, -1;
	setp.gt.s32	%p3, %r12, %r14;
	or.pred  	%p4, %p2, %p3;
	@%p4 bra 	BB7_9;

	cvt.rn.f32.s32	%f32, %r11;
	add.ftz.f32 	%f33, %f32, 0f3F000000;
	cvt.rn.f32.s32	%f34, %r12;
	add.ftz.f32 	%f35, %f34, 0f3F000000;
	cvt.rn.f32.s32	%f36, %r9;
	div.approx.ftz.f32 	%f37, %f33, %f36;
	cvt.rn.f32.s32	%f38, %r10;
	div.approx.ftz.f32 	%f39, %f35, %f38;
	ld.const.u64 	%rd10, [params+208];
	mov.f32 	%f40, 0f3F800000;
	sub.ftz.f32 	%f41, %f40, %f39;
	tex.2d.v4.f32.f32	{%f1, %f42, %f43, %f44}, [%rd10, {%f37, %f41}];
	abs.ftz.f32 	%f45, %f1;
	setp.gtu.ftz.f32	%p5, %f45, 0f7F800000;
	mov.f32 	%f95, 0f00000000;
	abs.ftz.f32 	%f46, %f95;
	setp.gtu.ftz.f32	%p6, %f46, 0f7F800000;
	or.pred  	%p7, %p5, %p6;
	setp.eq.ftz.f32	%p8, %f45, 0f7F800000;
	or.pred  	%p9, %p7, %p8;
	setp.eq.ftz.f32	%p10, %f46, 0f7F800000;
	or.pred  	%p1, %p9, %p10;
	ld.const.u64 	%rd2, [params];
	cvt.u32.u64	%r5, %rd2;
	setp.eq.s32	%p11, %r5, 0;
	ld.const.u64 	%rd3, [params+24];
	mov.f32 	%f87, %f95;
	mov.f32 	%f88, %f95;
	mov.f32 	%f89, %f95;
	mov.f32 	%f90, %f95;
	@%p11 bra 	BB7_3;

	cvta.to.global.u64 	%rd11, %rd3;
	shl.b64 	%rd12, %rd1, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.v4.f32 	{%f87, %f48, %f49, %f90}, [%rd13];
	add.ftz.f32 	%f88, %f48, 0f00000000;
	add.ftz.f32 	%f89, %f49, 0f00000000;

BB7_3:
	cvta.to.global.u64 	%rd14, %rd3;
	shl.b64 	%rd15, %rd1, 4;
	add.s64 	%rd16, %rd14, %rd15;
	selp.f32	%f57, 0f00000000, %f1, %p1;
	selp.f32	%f58, 0f00000000, 0f3F800000, %p1;
	add.ftz.f32 	%f59, %f58, %f90;
	add.ftz.f32 	%f60, %f57, %f87;
	st.global.v4.f32 	[%rd16], {%f60, %f88, %f89, %f59};
	mov.f32 	%f61, 0f3E4CCCCD;
	abs.ftz.f32 	%f10, %f61;
	ld.const.u64 	%rd4, [params+32];
	mov.f32 	%f91, %f95;
	mov.f32 	%f92, %f95;
	mov.f32 	%f93, %f95;
	mov.f32 	%f94, %f95;
	@%p11 bra 	BB7_5;

	cvta.to.global.u64 	%rd17, %rd4;
	add.s64 	%rd19, %rd17, %rd15;
	ld.global.v4.f32 	{%f91, %f92, %f93, %f65}, [%rd19];
	add.ftz.f32 	%f94, %f65, 0f00000000;

BB7_5:
	setp.lt.ftz.f32	%p13, %f10, 0f7F800000;
	selp.f32	%f71, 0f3E4CCCCD, 0f00000000, %p13;
	cvta.to.global.u64 	%rd20, %rd4;
	add.s64 	%rd22, %rd20, %rd15;
	add.ftz.f32 	%f72, %f71, %f93;
	add.ftz.f32 	%f73, %f71, %f92;
	add.ftz.f32 	%f74, %f71, %f91;
	st.global.v4.f32 	[%rd22], {%f74, %f73, %f72, %f94};
	mov.f32 	%f75, 0f3F13CD3A;
	abs.ftz.f32 	%f19, %f75;
	ld.const.u64 	%rd5, [params+40];
	mov.f32 	%f96, %f95;
	mov.f32 	%f97, %f95;
	mov.f32 	%f98, %f95;
	@%p11 bra 	BB7_7;

	cvta.to.global.u64 	%rd23, %rd5;
	add.s64 	%rd25, %rd23, %rd15;
	ld.global.v4.f32 	{%f95, %f96, %f97, %f79}, [%rd25];
	add.ftz.f32 	%f98, %f79, 0f00000000;

BB7_7:
	setp.lt.ftz.f32	%p15, %f19, 0f7F800000;
	selp.f32	%f81, 0f3F13CD3A, 0f00000000, %p15;
	cvta.to.global.u64 	%rd26, %rd5;
	add.s64 	%rd28, %rd26, %rd15;
	add.ftz.f32 	%f82, %f81, %f97;
	add.ftz.f32 	%f83, %f81, %f96;
	add.ftz.f32 	%f84, %f81, %f95;
	st.global.v4.f32 	[%rd28], {%f84, %f83, %f82, %f98};
	setp.lt.u64	%p16, %rd2, 4294967296;
	@%p16 bra 	BB7_9;

	not.b32 	%r15, %r12;
	add.s32 	%r16, %r10, %r15;
	mad.lo.s32 	%r17, %r16, %r9, %r11;
	ld.const.u64 	%rd29, [params+48];
	cvta.to.global.u64 	%rd30, %rd29;
	mul.wide.u32 	%rd31, %r17, 16;
	add.s64 	%rd32, %rd30, %rd31;
	mov.f32 	%f85, 0f3F000000;
	mov.f32 	%f86, 0f3DCCCCCD;
	st.global.v4.f32 	[%rd32], {%f86, %f86, %f86, %f85};
	ld.const.u64 	%rd33, [params+56];
	cvta.to.global.u64 	%rd34, %rd33;
	mul.wide.u32 	%rd35, %r17, 8;
	add.s64 	%rd36, %rd34, %rd35;
	mov.u32 	%r18, 305419896;
	st.global.v2.u32 	[%rd36], {%r18, %r18};

BB7_9:
	ret;
}


