State Name,Action,ACC Register,,,PC Register,,SP Register,IR Register,,,MAR Register,,,CC Register,,,DRAM Memory Access,,,,MASK Register,,Interrupt Register,,Interrupt Control,,ALU Control,,DRAM Control,IRAM Control,,Input/Output Bus,
,,ACCld,ACCclr,ACCin,PCin,PCctrl,SPctrl,IRld,IRclr,IRin,MARld,MARclr,MARin,CCld,CCclr,CCin,writeSrc,indirect,addrSrc,dataCacheCtrl,ldMask,clrMask,ldIntReg,clrIntReg,intDisable,clrPend,ALUctrl,ALUsrc,DRAMclr,IRAMclr,instCacheCtrl,devACK,outDataReady
reset,clear all regs/cache,0,0,00,00,11,01,0,0,0,0,0,0,0,0,0,000,0,0,00,0,0,0,0,0,0,ir[4:2],0,1,1,00,0,0
intLoad,load interrupt reg,0,1,00,00,00,00,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,1,1,0,1,ir[4:2],0,1,1,01,0,0
intCheck,check for interrupt,0,1,00,00,00,00,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
fetch0,get inst from instRAM,0,1,00,00,00,00,0,1,0,0,1,0,0,1,0,000,0,0,10,0,1,0,1,0,1,ir[4:2],0,1,1,10,0,0
fetch1,controller <= IRout,0,1,00,00,00,00,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
fetch2,"PC <= PC + 1
IR <= [PC(15:10)]
MAR <= [PC(7:0)]",0,1,00,00,10,00,1,1,1,1,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
sub0,SP <= SP + 1,0,1,00,00,00,10,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
sub1,[SP] <= ACC,0,1,00,00,00,00,0,1,0,0,1,0,0,1,0,000,0,1,11,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
sub2,SP <= SP + 1,0,1,00,00,00,10,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
sub3,[SP] <= PC,0,1,00,00,00,00,0,1,0,0,1,0,0,1,0,001,0,1,11,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
sub4,SP <= SP + 1,0,1,00,00,00,10,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
sub5,"[SP] <= {CC,IR}",0,1,00,00,00,00,0,1,0,0,1,0,0,1,0,011,0,1,11,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
sub6,SP <= SP + 1,0,1,00,00,00,10,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
sub7,[SP] <= MAR,0,1,00,00,00,00,0,1,0,0,1,0,0,1,0,100,0,1,11,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
sub8,PC <= MAR,0,1,00,10,01,00,0,1,0,0,1,0,0,1,0,100,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
isr,PC <= HVPIaddr,0,1,00,01,01,00,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
alu0,check if immediate,0,1,00,00,00,00,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
aluImmed,ALU immed op,1,1,10,00,00,00,0,1,0,0,1,0,1,1,1,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
alu1,ALU memory op,0,1,00,00,00,00,0,1,0,0,1,0,0,1,0,000,ir[0],0,10,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
alu2,ALU op,1,1,10,00,00,00,0,1,0,0,1,0,1,1,1,000,0,0,01,0,1,0,1,0,1,ir[4:2],1,1,1,01,0,0
load0,check if immediate,0,1,00,00,00,00,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
loadImmed,ACC <= MAR,1,1,11,00,00,00,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
load1,fetch [MAR],0,1,00,00,00,00,0,1,0,0,1,0,0,1,0,000,ir[0],0,10,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
load2,ACC <= dataOut,1,1,01,00,00,00,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
store0,"[MAR] <= ACC
(direct & indirect)",0,1,00,00,00,00,0,1,0,0,1,0,0,1,0,000,ir[0],0,11,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
lmask,MASK <= MAR,0,1,00,00,00,00,0,1,0,0,1,0,0,1,0,000,0,0,01,1,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
branch0,check Z condition,0,1,00,00,00,00,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
branchImmed,PC <= MAR,0,1,00,10,01,00,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
branch1,fetch [MAR],0,1,00,00,00,00,0,1,0,0,1,0,0,1,0,000,ir[0],0,10,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
branch2,PC <= dataOut,0,1,00,00,01,00,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
jump0,check if immediate,0,1,00,00,00,00,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
jumpImmed,PC <= MAR,0,1,00,10,01,00,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
jump1,fetch [MAR],0,1,00,00,00,00,0,1,0,0,1,0,0,1,0,000,ir[0],0,10,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
jump2,PC <= dataOut,0,1,00,00,01,00,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
in0,wait until data ready,0,1,00,00,00,00,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
in1,ACC <= in,1,1,00,00,00,00,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
in2,send ACK to input,0,1,00,00,00,00,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,1,0
out0,send dataReady to output device,0,1,00,00,00,00,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,1
out1,out <= ACC,0,1,00,00,00,00,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
out2,wait for ACK from device,0,1,00,00,00,00,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
ret0,fetch [SP],0,1,00,00,00,00,0,1,0,0,1,0,0,1,0,000,0,1,10,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
ret1,MAR <= dataOut,0,1,00,00,00,00,0,1,0,1,1,1,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
ret2,SP <= SP - 1,0,1,00,00,00,11,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
ret3,fetch [SP],0,1,00,00,00,00,0,1,0,0,1,0,0,1,0,000,0,1,10,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
ret4,"{CC,IR} <= dataOut",0,1,00,00,00,00,1,1,0,0,1,0,1,1,1,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
ret5,SP <= SP - 1,0,1,00,00,00,11,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
ret6,fetch [SP],0,1,00,00,00,00,0,1,0,0,1,0,0,1,0,000,0,1,10,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
ret7,PC <= dataOut,0,1,00,00,01,00,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
ret8,SP <= SP - 1,0,1,00,00,00,11,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
ret9,fetch [SP],0,1,00,00,00,00,0,1,0,0,1,0,0,1,0,000,0,1,10,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
ret10,ACC <= dataOut,1,1,01,00,00,11,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
ret11,SP <= SP - 1,0,1,00,00,00,11,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0
default,no action,0,1,00,00,00,00,0,1,0,0,1,0,0,1,0,000,0,0,01,0,1,0,1,0,1,ir[4:2],0,1,1,01,0,0