// Seed: 2870478359
module module_0 (
    output wand  id_0,
    input  uwire id_1,
    input  wire  id_2,
    output wire  id_3
    , id_7,
    input  wor   id_4,
    input  uwire id_5
    , id_8
);
  wire id_9;
  assign id_3 = id_1 ~^ id_4;
  assign module_1.type_21 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input tri0 id_2,
    output tri1 id_3,
    input wor id_4,
    input wand id_5,
    input supply0 id_6,
    input wor id_7,
    output tri0 id_8,
    output wand id_9
    , id_16,
    output wand id_10,
    input supply0 id_11,
    output wor id_12,
    input wor id_13,
    input tri0 id_14
);
  supply0 id_17 = ({1, id_16});
  module_0 modCall_1 (
      id_3,
      id_11,
      id_13,
      id_12,
      id_1,
      id_5
  );
endmodule
