Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Reading design: project1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "project1"
Output Format                      : NGC
Target Device                      : xc3s250e-4-cp132

---- Source Options
Top Module Name                    : project1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "sorting_part.v" in library work
Compiling verilog file "output_part.v" in library work
Module <sorting_part> compiled
Compiling verilog file "input_part.v" in library work
Module <output_part> compiled
Compiling verilog file "project1.v" in library work
Module <input_part> compiled
Module <project1> compiled
No errors in compilation
Analysis of file <"project1.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <project1> in library <work>.

Analyzing hierarchy for module <input_part> in library <work>.

Analyzing hierarchy for module <sorting_part> in library <work>.

Analyzing hierarchy for module <output_part> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <project1>.
Module <project1> is correct for synthesis.
 
Analyzing module <input_part> in library <work>.
Module <input_part> is correct for synthesis.
 
Analyzing module <sorting_part> in library <work>.
Module <sorting_part> is correct for synthesis.
 
Analyzing module <output_part> in library <work>.
WARNING:Xst:916 - "output_part.v" line 35: Delay is ignored for synthesis.
WARNING:Xst:916 - "output_part.v" line 37: Delay is ignored for synthesis.
WARNING:Xst:916 - "output_part.v" line 39: Delay is ignored for synthesis.
WARNING:Xst:916 - "output_part.v" line 41: Delay is ignored for synthesis.
Module <output_part> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <sorting_part> has a constant value of 100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <j> in unit <sorting_part> has a constant value of 100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <start_display> in unit <sorting_part> has a constant value of 1 during circuit operation. The register is replaced by logic.

Synthesizing Unit <input_part>.
    Related source file is "input_part.v".
    Found 4-bit register for signal <unsorted_num0>.
    Found 4-bit register for signal <unsorted_num1>.
    Found 4-bit register for signal <unsorted_num2>.
    Found 4-bit register for signal <unsorted_num3>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <input_part> synthesized.


Synthesizing Unit <sorting_part>.
    Related source file is "sorting_part.v".
WARNING:Xst:646 - Signal <temp1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <sorted_num0>.
    Found 4-bit register for signal <sorted_num1>.
    Found 4-bit register for signal <sorted_num2>.
    Found 4-bit register for signal <sorted_num3>.
    Found 4-bit comparator less for signal <mux0000$cmp_lt0000> created at line 54.
    Found 4-bit comparator less for signal <mux0001$cmp_lt0000> created at line 54.
    Found 4-bit comparator less for signal <mux0003$cmp_lt0000> created at line 54.
    Found 4-bit comparator less for signal <mux0004$cmp_lt0000> created at line 54.
    Found 4-bit comparator less for signal <mux0006$cmp_lt0000> created at line 54.
    Found 4-bit comparator less for signal <mux0010$cmp_lt0000> created at line 54.
    Found 4-bit comparator less for signal <mux0011$cmp_lt0000> created at line 54.
    Found 4-bit comparator less for signal <mux0012$cmp_lt0000> created at line 54.
    Found 4-bit comparator less for signal <mux0014$cmp_lt0000> created at line 54.
    Found 4-bit comparator less for signal <mux0016$cmp_lt0000> created at line 54.
    Found 4-bit comparator less for signal <mux0018$cmp_lt0000> created at line 54.
    Found 4-bit comparator less for signal <mux0020$cmp_lt0000> created at line 54.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  12 Comparator(s).
Unit <sorting_part> synthesized.


Synthesizing Unit <output_part>.
    Related source file is "output_part.v".
WARNING:Xst:647 - Input <sorted_num0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sorted_num1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sorted_num2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <partE>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <output_part> synthesized.


Synthesizing Unit <project1>.
    Related source file is "project1.v".
Unit <project1> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 9
 4-bit register                                        : 9
# Comparators                                          : 12
 4-bit comparator less                                 : 12

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36
# Comparators                                          : 12
 4-bit comparator less                                 : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <project1> ...

Optimizing unit <input_part> ...

Optimizing unit <sorting_part> ...
WARNING:Xst:2677 - Node <sp/sorted_num2_3> of sequential type is unconnected in block <project1>.
WARNING:Xst:2677 - Node <sp/sorted_num2_2> of sequential type is unconnected in block <project1>.
WARNING:Xst:2677 - Node <sp/sorted_num2_1> of sequential type is unconnected in block <project1>.
WARNING:Xst:2677 - Node <sp/sorted_num2_0> of sequential type is unconnected in block <project1>.
WARNING:Xst:2677 - Node <sp/sorted_num1_3> of sequential type is unconnected in block <project1>.
WARNING:Xst:2677 - Node <sp/sorted_num1_2> of sequential type is unconnected in block <project1>.
WARNING:Xst:2677 - Node <sp/sorted_num1_1> of sequential type is unconnected in block <project1>.
WARNING:Xst:2677 - Node <sp/sorted_num1_0> of sequential type is unconnected in block <project1>.
WARNING:Xst:2677 - Node <sp/sorted_num0_3> of sequential type is unconnected in block <project1>.
WARNING:Xst:2677 - Node <sp/sorted_num0_2> of sequential type is unconnected in block <project1>.
WARNING:Xst:2677 - Node <sp/sorted_num0_1> of sequential type is unconnected in block <project1>.
WARNING:Xst:2677 - Node <sp/sorted_num0_0> of sequential type is unconnected in block <project1>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block project1, actual ratio is 2.
FlipFlop ip/unsorted_num0_3 has been replicated 1 time(s)
FlipFlop ip/unsorted_num1_3 has been replicated 1 time(s)
FlipFlop ip/unsorted_num2_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 27
 Flip-Flops                                            : 27

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : project1.ngr
Top Level Output File Name         : project1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 298
#      GND                         : 1
#      LUT2                        : 2
#      LUT3                        : 67
#      LUT3_D                      : 20
#      LUT3_L                      : 2
#      LUT4                        : 131
#      LUT4_D                      : 23
#      LUT4_L                      : 12
#      MUXF5                       : 39
#      VCC                         : 1
# FlipFlops/Latches                : 27
#      FDE                         : 27
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 10
#      OBUF                        : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-4 

 Number of Slices:                      132  out of   2448     5%  
 Number of Slice Flip Flops:             27  out of   4896     0%  
 Number of 4 input LUTs:                257  out of   4896     5%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of     92    16%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 27    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 29.683ns (Maximum Frequency: 33.689MHz)
   Minimum input arrival time before clock: 5.142ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 29.683ns (frequency: 33.689MHz)
  Total number of paths / destination ports: 33688868 / 8
-------------------------------------------------------------------------
Delay:               29.683ns (Levels of Logic = 22)
  Source:            ip/unsorted_num1_1 (FF)
  Destination:       sp/sorted_num3_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ip/unsorted_num1_1 to sp/sorted_num3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.591   1.057  ip/unsorted_num1_1 (ip/unsorted_num1_1)
     LUT4:I0->O            2   0.704   0.482  sp/mux0000_cmp_lt0000133 (sp/mux0000_cmp_lt0000133)
     LUT3:I2->O           18   0.704   1.068  sp/mux0000_cmp_lt0000178 (sp/mux0000_cmp_lt0000)
     MUXF5:S->O            2   0.739   0.451  sp/mux0001_cmp_lt00002 (sp/mux0001_cmp_lt00001)
     LUT4_D:I3->O          7   0.704   0.743  sp/mux0001_cmp_lt0000136_1 (sp/mux0001_cmp_lt0000136)
     LUT3:I2->O            2   0.704   0.451  sp/mux0003_cmp_lt00002 (sp/mux0003_cmp_lt00001)
     LUT4:I3->O            5   0.704   0.668  sp/mux0003_cmp_lt0000149_1 (sp/mux0003_cmp_lt0000149)
     LUT3:I2->O            7   0.704   0.743  sp/_mux0003<2>1 (sp/_mux0003<2>)
     LUT3_D:I2->O          5   0.704   0.637  sp/mux0004_cmp_lt0000130 (sp/mux0004_cmp_lt0000130)
     LUT4:I3->O           13   0.704   1.018  sp/mux0006_cmp_lt0000171 (sp/mux0006_cmp_lt0000)
     LUT3:I2->O            1   0.704   0.424  sp/mux0010_cmp_lt00002 (sp/mux0010_cmp_lt00001)
     LUT4:I3->O           11   0.704   0.968  sp/mux0010_cmp_lt0000139 (sp/mux0010_cmp_lt0000)
     LUT3:I2->O            6   0.704   0.673  sp/_mux0010<2>1 (sp/_mux0010<2>)
     LUT4_D:I3->LO         1   0.704   0.104  sp/mux0012_cmp_lt0000126 (N408)
     LUT4:I3->O            8   0.704   0.761  sp/mux0012_cmp_lt0000130 (sp/mux0012_cmp_lt0000)
     LUT4:I3->O            6   0.704   0.673  sp/mux0014_cmp_lt00001 (sp/mux0014_cmp_lt0000)
     LUT4:I3->O            2   0.704   0.447  sp/mux0016_cmp_lt0000136 (sp/mux0016_cmp_lt0000)
     MUXF5:S->O            1   0.739   0.424  sp/mux0018_cmp_lt00002 (sp/mux0018_cmp_lt00001)
     LUT4_D:I3->O          2   0.704   0.451  sp/mux0018_cmp_lt0000160 (sp/mux0018_cmp_lt0000160)
     LUT4_D:I3->LO         1   0.704   0.135  sp/_mux0018<1>1 (N412)
     LUT4:I2->O            1   0.704   0.424  sp/mux0020_cmp_lt00002 (sp/mux0020_cmp_lt00001)
     LUT4_D:I3->O          1   0.704   0.424  sp/mux0020_cmp_lt0000132 (sp/mux0020_cmp_lt0000132)
     LUT4:I3->O            1   0.704   0.000  sp/_mux0020<0>1 (sp/_mux0020<0>)
     FDE:D                     0.308          sp/sorted_num3_0
    ----------------------------------------
    Total                     29.683ns (16.457ns logic, 13.226ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 118 / 42
-------------------------------------------------------------------------
Offset:              5.142ns (Levels of Logic = 3)
  Source:            partA<2> (PAD)
  Destination:       ip/unsorted_num1_3 (FF)
  Destination Clock: clk rising

  Data Path: partA<2> to ip/unsorted_num1_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.706  partA_2_IBUF (partA_2_IBUF)
     LUT3:I0->O            2   0.704   0.622  ip/unsorted_num0_not000111 (ip/N01)
     LUT3:I0->O            5   0.704   0.633  ip/unsorted_num1_not00011 (ip/unsorted_num1_not0001)
     FDE:CE                    0.555          ip/unsorted_num1_0
    ----------------------------------------
    Total                      5.142ns (3.181ns logic, 1.961ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            op/partE_3 (FF)
  Destination:       partE<3> (PAD)
  Source Clock:      clk rising

  Data Path: op/partE_3 to partE<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.420  op/partE_3 (op/partE_3)
     OBUF:I->O                 3.272          partE_3_OBUF (partE<3>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.88 secs
 
--> 

Total memory usage is 295212 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :    3 (   0 filtered)

