<profile>

<section name = "Vitis HLS Report for 'ifmap_vec_write_Pipeline_VITIS_LOOP_419_2'" level="0">
<item name = "Date">Thu Oct 13 07:49:30 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">v4</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7cg-fbvb900-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.000 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4, 7, 20.000 ns, 35.000 ns, 4, 7, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_419_2">2, 5, 3, 1, 1, 1 ~ 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 216, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 262, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln419_1_fu_241_p2">+, 0, 0, 71, 64, 3</column>
<column name="add_ln419_fu_186_p2">+, 0, 0, 70, 63, 1</column>
<column name="add_ln424_1_fu_230_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln424_fu_209_p2">+, 0, 0, 18, 11, 11</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1057_fu_181_p2">icmp, 0, 0, 28, 63, 63</column>
<column name="or_ln424_fu_220_p2">or, 0, 0, 7, 7, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="indvar_fu_84">9, 2, 63, 126</column>
<column name="x_fu_80">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="icmp_ln1057_reg_361">1, 0, 1, 0</column>
<column name="indvar_fu_84">63, 0, 63, 0</column>
<column name="tmp_2_reg_400">16, 0, 16, 0</column>
<column name="tmp_3_reg_405">16, 0, 16, 0</column>
<column name="tmp_6_reg_420">16, 0, 16, 0</column>
<column name="tmp_7_reg_425">16, 0, 16, 0</column>
<column name="trunc_ln424_1_reg_395">16, 0, 16, 0</column>
<column name="trunc_ln424_2_reg_410">16, 0, 16, 0</column>
<column name="trunc_ln424_3_reg_415">16, 0, 16, 0</column>
<column name="trunc_ln424_reg_390">16, 0, 16, 0</column>
<column name="x_fu_80">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ifmap_vec_write_Pipeline_VITIS_LOOP_419_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ifmap_vec_write_Pipeline_VITIS_LOOP_419_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ifmap_vec_write_Pipeline_VITIS_LOOP_419_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ifmap_vec_write_Pipeline_VITIS_LOOP_419_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ifmap_vec_write_Pipeline_VITIS_LOOP_419_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ifmap_vec_write_Pipeline_VITIS_LOOP_419_2, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 128, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 16, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 128, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="sext_ln419_1">in, 60, ap_none, sext_ln419_1, scalar</column>
<column name="add_ln416_1">in, 63, ap_none, add_ln416_1, scalar</column>
<column name="zext_ln424_2">in, 11, ap_none, zext_ln424_2, scalar</column>
<column name="ifmap_CF_M_real_address0">out, 11, ap_memory, ifmap_CF_M_real, array</column>
<column name="ifmap_CF_M_real_ce0">out, 1, ap_memory, ifmap_CF_M_real, array</column>
<column name="ifmap_CF_M_real_q0">in, 32, ap_memory, ifmap_CF_M_real, array</column>
<column name="ifmap_CF_M_real_address1">out, 11, ap_memory, ifmap_CF_M_real, array</column>
<column name="ifmap_CF_M_real_ce1">out, 1, ap_memory, ifmap_CF_M_real, array</column>
<column name="ifmap_CF_M_real_q1">in, 32, ap_memory, ifmap_CF_M_real, array</column>
<column name="ifmap_CF_M_imag_address0">out, 11, ap_memory, ifmap_CF_M_imag, array</column>
<column name="ifmap_CF_M_imag_ce0">out, 1, ap_memory, ifmap_CF_M_imag, array</column>
<column name="ifmap_CF_M_imag_q0">in, 32, ap_memory, ifmap_CF_M_imag, array</column>
<column name="ifmap_CF_M_imag_address1">out, 11, ap_memory, ifmap_CF_M_imag, array</column>
<column name="ifmap_CF_M_imag_ce1">out, 1, ap_memory, ifmap_CF_M_imag, array</column>
<column name="ifmap_CF_M_imag_q1">in, 32, ap_memory, ifmap_CF_M_imag, array</column>
</table>
</item>
</section>
</profile>
