#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Oct 28 11:25:49 2019
# Process ID: 13026
# Current directory: /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/synth-vivado/optimsoc_examples_compute_tile_nexys4ddr_0.runs/synth_1
# Command line: vivado -log compute_tile_dm_nexys4.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source compute_tile_dm_nexys4.tcl
# Log file: /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/synth-vivado/optimsoc_examples_compute_tile_nexys4ddr_0.runs/synth_1/compute_tile_dm_nexys4.vds
# Journal file: /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/synth-vivado/optimsoc_examples_compute_tile_nexys4ddr_0.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source compute_tile_dm_nexys4.tcl -notrace
Command: synth_design -top compute_tile_dm_nexys4 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13104 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1804.180 ; gain = 153.715 ; free physical = 7920 ; free virtual = 37698
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'compute_tile_dm_nexys4' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_examples_compute_tile_nexys4ddr_0/rtl/verilog/compute_tile_dm_nexys4.sv:30]
	Parameter NUM_CORES bound to: 4 - type: integer 
	Parameter LMEM_SIZE bound to: 134217728 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter DDR_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DDR_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BASE_CONFIG[NUMTILES] bound to: 1 - type: integer 
	Parameter BASE_CONFIG[NUMCTS] bound to: 1 - type: integer 
	Parameter BASE_CONFIG[CTLIST][63] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][62] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][61] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][60] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][59] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][58] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][57] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][56] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][55] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][54] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][53] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][52] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][51] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][50] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][49] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][48] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][47] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][46] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][45] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][44] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][43] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][42] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][41] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][40] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][39] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][38] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][37] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][36] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][35] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][34] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][33] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][32] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][31] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][30] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][29] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][28] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][27] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][26] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][25] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][24] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][23] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][22] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][21] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][20] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][19] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][18] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][17] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][16] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][15] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][14] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][13] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][12] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][11] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][10] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][9] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][8] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][7] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][6] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][5] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][4] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][3] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][2] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][1] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[CTLIST][0] bound to: 16'b0000000000000000 
	Parameter BASE_CONFIG[CORES_PER_TILE] bound to: 4 - type: integer 
	Parameter BASE_CONFIG[GMEM_SIZE] bound to: 0 - type: integer 
	Parameter BASE_CONFIG[GMEM_TILE] bound to: 32'sbxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
	Parameter BASE_CONFIG[NOC_ENABLE_VCHANNELS] bound to: 1'b0 
	Parameter BASE_CONFIG[LMEM_SIZE] bound to: 134217728 - type: integer 
	Parameter BASE_CONFIG[LMEM_STYLE] bound to: 0 - type: integer 
	Parameter BASE_CONFIG[ENABLE_BOOTROM] bound to: 1'b0 
	Parameter BASE_CONFIG[BOOTROM_SIZE] bound to: 0 - type: integer 
	Parameter BASE_CONFIG[ENABLE_DM] bound to: 1'b1 
	Parameter BASE_CONFIG[DM_BASE] bound to: 0 - type: integer 
	Parameter BASE_CONFIG[DM_SIZE] bound to: 134217728 - type: integer 
	Parameter BASE_CONFIG[ENABLE_PGAS] bound to: 1'b0 
	Parameter BASE_CONFIG[PGAS_BASE] bound to: 0 - type: integer 
	Parameter BASE_CONFIG[PGAS_SIZE] bound to: 0 - type: integer 
	Parameter BASE_CONFIG[CORE_ENABLE_FPU] bound to: 1'b0 
	Parameter BASE_CONFIG[CORE_ENABLE_PERFCOUNTERS] bound to: 1'b1 
	Parameter BASE_CONFIG[NA_ENABLE_MPSIMPLE] bound to: 1'b1 
	Parameter BASE_CONFIG[NA_ENABLE_DMA] bound to: 1'b1 
	Parameter BASE_CONFIG[NA_DMA_GENIRQ] bound to: 1'b1 
	Parameter BASE_CONFIG[NA_DMA_ENTRIES] bound to: 4 - type: integer 
	Parameter BASE_CONFIG[USE_DEBUG] bound to: 1'b1 
	Parameter BASE_CONFIG[DEBUG_STM] bound to: 1'b1 
	Parameter BASE_CONFIG[DEBUG_CTM] bound to: 1'b1 
	Parameter BASE_CONFIG[DEBUG_DEM_UART] bound to: 1'b1 
	Parameter BASE_CONFIG[DEBUG_SUBNET_BITS] bound to: 6 - type: integer 
	Parameter BASE_CONFIG[DEBUG_LOCAL_SUBNET] bound to: 0 - type: integer 
	Parameter BASE_CONFIG[DEBUG_ROUTER_BUFFER_SIZE] bound to: 4 - type: integer 
	Parameter BASE_CONFIG[DEBUG_MAX_PKT_LEN] bound to: 12 - type: integer 
	Parameter CONFIG[NUMTILES] bound to: 1 - type: integer 
	Parameter CONFIG[NUMCTS] bound to: 1 - type: integer 
	Parameter CONFIG[CTLIST][63] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][62] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][61] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][60] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][59] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][58] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][57] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][56] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][55] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][54] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][53] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][52] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][51] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][50] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][49] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][48] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][47] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][46] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][45] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][44] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][43] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][42] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][41] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][40] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][39] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][38] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][37] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][36] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][35] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][34] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][33] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][32] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][31] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][30] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][29] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][28] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][27] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][26] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][25] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][24] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][23] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][22] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][21] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][20] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][19] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][18] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][17] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][16] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][15] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][14] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][13] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][12] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][11] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][10] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][9] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][8] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][7] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][6] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][5] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][4] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][3] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][2] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][1] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][0] bound to: 16'b0000000000000000 
	Parameter CONFIG[CORES_PER_TILE] bound to: 4 - type: integer 
	Parameter CONFIG[GMEM_SIZE] bound to: 0 - type: integer 
	Parameter CONFIG[GMEM_TILE] bound to: 32'sbxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
	Parameter CONFIG[TOTAL_NUM_CORES] bound to: 4 - type: integer 
	Parameter CONFIG[NOC_ENABLE_VCHANNELS] bound to: 1'b0 
	Parameter CONFIG[NOC_FLIT_WIDTH] bound to: 32 - type: integer 
	Parameter CONFIG[NOC_CHANNELS] bound to: 2 - type: integer 
	Parameter CONFIG[LMEM_SIZE] bound to: 134217728 - type: integer 
	Parameter CONFIG[LMEM_STYLE] bound to: 0 - type: integer 
	Parameter CONFIG[ENABLE_BOOTROM] bound to: 1'b0 
	Parameter CONFIG[BOOTROM_SIZE] bound to: 0 - type: integer 
	Parameter CONFIG[ENABLE_DM] bound to: 1'b1 
	Parameter CONFIG[DM_BASE] bound to: 0 - type: integer 
	Parameter CONFIG[DM_SIZE] bound to: 134217728 - type: integer 
	Parameter CONFIG[ENABLE_PGAS] bound to: 1'b0 
	Parameter CONFIG[DM_RANGE_WIDTH] bound to: 5 - type: integer 
	Parameter CONFIG[DM_RANGE_MATCH] bound to: 0 - type: integer 
	Parameter CONFIG[PGAS_BASE] bound to: 0 - type: integer 
	Parameter CONFIG[PGAS_SIZE] bound to: 0 - type: integer 
	Parameter CONFIG[PGAS_RANGE_WIDTH] bound to: 1 - type: integer 
	Parameter CONFIG[PGAS_RANGE_MATCH] bound to: 0 - type: integer 
	Parameter CONFIG[CORE_ENABLE_FPU] bound to: 1'b0 
	Parameter CONFIG[CORE_ENABLE_PERFCOUNTERS] bound to: 1'b1 
	Parameter CONFIG[NA_ENABLE_MPSIMPLE] bound to: 1'b1 
	Parameter CONFIG[NA_ENABLE_DMA] bound to: 1'b1 
	Parameter CONFIG[NA_DMA_GENIRQ] bound to: 1'b1 
	Parameter CONFIG[NA_DMA_ENTRIES] bound to: 4 - type: integer 
	Parameter CONFIG[USE_DEBUG] bound to: 1'b1 
	Parameter CONFIG[DEBUG_STM] bound to: 1'b1 
	Parameter CONFIG[DEBUG_CTM] bound to: 1'b1 
	Parameter CONFIG[DEBUG_DEM_UART] bound to: 1'b1 
	Parameter CONFIG[DEBUG_SUBNET_BITS] bound to: 6 - type: integer 
	Parameter CONFIG[DEBUG_LOCAL_SUBNET] bound to: 0 - type: integer 
	Parameter CONFIG[DEBUG_ROUTER_BUFFER_SIZE] bound to: 4 - type: integer 
	Parameter CONFIG[DEBUG_MAX_PKT_LEN] bound to: 12 - type: integer 
	Parameter CONFIG[DEBUG_MODS_PER_CORE] bound to: 2 - type: integer 
	Parameter CONFIG[DEBUG_MODS_PER_TILE] bound to: 10 - type: integer 
	Parameter CONFIG[DEBUG_NUM_MODS] bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'nasti_channel' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_svchannels_nasti_0/rtl/verilog/nasti_channel.sv:37]
	Parameter N_PORT bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_svchannels_nasti_0/rtl/verilog/nasti_channel.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'nasti_channel' (0#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_svchannels_nasti_0/rtl/verilog/nasti_channel.sv:37]
INFO: [Synth 8-6157] synthesizing module 'wb_channel' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_svchannels_wishbone_0/rtl/verilog/wb_channel.sv:17]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_channel' (0#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_svchannels_wishbone_0/rtl/verilog/wb_channel.sv:17]
INFO: [Synth 8-6157] synthesizing module 'glip_channel' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/glip_common_channel_0/glip_channel.sv:28]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'glip_channel' (0#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/glip_common_channel_0/glip_channel.sv:28]
INFO: [Synth 8-6157] synthesizing module 'glip_channel' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/glip_common_channel_0/glip_channel.sv:28]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'glip_channel' (0#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/glip_common_channel_0/glip_channel.sv:28]
INFO: [Synth 8-6157] synthesizing module 'glip_uart_toplevel' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/glip_backend_uart_0/verilog/glip_uart_toplevel.v:62]
	Parameter FREQ_CLK_IO bound to: 50000000 - type: integer 
	Parameter BAUD bound to: 12000000 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter BUFFER_OUT_DEPTH bound to: 262144 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'glip_uart_control' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/glip_backend_uart_0/verilog/glip_uart_control.v:30]
	Parameter FIFO_CREDIT_WIDTH bound to: 12 - type: integer 
	Parameter INPUT_FIFO_CREDIT bound to: 4090 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debtor' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/glip_common_credit_0/verilog/debtor.v:29]
	Parameter WIDTH bound to: 15 - type: integer 
	Parameter TRANCHE_WIDTH bound to: 14 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'nxt_credit_reg' and it is trimmed from '16' to '15' bits. [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/glip_common_credit_0/verilog/debtor.v:58]
INFO: [Synth 8-6155] done synthesizing module 'debtor' (1#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/glip_common_credit_0/verilog/debtor.v:29]
INFO: [Synth 8-6157] synthesizing module 'creditor' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/glip_common_credit_0/verilog/creditor.v:29]
	Parameter WIDTH bound to: 15 - type: integer 
	Parameter CREDIT_WIDTH bound to: 12 - type: integer 
	Parameter INITIAL_VALUE bound to: 4090 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'creditor' (2#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/glip_common_credit_0/verilog/creditor.v:29]
INFO: [Synth 8-6157] synthesizing module 'glip_uart_control_egress' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/glip_backend_uart_0/verilog/glip_uart_control_egress.v:29]
	Parameter STATE_IDLE bound to: 0 - type: integer 
	Parameter STATE_PASSTHROUGH bound to: 1 - type: integer 
	Parameter STATE_PASSTHROUGH_REPEAT bound to: 2 - type: integer 
	Parameter STATE_SENDCREDIT1 bound to: 3 - type: integer 
	Parameter STATE_SENDCREDIT2 bound to: 4 - type: integer 
	Parameter STATE_SENDCREDIT3 bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/glip_backend_uart_0/verilog/glip_uart_control_egress.v:95]
INFO: [Synth 8-6155] done synthesizing module 'glip_uart_control_egress' (3#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/glip_backend_uart_0/verilog/glip_uart_control_egress.v:29]
INFO: [Synth 8-6157] synthesizing module 'glip_uart_control_ingress' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/glip_backend_uart_0/verilog/glip_uart_control_ingress.v:29]
	Parameter STATE_PASSTHROUGH bound to: 0 - type: integer 
	Parameter STATE_MATCH bound to: 1 - type: integer 
	Parameter STATE_CREDIT bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/glip_backend_uart_0/verilog/glip_uart_control_ingress.v:114]
INFO: [Synth 8-6155] done synthesizing module 'glip_uart_control_ingress' (4#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/glip_backend_uart_0/verilog/glip_uart_control_ingress.v:29]
INFO: [Synth 8-6155] done synthesizing module 'glip_uart_control' (5#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/glip_backend_uart_0/verilog/glip_uart_control.v:30]
INFO: [Synth 8-6157] synthesizing module 'glip_uart_receive' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/glip_backend_uart_0/verilog/glip_uart_receive.v:32]
	Parameter DIVISOR bound to: 4 - type: integer 
	Parameter STATE_IDLE bound to: 0 - type: integer 
	Parameter STATE_START bound to: 1 - type: integer 
	Parameter STATE_BITS bound to: 2 - type: integer 
	Parameter STATE_STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'glip_uart_receive' (6#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/glip_backend_uart_0/verilog/glip_uart_receive.v:32]
INFO: [Synth 8-6157] synthesizing module 'fifo_dualclock_fwft' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_fifo_fifo_dualclock_fwft_0/verilog/fifo_dualclock_fwft.sv:32]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter PROG_FULL bound to: 0 - type: integer 
	Parameter PROG_EMPTY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_dualclock_standard' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_fifo_fifo_dualclock_standard_0/verilog/fifo_dualclock_standard.sv:60]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter PROG_FULL bound to: 0 - type: integer 
	Parameter PROG_EMPTY bound to: 0 - type: integer 
	Parameter AW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_dualclock_standard' (7#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_fifo_fifo_dualclock_standard_0/verilog/fifo_dualclock_standard.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'fifo_dualclock_fwft' (8#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_fifo_fifo_dualclock_fwft_0/verilog/fifo_dualclock_fwft.sv:32]
INFO: [Synth 8-6157] synthesizing module 'glip_upscale' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/glip_common_scaler_0/verilog/glip_upscale.sv:35]
	Parameter IN_SIZE bound to: 8 - type: integer 
	Parameter OUT_SIZE bound to: 16 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/glip_common_scaler_0/verilog/glip_upscale.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'glip_upscale' (9#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/glip_common_scaler_0/verilog/glip_upscale.sv:35]
INFO: [Synth 8-6157] synthesizing module 'fifo_singleclock_fwft' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_fifo_fifo_singleclock_fwft_0/verilog/fifo_singleclock_fwft.sv:32]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter PROG_FULL bound to: 9'b000000110 
INFO: [Synth 8-6157] synthesizing module 'fifo_singleclock_standard' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_fifo_fifo_singleclock_standard_0/verilog/fifo_singleclock_standard.sv:33]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter PROG_FULL bound to: 9'b000000110 
	Parameter AW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_singleclock_standard' (10#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_fifo_fifo_singleclock_standard_0/verilog/fifo_singleclock_standard.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'fifo_singleclock_fwft' (11#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_fifo_fifo_singleclock_fwft_0/verilog/fifo_singleclock_fwft.sv:32]
INFO: [Synth 8-6157] synthesizing module 'glip_downscale' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/glip_common_scaler_0/verilog/glip_downscale.sv:36]
	Parameter IN_SIZE bound to: 16 - type: integer 
	Parameter OUT_SIZE bound to: 8 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/glip_common_scaler_0/verilog/glip_downscale.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'glip_downscale' (12#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/glip_common_scaler_0/verilog/glip_downscale.sv:36]
INFO: [Synth 8-6157] synthesizing module 'fifo_dualclock_fwft__parameterized0' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_fifo_fifo_dualclock_fwft_0/verilog/fifo_dualclock_fwft.sv:32]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 262144 - type: integer 
	Parameter PROG_FULL bound to: 0 - type: integer 
	Parameter PROG_EMPTY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_dualclock_standard__parameterized0' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_fifo_fifo_dualclock_standard_0/verilog/fifo_dualclock_standard.sv:60]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 262144 - type: integer 
	Parameter PROG_FULL bound to: 0 - type: integer 
	Parameter PROG_EMPTY bound to: 0 - type: integer 
	Parameter AW bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_dualclock_standard__parameterized0' (12#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_fifo_fifo_dualclock_standard_0/verilog/fifo_dualclock_standard.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'fifo_dualclock_fwft__parameterized0' (12#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_fifo_fifo_dualclock_fwft_0/verilog/fifo_dualclock_fwft.sv:32]
INFO: [Synth 8-6157] synthesizing module 'glip_uart_transmit' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/glip_backend_uart_0/verilog/glip_uart_transmit.v:32]
	Parameter DIVISOR bound to: 4 - type: integer 
	Parameter STATE_IDLE bound to: 0 - type: integer 
	Parameter STATE_START bound to: 1 - type: integer 
	Parameter STATE_BITS bound to: 2 - type: integer 
	Parameter STATE_STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'glip_uart_transmit' (13#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/glip_backend_uart_0/verilog/glip_uart_transmit.v:32]
INFO: [Synth 8-6155] done synthesizing module 'glip_uart_toplevel' (14#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/glip_backend_uart_0/verilog/glip_uart_toplevel.v:62]
INFO: [Synth 8-6157] synthesizing module 'debug_interface' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_debug_debug_interface_0/verilog/debug_interface.sv:32]
	Parameter SYSTEM_VENDOR_ID bound to: 2 - type: integer 
	Parameter SYSTEM_DEVICE_ID bound to: 1 - type: integer 
	Parameter NUM_MODULES bound to: 11 - type: integer 
	Parameter MAX_PKT_LEN bound to: 12 - type: integer 
	Parameter SUBNET_BITS bound to: 6 - type: integer 
	Parameter LOCAL_SUBNET bound to: 0 - type: integer 
	Parameter DEBUG_ROUTER_BUFFER_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ring_router_gateway' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_interconnect_debug_ring_0/common/ring_router_gateway.sv:27]
	Parameter BUFFER_SIZE bound to: 4 - type: integer 
	Parameter SUBNET_BITS bound to: 6 - type: integer 
	Parameter LOCAL_SUBNET bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ring_router_gateway_demux' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_interconnect_debug_ring_0/common/ring_router_gateway_demux.sv:20]
	Parameter SUBNET_BITS bound to: 6 - type: integer 
	Parameter LOCAL_SUBNET bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ring_router_gateway_demux' (15#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_interconnect_debug_ring_0/common/ring_router_gateway_demux.sv:20]
INFO: [Synth 8-6157] synthesizing module 'ring_router_mux_rr' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_interconnect_debug_ring_0/common/ring_router_mux_rr.sv:19]
INFO: [Synth 8-155] case statement is not full and has no default [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_interconnect_debug_ring_0/common/ring_router_mux_rr.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'ring_router_mux_rr' (16#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_interconnect_debug_ring_0/common/ring_router_mux_rr.sv:19]
INFO: [Synth 8-6157] synthesizing module 'ring_router_gateway_mux' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_interconnect_debug_ring_0/common/ring_router_gateway_mux.sv:20]
INFO: [Synth 8-155] case statement is not full and has no default [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_interconnect_debug_ring_0/common/ring_router_gateway_mux.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'ring_router_gateway_mux' (17#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_interconnect_debug_ring_0/common/ring_router_gateway_mux.sv:20]
INFO: [Synth 8-6157] synthesizing module 'dii_buffer' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_buffer_0/common/dii_buffer.sv:21]
	Parameter BUF_SIZE bound to: 4 - type: integer 
	Parameter FULLPACKET bound to: 0 - type: integer 
	Parameter ID_W bound to: 2 - type: integer 
WARNING: [Synth 8-5858] RAM data_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element data_reg[3][valid] was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_buffer_0/common/dii_buffer.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'dii_buffer' (18#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_buffer_0/common/dii_buffer.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'ring_router_gateway' (19#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_interconnect_debug_ring_0/common/ring_router_gateway.sv:27]
INFO: [Synth 8-6157] synthesizing module 'osd_him' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_him_0/common/osd_him.sv:19]
	Parameter MAX_PKT_LEN bound to: 12 - type: integer 
	Parameter BUF_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dii_buffer__parameterized0' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_buffer_0/common/dii_buffer.sv:21]
	Parameter BUF_SIZE bound to: 12 - type: integer 
	Parameter FULLPACKET bound to: 1 - type: integer 
	Parameter ID_W bound to: 4 - type: integer 
WARNING: [Synth 8-5858] RAM data_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element data_reg[11][valid] was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_buffer_0/common/dii_buffer.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'dii_buffer__parameterized0' (19#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_buffer_0/common/dii_buffer.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'osd_him' (20#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_him_0/common/osd_him.sv:19]
INFO: [Synth 8-6157] synthesizing module 'osd_scm' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_scm_0/common/osd_scm.sv:19]
	Parameter SYSTEM_VENDOR_ID bound to: 2 - type: integer 
	Parameter SYSTEM_DEVICE_ID bound to: 1 - type: integer 
	Parameter NUM_MOD bound to: 11 - type: integer 
	Parameter MAX_PKT_LEN bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'osd_regaccess' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:28]
	Parameter MOD_VENDOR bound to: 16'b0000000000000001 
	Parameter MOD_TYPE bound to: 16'b0000000000000001 
	Parameter MOD_VERSION bound to: 16'b0000000000000000 
	Parameter MOD_EVENT_DEST_DEFAULT bound to: 1'bx 
	Parameter CAN_STALL bound to: 0 - type: integer 
	Parameter MAX_REG_SIZE bound to: 16 - type: integer 
	Parameter ACCESS_SIZE_16 bound to: 2'b00 
	Parameter ACCESS_SIZE_32 bound to: 2'b01 
	Parameter ACCESS_SIZE_64 bound to: 2'b10 
	Parameter ACCESS_SIZE_128 bound to: 2'b11 
	Parameter MAX_REQ_SIZE bound to: 2'b00 
	Parameter REG_MOD_VENDOR bound to: 16'b0000000000000000 
	Parameter REG_MOD_TYPE bound to: 16'b0000000000000001 
	Parameter REG_MOD_VERSION bound to: 16'b0000000000000010 
	Parameter REG_MOD_CS bound to: 16'b0000000000000011 
	Parameter REG_MOD_CS_ACTIVE bound to: 0 - type: integer 
	Parameter REG_MOD_EVENT_DEST bound to: 16'b0000000000000100 
INFO: [Synth 8-155] case statement is not full and has no default [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:281]
INFO: [Synth 8-155] case statement is not full and has no default [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:164]
WARNING: [Synth 8-6014] Unused sequential element mod_cs_active_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:125]
INFO: [Synth 8-6155] done synthesizing module 'osd_regaccess' (21#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'osd_scm' (22#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_scm_0/common/osd_scm.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'debug_interface' (23#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_debug_debug_interface_0/verilog/debug_interface.sv:32]
INFO: [Synth 8-6157] synthesizing module 'compute_tile_dm' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_tile_compute_tile_dm_0/verilog/compute_tile_dm.sv:44]
	Parameter CONFIG[NUMTILES] bound to: 1 - type: integer 
	Parameter CONFIG[NUMCTS] bound to: 1 - type: integer 
	Parameter CONFIG[CTLIST][63] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][62] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][61] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][60] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][59] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][58] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][57] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][56] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][55] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][54] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][53] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][52] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][51] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][50] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][49] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][48] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][47] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][46] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][45] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][44] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][43] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][42] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][41] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][40] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][39] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][38] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][37] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][36] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][35] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][34] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][33] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][32] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][31] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][30] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][29] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][28] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][27] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][26] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][25] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][24] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][23] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][22] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][21] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][20] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][19] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][18] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][17] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][16] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][15] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][14] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][13] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][12] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][11] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][10] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][9] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][8] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][7] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][6] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][5] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][4] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][3] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][2] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][1] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][0] bound to: 16'b0000000000000000 
	Parameter CONFIG[CORES_PER_TILE] bound to: 4 - type: integer 
	Parameter CONFIG[GMEM_SIZE] bound to: 0 - type: integer 
	Parameter CONFIG[GMEM_TILE] bound to: 32'sbxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
	Parameter CONFIG[TOTAL_NUM_CORES] bound to: 4 - type: integer 
	Parameter CONFIG[NOC_ENABLE_VCHANNELS] bound to: 1'b0 
	Parameter CONFIG[NOC_FLIT_WIDTH] bound to: 32 - type: integer 
	Parameter CONFIG[NOC_CHANNELS] bound to: 2 - type: integer 
	Parameter CONFIG[LMEM_SIZE] bound to: 134217728 - type: integer 
	Parameter CONFIG[LMEM_STYLE] bound to: 0 - type: integer 
	Parameter CONFIG[ENABLE_BOOTROM] bound to: 1'b0 
	Parameter CONFIG[BOOTROM_SIZE] bound to: 0 - type: integer 
	Parameter CONFIG[ENABLE_DM] bound to: 1'b1 
	Parameter CONFIG[DM_BASE] bound to: 0 - type: integer 
	Parameter CONFIG[DM_SIZE] bound to: 134217728 - type: integer 
	Parameter CONFIG[ENABLE_PGAS] bound to: 1'b0 
	Parameter CONFIG[DM_RANGE_WIDTH] bound to: 5 - type: integer 
	Parameter CONFIG[DM_RANGE_MATCH] bound to: 0 - type: integer 
	Parameter CONFIG[PGAS_BASE] bound to: 0 - type: integer 
	Parameter CONFIG[PGAS_SIZE] bound to: 0 - type: integer 
	Parameter CONFIG[PGAS_RANGE_WIDTH] bound to: 1 - type: integer 
	Parameter CONFIG[PGAS_RANGE_MATCH] bound to: 0 - type: integer 
	Parameter CONFIG[CORE_ENABLE_FPU] bound to: 1'b0 
	Parameter CONFIG[CORE_ENABLE_PERFCOUNTERS] bound to: 1'b1 
	Parameter CONFIG[NA_ENABLE_MPSIMPLE] bound to: 1'b1 
	Parameter CONFIG[NA_ENABLE_DMA] bound to: 1'b1 
	Parameter CONFIG[NA_DMA_GENIRQ] bound to: 1'b1 
	Parameter CONFIG[NA_DMA_ENTRIES] bound to: 4 - type: integer 
	Parameter CONFIG[USE_DEBUG] bound to: 1'b1 
	Parameter CONFIG[DEBUG_STM] bound to: 1'b1 
	Parameter CONFIG[DEBUG_CTM] bound to: 1'b1 
	Parameter CONFIG[DEBUG_DEM_UART] bound to: 1'b1 
	Parameter CONFIG[DEBUG_SUBNET_BITS] bound to: 6 - type: integer 
	Parameter CONFIG[DEBUG_LOCAL_SUBNET] bound to: 0 - type: integer 
	Parameter CONFIG[DEBUG_ROUTER_BUFFER_SIZE] bound to: 4 - type: integer 
	Parameter CONFIG[DEBUG_MAX_PKT_LEN] bound to: 12 - type: integer 
	Parameter CONFIG[DEBUG_MODS_PER_CORE] bound to: 2 - type: integer 
	Parameter CONFIG[DEBUG_MODS_PER_TILE] bound to: 10 - type: integer 
	Parameter CONFIG[DEBUG_NUM_MODS] bound to: 11 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter COREBASE bound to: 0 - type: integer 
	Parameter DEBUG_BASEID bound to: 1 - type: integer 
	Parameter MEM_FILE bound to: 1'bx 
	Parameter CHANNELS bound to: 2 - type: integer 
	Parameter FLIT_WIDTH bound to: 32 - type: integer 
	Parameter NR_MASTERS bound to: 9 - type: integer 
	Parameter NR_SLAVES bound to: 5 - type: integer 
	Parameter SLAVE_DM bound to: 0 - type: integer 
	Parameter SLAVE_PGAS bound to: 1 - type: integer 
	Parameter SLAVE_NA bound to: 2 - type: integer 
	Parameter SLAVE_BOOT bound to: 3 - type: integer 
	Parameter SLAVE_UART bound to: 4 - type: integer 
	Parameter DEBUG_MODS_PER_TILE_NONZERO bound to: 10 - type: integer 
	Parameter MOR1KX_FEATURE_FPU bound to: NONE - type: string 
	Parameter MOR1KX_FEATURE_PERFCOUNTERS bound to: ENABLED - type: string 
	Parameter MOR1KX_FEATURE_DEBUGUNIT bound to: NONE - type: string 
INFO: [Synth 8-6157] synthesizing module 'debug_ring_expand' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_interconnect_debug_ring_0/common/debug_ring_expand.sv:20]
	Parameter PORTS bound to: 10 - type: integer 
	Parameter BUFFER_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ring_router' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_interconnect_debug_ring_0/common/ring_router.sv:19]
	Parameter BUFFER_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ring_router_demux' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_interconnect_debug_ring_0/common/ring_router_demux.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'ring_router_demux' (24#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_interconnect_debug_ring_0/common/ring_router_demux.sv:19]
INFO: [Synth 8-6157] synthesizing module 'ring_router_mux' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_interconnect_debug_ring_0/common/ring_router_mux.sv:19]
INFO: [Synth 8-155] case statement is not full and has no default [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_interconnect_debug_ring_0/common/ring_router_mux.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'ring_router_mux' (25#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_interconnect_debug_ring_0/common/ring_router_mux.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'ring_router' (26#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_interconnect_debug_ring_0/common/ring_router.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'debug_ring_expand' (27#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_interconnect_debug_ring_0/common/debug_ring_expand.sv:20]
INFO: [Synth 8-6157] synthesizing module 'osd_stm_mor1kx' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_stm_mor1kx_0/or1k/mor1kx/osd_stm_mor1kx.sv:20]
	Parameter MAX_PKT_LEN bound to: 12 - type: integer 
	Parameter VALWIDTH bound to: 32 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'osd_stm' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_stm_mor1kx_0/common/osd_stm.sv:19]
	Parameter REG_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter VALWIDTH bound to: 32 - type: integer 
	Parameter MAX_PKT_LEN bound to: 12 - type: integer 
	Parameter EW bound to: 80 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'osd_regaccess_layer' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess_layer.sv:25]
	Parameter MOD_VENDOR bound to: 16'b0000000000000001 
	Parameter MOD_TYPE bound to: 16'b0000000000000100 
	Parameter MOD_VERSION bound to: 16'b0000000000000000 
	Parameter MOD_EVENT_DEST_DEFAULT bound to: 16'b0000000000000000 
	Parameter CAN_STALL bound to: 1 - type: integer 
	Parameter MAX_REG_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'osd_regaccess__parameterized0' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:28]
	Parameter MOD_VENDOR bound to: 16'b0000000000000001 
	Parameter MOD_TYPE bound to: 16'b0000000000000100 
	Parameter MOD_VERSION bound to: 16'b0000000000000000 
	Parameter MOD_EVENT_DEST_DEFAULT bound to: 16'b0000000000000000 
	Parameter CAN_STALL bound to: 1 - type: integer 
	Parameter MAX_REG_SIZE bound to: 16 - type: integer 
	Parameter ACCESS_SIZE_16 bound to: 2'b00 
	Parameter ACCESS_SIZE_32 bound to: 2'b01 
	Parameter ACCESS_SIZE_64 bound to: 2'b10 
	Parameter ACCESS_SIZE_128 bound to: 2'b11 
	Parameter MAX_REQ_SIZE bound to: 2'b00 
	Parameter REG_MOD_VENDOR bound to: 16'b0000000000000000 
	Parameter REG_MOD_TYPE bound to: 16'b0000000000000001 
	Parameter REG_MOD_VERSION bound to: 16'b0000000000000010 
	Parameter REG_MOD_CS bound to: 16'b0000000000000011 
	Parameter REG_MOD_CS_ACTIVE bound to: 0 - type: integer 
	Parameter REG_MOD_EVENT_DEST bound to: 16'b0000000000000100 
INFO: [Synth 8-155] case statement is not full and has no default [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:281]
INFO: [Synth 8-155] case statement is not full and has no default [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:164]
INFO: [Synth 8-6155] done synthesizing module 'osd_regaccess__parameterized0' (27#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:28]
INFO: [Synth 8-6157] synthesizing module 'osd_regaccess_demux' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess_demux.sv:28]
WARNING: [Synth 8-5858] RAM buf_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'osd_regaccess_demux' (28#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess_demux.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'osd_regaccess_layer' (29#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess_layer.sv:25]
INFO: [Synth 8-6157] synthesizing module 'osd_timestamp' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_timestamp_0/common/osd_timestamp.sv:17]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'osd_timestamp' (30#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_timestamp_0/common/osd_timestamp.sv:17]
INFO: [Synth 8-6157] synthesizing module 'osd_tracesample' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_tracesample_0/common/osd_tracesample.sv:18]
	Parameter WIDTH bound to: 80 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'osd_tracesample' (31#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_tracesample_0/common/osd_tracesample.sv:18]
INFO: [Synth 8-6157] synthesizing module 'osd_fifo' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_buffer_0/common/osd_fifo.sv:18]
	Parameter WIDTH bound to: 81 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'osd_fifo' (32#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_buffer_0/common/osd_fifo.sv:18]
INFO: [Synth 8-6157] synthesizing module 'osd_event_packetization_fixedwidth' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_eventpacket_fixedwidth_0/common/osd_event_packetization_fixedwidth.sv:33]
	Parameter MAX_PKT_LEN bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 80 - type: integer 
	Parameter DATA_NUM_WORDS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'osd_event_packetization' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_eventpacket_0/common/osd_event_packetization.sv:33]
	Parameter MAX_PKT_LEN bound to: 12 - type: integer 
	Parameter MAX_DATA_NUM_WORDS bound to: 5 - type: integer 
	Parameter NUM_HEADER_FLITS bound to: 3 - type: integer 
	Parameter MAX_PAYLOAD_LEN bound to: 9 - type: integer 
	Parameter PKG_CNT_WIDTH bound to: 0 - type: integer 
	Parameter PKG_CNT_WIDTH_NONZERO bound to: 1 - type: integer 
	Parameter NUM_PKGS_WIDTH bound to: 1 - type: integer 
	Parameter TYPE_SUB_LAST bound to: 4'b0000 
	Parameter TYPE_SUB_CONTINUE bound to: 4'b0001 
	Parameter TYPE_SUB_OVERFLOW bound to: 4'b0101 
INFO: [Synth 8-155] case statement is not full and has no default [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_eventpacket_0/common/osd_event_packetization.sv:136]
INFO: [Synth 8-6155] done synthesizing module 'osd_event_packetization' (33#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_eventpacket_0/common/osd_event_packetization.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'osd_event_packetization_fixedwidth' (34#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_eventpacket_fixedwidth_0/common/osd_event_packetization_fixedwidth.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'osd_stm' (35#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_stm_mor1kx_0/common/osd_stm.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'osd_stm_mor1kx' (36#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_stm_mor1kx_0/or1k/mor1kx/osd_stm_mor1kx.sv:20]
INFO: [Synth 8-6157] synthesizing module 'osd_ctm_mor1kx' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_ctm_mor1kx_0/or1k/mor1kx/osd_ctm_mor1kx.sv:20]
	Parameter MAX_PKT_LEN bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'osd_ctm' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_ctm_mor1kx_0/common/osd_ctm.sv:19]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_PKT_LEN bound to: 12 - type: integer 
	Parameter EW bound to: 101 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'osd_regaccess_layer__parameterized0' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess_layer.sv:25]
	Parameter MOD_VENDOR bound to: 16'b0000000000000001 
	Parameter MOD_TYPE bound to: 16'b0000000000000101 
	Parameter MOD_VERSION bound to: 16'b0000000000000000 
	Parameter MOD_EVENT_DEST_DEFAULT bound to: 0 - type: integer 
	Parameter CAN_STALL bound to: 1 - type: integer 
	Parameter MAX_REG_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'osd_regaccess__parameterized1' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:28]
	Parameter MOD_VENDOR bound to: 16'b0000000000000001 
	Parameter MOD_TYPE bound to: 16'b0000000000000101 
	Parameter MOD_VERSION bound to: 16'b0000000000000000 
	Parameter MOD_EVENT_DEST_DEFAULT bound to: 0 - type: integer 
	Parameter CAN_STALL bound to: 1 - type: integer 
	Parameter MAX_REG_SIZE bound to: 16 - type: integer 
	Parameter ACCESS_SIZE_16 bound to: 2'b00 
	Parameter ACCESS_SIZE_32 bound to: 2'b01 
	Parameter ACCESS_SIZE_64 bound to: 2'b10 
	Parameter ACCESS_SIZE_128 bound to: 2'b11 
	Parameter MAX_REQ_SIZE bound to: 2'b00 
	Parameter REG_MOD_VENDOR bound to: 16'b0000000000000000 
	Parameter REG_MOD_TYPE bound to: 16'b0000000000000001 
	Parameter REG_MOD_VERSION bound to: 16'b0000000000000010 
	Parameter REG_MOD_CS bound to: 16'b0000000000000011 
	Parameter REG_MOD_CS_ACTIVE bound to: 0 - type: integer 
	Parameter REG_MOD_EVENT_DEST bound to: 16'b0000000000000100 
INFO: [Synth 8-155] case statement is not full and has no default [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:281]
INFO: [Synth 8-155] case statement is not full and has no default [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:164]
INFO: [Synth 8-6155] done synthesizing module 'osd_regaccess__parameterized1' (36#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'osd_regaccess_layer__parameterized0' (36#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess_layer.sv:25]
INFO: [Synth 8-6157] synthesizing module 'osd_tracesample__parameterized0' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_tracesample_0/common/osd_tracesample.sv:18]
	Parameter WIDTH bound to: 101 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'osd_tracesample__parameterized0' (36#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_tracesample_0/common/osd_tracesample.sv:18]
INFO: [Synth 8-6157] synthesizing module 'osd_fifo__parameterized0' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_buffer_0/common/osd_fifo.sv:18]
	Parameter WIDTH bound to: 102 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'osd_fifo__parameterized0' (36#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_buffer_0/common/osd_fifo.sv:18]
INFO: [Synth 8-6157] synthesizing module 'osd_event_packetization_fixedwidth__parameterized0' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_eventpacket_fixedwidth_0/common/osd_event_packetization_fixedwidth.sv:33]
	Parameter MAX_PKT_LEN bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 101 - type: integer 
	Parameter DATA_NUM_WORDS bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'osd_event_packetization__parameterized0' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_eventpacket_0/common/osd_event_packetization.sv:33]
	Parameter MAX_PKT_LEN bound to: 12 - type: integer 
	Parameter MAX_DATA_NUM_WORDS bound to: 7 - type: integer 
	Parameter NUM_HEADER_FLITS bound to: 3 - type: integer 
	Parameter MAX_PAYLOAD_LEN bound to: 9 - type: integer 
	Parameter PKG_CNT_WIDTH bound to: 0 - type: integer 
	Parameter PKG_CNT_WIDTH_NONZERO bound to: 1 - type: integer 
	Parameter NUM_PKGS_WIDTH bound to: 1 - type: integer 
	Parameter TYPE_SUB_LAST bound to: 4'b0000 
	Parameter TYPE_SUB_CONTINUE bound to: 4'b0001 
	Parameter TYPE_SUB_OVERFLOW bound to: 4'b0101 
INFO: [Synth 8-155] case statement is not full and has no default [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_eventpacket_0/common/osd_event_packetization.sv:136]
INFO: [Synth 8-6155] done synthesizing module 'osd_event_packetization__parameterized0' (36#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_eventpacket_0/common/osd_event_packetization.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'osd_event_packetization_fixedwidth__parameterized0' (36#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_eventpacket_fixedwidth_0/common/osd_event_packetization_fixedwidth.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'osd_ctm' (37#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_ctm_mor1kx_0/common/osd_ctm.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'osd_ctm_mor1kx' (38#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_ctm_mor1kx_0/or1k/mor1kx/osd_ctm_mor1kx.sv:20]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_module' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_core_mor1kx_module_0/verilog/mor1kx_module.sv:29]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUMCORES bound to: 4 - type: integer 
	Parameter CPU_IMPLEMENTATION bound to: CAPPUCCINO - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter FEATURE_DEBUGUNIT bound to: NONE - type: string 
	Parameter FEATURE_PERFCOUNTERS bound to: ENABLED - type: string 
INFO: [Synth 8-6157] synthesizing module 'mor1kx' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx.v:18]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_CPU0 bound to: CAPPUCCINO - type: string 
	Parameter FEATURE_DATACACHE bound to: NONE - type: string 
	Parameter OPTION_DCACHE_BLOCK_WIDTH bound to: 5 - type: integer 
	Parameter OPTION_DCACHE_SET_WIDTH bound to: 8 - type: integer 
	Parameter OPTION_DCACHE_WAYS bound to: 2 - type: integer 
	Parameter OPTION_DCACHE_LIMIT_WIDTH bound to: 31 - type: integer 
	Parameter OPTION_DCACHE_SNOOP bound to: ENABLED - type: string 
	Parameter FEATURE_DMMU bound to: ENABLED - type: string 
	Parameter FEATURE_DMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_DMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_DMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_INSTRUCTIONCACHE bound to: ENABLED - type: string 
	Parameter OPTION_ICACHE_BLOCK_WIDTH bound to: 5 - type: integer 
	Parameter OPTION_ICACHE_SET_WIDTH bound to: 8 - type: integer 
	Parameter OPTION_ICACHE_WAYS bound to: 2 - type: integer 
	Parameter OPTION_ICACHE_LIMIT_WIDTH bound to: 32 - type: integer 
	Parameter FEATURE_IMMU bound to: ENABLED - type: string 
	Parameter FEATURE_IMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_IMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_IMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_TIMER bound to: ENABLED - type: string 
	Parameter FEATURE_DEBUGUNIT bound to: NONE - type: string 
	Parameter FEATURE_PERFCOUNTERS bound to: ENABLED - type: string 
	Parameter OPTION_PERFCOUNTERS_NUM bound to: 2 - type: integer 
	Parameter FEATURE_MAC bound to: NONE - type: string 
	Parameter FEATURE_SYSCALL bound to: ENABLED - type: string 
	Parameter FEATURE_TRAP bound to: ENABLED - type: string 
	Parameter FEATURE_RANGE bound to: ENABLED - type: string 
	Parameter FEATURE_PIC bound to: ENABLED - type: string 
	Parameter OPTION_PIC_TRIGGER bound to: LEVEL - type: string 
	Parameter OPTION_PIC_NMI_WIDTH bound to: 0 - type: integer 
	Parameter FEATURE_DSX bound to: ENABLED - type: string 
	Parameter FEATURE_OVERFLOW bound to: ENABLED - type: string 
	Parameter FEATURE_CARRY_FLAG bound to: ENABLED - type: string 
	Parameter FEATURE_FASTCONTEXTS bound to: NONE - type: string 
	Parameter OPTION_RF_CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter OPTION_RF_NUM_SHADOW_GPR bound to: 1 - type: integer 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OPTION_RF_WORDS bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 256 - type: integer 
	Parameter FEATURE_MULTIPLIER bound to: THREESTAGE - type: string 
	Parameter FEATURE_DIVIDER bound to: SERIAL - type: string 
	Parameter FEATURE_ADDC bound to: ENABLED - type: string 
	Parameter FEATURE_SRA bound to: ENABLED - type: string 
	Parameter FEATURE_ROR bound to: NONE - type: string 
	Parameter FEATURE_EXT bound to: ENABLED - type: string 
	Parameter FEATURE_CMOV bound to: ENABLED - type: string 
	Parameter FEATURE_FFL1 bound to: ENABLED - type: string 
	Parameter FEATURE_ATOMIC bound to: ENABLED - type: string 
	Parameter FEATURE_CUST1 bound to: NONE - type: string 
	Parameter FEATURE_CUST2 bound to: NONE - type: string 
	Parameter FEATURE_CUST3 bound to: NONE - type: string 
	Parameter FEATURE_CUST4 bound to: NONE - type: string 
	Parameter FEATURE_CUST5 bound to: NONE - type: string 
	Parameter FEATURE_CUST6 bound to: NONE - type: string 
	Parameter FEATURE_CUST7 bound to: NONE - type: string 
	Parameter FEATURE_CUST8 bound to: NONE - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter OPTION_SHIFTER bound to: BARREL - type: string 
	Parameter FEATURE_STORE_BUFFER bound to: ENABLED - type: string 
	Parameter OPTION_STORE_BUFFER_DEPTH_WIDTH bound to: 8 - type: integer 
	Parameter FEATURE_MULTICORE bound to: ENABLED - type: string 
	Parameter FEATURE_TRACEPORT_EXEC bound to: ENABLED - type: string 
	Parameter BUS_IF_TYPE bound to: WISHBONE32 - type: string 
	Parameter IBUS_WB_TYPE bound to: B3_REGISTERED_FEEDBACK - type: string 
	Parameter DBUS_WB_TYPE bound to: B3_REGISTERED_FEEDBACK - type: string 
INFO: [Synth 8-6157] synthesizing module 'mor1kx_bus_if_wb32' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_bus_if_wb32.v:19]
	Parameter BUS_IF_TYPE bound to: B3_REGISTERED_FEEDBACK - type: string 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter BADDR_WITH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_bus_if_wb32' (39#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_bus_if_wb32.v:19]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_bus_if_wb32__parameterized0' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_bus_if_wb32.v:19]
	Parameter BUS_IF_TYPE bound to: B3_REGISTERED_FEEDBACK - type: string 
	Parameter BURST_LENGTH bound to: 1 - type: integer 
	Parameter BADDR_WITH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_bus_if_wb32__parameterized0' (39#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_bus_if_wb32.v:19]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_cpu' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_cpu.v:21]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_CPU bound to: CAPPUCCINO - type: string 
	Parameter FEATURE_DATACACHE bound to: NONE - type: string 
	Parameter OPTION_DCACHE_BLOCK_WIDTH bound to: 5 - type: integer 
	Parameter OPTION_DCACHE_SET_WIDTH bound to: 8 - type: integer 
	Parameter OPTION_DCACHE_WAYS bound to: 2 - type: integer 
	Parameter OPTION_DCACHE_LIMIT_WIDTH bound to: 31 - type: integer 
	Parameter OPTION_DCACHE_SNOOP bound to: ENABLED - type: string 
	Parameter FEATURE_DMMU bound to: ENABLED - type: string 
	Parameter FEATURE_DMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_DMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_DMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_INSTRUCTIONCACHE bound to: ENABLED - type: string 
	Parameter OPTION_ICACHE_BLOCK_WIDTH bound to: 5 - type: integer 
	Parameter OPTION_ICACHE_SET_WIDTH bound to: 8 - type: integer 
	Parameter OPTION_ICACHE_WAYS bound to: 2 - type: integer 
	Parameter OPTION_ICACHE_LIMIT_WIDTH bound to: 32 - type: integer 
	Parameter FEATURE_IMMU bound to: ENABLED - type: string 
	Parameter FEATURE_IMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_IMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_IMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_TIMER bound to: ENABLED - type: string 
	Parameter FEATURE_DEBUGUNIT bound to: NONE - type: string 
	Parameter FEATURE_PERFCOUNTERS bound to: ENABLED - type: string 
	Parameter OPTION_PERFCOUNTERS_NUM bound to: 2 - type: integer 
	Parameter FEATURE_MAC bound to: NONE - type: string 
	Parameter FEATURE_SYSCALL bound to: ENABLED - type: string 
	Parameter FEATURE_TRAP bound to: ENABLED - type: string 
	Parameter FEATURE_RANGE bound to: ENABLED - type: string 
	Parameter FEATURE_PIC bound to: ENABLED - type: string 
	Parameter OPTION_PIC_TRIGGER bound to: LEVEL - type: string 
	Parameter OPTION_PIC_NMI_WIDTH bound to: 0 - type: integer 
	Parameter FEATURE_DSX bound to: ENABLED - type: string 
	Parameter FEATURE_OVERFLOW bound to: ENABLED - type: string 
	Parameter FEATURE_CARRY_FLAG bound to: ENABLED - type: string 
	Parameter FEATURE_FASTCONTEXTS bound to: NONE - type: string 
	Parameter OPTION_RF_CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter OPTION_RF_NUM_SHADOW_GPR bound to: 1 - type: integer 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OPTION_RF_WORDS bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 256 - type: integer 
	Parameter OPTION_TCM_FETCHER bound to: DISABLED - type: string 
	Parameter FEATURE_MULTIPLIER bound to: THREESTAGE - type: string 
	Parameter FEATURE_DIVIDER bound to: SERIAL - type: string 
	Parameter OPTION_SHIFTER bound to: BARREL - type: string 
	Parameter FEATURE_ADDC bound to: ENABLED - type: string 
	Parameter FEATURE_SRA bound to: ENABLED - type: string 
	Parameter FEATURE_ROR bound to: NONE - type: string 
	Parameter FEATURE_EXT bound to: ENABLED - type: string 
	Parameter FEATURE_CMOV bound to: ENABLED - type: string 
	Parameter FEATURE_FFL1 bound to: ENABLED - type: string 
	Parameter FEATURE_MSYNC bound to: ENABLED - type: string 
	Parameter FEATURE_PSYNC bound to: NONE - type: string 
	Parameter FEATURE_CSYNC bound to: NONE - type: string 
	Parameter FEATURE_ATOMIC bound to: ENABLED - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter FEATURE_CUST1 bound to: NONE - type: string 
	Parameter FEATURE_CUST2 bound to: NONE - type: string 
	Parameter FEATURE_CUST3 bound to: NONE - type: string 
	Parameter FEATURE_CUST4 bound to: NONE - type: string 
	Parameter FEATURE_CUST5 bound to: NONE - type: string 
	Parameter FEATURE_CUST6 bound to: NONE - type: string 
	Parameter FEATURE_CUST7 bound to: NONE - type: string 
	Parameter FEATURE_CUST8 bound to: NONE - type: string 
	Parameter FEATURE_STORE_BUFFER bound to: ENABLED - type: string 
	Parameter OPTION_STORE_BUFFER_DEPTH_WIDTH bound to: 8 - type: integer 
	Parameter FEATURE_MULTICORE bound to: ENABLED - type: string 
	Parameter FEATURE_TRACEPORT_EXEC bound to: ENABLED - type: string 
INFO: [Synth 8-6157] synthesizing module 'mor1kx_cpu_cappuccino' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_cpu_cappuccino.v:17]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter FEATURE_DATACACHE bound to: NONE - type: string 
	Parameter OPTION_DCACHE_BLOCK_WIDTH bound to: 5 - type: integer 
	Parameter OPTION_DCACHE_SET_WIDTH bound to: 8 - type: integer 
	Parameter OPTION_DCACHE_WAYS bound to: 2 - type: integer 
	Parameter OPTION_DCACHE_LIMIT_WIDTH bound to: 31 - type: integer 
	Parameter OPTION_DCACHE_SNOOP bound to: ENABLED - type: string 
	Parameter FEATURE_DMMU bound to: ENABLED - type: string 
	Parameter FEATURE_DMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_DMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_DMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_INSTRUCTIONCACHE bound to: ENABLED - type: string 
	Parameter OPTION_ICACHE_BLOCK_WIDTH bound to: 5 - type: integer 
	Parameter OPTION_ICACHE_SET_WIDTH bound to: 8 - type: integer 
	Parameter OPTION_ICACHE_WAYS bound to: 2 - type: integer 
	Parameter OPTION_ICACHE_LIMIT_WIDTH bound to: 32 - type: integer 
	Parameter FEATURE_IMMU bound to: ENABLED - type: string 
	Parameter FEATURE_IMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_IMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_IMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_TIMER bound to: ENABLED - type: string 
	Parameter FEATURE_DEBUGUNIT bound to: NONE - type: string 
	Parameter FEATURE_PERFCOUNTERS bound to: ENABLED - type: string 
	Parameter OPTION_PERFCOUNTERS_NUM bound to: 2 - type: integer 
	Parameter FEATURE_MAC bound to: NONE - type: string 
	Parameter FEATURE_SYSCALL bound to: ENABLED - type: string 
	Parameter FEATURE_TRAP bound to: ENABLED - type: string 
	Parameter FEATURE_RANGE bound to: ENABLED - type: string 
	Parameter FEATURE_PIC bound to: ENABLED - type: string 
	Parameter OPTION_PIC_TRIGGER bound to: LEVEL - type: string 
	Parameter OPTION_PIC_NMI_WIDTH bound to: 0 - type: integer 
	Parameter FEATURE_DSX bound to: ENABLED - type: string 
	Parameter FEATURE_OVERFLOW bound to: ENABLED - type: string 
	Parameter FEATURE_CARRY_FLAG bound to: ENABLED - type: string 
	Parameter FEATURE_FASTCONTEXTS bound to: NONE - type: string 
	Parameter OPTION_RF_CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter OPTION_RF_NUM_SHADOW_GPR bound to: 1 - type: integer 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OPTION_RF_WORDS bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 256 - type: integer 
	Parameter FEATURE_MULTIPLIER bound to: THREESTAGE - type: string 
	Parameter FEATURE_DIVIDER bound to: SERIAL - type: string 
	Parameter OPTION_SHIFTER bound to: BARREL - type: string 
	Parameter FEATURE_ADDC bound to: ENABLED - type: string 
	Parameter FEATURE_SRA bound to: ENABLED - type: string 
	Parameter FEATURE_ROR bound to: NONE - type: string 
	Parameter FEATURE_EXT bound to: ENABLED - type: string 
	Parameter FEATURE_CMOV bound to: ENABLED - type: string 
	Parameter FEATURE_FFL1 bound to: ENABLED - type: string 
	Parameter FEATURE_MSYNC bound to: ENABLED - type: string 
	Parameter FEATURE_PSYNC bound to: NONE - type: string 
	Parameter FEATURE_CSYNC bound to: NONE - type: string 
	Parameter FEATURE_ATOMIC bound to: ENABLED - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter FEATURE_CUST1 bound to: NONE - type: string 
	Parameter FEATURE_CUST2 bound to: NONE - type: string 
	Parameter FEATURE_CUST3 bound to: NONE - type: string 
	Parameter FEATURE_CUST4 bound to: NONE - type: string 
	Parameter FEATURE_CUST5 bound to: NONE - type: string 
	Parameter FEATURE_CUST6 bound to: NONE - type: string 
	Parameter FEATURE_CUST7 bound to: NONE - type: string 
	Parameter FEATURE_CUST8 bound to: NONE - type: string 
	Parameter FEATURE_STORE_BUFFER bound to: ENABLED - type: string 
	Parameter OPTION_STORE_BUFFER_DEPTH_WIDTH bound to: 8 - type: integer 
	Parameter FEATURE_MULTICORE bound to: ENABLED - type: string 
	Parameter FEATURE_TRACEPORT_EXEC bound to: ENABLED - type: string 
	Parameter FEATURE_BRANCH_PREDICTOR bound to: SIMPLE - type: string 
INFO: [Synth 8-6157] synthesizing module 'mor1kx_fetch_cappuccino' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_fetch_cappuccino.v:21]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 256 - type: integer 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter FEATURE_INSTRUCTIONCACHE bound to: ENABLED - type: string 
	Parameter OPTION_ICACHE_BLOCK_WIDTH bound to: 5 - type: integer 
	Parameter OPTION_ICACHE_SET_WIDTH bound to: 8 - type: integer 
	Parameter OPTION_ICACHE_WAYS bound to: 2 - type: integer 
	Parameter OPTION_ICACHE_LIMIT_WIDTH bound to: 32 - type: integer 
	Parameter FEATURE_IMMU bound to: ENABLED - type: string 
	Parameter FEATURE_IMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_IMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_IMMU_WAYS bound to: 1 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter TLB_RELOAD bound to: 3'b010 
	Parameter IC_REFILL bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'mor1kx_icache' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_icache.v:17]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_ICACHE_BLOCK_WIDTH bound to: 5 - type: integer 
	Parameter OPTION_ICACHE_SET_WIDTH bound to: 8 - type: integer 
	Parameter OPTION_ICACHE_WAYS bound to: 2 - type: integer 
	Parameter OPTION_ICACHE_LIMIT_WIDTH bound to: 32 - type: integer 
	Parameter IDLE bound to: 4'b0001 
	Parameter READ bound to: 4'b0010 
	Parameter REFILL bound to: 4'b0100 
	Parameter INVALIDATE bound to: 4'b1000 
	Parameter WAY_WIDTH bound to: 13 - type: integer 
	Parameter TAG_WIDTH bound to: 19 - type: integer 
	Parameter TAGMEM_WAY_WIDTH bound to: 20 - type: integer 
	Parameter TAGMEM_WAY_VALID bound to: 19 - type: integer 
	Parameter TAG_LRU_WIDTH bound to: 1 - type: integer 
	Parameter TAG_LRU_WIDTH_BITS bound to: 1 - type: integer 
	Parameter TAGMEM_WIDTH bound to: 41 - type: integer 
	Parameter TAG_LRU_MSB bound to: 40 - type: integer 
	Parameter TAG_LRU_LSB bound to: 40 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mor1kx_simple_dpram_sclk' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter ENABLE_BYPASS bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_simple_dpram_sclk' (40#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_cache_lru' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_cache_lru.v:86]
	Parameter NUMWAYS bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_cache_lru' (41#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_cache_lru.v:86]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_simple_dpram_sclk__parameterized0' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 41 - type: integer 
	Parameter CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter ENABLE_BYPASS bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_simple_dpram_sclk__parameterized0' (41#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
WARNING: [Synth 8-3848] Net spr_bus_dat_o in module/entity mor1kx_icache does not have driver. [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_icache.v:54]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_icache' (42#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_icache.v:17]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_immu' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_immu.v:15]
	Parameter FEATURE_IMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_IMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_IMMU_WAYS bound to: 1 - type: integer 
	Parameter WAYS_WIDTH bound to: 1 - type: integer 
	Parameter TLB_IDLE bound to: 2'b00 
	Parameter TLB_GET_PTE_POINTER bound to: 2'b01 
	Parameter TLB_GET_PTE bound to: 2'b10 
	Parameter TLB_READ bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'mor1kx_true_dpram_sclk' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_true_dpram_sclk.v:13]
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_true_dpram_sclk' (43#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_true_dpram_sclk.v:13]
INFO: [Synth 8-4471] merging register 'tlb_reload_addr_o_reg[31:0]' into 'immucr_reg[31:0]' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_immu.v:399]
INFO: [Synth 8-4471] merging register 'tlb_reload_huge_reg' into 'tlb_reload_req_o_reg' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_immu.v:400]
INFO: [Synth 8-4471] merging register 'tlb_reload_pagefault_reg' into 'tlb_reload_req_o_reg' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_immu.v:401]
INFO: [Synth 8-4471] merging register 'itlb_trans_reload_we_reg' into 'tlb_reload_req_o_reg' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_immu.v:402]
INFO: [Synth 8-4471] merging register 'itlb_trans_reload_din_reg[31:0]' into 'immucr_reg[31:0]' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_immu.v:403]
INFO: [Synth 8-4471] merging register 'itlb_match_reload_we_reg' into 'tlb_reload_req_o_reg' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_immu.v:404]
INFO: [Synth 8-4471] merging register 'itlb_match_reload_din_reg[31:0]' into 'immucr_reg[31:0]' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_immu.v:405]
INFO: [Synth 8-4471] merging register 'immucr_spr_cs_r_reg' into 'tlb_reload_req_o_reg' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_immu.v:201]
WARNING: [Synth 8-6014] Unused sequential element tlb_reload_addr_o_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_immu.v:399]
WARNING: [Synth 8-6014] Unused sequential element tlb_reload_huge_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_immu.v:400]
WARNING: [Synth 8-6014] Unused sequential element tlb_reload_pagefault_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_immu.v:401]
WARNING: [Synth 8-6014] Unused sequential element itlb_trans_reload_we_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_immu.v:402]
WARNING: [Synth 8-6014] Unused sequential element itlb_trans_reload_din_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_immu.v:403]
WARNING: [Synth 8-6014] Unused sequential element itlb_match_reload_we_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_immu.v:404]
WARNING: [Synth 8-6014] Unused sequential element itlb_match_reload_din_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_immu.v:405]
WARNING: [Synth 8-6014] Unused sequential element immucr_spr_cs_r_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_immu.v:201]
WARNING: [Synth 8-6014] Unused sequential element spr_way_idx_r_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_immu.v:202]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_immu' (44#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_immu.v:15]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_fetch_cappuccino' (45#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_fetch_cappuccino.v:21]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_decode' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_decode.v:25]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 256 - type: integer 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter FEATURE_SYSCALL bound to: ENABLED - type: string 
	Parameter FEATURE_TRAP bound to: ENABLED - type: string 
	Parameter FEATURE_RANGE bound to: ENABLED - type: string 
	Parameter FEATURE_MAC bound to: NONE - type: string 
	Parameter FEATURE_MULTIPLIER bound to: THREESTAGE - type: string 
	Parameter FEATURE_DIVIDER bound to: SERIAL - type: string 
	Parameter FEATURE_ADDC bound to: ENABLED - type: string 
	Parameter FEATURE_SRA bound to: ENABLED - type: string 
	Parameter FEATURE_ROR bound to: NONE - type: string 
	Parameter FEATURE_EXT bound to: ENABLED - type: string 
	Parameter FEATURE_CMOV bound to: ENABLED - type: string 
	Parameter FEATURE_FFL1 bound to: ENABLED - type: string 
	Parameter FEATURE_ATOMIC bound to: ENABLED - type: string 
	Parameter FEATURE_MSYNC bound to: ENABLED - type: string 
	Parameter FEATURE_PSYNC bound to: NONE - type: string 
	Parameter FEATURE_CSYNC bound to: NONE - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter FEATURE_CUST1 bound to: NONE - type: string 
	Parameter FEATURE_CUST2 bound to: NONE - type: string 
	Parameter FEATURE_CUST3 bound to: NONE - type: string 
	Parameter FEATURE_CUST4 bound to: NONE - type: string 
	Parameter FEATURE_CUST5 bound to: NONE - type: string 
	Parameter FEATURE_CUST6 bound to: NONE - type: string 
	Parameter FEATURE_CUST7 bound to: NONE - type: string 
	Parameter FEATURE_CUST8 bound to: NONE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_decode' (46#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_decode.v:25]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_decode_execute_cappuccino' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_decode_execute_cappuccino.v:22]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 256 - type: integer 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter FEATURE_SYSCALL bound to: ENABLED - type: string 
	Parameter FEATURE_TRAP bound to: ENABLED - type: string 
	Parameter FEATURE_DELAY_SLOT bound to: ENABLED - type: string 
	Parameter FEATURE_MULTIPLIER bound to: THREESTAGE - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter FEATURE_INBUILT_CHECKERS bound to: ENABLED - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_decode_execute_cappuccino' (47#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_decode_execute_cappuccino.v:22]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_branch_prediction' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_branch_prediction.v:20]
	Parameter FEATURE_BRANCH_PREDICTOR bound to: SIMPLE - type: string 
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mor1kx_branch_predictor_simple' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_branch_predictor_simple.v:17]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_branch_predictor_simple' (48#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_branch_predictor_simple.v:17]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_branch_prediction' (49#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_branch_prediction.v:20]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_execute_alu' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_execute_alu.v:19]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter FEATURE_OVERFLOW bound to: ENABLED - type: string 
	Parameter FEATURE_CARRY_FLAG bound to: ENABLED - type: string 
	Parameter FEATURE_MULTIPLIER bound to: THREESTAGE - type: string 
	Parameter FEATURE_DIVIDER bound to: SERIAL - type: string 
	Parameter FEATURE_ADDC bound to: ENABLED - type: string 
	Parameter FEATURE_SRA bound to: ENABLED - type: string 
	Parameter FEATURE_ROR bound to: NONE - type: string 
	Parameter FEATURE_EXT bound to: ENABLED - type: string 
	Parameter FEATURE_CMOV bound to: ENABLED - type: string 
	Parameter FEATURE_FFL1 bound to: ENABLED - type: string 
	Parameter FEATURE_CUST1 bound to: NONE - type: string 
	Parameter FEATURE_CUST2 bound to: NONE - type: string 
	Parameter FEATURE_CUST3 bound to: NONE - type: string 
	Parameter FEATURE_CUST4 bound to: NONE - type: string 
	Parameter FEATURE_CUST5 bound to: NONE - type: string 
	Parameter FEATURE_CUST6 bound to: NONE - type: string 
	Parameter FEATURE_CUST7 bound to: NONE - type: string 
	Parameter FEATURE_CUST8 bound to: NONE - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter OPTION_SHIFTER bound to: BARREL - type: string 
	Parameter CALCULATE_BRANCH_DEST bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_execute_alu' (50#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_execute_alu.v:19]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_lsu_cappuccino' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_lsu_cappuccino.v:21]
	Parameter FEATURE_DATACACHE bound to: NONE - type: string 
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_DCACHE_BLOCK_WIDTH bound to: 5 - type: integer 
	Parameter OPTION_DCACHE_SET_WIDTH bound to: 8 - type: integer 
	Parameter OPTION_DCACHE_WAYS bound to: 2 - type: integer 
	Parameter OPTION_DCACHE_LIMIT_WIDTH bound to: 31 - type: integer 
	Parameter OPTION_DCACHE_SNOOP bound to: ENABLED - type: string 
	Parameter FEATURE_DMMU bound to: ENABLED - type: string 
	Parameter FEATURE_DMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_DMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_DMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_STORE_BUFFER bound to: ENABLED - type: string 
	Parameter OPTION_STORE_BUFFER_DEPTH_WIDTH bound to: 8 - type: integer 
	Parameter FEATURE_ATOMIC bound to: ENABLED - type: string 
	Parameter IDLE bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter WRITE bound to: 3'b010 
	Parameter TLB_RELOAD bound to: 3'b011 
	Parameter DC_REFILL bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'mor1kx_store_buffer' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_store_buffer.v:16]
	Parameter DEPTH_WIDTH bound to: 8 - type: integer 
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter FIFO_DATA_WIDTH bound to: 101 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mor1kx_simple_dpram_sclk__parameterized1' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 101 - type: integer 
	Parameter CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter ENABLE_BYPASS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_simple_dpram_sclk__parameterized1' (50#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_store_buffer' (51#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_store_buffer.v:16]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_dmmu' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_dmmu.v:15]
	Parameter FEATURE_DMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_DMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_DMMU_WAYS bound to: 1 - type: integer 
	Parameter WAYS_WIDTH bound to: 1 - type: integer 
	Parameter TLB_IDLE bound to: 2'b00 
	Parameter TLB_GET_PTE_POINTER bound to: 2'b01 
	Parameter TLB_GET_PTE bound to: 2'b10 
	Parameter TLB_READ bound to: 2'b11 
INFO: [Synth 8-4471] merging register 'tlb_reload_addr_o_reg[31:0]' into 'dmmucr_reg[31:0]' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_dmmu.v:398]
INFO: [Synth 8-4471] merging register 'tlb_reload_pagefault_reg' into 'tlb_reload_req_o_reg' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_dmmu.v:399]
INFO: [Synth 8-4471] merging register 'dtlb_trans_reload_we_reg' into 'tlb_reload_req_o_reg' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_dmmu.v:400]
INFO: [Synth 8-4471] merging register 'dtlb_trans_reload_din_reg[31:0]' into 'dmmucr_reg[31:0]' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_dmmu.v:401]
INFO: [Synth 8-4471] merging register 'dtlb_match_reload_we_reg' into 'tlb_reload_req_o_reg' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_dmmu.v:402]
INFO: [Synth 8-4471] merging register 'dtlb_match_reload_din_reg[31:0]' into 'dmmucr_reg[31:0]' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_dmmu.v:403]
INFO: [Synth 8-4471] merging register 'dmmucr_spr_cs_r_reg' into 'tlb_reload_req_o_reg' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_dmmu.v:198]
WARNING: [Synth 8-6014] Unused sequential element tlb_reload_addr_o_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_dmmu.v:398]
WARNING: [Synth 8-6014] Unused sequential element tlb_reload_pagefault_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_dmmu.v:399]
WARNING: [Synth 8-6014] Unused sequential element dtlb_trans_reload_we_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_dmmu.v:400]
WARNING: [Synth 8-6014] Unused sequential element dtlb_trans_reload_din_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_dmmu.v:401]
WARNING: [Synth 8-6014] Unused sequential element dtlb_match_reload_we_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_dmmu.v:402]
WARNING: [Synth 8-6014] Unused sequential element dtlb_match_reload_din_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_dmmu.v:403]
WARNING: [Synth 8-6014] Unused sequential element dmmucr_spr_cs_r_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_dmmu.v:198]
WARNING: [Synth 8-6014] Unused sequential element spr_way_idx_r_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_dmmu.v:199]
WARNING: [Synth 8-3848] Net tlb_reload_huge in module/entity mor1kx_dmmu does not have driver. [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_dmmu.v:102]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_dmmu' (52#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_dmmu.v:15]
WARNING: [Synth 8-6014] Unused sequential element except_dtlb_miss_r_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_lsu_cappuccino.v:267]
WARNING: [Synth 8-6014] Unused sequential element except_dpagefault_r_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_lsu_cappuccino.v:275]
WARNING: [Synth 8-6014] Unused sequential element dc_enable_r_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_lsu_cappuccino.v:652]
WARNING: [Synth 8-3848] Net spr_bus_dat_dc_o in module/entity mor1kx_lsu_cappuccino does not have driver. [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_lsu_cappuccino.v:91]
WARNING: [Synth 8-3848] Net spr_bus_ack_dc_o in module/entity mor1kx_lsu_cappuccino does not have driver. [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_lsu_cappuccino.v:92]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_lsu_cappuccino' (53#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_lsu_cappuccino.v:21]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_wb_mux_cappuccino' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_wb_mux_cappuccino.v:19]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_wb_mux_cappuccino' (54#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_wb_mux_cappuccino.v:19]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_rf_cappuccino' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_rf_cappuccino.v:19]
	Parameter FEATURE_FASTCONTEXTS bound to: NONE - type: string 
	Parameter OPTION_RF_CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter OPTION_RF_NUM_SHADOW_GPR bound to: 1 - type: integer 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OPTION_RF_WORDS bound to: 32 - type: integer 
	Parameter FEATURE_DEBUGUNIT bound to: NONE - type: string 
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter RF_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mor1kx_simple_dpram_sclk__parameterized2' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter ENABLE_BYPASS bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_simple_dpram_sclk__parameterized2' (54#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_rf_cappuccino' (55#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_rf_cappuccino.v:19]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_execute_ctrl_cappuccino' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v:20]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 256 - type: integer 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter FEATURE_MULTIPLIER bound to: THREESTAGE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_execute_ctrl_cappuccino' (56#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v:20]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_ctrl_cappuccino' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_ctrl_cappuccino.v:29]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 256 - type: integer 
	Parameter FEATURE_SYSCALL bound to: ENABLED - type: string 
	Parameter FEATURE_TRAP bound to: ENABLED - type: string 
	Parameter FEATURE_RANGE bound to: ENABLED - type: string 
	Parameter FEATURE_DATACACHE bound to: NONE - type: string 
	Parameter OPTION_DCACHE_BLOCK_WIDTH bound to: 5 - type: integer 
	Parameter OPTION_DCACHE_SET_WIDTH bound to: 8 - type: integer 
	Parameter OPTION_DCACHE_WAYS bound to: 2 - type: integer 
	Parameter FEATURE_DMMU bound to: ENABLED - type: string 
	Parameter OPTION_DMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_DMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_INSTRUCTIONCACHE bound to: ENABLED - type: string 
	Parameter OPTION_ICACHE_BLOCK_WIDTH bound to: 5 - type: integer 
	Parameter OPTION_ICACHE_SET_WIDTH bound to: 8 - type: integer 
	Parameter OPTION_ICACHE_WAYS bound to: 2 - type: integer 
	Parameter FEATURE_IMMU bound to: ENABLED - type: string 
	Parameter OPTION_IMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_IMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_TIMER bound to: ENABLED - type: string 
	Parameter FEATURE_DEBUGUNIT bound to: NONE - type: string 
	Parameter FEATURE_PERFCOUNTERS bound to: ENABLED - type: string 
	Parameter OPTION_PERFCOUNTERS_NUM bound to: 2 - type: integer 
	Parameter FEATURE_PMU bound to: NONE - type: string 
	Parameter FEATURE_MAC bound to: NONE - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter FEATURE_MULTICORE bound to: ENABLED - type: string 
	Parameter FEATURE_PIC bound to: ENABLED - type: string 
	Parameter OPTION_PIC_TRIGGER bound to: LEVEL - type: string 
	Parameter OPTION_PIC_NMI_WIDTH bound to: 0 - type: integer 
	Parameter FEATURE_DSX bound to: ENABLED - type: string 
	Parameter FEATURE_FASTCONTEXTS bound to: NONE - type: string 
	Parameter OPTION_RF_NUM_SHADOW_GPR bound to: 1 - type: integer 
	Parameter FEATURE_OVERFLOW bound to: ENABLED - type: string 
	Parameter FEATURE_CARRY_FLAG bound to: ENABLED - type: string 
	Parameter SPR_SR_WIDTH bound to: 16 - type: integer 
	Parameter SPR_SR_RESET_VALUE bound to: 16'b1000000000000001 
INFO: [Synth 8-6157] synthesizing module 'mor1kx_pic' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_pic.v:17]
	Parameter OPTION_PIC_TRIGGER bound to: LEVEL - type: string 
	Parameter OPTION_PIC_NMI_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_pic.v:137]
WARNING: [Synth 8-693] zero replication count - replication ignored [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_pic.v:140]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_pic' (57#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_pic.v:17]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_pcu' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_pcu.v:17]
	Parameter OPTION_PERFCOUNTERS_NUM bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_pcu' (58#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_pcu.v:17]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_ticktimer' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_ticktimer.v:17]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_ticktimer' (59#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_ticktimer.v:17]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_cfgrs' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_cfgrs.v:24]
	Parameter FEATURE_SYSCALL bound to: ENABLED - type: string 
	Parameter FEATURE_TRAP bound to: ENABLED - type: string 
	Parameter FEATURE_RANGE bound to: ENABLED - type: string 
	Parameter FEATURE_DATACACHE bound to: NONE - type: string 
	Parameter OPTION_DCACHE_BLOCK_WIDTH bound to: 5 - type: integer 
	Parameter OPTION_DCACHE_SET_WIDTH bound to: 8 - type: integer 
	Parameter OPTION_DCACHE_WAYS bound to: 2 - type: integer 
	Parameter FEATURE_DMMU bound to: ENABLED - type: string 
	Parameter OPTION_DMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_DMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_INSTRUCTIONCACHE bound to: ENABLED - type: string 
	Parameter OPTION_ICACHE_BLOCK_WIDTH bound to: 5 - type: integer 
	Parameter OPTION_ICACHE_SET_WIDTH bound to: 8 - type: integer 
	Parameter OPTION_ICACHE_WAYS bound to: 2 - type: integer 
	Parameter FEATURE_IMMU bound to: ENABLED - type: string 
	Parameter OPTION_IMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_IMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_PIC bound to: ENABLED - type: string 
	Parameter FEATURE_TIMER bound to: ENABLED - type: string 
	Parameter FEATURE_DEBUGUNIT bound to: NONE - type: string 
	Parameter FEATURE_PERFCOUNTERS bound to: ENABLED - type: string 
	Parameter OPTION_PERFCOUNTERS_NUM bound to: 2 - type: integer 
	Parameter FEATURE_PMU bound to: NONE - type: string 
	Parameter FEATURE_MAC bound to: NONE - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter OPTION_PIC_TRIGGER bound to: LEVEL - type: string 
	Parameter FEATURE_DSX bound to: ENABLED - type: string 
	Parameter FEATURE_FASTCONTEXTS bound to: NONE - type: string 
	Parameter OPTION_RF_NUM_SHADOW_GPR bound to: 1 - type: integer 
	Parameter FEATURE_OVERFLOW bound to: ENABLED - type: string 
	Parameter FEATURE_DELAYSLOT bound to: ENABLED - type: string 
	Parameter FEATURE_EVBAR bound to: ENABLED - type: string 
	Parameter FEATURE_AECSR bound to: NONE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_cfgrs' (60#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_cfgrs.v:24]
WARNING: [Synth 8-6014] Unused sequential element no_du.spr_dmr1_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_ctrl_cappuccino.v:1455]
WARNING: [Synth 8-6014] Unused sequential element no_du.spr_dmr2_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_ctrl_cappuccino.v:1456]
WARNING: [Synth 8-6014] Unused sequential element no_du.spr_dsr_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_ctrl_cappuccino.v:1457]
WARNING: [Synth 8-6014] Unused sequential element no_du.spr_drr_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_ctrl_cappuccino.v:1458]
INFO: [Synth 8-4471] merging register 'no_du.cpu_stall_reg' into 'no_du.du_npc_written_reg' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_ctrl_cappuccino.v:1460]
WARNING: [Synth 8-6014] Unused sequential element no_du.cpu_stall_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_ctrl_cappuccino.v:1460]
WARNING: [Synth 8-6014] Unused sequential element last_branch_target_pc_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_ctrl_cappuccino.v:545]
WARNING: [Synth 8-3848] Net stall_on_trap in module/entity mor1kx_ctrl_cappuccino does not have driver. [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_ctrl_cappuccino.v:317]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_ctrl_cappuccino' (61#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_ctrl_cappuccino.v:29]
WARNING: [Synth 8-3848] Net traceport_exec_jb_o in module/entity mor1kx_cpu_cappuccino does not have driver. [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_cpu_cappuccino.v:142]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_cpu_cappuccino' (62#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_cpu_cappuccino.v:17]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_cpu' (63#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_cpu.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx' (64#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx.v:18]
WARNING: [Synth 8-3848] Net dbg_lss_o in module/entity mor1kx_module does not have driver. [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_core_mor1kx_module_0/verilog/mor1kx_module.sv:45]
WARNING: [Synth 8-3848] Net dbg_is_o in module/entity mor1kx_module does not have driver. [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_core_mor1kx_module_0/verilog/mor1kx_module.sv:46]
WARNING: [Synth 8-3848] Net dbg_wp_o in module/entity mor1kx_module does not have driver. [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_core_mor1kx_module_0/verilog/mor1kx_module.sv:47]
WARNING: [Synth 8-3848] Net dbg_bp_o in module/entity mor1kx_module does not have driver. [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_core_mor1kx_module_0/verilog/mor1kx_module.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_module' (65#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_core_mor1kx_module_0/verilog/mor1kx_module.sv:29]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_module__parameterized0' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_core_mor1kx_module_0/verilog/mor1kx_module.sv:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUMCORES bound to: 4 - type: integer 
	Parameter CPU_IMPLEMENTATION bound to: CAPPUCCINO - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter FEATURE_DEBUGUNIT bound to: NONE - type: string 
	Parameter FEATURE_PERFCOUNTERS bound to: ENABLED - type: string 
WARNING: [Synth 8-3848] Net dbg_lss_o in module/entity mor1kx_module__parameterized0 does not have driver. [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_core_mor1kx_module_0/verilog/mor1kx_module.sv:45]
WARNING: [Synth 8-3848] Net dbg_is_o in module/entity mor1kx_module__parameterized0 does not have driver. [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_core_mor1kx_module_0/verilog/mor1kx_module.sv:46]
WARNING: [Synth 8-3848] Net dbg_wp_o in module/entity mor1kx_module__parameterized0 does not have driver. [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_core_mor1kx_module_0/verilog/mor1kx_module.sv:47]
WARNING: [Synth 8-3848] Net dbg_bp_o in module/entity mor1kx_module__parameterized0 does not have driver. [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_core_mor1kx_module_0/verilog/mor1kx_module.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_module__parameterized0' (65#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_core_mor1kx_module_0/verilog/mor1kx_module.sv:29]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_module__parameterized1' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_core_mor1kx_module_0/verilog/mor1kx_module.sv:29]
	Parameter ID bound to: 2 - type: integer 
	Parameter NUMCORES bound to: 4 - type: integer 
	Parameter CPU_IMPLEMENTATION bound to: CAPPUCCINO - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter FEATURE_DEBUGUNIT bound to: NONE - type: string 
	Parameter FEATURE_PERFCOUNTERS bound to: ENABLED - type: string 
WARNING: [Synth 8-3848] Net dbg_lss_o in module/entity mor1kx_module__parameterized1 does not have driver. [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_core_mor1kx_module_0/verilog/mor1kx_module.sv:45]
WARNING: [Synth 8-3848] Net dbg_is_o in module/entity mor1kx_module__parameterized1 does not have driver. [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_core_mor1kx_module_0/verilog/mor1kx_module.sv:46]
WARNING: [Synth 8-3848] Net dbg_wp_o in module/entity mor1kx_module__parameterized1 does not have driver. [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_core_mor1kx_module_0/verilog/mor1kx_module.sv:47]
WARNING: [Synth 8-3848] Net dbg_bp_o in module/entity mor1kx_module__parameterized1 does not have driver. [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_core_mor1kx_module_0/verilog/mor1kx_module.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_module__parameterized1' (65#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_core_mor1kx_module_0/verilog/mor1kx_module.sv:29]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_module__parameterized2' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_core_mor1kx_module_0/verilog/mor1kx_module.sv:29]
	Parameter ID bound to: 3 - type: integer 
	Parameter NUMCORES bound to: 4 - type: integer 
	Parameter CPU_IMPLEMENTATION bound to: CAPPUCCINO - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter FEATURE_DEBUGUNIT bound to: NONE - type: string 
	Parameter FEATURE_PERFCOUNTERS bound to: ENABLED - type: string 
WARNING: [Synth 8-3848] Net dbg_lss_o in module/entity mor1kx_module__parameterized2 does not have driver. [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_core_mor1kx_module_0/verilog/mor1kx_module.sv:45]
WARNING: [Synth 8-3848] Net dbg_is_o in module/entity mor1kx_module__parameterized2 does not have driver. [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_core_mor1kx_module_0/verilog/mor1kx_module.sv:46]
WARNING: [Synth 8-3848] Net dbg_wp_o in module/entity mor1kx_module__parameterized2 does not have driver. [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_core_mor1kx_module_0/verilog/mor1kx_module.sv:47]
WARNING: [Synth 8-3848] Net dbg_bp_o in module/entity mor1kx_module__parameterized2 does not have driver. [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_core_mor1kx_module_0/verilog/mor1kx_module.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_module__parameterized2' (65#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_core_mor1kx_module_0/verilog/mor1kx_module.sv:29]
INFO: [Synth 8-6157] synthesizing module 'osd_dem_uart_wb' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_dem_uart_wb_0/common/osd_dem_uart_wb.sv:19]
INFO: [Synth 8-6157] synthesizing module 'osd_dem_uart' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_dem_uart_wb_0/common/osd_dem_uart.sv:19]
	Parameter TYPE_EVENT bound to: 2'b10 
	Parameter TYPE_SUB_EVENT_LAST bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'osd_regaccess_layer__parameterized1' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess_layer.sv:25]
	Parameter MOD_VENDOR bound to: 16'b0000000000000001 
	Parameter MOD_TYPE bound to: 16'b0000000000000010 
	Parameter MOD_VERSION bound to: 16'b0000000000000000 
	Parameter MOD_EVENT_DEST_DEFAULT bound to: 16'b0000000000000000 
	Parameter CAN_STALL bound to: 1 - type: integer 
	Parameter MAX_REG_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'osd_regaccess__parameterized2' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:28]
	Parameter MOD_VENDOR bound to: 16'b0000000000000001 
	Parameter MOD_TYPE bound to: 16'b0000000000000010 
	Parameter MOD_VERSION bound to: 16'b0000000000000000 
	Parameter MOD_EVENT_DEST_DEFAULT bound to: 16'b0000000000000000 
	Parameter CAN_STALL bound to: 1 - type: integer 
	Parameter MAX_REG_SIZE bound to: 16 - type: integer 
	Parameter ACCESS_SIZE_16 bound to: 2'b00 
	Parameter ACCESS_SIZE_32 bound to: 2'b01 
	Parameter ACCESS_SIZE_64 bound to: 2'b10 
	Parameter ACCESS_SIZE_128 bound to: 2'b11 
	Parameter MAX_REQ_SIZE bound to: 2'b00 
	Parameter REG_MOD_VENDOR bound to: 16'b0000000000000000 
	Parameter REG_MOD_TYPE bound to: 16'b0000000000000001 
	Parameter REG_MOD_VERSION bound to: 16'b0000000000000010 
	Parameter REG_MOD_CS bound to: 16'b0000000000000011 
	Parameter REG_MOD_CS_ACTIVE bound to: 0 - type: integer 
	Parameter REG_MOD_EVENT_DEST bound to: 16'b0000000000000100 
INFO: [Synth 8-155] case statement is not full and has no default [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:281]
INFO: [Synth 8-155] case statement is not full and has no default [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:164]
INFO: [Synth 8-6155] done synthesizing module 'osd_regaccess__parameterized2' (65#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'osd_regaccess_layer__parameterized1' (65#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess_layer.sv:25]
INFO: [Synth 8-155] case statement is not full and has no default [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_dem_uart_wb_0/common/osd_dem_uart.sv:81]
INFO: [Synth 8-155] case statement is not full and has no default [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_dem_uart_wb_0/common/osd_dem_uart.sv:110]
INFO: [Synth 8-155] case statement is not full and has no default [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_dem_uart_wb_0/common/osd_dem_uart.sv:141]
INFO: [Synth 8-155] case statement is not full and has no default [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_dem_uart_wb_0/common/osd_dem_uart.sv:168]
INFO: [Synth 8-6155] done synthesizing module 'osd_dem_uart' (66#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_dem_uart_wb_0/common/osd_dem_uart.sv:19]
INFO: [Synth 8-6157] synthesizing module 'osd_dem_uart_16550' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_dem_uart_wb_0/common/osd_dem_uart_16550.sv:27]
	Parameter REG_RBR_THR bound to: 0 - type: integer 
	Parameter REG_IER bound to: 1 - type: integer 
	Parameter REG_IIR_FCR bound to: 2 - type: integer 
	Parameter REG_LCR bound to: 3 - type: integer 
	Parameter REG_LSR bound to: 5 - type: integer 
	Parameter INTR_NONE bound to: 4'b0001 
	Parameter INTR_LS bound to: 4'b0110 
	Parameter INTR_RBF bound to: 4'b0100 
	Parameter INTR_TBE bound to: 4'b0010 
	Parameter BIT_LSR_DR bound to: 0 - type: integer 
	Parameter BIT_LSR_THRE bound to: 5 - type: integer 
	Parameter BIT_LSR_TEMT bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_dem_uart_wb_0/common/osd_dem_uart_16550.sv:146]
WARNING: [Synth 8-6014] Unused sequential element fifo_rx_clear_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_dem_uart_wb_0/common/osd_dem_uart_16550.sv:107]
WARNING: [Synth 8-6014] Unused sequential element fifo_tx_clear_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_dem_uart_wb_0/common/osd_dem_uart_16550.sv:108]
WARNING: [Synth 8-6014] Unused sequential element dma_mode_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_dem_uart_wb_0/common/osd_dem_uart_16550.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'osd_dem_uart_16550' (67#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_dem_uart_wb_0/common/osd_dem_uart_16550.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'osd_dem_uart_wb' (68#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_dem_uart_wb_0/common/osd_dem_uart_wb.sv:19]
INFO: [Synth 8-6157] synthesizing module 'osd_mam_wb' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_mam_wb_0/wishbone/osd_mam_wb.sv:18]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter MAX_PKT_LEN bound to: 12 - type: integer 
	Parameter REGIONS bound to: 1 - type: integer 
	Parameter MEM_SIZE0 bound to: 134217728 - type: integer 
	Parameter BASE_ADDR0 bound to: 0 - type: integer 
	Parameter MEM_SIZE1 bound to: 1'bx 
	Parameter BASE_ADDR1 bound to: 1'bx 
	Parameter MEM_SIZE2 bound to: 1'bx 
	Parameter BASE_ADDR2 bound to: 1'bx 
	Parameter MEM_SIZE3 bound to: 1'bx 
	Parameter BASE_ADDR3 bound to: 1'bx 
	Parameter MEM_SIZE4 bound to: 1'bx 
	Parameter BASE_ADDR4 bound to: 1'bx 
	Parameter MEM_SIZE5 bound to: 1'bx 
	Parameter BASE_ADDR5 bound to: 1'bx 
	Parameter MEM_SIZE6 bound to: 1'bx 
	Parameter BASE_ADDR6 bound to: 1'bx 
	Parameter MEM_SIZE7 bound to: 1'bx 
	Parameter BASE_ADDR7 bound to: 1'bx 
	Parameter SW bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'osd_mam' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_mam_0/common/osd_mam.sv:19]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter MAX_PKT_LEN bound to: 12 - type: integer 
	Parameter REGIONS bound to: 1 - type: integer 
	Parameter MEM_SIZE0 bound to: 134217728 - type: integer 
	Parameter BASE_ADDR0 bound to: 0 - type: integer 
	Parameter MEM_SIZE1 bound to: 1'bx 
	Parameter BASE_ADDR1 bound to: 1'bx 
	Parameter MEM_SIZE2 bound to: 1'bx 
	Parameter BASE_ADDR2 bound to: 1'bx 
	Parameter MEM_SIZE3 bound to: 1'bx 
	Parameter BASE_ADDR3 bound to: 1'bx 
	Parameter MEM_SIZE4 bound to: 1'bx 
	Parameter BASE_ADDR4 bound to: 1'bx 
	Parameter MEM_SIZE5 bound to: 1'bx 
	Parameter BASE_ADDR5 bound to: 1'bx 
	Parameter MEM_SIZE6 bound to: 1'bx 
	Parameter BASE_ADDR6 bound to: 1'bx 
	Parameter MEM_SIZE7 bound to: 1'bx 
	Parameter BASE_ADDR7 bound to: 1'bx 
	Parameter ENDIAN bound to: 1 - type: integer 
	Parameter WCOUNTER_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WORDS bound to: 2 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_mam_0/common/osd_mam.sv:71]
INFO: [Synth 8-6157] synthesizing module 'osd_regaccess_layer__parameterized2' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess_layer.sv:25]
	Parameter MOD_VENDOR bound to: 16'b0000000000000001 
	Parameter MOD_TYPE bound to: 16'b0000000000000011 
	Parameter MOD_VERSION bound to: 16'b0000000000000000 
	Parameter MOD_EVENT_DEST_DEFAULT bound to: 16'b0000000000000000 
	Parameter CAN_STALL bound to: 0 - type: integer 
	Parameter MAX_REG_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'osd_regaccess__parameterized3' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:28]
	Parameter MOD_VENDOR bound to: 16'b0000000000000001 
	Parameter MOD_TYPE bound to: 16'b0000000000000011 
	Parameter MOD_VERSION bound to: 16'b0000000000000000 
	Parameter MOD_EVENT_DEST_DEFAULT bound to: 16'b0000000000000000 
	Parameter CAN_STALL bound to: 0 - type: integer 
	Parameter MAX_REG_SIZE bound to: 16 - type: integer 
	Parameter ACCESS_SIZE_16 bound to: 2'b00 
	Parameter ACCESS_SIZE_32 bound to: 2'b01 
	Parameter ACCESS_SIZE_64 bound to: 2'b10 
	Parameter ACCESS_SIZE_128 bound to: 2'b11 
	Parameter MAX_REQ_SIZE bound to: 2'b00 
	Parameter REG_MOD_VENDOR bound to: 16'b0000000000000000 
	Parameter REG_MOD_TYPE bound to: 16'b0000000000000001 
	Parameter REG_MOD_VERSION bound to: 16'b0000000000000010 
	Parameter REG_MOD_CS bound to: 16'b0000000000000011 
	Parameter REG_MOD_CS_ACTIVE bound to: 0 - type: integer 
	Parameter REG_MOD_EVENT_DEST bound to: 16'b0000000000000100 
INFO: [Synth 8-155] case statement is not full and has no default [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:281]
INFO: [Synth 8-155] case statement is not full and has no default [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:164]
WARNING: [Synth 8-6014] Unused sequential element mod_cs_active_reg was removed.  [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:125]
INFO: [Synth 8-6155] done synthesizing module 'osd_regaccess__parameterized3' (68#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'osd_regaccess_layer__parameterized2' (68#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess_layer.sv:25]
INFO: [Synth 8-155] case statement is not full and has no default [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_mam_0/common/osd_mam.sv:253]
INFO: [Synth 8-6155] done synthesizing module 'osd_mam' (69#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_mam_0/common/osd_mam.sv:19]
INFO: [Synth 8-6157] synthesizing module 'osd_mam_wb_if' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_mam_wb_0/wishbone/osd_mam_wb_if.sv:17]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter SW bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_mam_wb_0/wishbone/osd_mam_wb_if.sv:115]
INFO: [Synth 8-6155] done synthesizing module 'osd_mam_wb_if' (70#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_mam_wb_0/wishbone/osd_mam_wb_if.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'osd_mam_wb' (71#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_mam_wb_0/wishbone/osd_mam_wb.sv:18]
INFO: [Synth 8-6157] synthesizing module 'mam_wb_adapter' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_debug_system_mam_wb_adapter_0/verilog/mam_wb_adapter.sv:44]
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter USE_DEBUG bound to: 1 - type: integer 
	Parameter SW bound to: 4 - type: integer 
	Parameter BYTE_AW bound to: 2 - type: integer 
	Parameter WORD_AW bound to: 30 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_debug_system_mam_wb_adapter_0/verilog/mam_wb_adapter.sv:173]
INFO: [Synth 8-6155] done synthesizing module 'mam_wb_adapter' (72#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_debug_system_mam_wb_adapter_0/verilog/mam_wb_adapter.sv:44]
INFO: [Synth 8-6157] synthesizing module 'wb_bus_b3' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_wb_interconnect_bus_0/verilog/wb_bus_b3.sv:73]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MASTERS bound to: 9 - type: integer 
	Parameter SLAVES bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter S0_ENABLE bound to: 1'b1 
	Parameter S0_RANGE_WIDTH bound to: 5 - type: integer 
	Parameter S0_RANGE_MATCH bound to: 0 - type: integer 
	Parameter S1_ENABLE bound to: 1'b0 
	Parameter S1_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S1_RANGE_MATCH bound to: 0 - type: integer 
	Parameter S2_ENABLE bound to: 1 - type: integer 
	Parameter S2_RANGE_WIDTH bound to: 4 - type: integer 
	Parameter S2_RANGE_MATCH bound to: 4'b1110 
	Parameter S3_ENABLE bound to: 1'b0 
	Parameter S3_RANGE_WIDTH bound to: 4 - type: integer 
	Parameter S3_RANGE_MATCH bound to: 4'b1111 
	Parameter S4_ENABLE bound to: 1'b1 
	Parameter S4_RANGE_WIDTH bound to: 28 - type: integer 
	Parameter S4_RANGE_MATCH bound to: 28'b1001000000000000000000000000 
	Parameter S5_ENABLE bound to: 1 - type: integer 
	Parameter S5_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S5_RANGE_MATCH bound to: 1'b0 
	Parameter S6_ENABLE bound to: 1 - type: integer 
	Parameter S6_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S6_RANGE_MATCH bound to: 1'b0 
	Parameter S7_ENABLE bound to: 1 - type: integer 
	Parameter S7_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S7_RANGE_MATCH bound to: 1'b0 
	Parameter S8_ENABLE bound to: 1 - type: integer 
	Parameter S8_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S8_RANGE_MATCH bound to: 1'b0 
	Parameter S9_ENABLE bound to: 1 - type: integer 
	Parameter S9_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S9_RANGE_MATCH bound to: 1'b0 
	Parameter SEL_WIDTH bound to: 4 - type: integer 
	Parameter MASTERS bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter SEL_WIDTH bound to: 4 - type: integer 
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_interconnect_arb_rr' (73#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_wb_interconnect_mux_0/verilog/wb_interconnect_arb_rr.v:40]
INFO: [Synth 8-6155] done synthesizing module 'wb_mux' (74#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_wb_interconnect_mux_0/verilog/wb_mux.sv:42]
	Parameter SLAVES bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter SEL_WIDTH bound to: 4 - type: integer 
	Parameter S0_ENABLE bound to: 1'b1 
	Parameter S0_RANGE_WIDTH bound to: 5 - type: integer 
	Parameter S0_RANGE_MATCH bound to: 0 - type: integer 
	Parameter S1_ENABLE bound to: 1'b0 
	Parameter S1_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S1_RANGE_MATCH bound to: 0 - type: integer 
	Parameter S2_ENABLE bound to: 1 - type: integer 
	Parameter S2_RANGE_WIDTH bound to: 4 - type: integer 
	Parameter S2_RANGE_MATCH bound to: 4'b1110 
	Parameter S3_ENABLE bound to: 1'b0 
	Parameter S3_RANGE_WIDTH bound to: 4 - type: integer 
	Parameter S3_RANGE_MATCH bound to: 4'b1111 
	Parameter S4_ENABLE bound to: 1'b1 
	Parameter S4_RANGE_WIDTH bound to: 28 - type: integer 
	Parameter S4_RANGE_MATCH bound to: 28'b1001000000000000000000000000 
	Parameter S5_ENABLE bound to: 1 - type: integer 
	Parameter S5_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S5_RANGE_MATCH bound to: 1'b0 
	Parameter S6_ENABLE bound to: 1 - type: integer 
	Parameter S6_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S6_RANGE_MATCH bound to: 1'b0 
	Parameter S7_ENABLE bound to: 1 - type: integer 
	Parameter S7_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S7_RANGE_MATCH bound to: 1'b0 
	Parameter S8_ENABLE bound to: 1 - type: integer 
	Parameter S8_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S8_RANGE_MATCH bound to: 1'b0 
	Parameter S9_ENABLE bound to: 1 - type: integer 
	Parameter S9_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S9_RANGE_MATCH bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_decode' (75#1) [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_wb_interconnect_decode_0/verilog/wb_decode.sv:78]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter CONFIG[NUMTILES] bound to: 1 - type: integer 
	Parameter CONFIG[NUMCTS] bound to: 1 - type: integer 
	Parameter CONFIG[CTLIST][63] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][62] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][61] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][60] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][59] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][58] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][57] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][56] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][55] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][54] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][53] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][52] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][51] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][50] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][49] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][48] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][47] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][46] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][45] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][44] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][43] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][42] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][41] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][40] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][39] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][38] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][37] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][36] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][35] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][34] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][33] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][32] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][31] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][30] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][29] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][28] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][27] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][26] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][25] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][24] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][23] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][22] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][21] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][20] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][19] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][18] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][17] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][16] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][15] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][14] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][13] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][12] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][11] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][10] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][9] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][8] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][7] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][6] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][5] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][4] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][3] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][2] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][1] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][0] bound to: 16'b0000000000000000 
	Parameter CONFIG[CORES_PER_TILE] bound to: 4 - type: integer 
	Parameter CONFIG[GMEM_SIZE] bound to: 0 - type: integer 
	Parameter CONFIG[GMEM_TILE] bound to: 32'sbxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
	Parameter CONFIG[TOTAL_NUM_CORES] bound to: 4 - type: integer 
	Parameter CONFIG[NOC_ENABLE_VCHANNELS] bound to: 1'b0 
	Parameter CONFIG[NOC_FLIT_WIDTH] bound to: 32 - type: integer 
	Parameter CONFIG[NOC_CHANNELS] bound to: 2 - type: integer 
	Parameter CONFIG[LMEM_SIZE] bound to: 134217728 - type: integer 
	Parameter CONFIG[LMEM_STYLE] bound to: 0 - type: integer 
	Parameter CONFIG[ENABLE_BOOTROM] bound to: 1'b0 
	Parameter CONFIG[BOOTROM_SIZE] bound to: 0 - type: integer 
	Parameter CONFIG[ENABLE_DM] bound to: 1'b1 
	Parameter CONFIG[DM_BASE] bound to: 0 - type: integer 
	Parameter CONFIG[DM_SIZE] bound to: 134217728 - type: integer 
	Parameter CONFIG[ENABLE_PGAS] bound to: 1'b0 
	Parameter CONFIG[DM_RANGE_WIDTH] bound to: 5 - type: integer 
	Parameter CONFIG[DM_RANGE_MATCH] bound to: 0 - type: integer 
	Parameter CONFIG[PGAS_BASE] bound to: 0 - type: integer 
	Parameter CONFIG[PGAS_SIZE] bound to: 0 - type: integer 
	Parameter CONFIG[PGAS_RANGE_WIDTH] bound to: 1 - type: integer 
	Parameter CONFIG[PGAS_RANGE_MATCH] bound to: 0 - type: integer 
	Parameter CONFIG[CORE_ENABLE_FPU] bound to: 1'b0 
	Parameter CONFIG[CORE_ENABLE_PERFCOUNTERS] bound to: 1'b1 
	Parameter CONFIG[NA_ENABLE_MPSIMPLE] bound to: 1'b1 
	Parameter CONFIG[NA_ENABLE_DMA] bound to: 1'b1 
	Parameter CONFIG[NA_DMA_GENIRQ] bound to: 1'b1 
	Parameter CONFIG[NA_DMA_ENTRIES] bound to: 4 - type: integer 
	Parameter CONFIG[USE_DEBUG] bound to: 1'b1 
	Parameter CONFIG[DEBUG_STM] bound to: 1'b1 
	Parameter CONFIG[DEBUG_CTM] bound to: 1'b1 
	Parameter CONFIG[DEBUG_DEM_UART] bound to: 1'b1 
	Parameter CONFIG[DEBUG_SUBNET_BITS] bound to: 6 - type: integer 
	Parameter CONFIG[DEBUG_LOCAL_SUBNET] bound to: 0 - type: integer 
	Parameter CONFIG[DEBUG_ROUTER_BUFFER_SIZE] bound to: 4 - type: integer 
	Parameter CONFIG[DEBUG_MAX_PKT_LEN] bound to: 12 - type: integer 
	Parameter CONFIG[DEBUG_MODS_PER_CORE] bound to: 2 - type: integer 
	Parameter CONFIG[DEBUG_MODS_PER_TILE] bound to: 10 - type: integer 
	Parameter CONFIG[DEBUG_NUM_MODS] bound to: 11 - type: integer 
	Parameter TILEID bound to: 0 - type: integer 
	Parameter COREBASE bound to: 0 - type: integer 
	Parameter CHANNELS bound to: 2 - type: integer 
	Parameter FLIT_WIDTH bound to: 32 - type: integer 
	Parameter MODCHANNELS bound to: 4 - type: integer 
	Parameter C_MPSIMPLE_REQ bound to: 0 - type: integer 
	Parameter C_MPSIMPLE_RESP bound to: 1 - type: integer 
	Parameter C_DMA_REQ bound to: 2 - type: integer 
	Parameter C_DMA_RESP bound to: 3 - type: integer 
	Parameter SLAVES bound to: 3 - type: integer 
	Parameter ID_CONF bound to: 0 - type: integer 
	Parameter ID_MPSIMPLE bound to: 1 - type: integer 
	Parameter ID_DMA bound to: 2 - type: integer 
	Parameter table_entries bound to: 4 - type: integer 
	Parameter table_entries_ptrwidth bound to: 2 - type: integer 
	Parameter tileid bound to: 0 - type: integer 
	Parameter noc_packet_size bound to: 16 - type: integer 
	Parameter generate_interrupt bound to: 1 - type: integer 
	Parameter wb_arb_req bound to: 2'b00 
	Parameter wb_arb_resp bound to: 2'b01 
	Parameter wb_arb_target bound to: 2'b10 
	Parameter table_entries bound to: 4 - type: integer 
	Parameter table_entries_ptrwidth bound to: 2 - type: integer 
	Parameter tileid bound to: 0 - type: integer 
	Parameter table_entries bound to: 4 - type: integer 
	Parameter table_entries_ptrwidth bound to: 2 - type: integer 
	Parameter generate_interrupt bound to: 1 - type: integer 
	Parameter table_entries bound to: 4 - type: integer 
	Parameter table_entries_ptrwidth bound to: 2 - type: integer 
	Parameter tileid bound to: 0 - type: integer 
	Parameter noc_packet_size bound to: 16 - type: integer 
	Parameter table_entries bound to: 4 - type: integer 
	Parameter table_entries_ptrwidth bound to: 2 - type: integer 
	Parameter tileid bound to: 0 - type: integer 
	Parameter noc_packet_size bound to: 16 - type: integer 
	Parameter NOC_REQ_WIDTH bound to: 4 - type: integer 
	Parameter NOC_REQ_IDLE bound to: 4'b0000 
	Parameter NOC_REQ_L2R_GENHDR bound to: 4'b0001 
	Parameter NOC_REQ_L2R_GENADDR bound to: 4'b0010 
	Parameter NOC_REQ_L2R_DATA bound to: 4'b0011 
	Parameter NOC_REQ_L2R_WAITDATA bound to: 4'b0100 
	Parameter NOC_REQ_R2L_GENHDR bound to: 4'b0101 
	Parameter NOC_REQ_R2L_GENSIZE bound to: 4'b1000 
	Parameter NOC_REQ_R2L_GENRADDR bound to: 4'b0110 
	Parameter NOC_REQ_R2L_GENLADDR bound to: 4'b0111 
	Parameter N bound to: 4 - type: integer 
	Parameter flit_width bound to: 34 - type: integer 
	Parameter table_entries bound to: 4 - type: integer 
	Parameter table_entries_ptrwidth bound to: 2 - type: integer 
	Parameter noc_packet_size bound to: 16 - type: integer 
	Parameter STATE_WIDTH bound to: 2 - type: integer 
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_GET_ADDR bound to: 2'b01 
	Parameter STATE_DATA bound to: 2'b10 
	Parameter STATE_GET_SIZE bound to: 2'b11 
	Parameter data_width bound to: 32 - type: integer 
	Parameter flit_width bound to: 34 - type: integer 
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter size_width bound to: 5 - type: integer 
	Parameter READY bound to: 1'b0 
	Parameter BUSY bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_lisnoc_dma_0/rtl/dma/lisnoc_dma_initiator_nocresp.sv:150]
	Parameter flit_width bound to: 34 - type: integer 
	Parameter STATE_WIDTH bound to: 4 - type: integer 
	Parameter STATE_IDLE bound to: 4'b0000 
	Parameter STATE_L2R_GETADDR bound to: 4'b0001 
	Parameter STATE_L2R_DATA bound to: 4'b0010 
	Parameter STATE_L2R_SENDRESP bound to: 4'b0011 
	Parameter STATE_R2L_GETLADDR bound to: 4'b0100 
	Parameter STATE_R2L_GETRADDR bound to: 4'b0101 
	Parameter STATE_R2L_GENHDR bound to: 4'b0110 
	Parameter STATE_R2L_GENADDR bound to: 4'b0111 
	Parameter STATE_R2L_DATA bound to: 4'b1000 
	Parameter table_entries bound to: 4 - type: integer 
	Parameter table_entries_ptrwidth bound to: 2 - type: integer 
	Parameter tileid bound to: 0 - type: integer 
	Parameter noc_packet_size bound to: 16 - type: integer 
	Parameter SLAVES bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter SEL_WIDTH bound to: 4 - type: integer 
	Parameter S0_ENABLE bound to: 1 - type: integer 
	Parameter S0_RANGE_WIDTH bound to: 4 - type: integer 
	Parameter S0_RANGE_MATCH bound to: 4'b0000 
	Parameter S1_ENABLE bound to: 1 - type: integer 
	Parameter S1_RANGE_WIDTH bound to: 4 - type: integer 
	Parameter S1_RANGE_MATCH bound to: 4'b0001 
	Parameter S2_ENABLE bound to: 1 - type: integer 
	Parameter S2_RANGE_WIDTH bound to: 4 - type: integer 
	Parameter S2_RANGE_MATCH bound to: 4'b0010 
	Parameter S3_ENABLE bound to: 1 - type: integer 
	Parameter S3_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S3_RANGE_MATCH bound to: 1'b0 
	Parameter S4_ENABLE bound to: 1 - type: integer 
	Parameter S4_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S4_RANGE_MATCH bound to: 1'b0 
	Parameter S5_ENABLE bound to: 1 - type: integer 
	Parameter S5_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S5_RANGE_MATCH bound to: 1'b0 
	Parameter S6_ENABLE bound to: 1 - type: integer 
	Parameter S6_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S6_RANGE_MATCH bound to: 1'b0 
	Parameter S7_ENABLE bound to: 1 - type: integer 
	Parameter S7_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S7_RANGE_MATCH bound to: 1'b0 
	Parameter S8_ENABLE bound to: 1 - type: integer 
	Parameter S8_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S8_RANGE_MATCH bound to: 1'b0 
	Parameter S9_ENABLE bound to: 1 - type: integer 
	Parameter S9_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S9_RANGE_MATCH bound to: 1'b0 
	Parameter CONFIG[NUMTILES] bound to: 1 - type: integer 
	Parameter CONFIG[NUMCTS] bound to: 1 - type: integer 
	Parameter CONFIG[CTLIST][63] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][62] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][61] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][60] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][59] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][58] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][57] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][56] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][55] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][54] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][53] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][52] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][51] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][50] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][49] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][48] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][47] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][46] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][45] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][44] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][43] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][42] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][41] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][40] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][39] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][38] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][37] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][36] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][35] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][34] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][33] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][32] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][31] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][30] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][29] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][28] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][27] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][26] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][25] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][24] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][23] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][22] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][21] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][20] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][19] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][18] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][17] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][16] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][15] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][14] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][13] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][12] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][11] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][10] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][9] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][8] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][7] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][6] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][5] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][4] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][3] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][2] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][1] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][0] bound to: 16'b0000000000000000 
	Parameter CONFIG[CORES_PER_TILE] bound to: 4 - type: integer 
	Parameter CONFIG[GMEM_SIZE] bound to: 0 - type: integer 
	Parameter CONFIG[GMEM_TILE] bound to: 32'sbxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
	Parameter CONFIG[TOTAL_NUM_CORES] bound to: 4 - type: integer 
	Parameter CONFIG[NOC_ENABLE_VCHANNELS] bound to: 1'b0 
	Parameter CONFIG[NOC_FLIT_WIDTH] bound to: 32 - type: integer 
	Parameter CONFIG[NOC_CHANNELS] bound to: 2 - type: integer 
	Parameter CONFIG[LMEM_SIZE] bound to: 134217728 - type: integer 
	Parameter CONFIG[LMEM_STYLE] bound to: 0 - type: integer 
	Parameter CONFIG[ENABLE_BOOTROM] bound to: 1'b0 
	Parameter CONFIG[BOOTROM_SIZE] bound to: 0 - type: integer 
	Parameter CONFIG[ENABLE_DM] bound to: 1'b1 
	Parameter CONFIG[DM_BASE] bound to: 0 - type: integer 
	Parameter CONFIG[DM_SIZE] bound to: 134217728 - type: integer 
	Parameter CONFIG[ENABLE_PGAS] bound to: 1'b0 
	Parameter CONFIG[DM_RANGE_WIDTH] bound to: 5 - type: integer 
	Parameter CONFIG[DM_RANGE_MATCH] bound to: 0 - type: integer 
	Parameter CONFIG[PGAS_BASE] bound to: 0 - type: integer 
	Parameter CONFIG[PGAS_SIZE] bound to: 0 - type: integer 
	Parameter CONFIG[PGAS_RANGE_WIDTH] bound to: 1 - type: integer 
	Parameter CONFIG[PGAS_RANGE_MATCH] bound to: 0 - type: integer 
	Parameter CONFIG[CORE_ENABLE_FPU] bound to: 1'b0 
	Parameter CONFIG[CORE_ENABLE_PERFCOUNTERS] bound to: 1'b1 
	Parameter CONFIG[NA_ENABLE_MPSIMPLE] bound to: 1'b1 
	Parameter CONFIG[NA_ENABLE_DMA] bound to: 1'b1 
	Parameter CONFIG[NA_DMA_GENIRQ] bound to: 1'b1 
	Parameter CONFIG[NA_DMA_ENTRIES] bound to: 4 - type: integer 
	Parameter CONFIG[USE_DEBUG] bound to: 1'b1 
	Parameter CONFIG[DEBUG_STM] bound to: 1'b1 
	Parameter CONFIG[DEBUG_CTM] bound to: 1'b1 
	Parameter CONFIG[DEBUG_DEM_UART] bound to: 1'b1 
	Parameter CONFIG[DEBUG_SUBNET_BITS] bound to: 6 - type: integer 
	Parameter CONFIG[DEBUG_LOCAL_SUBNET] bound to: 0 - type: integer 
	Parameter CONFIG[DEBUG_ROUTER_BUFFER_SIZE] bound to: 4 - type: integer 
	Parameter CONFIG[DEBUG_MAX_PKT_LEN] bound to: 12 - type: integer 
	Parameter CONFIG[DEBUG_MODS_PER_CORE] bound to: 2 - type: integer 
	Parameter CONFIG[DEBUG_MODS_PER_TILE] bound to: 10 - type: integer 
	Parameter CONFIG[DEBUG_NUM_MODS] bound to: 11 - type: integer 
	Parameter TILEID bound to: 0 - type: integer 
	Parameter COREBASE bound to: 0 - type: integer 
	Parameter REG_TILEID bound to: 0 - type: integer 
	Parameter REG_NUMTILES bound to: 1 - type: integer 
	Parameter REG_CONF bound to: 3 - type: integer 
	Parameter REG_COREBASE bound to: 4 - type: integer 
	Parameter REG_DOMAIN_NUMCORES bound to: 6 - type: integer 
	Parameter REG_GMEM_SIZE bound to: 7 - type: integer 
	Parameter REG_GMEM_TILE bound to: 8 - type: integer 
	Parameter REG_LMEM_SIZE bound to: 9 - type: integer 
	Parameter REG_NUMCTS bound to: 10 - type: integer 
	Parameter REG_SEED bound to: 11 - type: integer 
	Parameter REG_CDC bound to: 10'b0001000000 
	Parameter REG_CDC_DYN bound to: 10'b0001000001 
	Parameter REG_CDC_CONF bound to: 10'b0001000010 
	Parameter REG_CTLIST bound to: 10'b0010000000 
	Parameter REGBIT_CONF_MPSIMPLE bound to: 0 - type: integer 
	Parameter REGBIT_CONF_DMA bound to: 1 - type: integer 
	Parameter CONFIG[NUMTILES] bound to: 1 - type: integer 
	Parameter CONFIG[NUMCTS] bound to: 1 - type: integer 
	Parameter CONFIG[CTLIST][63] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][62] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][61] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][60] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][59] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][58] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][57] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][56] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][55] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][54] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][53] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][52] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][51] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][50] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][49] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][48] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][47] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][46] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][45] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][44] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][43] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][42] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][41] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][40] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][39] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][38] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][37] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][36] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][35] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][34] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][33] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][32] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][31] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][30] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][29] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][28] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][27] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][26] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][25] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][24] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][23] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][22] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][21] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][20] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][19] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][18] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][17] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][16] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][15] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][14] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][13] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][12] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][11] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][10] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][9] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][8] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][7] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][6] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][5] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][4] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][3] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][2] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][1] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][0] bound to: 16'b0000000000000000 
	Parameter CONFIG[CORES_PER_TILE] bound to: 4 - type: integer 
	Parameter CONFIG[GMEM_SIZE] bound to: 0 - type: integer 
	Parameter CONFIG[GMEM_TILE] bound to: 32'sbxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
	Parameter CONFIG[TOTAL_NUM_CORES] bound to: 4 - type: integer 
	Parameter CONFIG[NOC_ENABLE_VCHANNELS] bound to: 1'b0 
	Parameter CONFIG[NOC_FLIT_WIDTH] bound to: 32 - type: integer 
	Parameter CONFIG[NOC_CHANNELS] bound to: 2 - type: integer 
	Parameter CONFIG[LMEM_SIZE] bound to: 134217728 - type: integer 
	Parameter CONFIG[LMEM_STYLE] bound to: 0 - type: integer 
	Parameter CONFIG[ENABLE_BOOTROM] bound to: 1'b0 
	Parameter CONFIG[BOOTROM_SIZE] bound to: 0 - type: integer 
	Parameter CONFIG[ENABLE_DM] bound to: 1'b1 
	Parameter CONFIG[DM_BASE] bound to: 0 - type: integer 
	Parameter CONFIG[DM_SIZE] bound to: 134217728 - type: integer 
	Parameter CONFIG[ENABLE_PGAS] bound to: 1'b0 
	Parameter CONFIG[DM_RANGE_WIDTH] bound to: 5 - type: integer 
	Parameter CONFIG[DM_RANGE_MATCH] bound to: 0 - type: integer 
	Parameter CONFIG[PGAS_BASE] bound to: 0 - type: integer 
	Parameter CONFIG[PGAS_SIZE] bound to: 0 - type: integer 
	Parameter CONFIG[PGAS_RANGE_WIDTH] bound to: 1 - type: integer 
	Parameter CONFIG[PGAS_RANGE_MATCH] bound to: 0 - type: integer 
	Parameter CONFIG[CORE_ENABLE_FPU] bound to: 1'b0 
	Parameter CONFIG[CORE_ENABLE_PERFCOUNTERS] bound to: 1'b1 
	Parameter CONFIG[NA_ENABLE_MPSIMPLE] bound to: 1'b1 
	Parameter CONFIG[NA_ENABLE_DMA] bound to: 1'b1 
	Parameter CONFIG[NA_DMA_GENIRQ] bound to: 1'b1 
	Parameter CONFIG[NA_DMA_ENTRIES] bound to: 4 - type: integer 
	Parameter CONFIG[USE_DEBUG] bound to: 1'b1 
	Parameter CONFIG[DEBUG_STM] bound to: 1'b1 
	Parameter CONFIG[DEBUG_CTM] bound to: 1'b1 
	Parameter CONFIG[DEBUG_DEM_UART] bound to: 1'b1 
	Parameter CONFIG[DEBUG_SUBNET_BITS] bound to: 6 - type: integer 
	Parameter CONFIG[DEBUG_LOCAL_SUBNET] bound to: 0 - type: integer 
	Parameter CONFIG[DEBUG_ROUTER_BUFFER_SIZE] bound to: 4 - type: integer 
	Parameter CONFIG[DEBUG_MAX_PKT_LEN] bound to: 12 - type: integer 
	Parameter CONFIG[DEBUG_MODS_PER_CORE] bound to: 2 - type: integer 
	Parameter CONFIG[DEBUG_MODS_PER_TILE] bound to: 10 - type: integer 
	Parameter CONFIG[DEBUG_NUM_MODS] bound to: 11 - type: integer 
	Parameter SIZE bound to: 16 - type: integer 
	Parameter N bound to: 2 - type: integer 
	Parameter CONFIG[NUMTILES] bound to: 1 - type: integer 
	Parameter CONFIG[NUMCTS] bound to: 1 - type: integer 
	Parameter CONFIG[CTLIST][63] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][62] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][61] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][60] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][59] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][58] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][57] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][56] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][55] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][54] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][53] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][52] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][51] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][50] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][49] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][48] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][47] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][46] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][45] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][44] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][43] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][42] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][41] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][40] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][39] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][38] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][37] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][36] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][35] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][34] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][33] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][32] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][31] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][30] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][29] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][28] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][27] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][26] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][25] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][24] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][23] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][22] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][21] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][20] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][19] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][18] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][17] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][16] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][15] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][14] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][13] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][12] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][11] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][10] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][9] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][8] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][7] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][6] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][5] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][4] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][3] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][2] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][1] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][0] bound to: 16'b0000000000000000 
	Parameter CONFIG[CORES_PER_TILE] bound to: 4 - type: integer 
	Parameter CONFIG[GMEM_SIZE] bound to: 0 - type: integer 
	Parameter CONFIG[GMEM_TILE] bound to: 32'sbxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
	Parameter CONFIG[TOTAL_NUM_CORES] bound to: 4 - type: integer 
	Parameter CONFIG[NOC_ENABLE_VCHANNELS] bound to: 1'b0 
	Parameter CONFIG[NOC_FLIT_WIDTH] bound to: 32 - type: integer 
	Parameter CONFIG[NOC_CHANNELS] bound to: 2 - type: integer 
	Parameter CONFIG[LMEM_SIZE] bound to: 134217728 - type: integer 
	Parameter CONFIG[LMEM_STYLE] bound to: 0 - type: integer 
	Parameter CONFIG[ENABLE_BOOTROM] bound to: 1'b0 
	Parameter CONFIG[BOOTROM_SIZE] bound to: 0 - type: integer 
	Parameter CONFIG[ENABLE_DM] bound to: 1'b1 
	Parameter CONFIG[DM_BASE] bound to: 0 - type: integer 
	Parameter CONFIG[DM_SIZE] bound to: 134217728 - type: integer 
	Parameter CONFIG[ENABLE_PGAS] bound to: 1'b0 
	Parameter CONFIG[DM_RANGE_WIDTH] bound to: 5 - type: integer 
	Parameter CONFIG[DM_RANGE_MATCH] bound to: 0 - type: integer 
	Parameter CONFIG[PGAS_BASE] bound to: 0 - type: integer 
	Parameter CONFIG[PGAS_SIZE] bound to: 0 - type: integer 
	Parameter CONFIG[PGAS_RANGE_WIDTH] bound to: 1 - type: integer 
	Parameter CONFIG[PGAS_RANGE_MATCH] bound to: 0 - type: integer 
	Parameter CONFIG[CORE_ENABLE_FPU] bound to: 1'b0 
	Parameter CONFIG[CORE_ENABLE_PERFCOUNTERS] bound to: 1'b1 
	Parameter CONFIG[NA_ENABLE_MPSIMPLE] bound to: 1'b1 
	Parameter CONFIG[NA_ENABLE_DMA] bound to: 1'b1 
	Parameter CONFIG[NA_DMA_GENIRQ] bound to: 1'b1 
	Parameter CONFIG[NA_DMA_ENTRIES] bound to: 4 - type: integer 
	Parameter CONFIG[USE_DEBUG] bound to: 1'b1 
	Parameter CONFIG[DEBUG_STM] bound to: 1'b1 
	Parameter CONFIG[DEBUG_CTM] bound to: 1'b1 
	Parameter CONFIG[DEBUG_DEM_UART] bound to: 1'b1 
	Parameter CONFIG[DEBUG_SUBNET_BITS] bound to: 6 - type: integer 
	Parameter CONFIG[DEBUG_LOCAL_SUBNET] bound to: 0 - type: integer 
	Parameter CONFIG[DEBUG_ROUTER_BUFFER_SIZE] bound to: 4 - type: integer 
	Parameter CONFIG[DEBUG_MAX_PKT_LEN] bound to: 12 - type: integer 
	Parameter CONFIG[DEBUG_MODS_PER_CORE] bound to: 2 - type: integer 
	Parameter CONFIG[DEBUG_MODS_PER_TILE] bound to: 10 - type: integer 
	Parameter CONFIG[DEBUG_NUM_MODS] bound to: 11 - type: integer 
	Parameter SIZE bound to: 16 - type: integer 
	Parameter N bound to: 2 - type: integer 
	Parameter CONFIG[NUMTILES] bound to: 1 - type: integer 
	Parameter CONFIG[NUMCTS] bound to: 1 - type: integer 
	Parameter CONFIG[CTLIST][63] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][62] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][61] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][60] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][59] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][58] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][57] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][56] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][55] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][54] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][53] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][52] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][51] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][50] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][49] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][48] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][47] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][46] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][45] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][44] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][43] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][42] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][41] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][40] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][39] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][38] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][37] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][36] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][35] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][34] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][33] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][32] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][31] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][30] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][29] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][28] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][27] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][26] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][25] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][24] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][23] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][22] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][21] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][20] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][19] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][18] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][17] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][16] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][15] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][14] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][13] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][12] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][11] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][10] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][9] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][8] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][7] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][6] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][5] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][4] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][3] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][2] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][1] bound to: 16'bxxxxxxxxxxxxxxxx 
	Parameter CONFIG[CTLIST][0] bound to: 16'b0000000000000000 
	Parameter CONFIG[CORES_PER_TILE] bound to: 4 - type: integer 
	Parameter CONFIG[GMEM_SIZE] bound to: 0 - type: integer 
	Parameter CONFIG[GMEM_TILE] bound to: 32'sbxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
	Parameter CONFIG[TOTAL_NUM_CORES] bound to: 4 - type: integer 
	Parameter CONFIG[NOC_ENABLE_VCHANNELS] bound to: 1'b0 
	Parameter CONFIG[NOC_FLIT_WIDTH] bound to: 32 - type: integer 
	Parameter CONFIG[NOC_CHANNELS] bound to: 2 - type: integer 
	Parameter CONFIG[LMEM_SIZE] bound to: 134217728 - type: integer 
	Parameter CONFIG[LMEM_STYLE] bound to: 0 - type: integer 
	Parameter CONFIG[ENABLE_BOOTROM] bound to: 1'b0 
	Parameter CONFIG[BOOTROM_SIZE] bound to: 0 - type: integer 
	Parameter CONFIG[ENABLE_DM] bound to: 1'b1 
	Parameter CONFIG[DM_BASE] bound to: 0 - type: integer 
	Parameter CONFIG[DM_SIZE] bound to: 134217728 - type: integer 
	Parameter CONFIG[ENABLE_PGAS] bound to: 1'b0 
	Parameter CONFIG[DM_RANGE_WIDTH] bound to: 5 - type: integer 
	Parameter CONFIG[DM_RANGE_MATCH] bound to: 0 - type: integer 
	Parameter CONFIG[PGAS_BASE] bound to: 0 - type: integer 
	Parameter CONFIG[PGAS_SIZE] bound to: 0 - type: integer 
	Parameter CONFIG[PGAS_RANGE_WIDTH] bound to: 1 - type: integer 
	Parameter CONFIG[PGAS_RANGE_MATCH] bound to: 0 - type: integer 
	Parameter CONFIG[CORE_ENABLE_FPU] bound to: 1'b0 
	Parameter CONFIG[CORE_ENABLE_PERFCOUNTERS] bound to: 1'b1 
	Parameter CONFIG[NA_ENABLE_MPSIMPLE] bound to: 1'b1 
	Parameter CONFIG[NA_ENABLE_DMA] bound to: 1'b1 
	Parameter CONFIG[NA_DMA_GENIRQ] bound to: 1'b1 
	Parameter CONFIG[NA_DMA_ENTRIES] bound to: 4 - type: integer 
	Parameter CONFIG[USE_DEBUG] bound to: 1'b1 
	Parameter CONFIG[DEBUG_STM] bound to: 1'b1 
	Parameter CONFIG[DEBUG_CTM] bound to: 1'b1 
	Parameter CONFIG[DEBUG_DEM_UART] bound to: 1'b1 
	Parameter CONFIG[DEBUG_SUBNET_BITS] bound to: 6 - type: integer 
	Parameter CONFIG[DEBUG_LOCAL_SUBNET] bound to: 0 - type: integer 
	Parameter CONFIG[DEBUG_ROUTER_BUFFER_SIZE] bound to: 4 - type: integer 
	Parameter CONFIG[DEBUG_MAX_PKT_LEN] bound to: 12 - type: integer 
	Parameter CONFIG[DEBUG_MODS_PER_CORE] bound to: 2 - type: integer 
	Parameter CONFIG[DEBUG_MODS_PER_TILE] bound to: 10 - type: integer 
	Parameter CONFIG[DEBUG_NUM_MODS] bound to: 11 - type: integer 
	Parameter SIZE bound to: 16 - type: integer 
	Parameter SIZE_WIDTH bound to: 4 - type: integer 
	Parameter OUT_IDLE bound to: 0 - type: integer 
	Parameter OUT_FIRST bound to: 1 - type: integer 
	Parameter OUT_PAYLOAD bound to: 2 - type: integer 
	Parameter IN_IDLE bound to: 0 - type: integer 
	Parameter IN_FLIT bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_mp_buffer_0/verilog/mpbuffer_endpoint.sv:194]
	Parameter FLIT_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter FULLPACKET bound to: 1 - type: integer 
	Parameter ID_W bound to: 4 - type: integer 
	Parameter FLIT_WIDTH bound to: 32 - type: integer 
	Parameter CHANNELS bound to: 2 - type: integer 
	Parameter N bound to: 2 - type: integer 
	Parameter FLIT_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter FULLPACKET bound to: 0 - type: integer 
	Parameter ID_W bound to: 2 - type: integer 
	Parameter FLIT_WIDTH bound to: 32 - type: integer 
	Parameter CHANNELS bound to: 2 - type: integer 
	Parameter MAPPING bound to: 64'b0000000000000000000000000000000000000000000000000000001000000001 
WARNING: [Synth 8-3848] Net wb_ext_cab_i in module/entity compute_tile_dm does not have driver. [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_tile_compute_tile_dm_0/verilog/compute_tile_dm.sv:73]
	Parameter NUM_UART bound to: 1 - type: integer 
WARNING: [Synth 8-689] width (28) of port connection 's_axi_awaddr' does not match port width (27) of module 'mig_7series' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr_0/rtl/verilog/nexys4ddr.sv:230]
WARNING: [Synth 8-689] width (28) of port connection 's_axi_araddr' does not match port width (27) of module 'mig_7series' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr_0/rtl/verilog/nexys4ddr.sv:253]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_ID bound to: 0 - type: integer 
WARNING: [Synth 8-3331] design wb2axi has unconnected port wb_cti_i[2]
WARNING: [Synth 8-3331] design wb2axi has unconnected port wb_cti_i[1]
WARNING: [Synth 8-3331] design wb2axi has unconnected port wb_cti_i[0]
WARNING: [Synth 8-3331] design wb2axi has unconnected port wb_bte_i[1]
WARNING: [Synth 8-3331] design wb2axi has unconnected port wb_bte_i[0]
WARNING: [Synth 8-3331] design wb2axi has unconnected port m_axi_bid[3]
WARNING: [Synth 8-3331] design wb2axi has unconnected port m_axi_bid[2]
WARNING: [Synth 8-3331] design wb2axi has unconnected port m_axi_bid[1]
WARNING: [Synth 8-3331] design wb2axi has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design wb2axi has unconnected port m_axi_bresp[0]
WARNING: [Synth 8-3331] design wb2axi has unconnected port m_axi_rid[3]
WARNING: [Synth 8-3331] design wb2axi has unconnected port m_axi_rid[2]
WARNING: [Synth 8-3331] design wb2axi has unconnected port m_axi_rid[1]
WARNING: [Synth 8-3331] design wb2axi has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design wb2axi has unconnected port m_axi_rresp[0]
WARNING: [Synth 8-3331] design wb2axi has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design nexys4ddr has unconnected port ddr_awaddr[31]
WARNING: [Synth 8-3331] design nexys4ddr has unconnected port ddr_awaddr[30]
WARNING: [Synth 8-3331] design nexys4ddr has unconnected port ddr_awaddr[29]
WARNING: [Synth 8-3331] design nexys4ddr has unconnected port ddr_awaddr[28]
WARNING: [Synth 8-3331] design nexys4ddr has unconnected port ddr_awaddr[27]
WARNING: [Synth 8-3331] design nexys4ddr has unconnected port ddr_araddr[31]
WARNING: [Synth 8-3331] design nexys4ddr has unconnected port ddr_araddr[30]
WARNING: [Synth 8-3331] design nexys4ddr has unconnected port ddr_araddr[29]
WARNING: [Synth 8-3331] design nexys4ddr has unconnected port ddr_araddr[28]
WARNING: [Synth 8-3331] design nexys4ddr has unconnected port ddr_araddr[27]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[31]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[30]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[29]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[28]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[27]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[26]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[25]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[24]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[23]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[22]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[21]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[20]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[19]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[18]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[17]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port ctrl_alu_result_i[16]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_i
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[31]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[30]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[29]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[28]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[27]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[26]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[25]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[24]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[23]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[22]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[21]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[20]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[19]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[18]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[17]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[16]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[15]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[14]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[13]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[12]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[11]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[10]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[9]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[8]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[7]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[6]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[5]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[4]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[3]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[2]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[1]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port decode_branch_target_i[0]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[31]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[30]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[29]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[28]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[27]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[26]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[25]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[24]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[23]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[22]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[21]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[20]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[19]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[18]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[17]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[16]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[15]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[14]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[13]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[12]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[11]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[10]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[9]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[8]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino has unconnected port execute_mispredict_target_i[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1948.867 ; gain = 298.402 ; free physical = 7847 ; free virtual = 37628
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1968.680 ; gain = 318.215 ; free physical = 7871 ; free virtual = 37651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1968.680 ; gain = 318.215 ; free physical = 7871 ; free virtual = 37651
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc] for cell 'u_board/u_mig_7series'
Finished Parsing XDC File [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc] for cell 'u_board/u_mig_7series'
Parsing XDC File [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-clk_ddr_0/ip/clk_gen_ddr/clk_gen_ddr/clk_gen_ddr_in_context.xdc] for cell 'u_board/u_clk_gen_ddr'
Finished Parsing XDC File [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-clk_ddr_0/ip/clk_gen_ddr/clk_gen_ddr/clk_gen_ddr_in_context.xdc] for cell 'u_board/u_clk_gen_ddr'
Parsing XDC File [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr_0/data/pins.xdc]
Finished Parsing XDC File [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr_0/data/pins.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2362.930 ; gain = 0.000 ; free physical = 7110 ; free virtual = 37078
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2375.930 ; gain = 13.000 ; free physical = 7090 ; free virtual = 37056
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 2375.930 ; gain = 725.465 ; free physical = 7437 ; free virtual = 37385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 2375.930 ; gain = 725.465 ; free physical = 7437 ; free virtual = 37386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ck_n. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ck_n. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ck_p. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ck_p. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cke. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cke. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cs_n. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cs_n. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_odt. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_odt. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-ddr_0/ip/mig_7series/mig_7series/mig_7series_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-clk_ddr_0/ip/clk_gen_ddr/clk_gen_ddr/clk_gen_ddr_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/wallento_boards_nexys4ddr-clk_ddr_0/ip/clk_gen_ddr/clk_gen_ddr/clk_gen_ddr_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for u_board/u_mig_7series. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_board/u_clk_gen_ddr. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 2375.930 ; gain = 725.465 ; free physical = 7437 ; free virtual = 37386
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'glip_uart_control_egress'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'glip_uart_control_ingress'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'glip_uart_receive'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_fifo_fifo_singleclock_standard_0/verilog/fifo_singleclock_standard.sv:82]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'glip_uart_transmit'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ring_router_mux_rr'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ring_router_gateway_mux'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_buffer_0/common/dii_buffer.sv:60]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_modules_him_0/common/osd_him.sv:44]
INFO: [Synth 8-5545] ROM "debug_in_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debug_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_request" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nxt_req_write" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nxt_resp_dest" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ring_router_mux'
INFO: [Synth 8-5545] ROM "debug_in_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debug_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_request" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nxt_req_write" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nxt_resp_dest" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_tx_reg' in module 'osd_dem_uart'
INFO: [Synth 8-802] inferred FSM for state register 'state_rx_reg' in module 'osd_dem_uart'
INFO: [Synth 8-5545] ROM "debug_in_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debug_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_request" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nxt_req_write" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nxt_resp_dest" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dp_in_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "req_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nxt_req_we" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nxt_req_di_src" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'osd_mam_wb_if'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_arb_state_reg' in module 'mam_wb_adapter'
INFO: [Synth 8-802] inferred FSM for state register 'wb_req_state_reg' in module 'lisnoc_dma_initiator_wbreq'
INFO: [Synth 8-802] inferred FSM for state register 'noc_req_state_reg' in module 'lisnoc_dma_initiator_nocreq'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lisnoc_dma_initiator_nocresp'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lisnoc_dma_target'
INFO: [Synth 8-5544] ROM "wb_we_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_end_of_request" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_src_address" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_noc_resp_packet_wsize" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_wb_waiting" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/optimsoc_noc_buffer_0/verilog/noc_buffer.sv:76]
INFO: [Synth 8-802] inferred FSM for state register 'state_out_reg' in module 'mpbuffer_endpoint'
INFO: [Synth 8-5545] ROM "debug_in_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debug_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_request" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nxt_req_write" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nxt_resp_dest" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'osd_event_packetization'
INFO: [Synth 8-5545] ROM "debug_in_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debug_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_request" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nxt_req_write" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nxt_resp_dest" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'osd_event_packetization__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mor1kx_fetch_cappuccino'
INFO: [Synth 8-5544] ROM "logic_lut" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "logic_lut" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mor1kx_lsu_cappuccino'
INFO: [Synth 8-5544] ROM "spr_access" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
       STATE_SENDCREDIT1 |                              001 |                              011
       STATE_SENDCREDIT2 |                              010 |                              100
       STATE_SENDCREDIT3 |                              011 |                              101
       STATE_PASSTHROUGH |                              100 |                              001
STATE_PASSTHROUGH_REPEAT |                              101 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'glip_uart_control_egress'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       STATE_PASSTHROUGH |                               00 |                               00
             STATE_MATCH |                               01 |                               01
            STATE_CREDIT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'glip_uart_control_ingress'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
             STATE_START |                               01 |                               01
              STATE_BITS |                               10 |                               10
              STATE_STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'glip_uart_receive'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
             STATE_START |                               01 |                               01
              STATE_BITS |                               10 |                               10
              STATE_STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'glip_uart_transmit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 NOWORM0 |                               00 | 00000000000000000000000000000000
                   WORM0 |                               01 | 00000000000000000000000000000010
                 NOWORM1 |                               10 | 00000000000000000000000000000001
                   WORM1 |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ring_router_mux_rr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOWORM |                               00 | 00000000000000000000000000000000
               WORM_RING |                               01 | 00000000000000000000000000000011
              WORM_LOCAL |                               10 | 00000000000000000000000000000001
                WORM_EXT |                               11 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ring_router_gateway_mux'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOWORM |                               00 | 00000000000000000000000000000000
               WORM_RING |                               01 | 00000000000000000000000000000010
              WORM_LOCAL |                               10 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ring_router_mux'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 | 00000000000000000000000000000000
          STATE_HDR_DEST |                              001 | 00000000000000000000000000000001
           STATE_HDR_SRC |                              010 | 00000000000000000000000000000010
         STATE_HDR_FLAGS |                              011 | 00000000000000000000000000000011
              STATE_XFER |                              100 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_tx_reg' using encoding 'sequential' in module 'osd_dem_uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                             0001 | 00000000000000000000000000000000
           STATE_HDR_SRC |                             0010 | 00000000000000000000000000000010
         STATE_HDR_FLAGS |                             0100 | 00000000000000000000000000000011
              STATE_XFER |                             1000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_rx_reg' using encoding 'one-hot' in module 'osd_dem_uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                          0000001 | 00000000000000000000000000000000
        STATE_WRITE_WAIT |                          0000010 | 00000000000000000000000000000100
             STATE_WRITE |                          0000100 | 00000000000000000000000000000011
   STATE_WRITE_LAST_WAIT |                          0001000 | 00000000000000000000000000000010
        STATE_WRITE_LAST |                          0010000 | 00000000000000000000000000000001
              STATE_READ |                          0100000 | 00000000000000000000000000000101
         STATE_READ_WAIT |                          1000000 | 00000000000000000000000000000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'osd_mam_wb_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STATE_ARB_IDLE |                              001 |                               00
    STATE_ARB_ACCESS_CPU |                              010 |                               10
    STATE_ARB_ACCESS_MAM |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_arb_state_reg' using encoding 'one-hot' in module 'mam_wb_adapter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wb_req_state_reg' using encoding 'sequential' in module 'lisnoc_dma_initiator_wbreq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            NOC_REQ_IDLE |                              000 |                             0000
      NOC_REQ_L2R_GENHDR |                              001 |                             0001
     NOC_REQ_L2R_GENADDR |                              010 |                             0010
        NOC_REQ_L2R_DATA |                              011 |                             0011
      NOC_REQ_R2L_GENHDR |                              100 |                             0101
     NOC_REQ_R2L_GENSIZE |                              101 |                             1000
    NOC_REQ_R2L_GENRADDR |                              110 |                             0110
    NOC_REQ_R2L_GENLADDR |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'noc_req_state_reg' using encoding 'sequential' in module 'lisnoc_dma_initiator_nocreq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
          STATE_GET_SIZE |                               01 |                               11
          STATE_GET_ADDR |                               10 |                               01
              STATE_DATA |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'lisnoc_dma_initiator_nocresp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                        000000001 |                             0000
       STATE_L2R_GETADDR |                        000000010 |                             0001
          STATE_L2R_DATA |                        000000100 |                             0010
      STATE_L2R_SENDRESP |                        000001000 |                             0011
      STATE_R2L_GETLADDR |                        000010000 |                             0100
      STATE_R2L_GETRADDR |                        000100000 |                             0101
        STATE_R2L_GENHDR |                        001000000 |                             0110
       STATE_R2L_GENADDR |                        010000000 |                             0111
          STATE_R2L_DATA |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'lisnoc_dma_target'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                OUT_IDLE |                               00 |                               00
               OUT_FIRST |                               01 |                               01
             OUT_PAYLOAD |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_out_reg' using encoding 'sequential' in module 'mpbuffer_endpoint'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               IDLE_DEST |                              000 | 00000000000000000000000000000000
                  SOURCE |                              001 | 00000000000000000000000000000010
                   FLAGS |                              010 | 00000000000000000000000000000011
                OVERFLOW |                              011 | 00000000000000000000000000000100
                 PAYLOAD |                              100 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'osd_event_packetization'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               IDLE_DEST |                              000 | 00000000000000000000000000000000
                  SOURCE |                              001 | 00000000000000000000000000000010
                   FLAGS |                              010 | 00000000000000000000000000000011
                OVERFLOW |                              011 | 00000000000000000000000000000100
                 PAYLOAD |                              100 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'osd_event_packetization__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
              TLB_RELOAD |                              001 |                              010
                  iSTATE |                              010 |                              111
*
                    READ |                              011 |                              001
               IC_REFILL |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mor1kx_fetch_cappuccino'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   WRITE |                              010 |                              010
                  iSTATE |                              011 |                              111
*
              TLB_RELOAD |                              001 |                              011
                    READ |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mor1kx_lsu_cappuccino'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 2375.930 ; gain = 725.465 ; free physical = 7348 ; free virtual = 37371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |mor1kx_true_dpram_sclk       |           4|     21184|
|2     |mor1kx_immu__GC0             |           1|       510|
|3     |mor1kx_fetch_cappuccino__GC0 |           1|      2246|
|4     |mor1kx_dmmu__GC0             |           1|       342|
|5     |mor1kx_lsu_cappuccino__GC0   |           1|      1932|
|6     |mor1kx_cpu_cappuccino__GC0   |           1|     11981|
|7     |mor1kx__GC0                  |           1|         2|
|8     |compute_tile_dm__GCB0        |           1|     29912|
|9     |compute_tile_dm__GCB1        |           1|     11051|
|10    |compute_tile_dm__GCB2        |           1|     26821|
|11    |compute_tile_dm__GCB3        |           1|     25055|
|12    |compute_tile_dm_nexys4__GC0  |           1|      9132|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 10    
	   2 Input     32 Bit       Adders := 71    
	  12 Input     32 Bit       Adders := 12    
	   3 Input     32 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 11    
	   3 Input     15 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 28    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 47    
	   2 Input      1 Bit       Adders := 8     
+---XORs : 
	   2 Input     17 Bit         XORs := 4     
	   2 Input      3 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 12    
+---XORs : 
	                5 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
+---Registers : 
	              102 Bit    Registers := 32    
	              101 Bit    Registers := 8     
	               81 Bit    Registers := 32    
	               41 Bit    Registers := 4     
	               34 Bit    Registers := 32    
	               33 Bit    Registers := 80    
	               32 Bit    Registers := 1336  
	               30 Bit    Registers := 2     
	               20 Bit    Registers := 8     
	               18 Bit    Registers := 6     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 215   
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 12    
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 18    
	                8 Bit    Registers := 23    
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 27    
	                4 Bit    Registers := 43    
	                3 Bit    Registers := 74    
	                2 Bit    Registers := 38    
	                1 Bit    Registers := 1013  
+---Multipliers : 
	                32x32  Multipliers := 4     
+---RAMs : 
	            2048K Bit         RAMs := 1     
	              64K Bit         RAMs := 8     
	              25K Bit         RAMs := 4     
	              10K Bit         RAMs := 4     
	               2K Bit         RAMs := 12    
	              512 Bit         RAMs := 1     
	              412 Bit         RAMs := 1     
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input   2048 Bit        Muxes := 16    
	   2 Input    102 Bit        Muxes := 84    
	   2 Input    101 Bit        Muxes := 4     
	   2 Input     81 Bit        Muxes := 84    
	   8 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 90    
	   9 Input     34 Bit        Muxes := 1     
	   4 Input     33 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 2603  
	   5 Input     32 Bit        Muxes := 20    
	   4 Input     32 Bit        Muxes := 14    
	   3 Input     32 Bit        Muxes := 16    
	  23 Input     32 Bit        Muxes := 4     
	  14 Input     32 Bit        Muxes := 4     
	  16 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 2     
	  15 Input     32 Bit        Muxes := 1     
	   3 Input     30 Bit        Muxes := 1     
	   8 Input     28 Bit        Muxes := 1     
	   4 Input     20 Bit        Muxes := 8     
	   2 Input     20 Bit        Muxes := 24    
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 235   
	   6 Input     16 Bit        Muxes := 12    
	   5 Input     16 Bit        Muxes := 20    
	   3 Input     16 Bit        Muxes := 36    
	  16 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 38    
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 11    
	   2 Input     14 Bit        Muxes := 11    
	   2 Input     13 Bit        Muxes := 21    
	  16 Input     13 Bit        Muxes := 1     
	   7 Input     13 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	  13 Input     11 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 23    
	   9 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 67    
	   4 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 25    
	  18 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 59    
	  33 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 97    
	  30 Input      5 Bit        Muxes := 4     
	  16 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 67    
	   7 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 12    
	   4 Input      4 Bit        Muxes := 5     
	   6 Input      4 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 104   
	   7 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 17    
	  19 Input      3 Bit        Muxes := 4     
	  12 Input      3 Bit        Muxes := 22    
	   4 Input      3 Bit        Muxes := 15    
	   3 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 30    
	   2 Input      2 Bit        Muxes := 139   
	   3 Input      2 Bit        Muxes := 26    
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1503  
	   5 Input      1 Bit        Muxes := 145   
	   3 Input      1 Bit        Muxes := 145   
	   4 Input      1 Bit        Muxes := 162   
	   9 Input      1 Bit        Muxes := 13    
	  12 Input      1 Bit        Muxes := 130   
	   6 Input      1 Bit        Muxes := 32    
	  16 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mor1kx_true_dpram_sclk 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 66    
+---Muxes : 
	   2 Input   2048 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 130   
Module mor1kx_immu 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module mor1kx_cache_lru 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mor1kx_simple_dpram_sclk__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module mor1kx_simple_dpram_sclk__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module mor1kx_simple_dpram_sclk 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module mor1kx_icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     20 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 6     
	   5 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module mor1kx_fetch_cappuccino 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 17    
	   5 Input     32 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 8     
Module mor1kx_dmmu 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module mor1kx_simple_dpram_sclk__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              101 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              25K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    101 Bit        Muxes := 1     
Module mor1kx_store_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
Module mor1kx_lsu_cappuccino 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   5 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module mor1kx_decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module mor1kx_decode_execute_cappuccino 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module mor1kx_execute_alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	  33 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mor1kx_wb_mux_cappuccino 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mor1kx_simple_dpram_sclk__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module mor1kx_simple_dpram_sclk__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module mor1kx_simple_dpram_sclk__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module mor1kx_rf_cappuccino 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 21    
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mor1kx_execute_ctrl_cappuccino 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module mor1kx_pic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module mor1kx_pcu 
Detailed RTL Component Info : 
+---Adders : 
	  12 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mor1kx_ticktimer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module mor1kx_ctrl_cappuccino 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	  23 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	  13 Input     11 Bit        Muxes := 1     
	  30 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 1     
Module mor1kx_cpu_cappuccino 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mor1kx_bus_if_wb32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module mor1kx_bus_if_wb32__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module osd_regaccess__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
	   6 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	  12 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module osd_regaccess_demux__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ring_router_mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module osd_tracesample__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module osd_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	              102 Bit    Registers := 8     
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input    102 Bit        Muxes := 21    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module osd_event_packetization__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 7     
Module osd_event_packetization_fixedwidth__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module osd_ctm__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module osd_regaccess__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
	   6 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	  12 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module osd_regaccess_demux__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ring_router_mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module osd_tracesample__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module osd_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	              102 Bit    Registers := 8     
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input    102 Bit        Muxes := 21    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module osd_event_packetization__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 7     
Module osd_event_packetization_fixedwidth__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module osd_ctm__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module osd_regaccess__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
	   6 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	  12 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module osd_regaccess_demux__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ring_router_mux__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module osd_tracesample__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module osd_fifo__1 
Detailed RTL Component Info : 
+---Registers : 
	               81 Bit    Registers := 8     
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input     81 Bit        Muxes := 21    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module osd_event_packetization__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 7     
Module osd_event_packetization_fixedwidth__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module osd_stm__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module osd_stm_mor1kx__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mam_wb_adapter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module osd_regaccess__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
	   6 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	  12 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module osd_regaccess_demux__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ring_router_mux__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module osd_tracesample__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module osd_fifo__2 
Detailed RTL Component Info : 
+---Registers : 
	               81 Bit    Registers := 8     
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input     81 Bit        Muxes := 21    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module osd_event_packetization__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 7     
Module osd_event_packetization_fixedwidth__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module osd_stm__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module osd_stm_mor1kx__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module osd_regaccess__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
	   6 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	  12 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module osd_regaccess_demux__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ring_router_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module osd_tracesample__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module osd_fifo__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	              102 Bit    Registers := 8     
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input    102 Bit        Muxes := 21    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module osd_event_packetization__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 7     
Module osd_event_packetization_fixedwidth__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module osd_ctm__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module osd_regaccess__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
	   6 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	  12 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module osd_regaccess_demux__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ring_router_mux__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module osd_mam 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  16 Input     32 Bit        Muxes := 3     
	   8 Input     28 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	  16 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 1     
	  16 Input     13 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	  16 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 39    
	  16 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module osd_mam_wb_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     13 Bit        Muxes := 1     
	  18 Input      7 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 9     
Module osd_regaccess__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
	   6 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	  12 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module osd_regaccess_demux__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ring_router_mux__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module osd_dem_uart 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module osd_dem_uart_16550 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 14    
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
Module osd_dem_uart_wb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module osd_regaccess__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
	   6 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	  12 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module osd_regaccess_demux__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ring_router_mux__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module osd_tracesample__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module osd_fifo__3 
Detailed RTL Component Info : 
+---Registers : 
	               81 Bit    Registers := 8     
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input     81 Bit        Muxes := 21    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module osd_event_packetization__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 7     
Module osd_event_packetization_fixedwidth__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module osd_stm__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module osd_stm_mor1kx__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module osd_regaccess__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
	   6 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	  12 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module osd_regaccess_demux 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ring_router_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module osd_tracesample 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module osd_fifo 
Detailed RTL Component Info : 
+---Registers : 
	               81 Bit    Registers := 8     
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input     81 Bit        Muxes := 21    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module osd_event_packetization 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 7     
Module osd_event_packetization_fixedwidth 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module osd_stm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module osd_stm_mor1kx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module osd_regaccess__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
	   6 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	  12 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module osd_regaccess_demux__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ring_router_mux__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module osd_tracesample__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module osd_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              102 Bit    Registers := 8     
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input    102 Bit        Muxes := 21    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module osd_event_packetization__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 7     
Module osd_event_packetization_fixedwidth__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module osd_ctm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ring_router_demux__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ring_router_demux__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ring_router_mux_rr__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 5     
Module ring_router_mux__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module dii_buffer__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module dii_buffer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module ring_router_demux__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ring_router_demux__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ring_router_mux_rr__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 5     
Module ring_router_mux__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module dii_buffer__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module dii_buffer__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module ring_router_demux__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ring_router_demux__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ring_router_mux_rr__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 5     
Module ring_router_mux__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module dii_buffer__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module dii_buffer__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module ring_router_demux__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ring_router_demux__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ring_router_mux_rr__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 5     
Module ring_router_mux__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module dii_buffer__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module dii_buffer__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module ring_router_demux__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ring_router_demux__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ring_router_mux_rr__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 5     
Module ring_router_mux__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module dii_buffer__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module dii_buffer__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module ring_router_demux__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ring_router_demux__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ring_router_mux_rr__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 5     
Module ring_router_mux__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module dii_buffer__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module dii_buffer__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module ring_router_demux__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ring_router_demux__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ring_router_mux_rr__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 5     
Module ring_router_mux__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module dii_buffer__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module dii_buffer__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module ring_router_demux__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ring_router_demux__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ring_router_mux_rr__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 5     
Module ring_router_mux__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module dii_buffer__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module dii_buffer__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module ring_router_demux__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ring_router_demux__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ring_router_mux_rr__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 5     
Module ring_router_mux__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module dii_buffer__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module dii_buffer__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module ring_router_demux__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ring_router_demux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ring_router_mux_rr__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 5     
Module ring_router_mux__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module dii_buffer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module dii_buffer__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module lisnoc_dma_wbinterface 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module lisnoc_dma_request_table 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	              412 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module lisnoc_dma_initiator_wbreq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   3 Input     30 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
Module lisnoc_dma_initiator_nocreq 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module lisnoc_packet_buffer 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 16    
	               17 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 45    
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 62    
Module lisnoc_dma_initiator_nocresp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module lisnoc_packet_buffer__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 16    
	               17 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 45    
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 62    
Module lisnoc_dma_target 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               30 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   9 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   9 Input     32 Bit        Muxes := 2     
	   9 Input     12 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 13    
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 9     
Module lisnoc_dma 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module wb_decode__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module networkadapter_conf 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input     32 Bit        Muxes := 1     
Module noc_buffer__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 16    
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  17 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module noc_buffer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 16    
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  17 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mpbuffer_endpoint__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module noc_buffer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 16    
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  17 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module noc_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 16    
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  17 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mpbuffer_endpoint 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module mpbuffer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module arb_rr__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module noc_mux__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module arb_rr 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module noc_mux 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module noc_buffer__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module noc_buffer__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module noc_buffer__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module noc_demux__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module noc_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module noc_demux 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module wb_mux 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module wb_decode 
Detailed RTL Component Info : 
+---XORs : 
	                5 Bit    Wide XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module debtor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module creditor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module glip_uart_control_egress 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module glip_uart_control_ingress 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 8     
Module glip_uart_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module glip_uart_receive 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module fifo_dualclock_standard 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
+---XORs : 
	   2 Input      3 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module fifo_dualclock_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module glip_upscale 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo_singleclock_standard 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
Module fifo_singleclock_fwft 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module glip_downscale 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_dualclock_standard__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 3     
+---XORs : 
	   2 Input     17 Bit         XORs := 4     
+---Registers : 
	               18 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	            2048K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module fifo_dualclock_fwft__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module glip_uart_transmit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module glip_uart_toplevel 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ring_router_gateway_demux__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module ring_router_gateway_demux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module ring_router_mux_rr__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 5     
Module ring_router_mux_rr 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 5     
Module ring_router_gateway_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
Module dii_buffer__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module dii_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module dii_buffer__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 12    
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module dii_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 12    
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module osd_him 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module osd_regaccess 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
	   6 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	  12 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module osd_scm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module wb2axi 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'u_regaccess/word_it_reg[2:0]' into 'u_regaccess/word_it_reg[2:0]' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:142]
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM icache_gen.mor1kx_icache/way_memories[1].way_data_ram/mem_reg to conserve power
INFO: [Synth 8-5784] Optimized 2 bits of RAM "store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg" due to constant propagation. Old ram width 101 bits, new ram width 99 bits.
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[0]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[1]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[2]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[3]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[4]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[5]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[6]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[7]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[8]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[9]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[10]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[11]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[12]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[13]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[14]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[15]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[16]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[17]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[18]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[19]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[20]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[21]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[22]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[23]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[24]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[25]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[26]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[27]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[28]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[29]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[30]' (FD) to 'mor1kx_immu__GC0:/immucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_immu__GC0:/immucr_reg[31]' (FD) to 'mor1kx_immu__GC0:/tlb_reload_req_o_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_immu__GC0:/tlb_reload_req_o_reg)
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[0]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[1]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[2]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[3]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[4]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[5]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[6]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[7]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[8]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[9]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[10]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[11]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[12]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[13]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[14]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[15]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[16]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[17]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[18]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[19]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[20]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[21]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[22]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[23]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[24]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[25]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[26]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[27]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[28]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[29]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[30]' (FD) to 'mor1kx_dmmu__GC0:/dmmucr_reg[31]'
INFO: [Synth 8-3886] merging instance 'mor1kx_dmmu__GC0:/dmmucr_reg[31]' (FD) to 'mor1kx_dmmu__GC0:/tlb_reload_req_o_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_dmmu__GC0:/tlb_reload_req_o_reg)
INFO: [Synth 8-3886] merging instance 'mor1kx_lsu_cappuccino__GC0:/atomic_gen.atomic_addr_reg[0]' (FDE) to 'mor1kx_lsu_cappuccino__GC0:/atomic_gen.atomic_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_lsu_cappuccino__GC0:/\atomic_gen.atomic_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'mor1kx_lsu_cappuccino__GC0:/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_reg[69]' (FDE) to 'mor1kx_lsu_cappuccino__GC0:/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_reg[70]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_lsu_cappuccino__GC0:/\store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_lsu_cappuccino__GC0:/dc_refill_r_reg)
INFO: [Synth 8-3886] merging instance 'i_0/u_glip/u_ingress_cdc/u_fifo/rd_addr_reg_rep[3]' (FDRE) to 'i_0/u_glip/u_ingress_cdc/u_fifo/rd_addr_gray_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/u_glip/u_ingress_buffer/u_fifo/rd_addr_reg_rep[3]' (FDRE) to 'i_0/u_glip/u_ingress_buffer/u_fifo/rd_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/u_glip/u_ingress_buffer/u_fifo/rd_addr_reg_rep[2]' (FDRE) to 'i_0/u_glip/u_ingress_buffer/u_fifo/rd_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/u_glip/u_ingress_buffer/u_fifo/rd_addr_reg_rep[1]' (FDRE) to 'i_0/u_glip/u_ingress_buffer/u_fifo/rd_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_glip/u_ingress_buffer/u_fifo/rd_addr_reg_rep[0]' (FDRE) to 'i_0/u_glip/u_ingress_buffer/u_fifo/rd_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_glip/u_ingress_buffer/u_fifo/rd_addr_reg_rep[4]' (FDRE) to 'i_0/u_glip/u_ingress_buffer/u_fifo/rd_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/u_glip/fifo_en_io_reg[2]' (FDR) to 'i_0/u_glip/fifo_en_logic_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/u_glip/u_egress_cdc/u_fifo/rd_addr_gray_reg[17]' (FDRE) to 'i_0/u_glip/u_egress_cdc/u_fifo/rd_addr_reg_rep[17]'
INFO: [Synth 8-3886] merging instance 'i_0/u_glip/fifo_en_io_reg[1]' (FDR) to 'i_0/u_glip/fifo_en_logic_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_glip/fifo_rst_io_reg[1]' (FDS) to 'i_0/u_glip/fifo_rst_logic_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_glip/fifo_en_io_reg[0]' (FDR) to 'i_0/u_glip/fifo_en_logic_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__38' (FDE) to 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__37'
INFO: [Synth 8-3886] merging instance 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__22' (FDE) to 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__37'
INFO: [Synth 8-3886] merging instance 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__6' (FDE) to 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__5'
INFO: [Synth 8-3886] merging instance 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__37' (FDE) to 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__36'
INFO: [Synth 8-3886] merging instance 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__21' (FDE) to 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__36'
INFO: [Synth 8-3886] merging instance 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__5' (FDE) to 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__4'
INFO: [Synth 8-3886] merging instance 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__36' (FDE) to 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__35'
INFO: [Synth 8-3886] merging instance 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__20' (FDE) to 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__35'
INFO: [Synth 8-3886] merging instance 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__4' (FDE) to 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__3'
INFO: [Synth 8-3886] merging instance 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__35' (FDE) to 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__34'
INFO: [Synth 8-3886] merging instance 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__19' (FDE) to 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__34'
INFO: [Synth 8-3886] merging instance 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__3' (FDE) to 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__2'
INFO: [Synth 8-3886] merging instance 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__34' (FDE) to 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__33'
INFO: [Synth 8-3886] merging instance 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__18' (FDE) to 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__33'
INFO: [Synth 8-3886] merging instance 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__2' (FDE) to 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__1'
INFO: [Synth 8-3886] merging instance 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__33' (FDE) to 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__32'
INFO: [Synth 8-3886] merging instance 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__17' (FDE) to 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__32'
INFO: [Synth 8-3886] merging instance 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__1' (FDE) to 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__0'
INFO: [Synth 8-3886] merging instance 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__32' (FDE) to 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__31'
INFO: [Synth 8-3886] merging instance 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__16' (FDE) to 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__31'
INFO: [Synth 8-3886] merging instance 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__0' (FDE) to 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel'
INFO: [Synth 8-3886] merging instance 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__31' (FDE) to 'i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_mux_sel__15'
INFO: [Synth 8-3886] merging instance 'i_0/u_glip/fifo_rst_io_reg[0]' (FDR) to 'i_0/u_glip/fifo_rst_logic_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_debuginterface/u_scm/u_regaccess/state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_fetch_cappuccino__GC0:/tlb_reload_ack_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_lsu_cappuccino__GC0:/tlb_reload_ack_reg)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/mor1kx_5.0/rtl/verilog/mor1kx_execute_alu.v:236]
DSP Report: Generating DSP threestagemultiply.mul_result10, operation Mode is: A2*B.
DSP Report: register threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result10.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result10.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result10.
DSP Report: Generating DSP threestagemultiply.mul_result1_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register threestagemultiply.mul_opb_reg is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: register threestagemultiply.mul_result1_reg is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: Generating DSP threestagemultiply.mul_result10, operation Mode is: A2*B2.
DSP Report: register threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result10.
DSP Report: register threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result10.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result10.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result10.
DSP Report: Generating DSP threestagemultiply.mul_result1_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register threestagemultiply.mul_opb_reg is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: register threestagemultiply.mul_result1_reg is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: register threestagemultiply.mul_result1_reg is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result1_reg.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[0].pcu_pcmr_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[1].pcu_pcmr_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[2].pcu_pcmr_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[0].pcu_pcmr_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[1].pcu_pcmr_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[2].pcu_pcmr_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\fpu_csr_none.spr_fpcsr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\spr_evbar_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[0].pcu_pcmr_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[1].pcu_pcmr_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[2].pcu_pcmr_reg[2][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[0].pcu_pcmr_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[1].pcu_pcmr_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[2].pcu_pcmr_reg[2][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[0].pcu_pcmr_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[1].pcu_pcmr_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[2].pcu_pcmr_reg[2][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[0].pcu_pcmr_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[1].pcu_pcmr_reg[1][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[2].pcu_pcmr_reg[2][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[0].pcu_pcmr_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[1].pcu_pcmr_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[2].pcu_pcmr_reg[2][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[0].pcu_pcmr_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[1].pcu_pcmr_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[2].pcu_pcmr_reg[2][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[0].pcu_pcmr_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[1].pcu_pcmr_reg[1][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[2].pcu_pcmr_reg[2][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[0].pcu_pcmr_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[1].pcu_pcmr_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[2].pcu_pcmr_reg[2][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[0].pcu_pcmr_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[1].pcu_pcmr_reg[1][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[2].pcu_pcmr_reg[2][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[0].pcu_pcmr_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[1].pcu_pcmr_reg[1][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[2].pcu_pcmr_reg[2][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[0].pcu_pcmr_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[1].pcu_pcmr_reg[1][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[2].pcu_pcmr_reg[2][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[0].pcu_pcmr_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[1].pcu_pcmr_reg[1][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[2].pcu_pcmr_reg[2][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[0].pcu_pcmr_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[1].pcu_pcmr_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[2].pcu_pcmr_reg[2][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[0].pcu_pcmr_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[1].pcu_pcmr_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[2].pcu_pcmr_reg[2][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[0].pcu_pcmr_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[1].pcu_pcmr_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[2].pcu_pcmr_reg[2][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[0].pcu_pcmr_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[1].pcu_pcmr_reg[1][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[2].pcu_pcmr_reg[2][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_execute_ctrl_cappuccino/ctrl_op_mul_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[0].pcu_pcmr_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[1].pcu_pcmr_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\pcu.mor1kx_pcu/pcu_generate[2].pcu_pcmr_reg[2][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mor1kx_ctrl_cappuccino/\spr_sr_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\no_du.du_npc_written_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_ctrl_cappuccino/\exception_pc_addr_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mor1kx_wb_mux_cappuccino/wb_op_mul_reg)
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[47]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[46]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[45]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[44]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[43]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[42]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[41]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[40]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[39]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[38]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[37]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[36]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[35]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[34]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[33]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[32]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[31]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[30]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[29]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[28]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[27]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[26]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[25]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[24]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[23]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[22]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[21]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[20]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[19]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[18]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[17]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[16]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[15]) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[47]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[46]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[45]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[44]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[43]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[42]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[41]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[40]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[39]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[38]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[37]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[36]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[35]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[34]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[33]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[32]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[31]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[30]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[29]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[28]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[27]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[26]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[25]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[24]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[23]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[22]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[21]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[20]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[19]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[18]__0) is unused and will be removed from module mor1kx_execute_alu.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[17]__0) is unused and will be removed from module mor1kx_execute_alu.
INFO: [Synth 8-4471] merging register 'u_regaccess/word_it_reg[2:0]' into 'u_regaccess/word_it_reg[2:0]' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:142]
INFO: [Synth 8-4471] merging register 'u_regaccess/word_it_reg[2:0]' into 'u_regaccess/word_it_reg[2:0]' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:142]
INFO: [Synth 8-4471] merging register 'u_regaccess/word_it_reg[2:0]' into 'u_regaccess/word_it_reg[2:0]' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:142]
INFO: [Synth 8-4471] merging register 'u_regaccess/word_it_reg[2:0]' into 'u_regaccess/word_it_reg[2:0]' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:142]
INFO: [Synth 8-4471] merging register 'u_regaccess/word_it_reg[2:0]' into 'u_regaccess/word_it_reg[2:0]' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:142]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_cores[1].gen_ctm_stm.u_ctm/u_ctm /\prv_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_cores[0].gen_ctm_stm.u_ctm/u_ctm /\prv_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_cores[2].gen_ctm_stm.u_ctm/u_ctm /\prv_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_cores[0].gen_ctm_stm.u_ctm/u_ctm /u_regaccess/\u_regaccess/state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_cores[1].gen_ctm_stm.u_stm/u_stm /u_regaccess/\u_regaccess/state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_cores[1].gen_ctm_stm.u_ctm/u_ctm /u_regaccess/\u_regaccess/state_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_cores[2].gen_ctm_stm.u_stm/u_stm /u_regaccess/\u_regaccess/state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_cores[2].gen_ctm_stm.u_ctm/u_ctm /u_regaccess/\u_regaccess/state_reg[4] )
INFO: [Synth 8-4471] merging register 'u_regaccess/word_it_reg[2:0]' into 'u_regaccess/word_it_reg[2:0]' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:142]
INFO: [Synth 8-4471] merging register 'u_uart_emul/u_regaccess/u_regaccess/word_it_reg[2:0]' into 'u_uart_emul/u_regaccess/u_regaccess/word_it_reg[2:0]' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:142]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mam_dm_wb.u_mam_dm_wb/u_mam_wb_if/bte_o_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mam_dm_wb.u_mam_dm_wb/u_mam/u_regaccess/u_regaccess/state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mam_dm_wb.u_mam_dm_wb/u_mam/state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_dem_uart.u_dem_uart/u_uart_emul/u_regaccess/u_regaccess/state_reg[4] )
INFO: [Synth 8-4471] merging register 'u_regaccess/word_it_reg[2:0]' into 'u_regaccess/word_it_reg[2:0]' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:142]
INFO: [Synth 8-4471] merging register 'u_regaccess/word_it_reg[2:0]' into 'u_regaccess/word_it_reg[2:0]' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:142]
INFO: [Synth 8-4471] merging register 'u_regaccess/word_it_reg[2:0]' into 'u_regaccess/word_it_reg[2:0]' [/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/src/opensocdebug_blocks_regaccess_0/common/osd_regaccess.sv:142]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_cores[3].gen_ctm_stm.u_ctm/u_ctm /\prv_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_cores[0].gen_ctm_stm.u_stm/u_stm /u_regaccess/\u_regaccess/state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_cores[3].gen_ctm_stm.u_stm/u_stm /u_regaccess/\u_regaccess/state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_cores[3].gen_ctm_stm.u_ctm/u_ctm /u_regaccess/\u_regaccess/state_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_na/\u_mpbuffer/u_buffer/genblk2[0].u_endpoint/control_flit_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_na/\u_mpbuffer/u_buffer/genblk2[1].u_endpoint/control_flit_reg[26] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:14 ; elapsed = 00:02:42 . Memory (MB): peak = 2375.930 ; gain = 725.465 ; free physical = 4626 ; free virtual = 34720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mor1kx_simple_dpram_sclk__parameterized0: | mem_reg    | 256 x 41(READ_FIRST)   | W |   | 256 x 41(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|mor1kx_simple_dpram_sclk:                 | mem_reg    | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|mor1kx_simple_dpram_sclk:                 | mem_reg    | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|mor1kx_simple_dpram_sclk__parameterized1: | mem_reg    | 256 x 101(READ_FIRST)  | W |   | 256 x 101(WRITE_FIRST) |   | R | Port A and B     | 1      | 1      | 
|mor1kx_simple_dpram_sclk__parameterized2: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|mor1kx_simple_dpram_sclk__parameterized2: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|mor1kx_simple_dpram_sclk__parameterized2: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_dualclock_standard__parameterized0:  | mem_reg    | 256 K x 8(NO_CHANGE)   | W |   | 256 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 64     | 
+------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------+------------------------------------------+-----------+----------------------+------------------+
|Module Name            | RTL Object                               | Inference | Size (Depth x Width) | Primitives       | 
+-----------------------+------------------------------------------+-----------+----------------------+------------------+
|u_na/u_dma             | request_table/transfer_request_table_reg | Implied   | 4 x 103              | RAM16X1D x 103   | 
|compute_tile_dm_nexys4 | u_glip/u_ingress_cdc/u_fifo/mem_reg      | Implied   | 16 x 8               | RAM32M x 2       | 
|compute_tile_dm_nexys4 | u_glip/u_ingress_buffer/u_fifo/ram_reg   | Implied   | 32 x 16              | RAM32M x 3       | 
+-----------------------+------------------------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mor1kx_execute_alu | A2*B             | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mor1kx_execute_alu | (PCIN>>17)+A*B2  | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mor1kx_execute_alu | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mor1kx_execute_alu | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+-------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance mor1kx_fetch_cappuccino__GC0:/i_0/icache_gen.mor1kx_icache/tag_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mor1kx_fetch_cappuccino__GC0:/i_1/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mor1kx_fetch_cappuccino__GC0:/i_1/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mor1kx_fetch_cappuccino__GC0:/i_2/icache_gen.mor1kx_icache/way_memories[1].way_data_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mor1kx_fetch_cappuccino__GC0:/i_2/icache_gen.mor1kx_icache/way_memories[1].way_data_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mor1kx_lsu_cappuccino__GC0:/i_0/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mor1kx_lsu_cappuccino__GC0:/i_0/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mor1kx_cpu_cappuccino__GC0:/mor1kx_rf_cappuccino/i_0/rfspr_gen.rfspr/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mor1kx_cpu_cappuccino__GC0:/mor1kx_rf_cappuccino/i_1/rfa/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mor1kx_cpu_cappuccino__GC0:/mor1kx_rf_cappuccino/i_2/rfb/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_5_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_5_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_5_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_5_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_5_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_5_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_7_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_7_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_7_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_7_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_7_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/u_glip/u_egress_cdc/u_fifo/mem_reg_7_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |mor1kx_true_dpram_sclk       |          16|     25090|
|2     |mor1kx_immu__GC0             |           4|       334|
|3     |mor1kx_fetch_cappuccino__GC0 |           4|      1979|
|4     |mor1kx_dmmu__GC0             |           4|       244|
|5     |mor1kx_lsu_cappuccino__GC0   |           4|      1549|
|6     |mor1kx_cpu_cappuccino__GC0   |           4|      8137|
|7     |mor1kx__GC0                  |           4|         2|
|8     |compute_tile_dm__GCB0        |           1|     30792|
|9     |compute_tile_dm__GCB1        |           1|      2920|
|10    |compute_tile_dm__GCB2        |           1|     22898|
|11    |compute_tile_dm__GCB3        |           1|     18265|
|12    |compute_tile_dm_nexys4__GC0  |           1|      3390|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_board/u_mig_7series/ui_addn_clk_0' to pin 'u_board/u_mig_7series/bbstub_ui_addn_clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_board/u_mig_7series/ui_addn_clk_1' to pin 'u_board/u_mig_7series/bbstub_ui_addn_clk_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_board/u_mig_7series/ui_addn_clk_2' to pin 'u_board/u_mig_7series/bbstub_ui_addn_clk_2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_board/u_mig_7series/ui_addn_clk_3' to pin 'u_board/u_mig_7series/bbstub_ui_addn_clk_3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_board/u_mig_7series/ui_addn_clk_4' to pin 'u_board/u_mig_7series/bbstub_ui_addn_clk_4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_board/u_mig_7series/ui_clk' to pin 'u_board/u_mig_7series/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_board/u_clk_gen_ddr/clk_ddr_ref' to pin 'u_board/u_clk_gen_ddr/bbstub_clk_ddr_ref/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_board/u_clk_gen_ddr/clk_ddr_sys' to pin 'u_board/u_clk_gen_ddr/bbstub_clk_ddr_sys/O'
INFO: [Synth 8-5819] Moved 8 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:21 ; elapsed = 00:02:50 . Memory (MB): peak = 2375.930 ; gain = 725.465 ; free physical = 4440 ; free virtual = 34565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_compute_tilei_28/u_na/\u_inbuffer1/data_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_compute_tilei_28/u_na/\u_inbuffer1/data_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_compute_tilei_28/u_na/\u_inbuffer1/data_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_compute_tilei_28/u_na/\u_inbuffer1/data_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_compute_tilei_28/u_na/\u_inbuffer0/data_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_compute_tilei_28/u_na/\u_inbuffer0/data_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_compute_tilei_28/u_na/\u_inbuffer0/data_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_compute_tilei_28/u_na/\u_inbuffer0/data_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_compute_tilei_28/u_na/\u_inbuffer0/data_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_compute_tilei_28/u_na/\u_inbuffer0/data_reg[3][2] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[5]) is unused and will be removed from module lisnoc_dma_target.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[4]) is unused and will be removed from module lisnoc_dma_target.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[3]) is unused and will be removed from module lisnoc_dma_target.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module lisnoc_dma_target.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[1]) is unused and will be removed from module lisnoc_dma_target.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[0]) is unused and will be removed from module lisnoc_dma_target.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:10 ; elapsed = 00:03:40 . Memory (MB): peak = 2405.914 ; gain = 755.449 ; free physical = 4365 ; free virtual = 34485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mor1kx_simple_dpram_sclk__parameterized0: | mem_reg    | 256 x 41(READ_FIRST)   | W |   | 256 x 41(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|mor1kx_simple_dpram_sclk:                 | mem_reg    | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|mor1kx_simple_dpram_sclk:                 | mem_reg    | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|mor1kx_simple_dpram_sclk__parameterized1: | mem_reg    | 256 x 101(READ_FIRST)  | W |   | 256 x 101(WRITE_FIRST) |   | R | Port A and B     | 1      | 1      | 
|mor1kx_simple_dpram_sclk__parameterized2: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|mor1kx_simple_dpram_sclk__parameterized2: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|mor1kx_simple_dpram_sclk__parameterized2: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|mor1kx_simple_dpram_sclk__parameterized0: | mem_reg    | 256 x 41(READ_FIRST)   | W |   | 256 x 41(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|mor1kx_simple_dpram_sclk:                 | mem_reg    | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|mor1kx_simple_dpram_sclk:                 | mem_reg    | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|mor1kx_simple_dpram_sclk__parameterized1: | mem_reg    | 256 x 101(READ_FIRST)  | W |   | 256 x 101(WRITE_FIRST) |   | R | Port A and B     | 1      | 1      | 
|mor1kx_simple_dpram_sclk__parameterized2: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|mor1kx_simple_dpram_sclk__parameterized2: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|mor1kx_simple_dpram_sclk__parameterized2: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|mor1kx_simple_dpram_sclk__parameterized0: | mem_reg    | 256 x 41(READ_FIRST)   | W |   | 256 x 41(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|mor1kx_simple_dpram_sclk:                 | mem_reg    | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|mor1kx_simple_dpram_sclk:                 | mem_reg    | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|mor1kx_simple_dpram_sclk__parameterized1: | mem_reg    | 256 x 101(READ_FIRST)  | W |   | 256 x 101(WRITE_FIRST) |   | R | Port A and B     | 1      | 1      | 
|mor1kx_simple_dpram_sclk__parameterized2: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|mor1kx_simple_dpram_sclk__parameterized2: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|mor1kx_simple_dpram_sclk__parameterized2: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|mor1kx_simple_dpram_sclk__parameterized0: | mem_reg    | 256 x 41(READ_FIRST)   | W |   | 256 x 41(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|mor1kx_simple_dpram_sclk:                 | mem_reg    | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|mor1kx_simple_dpram_sclk:                 | mem_reg    | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|mor1kx_simple_dpram_sclk__parameterized1: | mem_reg    | 256 x 101(READ_FIRST)  | W |   | 256 x 101(WRITE_FIRST) |   | R | Port A and B     | 1      | 1      | 
|mor1kx_simple_dpram_sclk__parameterized2: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|mor1kx_simple_dpram_sclk__parameterized2: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|mor1kx_simple_dpram_sclk__parameterized2: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_dualclock_standard__parameterized0:  | mem_reg    | 256 K x 8(NO_CHANGE)   | W |   | 256 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 64     | 
+------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-----------------------+------------------------------------------+-----------+----------------------+------------------+
|Module Name            | RTL Object                               | Inference | Size (Depth x Width) | Primitives       | 
+-----------------------+------------------------------------------+-----------+----------------------+------------------+
|u_na/u_dma             | request_table/transfer_request_table_reg | Implied   | 4 x 103              | RAM16X1D x 103   | 
|compute_tile_dm_nexys4 | u_glip/u_ingress_cdc/u_fifo/mem_reg      | Implied   | 16 x 8               | RAM32M x 2       | 
|compute_tile_dm_nexys4 | u_glip/u_ingress_buffer/u_fifo/ram_reg   | Implied   | 32 x 16              | RAM32M x 3       | 
+-----------------------+------------------------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |mor1kx_true_dpram_sclk        |           8|     11137|
|2     |mor1kx_immu__GC0              |           1|       334|
|3     |mor1kx_fetch_cappuccino__GC0  |           1|      1909|
|4     |mor1kx_dmmu__GC0              |           2|       244|
|5     |mor1kx_lsu_cappuccino__GC0    |           1|      1549|
|6     |compute_tile_dm__GCB0         |           1|     30766|
|7     |compute_tile_dm__GCB2         |           1|     22898|
|8     |compute_tile_dm__GCB3         |           1|      3623|
|9     |compute_tile_dm_nexys4__GC0   |           1|      3390|
|10    |mor1kx_cpu_cappuccino__GC0__3 |           1|      7822|
|11    |mor1kx_true_dpram_sclk__1     |           4|     11201|
|12    |mor1kx_true_dpram_sclk__2     |           4|     11265|
|13    |compute_tile_dm_nexys4_GT0    |           1|     14543|
|14    |compute_tile_dm_nexys4_GT0__1 |           1|     11821|
|15    |compute_tile_dm_nexys4_GT0__2 |           1|     11857|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance mor1kx_fetch_cappuccinoi_20/icache_gen.mor1kx_icache/tag_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mor1kx_fetch_cappuccinoi_20/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mor1kx_fetch_cappuccinoi_20/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mor1kx_fetch_cappuccinoi_20/icache_gen.mor1kx_icache/way_memories[1].way_data_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mor1kx_fetch_cappuccinoi_20/icache_gen.mor1kx_icache/way_memories[1].way_data_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mor1kx_lsu_cappuccinoi_22/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mor1kx_lsu_cappuccinoi_22/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cappuccino.mor1kx_cpui_23/mor1kx_rf_cappuccino/rfspr_gen.rfspr/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cappuccino.mor1kx_cpui_23/mor1kx_rf_cappuccino/rfa/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cappuccino.mor1kx_cpui_23/mor1kx_rf_cappuccino/rfb/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_5_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_5_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_5_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_5_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_5_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_5_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_7_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_7_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_7_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_7_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_7_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_glip/u_egress_cdc/u_fifo/mem_reg_7_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_compute_tilei_2/u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_compute_tilei_2/u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_compute_tilei_2/u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_compute_tilei_2/u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[1].way_data_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_compute_tilei_2/u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[1].way_data_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_compute_tilei_2/u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_compute_tilei_2/u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_compute_tilei_2/u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfspr_gen.rfspr/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_compute_tilei_2/u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_compute_tilei_2/u_compute_tile/gen_cores[0].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfb/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cappuccino.mor1kx_cpui_1/u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cappuccino.mor1kx_cpui_1/u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cappuccino.mor1kx_cpui_1/u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cappuccino.mor1kx_cpui_1/u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[1].way_data_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cappuccino.mor1kx_cpui_1/u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[1].way_data_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cappuccino.mor1kx_cpui_1/u_compute_tile/gen_cores[1].u_core/u_cpu/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:25 ; elapsed = 00:04:04 . Memory (MB): peak = 2417.840 ; gain = 767.375 ; free physical = 3679 ; free virtual = 33809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |mor1kx_true_dpram_sclk        |           8|      3308|
|2     |mor1kx_immu__GC0              |           1|       228|
|3     |mor1kx_fetch_cappuccino__GC0  |           1|       580|
|4     |mor1kx_dmmu__GC0              |           1|        95|
|5     |mor1kx_lsu_cappuccino__GC0    |           1|       662|
|6     |compute_tile_dm__GCB0         |           1|     10151|
|7     |compute_tile_dm__GCB2         |           1|      7273|
|8     |compute_tile_dm__GCB3         |           1|      1194|
|9     |compute_tile_dm_nexys4__GC0   |           1|      1911|
|10    |mor1kx_cpu_cappuccino__GC0__3 |           1|      3937|
|11    |mor1kx_true_dpram_sclk__1     |           4|      3338|
|12    |mor1kx_true_dpram_sclk__2     |           4|      3368|
|13    |compute_tile_dm_nexys4_GT0    |           1|      6548|
|14    |compute_tile_dm_nexys4_GT0__1 |           1|      5382|
|15    |compute_tile_dm_nexys4_GT0__2 |           1|      5372|
|16    |mor1kx_dmmu__GC0__6           |           1|        95|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_0_45147 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_45148 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_45149 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_45150 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:38 ; elapsed = 00:04:17 . Memory (MB): peak = 2417.840 ; gain = 767.375 ; free physical = 3614 ; free virtual = 33778
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:38 ; elapsed = 00:04:18 . Memory (MB): peak = 2417.840 ; gain = 767.375 ; free physical = 3609 ; free virtual = 33778
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:53 ; elapsed = 00:04:33 . Memory (MB): peak = 2417.840 ; gain = 767.375 ; free physical = 3575 ; free virtual = 33741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:53 ; elapsed = 00:04:33 . Memory (MB): peak = 2417.840 ; gain = 767.375 ; free physical = 3575 ; free virtual = 33741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:59 ; elapsed = 00:04:39 . Memory (MB): peak = 2417.840 ; gain = 767.375 ; free physical = 3575 ; free virtual = 33738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:00 ; elapsed = 00:04:40 . Memory (MB): peak = 2417.840 ; gain = 767.375 ; free physical = 3575 ; free virtual = 33739
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                            | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | u_buffer0/data_reg[3][data]         | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__1     | u_buffer1/data_reg[3][data]         | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__2     | u_ingress_buffer/data_reg[11][last] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | u_ingress_buffer/data_reg[11][data] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__4     | u_egress_buffer/data_reg[11][last]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__5     | u_egress_buffer/data_reg[11][data]  | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
+------------+-------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_gen_ddr   |         1|
|2     |mig_7series   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |clk_gen_ddr |     1|
|2     |mig_7series |     1|
|3     |CARRY4      |   978|
|4     |DSP48E1     |     8|
|5     |DSP48E1_1   |     4|
|6     |LUT1        |   633|
|7     |LUT2        |  1542|
|8     |LUT3        |  3092|
|9     |LUT4        |  3733|
|10    |LUT5        |  4495|
|11    |LUT6        | 25000|
|12    |MUXF7       |  5555|
|13    |MUXF8       |   690|
|14    |RAM16X1D    |    63|
|15    |RAM32M      |     5|
|16    |RAMB18E1    |    16|
|17    |RAMB36E1    |     8|
|18    |RAMB36E1_1  |    16|
|19    |RAMB36E1_2  |    32|
|20    |RAMB36E1_3  |    32|
|21    |SRL16E      |   388|
|22    |FDRE        | 50585|
|23    |FDSE        |    63|
|24    |IBUF        |     3|
|25    |OBUF        |     2|
+------+------------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------+-------------------------------------------------------+------+
|      |Instance                                                               |Module                                                 |Cells |
+------+-----------------------------------------------------------------------+-------------------------------------------------------+------+
|1     |top                                                                    |                                                       | 97034|
|2     |  u_board                                                              |nexys4ddr                                              |   154|
|3     |  u_compute_tile                                                       |compute_tile_dm                                        | 94998|
|4     |    \gen_cores[0].gen_ctm_stm.u_ctm                                    |osd_ctm_mor1kx                                         |  2096|
|5     |      u_ctm                                                            |osd_ctm_240                                            |  2096|
|6     |        u_buffer                                                       |osd_fifo__parameterized0_241                           |  1644|
|7     |        u_packetization                                                |osd_event_packetization_fixedwidth__parameterized0_242 |    44|
|8     |          u_packetization                                              |osd_event_packetization__parameterized0_249            |    44|
|9     |        u_regaccess                                                    |osd_regaccess_layer__parameterized0_243                |   319|
|10    |          u_demux                                                      |osd_regaccess_demux_246                                |   112|
|11    |          u_mux                                                        |ring_router_mux_247                                    |     5|
|12    |          u_regaccess                                                  |osd_regaccess__parameterized1_248                      |   202|
|13    |        u_sample                                                       |osd_tracesample__parameterized0_244                    |    48|
|14    |        u_timestamp                                                    |osd_timestamp_245                                      |    41|
|15    |    \gen_cores[0].gen_ctm_stm.u_stm                                    |osd_stm_mor1kx                                         |  1857|
|16    |      u_stm                                                            |osd_stm_230                                            |  1817|
|17    |        u_timestamp                                                    |osd_timestamp_235                                      |    41|
|18    |        u_buffer                                                       |osd_fifo_231                                           |  1352|
|19    |        u_packetization                                                |osd_event_packetization_fixedwidth_232                 |    51|
|20    |          u_packetization                                              |osd_event_packetization_239                            |    51|
|21    |        u_regaccess                                                    |osd_regaccess_layer_233                                |   322|
|22    |          u_demux                                                      |osd_regaccess_demux_236                                |   102|
|23    |          u_mux                                                        |ring_router_mux_237                                    |     5|
|24    |          u_regaccess                                                  |osd_regaccess__parameterized0_238                      |   215|
|25    |        u_sample                                                       |osd_tracesample_234                                    |    48|
|26    |    \gen_cores[0].u_core                                               |mor1kx_module                                          | 18763|
|27    |      u_cpu                                                            |mor1kx_198                                             | 18763|
|28    |        mor1kx_cpu                                                     |mor1kx_cpu_199                                         | 18763|
|29    |          \cappuccino.mor1kx_cpu                                       |mor1kx_cpu_cappuccino_200                              | 18763|
|30    |            mor1kx_branch_prediction                                   |mor1kx_branch_prediction_201                           |     2|
|31    |              \branch_predictor_simple.mor1kx_branch_predictor_simple  |mor1kx_branch_predictor_simple_229                     |     2|
|32    |            mor1kx_ctrl_cappuccino                                     |mor1kx_ctrl_cappuccino_202                             |   869|
|33    |              \pcu.mor1kx_pcu                                          |mor1kx_pcu_226                                         |   211|
|34    |              \pic.mor1kx_pic                                          |mor1kx_pic_227                                         |   131|
|35    |              \tt.mor1kx_ticktimer                                     |mor1kx_ticktimer_228                                   |   125|
|36    |            mor1kx_decode                                              |mor1kx_decode_203                                      |    94|
|37    |            mor1kx_decode_execute_cappuccino                           |mor1kx_decode_execute_cappuccino_204                   |   655|
|38    |            mor1kx_execute_alu                                         |mor1kx_execute_alu_205                                 |   331|
|39    |            mor1kx_execute_ctrl_cappuccino                             |mor1kx_execute_ctrl_cappuccino_206                     |  1522|
|40    |            mor1kx_fetch_cappuccino                                    |mor1kx_fetch_cappuccino_207                            |  7186|
|41    |              \icache_gen.mor1kx_icache                                |mor1kx_icache_219                                      |   288|
|42    |                tag_ram                                                |mor1kx_simple_dpram_sclk__parameterized0_223           |   147|
|43    |                \way_memories[0].way_data_ram                          |mor1kx_simple_dpram_sclk_224                           |     3|
|44    |                \way_memories[1].way_data_ram                          |mor1kx_simple_dpram_sclk_225                           |    26|
|45    |              \immu_gen.mor1kx_immu                                    |mor1kx_immu_220                                        |  6625|
|46    |                \itlb[0].itlb_match_regs                               |mor1kx_true_dpram_sclk_221                             |  3308|
|47    |                \itlb[0].itlb_translate_regs                           |mor1kx_true_dpram_sclk_222                             |  3277|
|48    |            mor1kx_lsu_cappuccino                                      |mor1kx_lsu_cappuccino_208                              |  7071|
|49    |              \dmmu_gen.mor1kx_dmmu                                    |mor1kx_dmmu_214                                        |  6603|
|50    |                \dtlb[0].dtlb_match_regs                               |mor1kx_true_dpram_sclk_217                             |  3320|
|51    |                \dtlb[0].dtlb_translate_regs                           |mor1kx_true_dpram_sclk_218                             |  3280|
|52    |              \store_buffer_gen.mor1kx_store_buffer                    |mor1kx_store_buffer_215                                |   281|
|53    |                fifo_ram                                               |mor1kx_simple_dpram_sclk__parameterized1_216           |   236|
|54    |            mor1kx_rf_cappuccino                                       |mor1kx_rf_cappuccino_209                               |   671|
|55    |              rfa                                                      |mor1kx_simple_dpram_sclk__parameterized2_211           |    33|
|56    |              rfb                                                      |mor1kx_simple_dpram_sclk__parameterized2_212           |    33|
|57    |              \rfspr_gen.rfspr                                         |mor1kx_simple_dpram_sclk__parameterized2_213           |     1|
|58    |            mor1kx_wb_mux_cappuccino                                   |mor1kx_wb_mux_cappuccino_210                           |   115|
|59    |    \gen_cores[1].gen_ctm_stm.u_ctm                                    |osd_ctm_mor1kx_4                                       |  2098|
|60    |      u_ctm                                                            |osd_ctm_188                                            |  2098|
|61    |        u_buffer                                                       |osd_fifo__parameterized0_189                           |  1643|
|62    |        u_packetization                                                |osd_event_packetization_fixedwidth__parameterized0_190 |    47|
|63    |          u_packetization                                              |osd_event_packetization__parameterized0_197            |    47|
|64    |        u_regaccess                                                    |osd_regaccess_layer__parameterized0_191                |   319|
|65    |          u_demux                                                      |osd_regaccess_demux_194                                |   112|
|66    |          u_mux                                                        |ring_router_mux_195                                    |     5|
|67    |          u_regaccess                                                  |osd_regaccess__parameterized1_196                      |   202|
|68    |        u_sample                                                       |osd_tracesample__parameterized0_192                    |    48|
|69    |        u_timestamp                                                    |osd_timestamp_193                                      |    41|
|70    |    \gen_cores[1].gen_ctm_stm.u_stm                                    |osd_stm_mor1kx_5                                       |  1862|
|71    |      u_stm                                                            |osd_stm_178                                            |  1822|
|72    |        u_timestamp                                                    |osd_timestamp_183                                      |    41|
|73    |        u_buffer                                                       |osd_fifo_179                                           |  1352|
|74    |        u_packetization                                                |osd_event_packetization_fixedwidth_180                 |    50|
|75    |          u_packetization                                              |osd_event_packetization_187                            |    50|
|76    |        u_regaccess                                                    |osd_regaccess_layer_181                                |   328|
|77    |          u_demux                                                      |osd_regaccess_demux_184                                |   105|
|78    |          u_mux                                                        |ring_router_mux_185                                    |     5|
|79    |          u_regaccess                                                  |osd_regaccess__parameterized0_186                      |   218|
|80    |        u_sample                                                       |osd_tracesample_182                                    |    48|
|81    |    \gen_cores[1].u_core                                               |mor1kx_module__parameterized0                          | 18739|
|82    |      u_cpu                                                            |mor1kx_146                                             | 18739|
|83    |        mor1kx_cpu                                                     |mor1kx_cpu_147                                         | 18739|
|84    |          \cappuccino.mor1kx_cpu                                       |mor1kx_cpu_cappuccino_148                              | 18739|
|85    |            mor1kx_branch_prediction                                   |mor1kx_branch_prediction_149                           |     2|
|86    |              \branch_predictor_simple.mor1kx_branch_predictor_simple  |mor1kx_branch_predictor_simple_177                     |     2|
|87    |            mor1kx_ctrl_cappuccino                                     |mor1kx_ctrl_cappuccino_150                             |   818|
|88    |              \pcu.mor1kx_pcu                                          |mor1kx_pcu_174                                         |   208|
|89    |              \pic.mor1kx_pic                                          |mor1kx_pic_175                                         |    32|
|90    |              \tt.mor1kx_ticktimer                                     |mor1kx_ticktimer_176                                   |   121|
|91    |            mor1kx_decode                                              |mor1kx_decode_151                                      |    93|
|92    |            mor1kx_decode_execute_cappuccino                           |mor1kx_decode_execute_cappuccino_152                   |   655|
|93    |            mor1kx_execute_alu                                         |mor1kx_execute_alu_153                                 |   331|
|94    |            mor1kx_execute_ctrl_cappuccino                             |mor1kx_execute_ctrl_cappuccino_154                     |  1510|
|95    |            mor1kx_fetch_cappuccino                                    |mor1kx_fetch_cappuccino_155                            |  7227|
|96    |              \icache_gen.mor1kx_icache                                |mor1kx_icache_167                                      |   324|
|97    |                tag_ram                                                |mor1kx_simple_dpram_sclk__parameterized0_171           |   173|
|98    |                \way_memories[0].way_data_ram                          |mor1kx_simple_dpram_sclk_172                           |    35|
|99    |                \way_memories[1].way_data_ram                          |mor1kx_simple_dpram_sclk_173                           |     5|
|100   |              \immu_gen.mor1kx_immu                                    |mor1kx_immu_168                                        |  6626|
|101   |                \itlb[0].itlb_match_regs                               |mor1kx_true_dpram_sclk_169                             |  3307|
|102   |                \itlb[0].itlb_translate_regs                           |mor1kx_true_dpram_sclk_170                             |  3280|
|103   |            mor1kx_lsu_cappuccino                                      |mor1kx_lsu_cappuccino_156                              |  7065|
|104   |              \dmmu_gen.mor1kx_dmmu                                    |mor1kx_dmmu_162                                        |  6633|
|105   |                \dtlb[0].dtlb_match_regs                               |mor1kx_true_dpram_sclk_165                             |  3288|
|106   |                \dtlb[0].dtlb_translate_regs                           |mor1kx_true_dpram_sclk_166                             |  3342|
|107   |              \store_buffer_gen.mor1kx_store_buffer                    |mor1kx_store_buffer_163                                |   258|
|108   |                fifo_ram                                               |mor1kx_simple_dpram_sclk__parameterized1_164           |   217|
|109   |            mor1kx_rf_cappuccino                                       |mor1kx_rf_cappuccino_157                               |   673|
|110   |              rfa                                                      |mor1kx_simple_dpram_sclk__parameterized2_159           |    33|
|111   |              rfb                                                      |mor1kx_simple_dpram_sclk__parameterized2_160           |    33|
|112   |              \rfspr_gen.rfspr                                         |mor1kx_simple_dpram_sclk__parameterized2_161           |     1|
|113   |            mor1kx_wb_mux_cappuccino                                   |mor1kx_wb_mux_cappuccino_158                           |   120|
|114   |    \gen_cores[2].gen_ctm_stm.u_ctm                                    |osd_ctm_mor1kx_6                                       |  2099|
|115   |      u_ctm                                                            |osd_ctm_136                                            |  2099|
|116   |        u_buffer                                                       |osd_fifo__parameterized0_137                           |  1643|
|117   |        u_packetization                                                |osd_event_packetization_fixedwidth__parameterized0_138 |    48|
|118   |          u_packetization                                              |osd_event_packetization__parameterized0_145            |    48|
|119   |        u_regaccess                                                    |osd_regaccess_layer__parameterized0_139                |   319|
|120   |          u_demux                                                      |osd_regaccess_demux_142                                |   112|
|121   |          u_mux                                                        |ring_router_mux_143                                    |     5|
|122   |          u_regaccess                                                  |osd_regaccess__parameterized1_144                      |   202|
|123   |        u_sample                                                       |osd_tracesample__parameterized0_140                    |    48|
|124   |        u_timestamp                                                    |osd_timestamp_141                                      |    41|
|125   |    \gen_cores[2].gen_ctm_stm.u_stm                                    |osd_stm_mor1kx_7                                       |  1863|
|126   |      u_stm                                                            |osd_stm_126                                            |  1823|
|127   |        u_timestamp                                                    |osd_timestamp_131                                      |    41|
|128   |        u_buffer                                                       |osd_fifo_127                                           |  1352|
|129   |        u_packetization                                                |osd_event_packetization_fixedwidth_128                 |    51|
|130   |          u_packetization                                              |osd_event_packetization_135                            |    51|
|131   |        u_regaccess                                                    |osd_regaccess_layer_129                                |   328|
|132   |          u_demux                                                      |osd_regaccess_demux_132                                |   105|
|133   |          u_mux                                                        |ring_router_mux_133                                    |     5|
|134   |          u_regaccess                                                  |osd_regaccess__parameterized0_134                      |   218|
|135   |        u_sample                                                       |osd_tracesample_130                                    |    48|
|136   |    \gen_cores[2].u_core                                               |mor1kx_module__parameterized1                          | 18730|
|137   |      u_cpu                                                            |mor1kx_95                                              | 18730|
|138   |        mor1kx_cpu                                                     |mor1kx_cpu_96                                          | 18730|
|139   |          \cappuccino.mor1kx_cpu                                       |mor1kx_cpu_cappuccino_97                               | 18730|
|140   |            mor1kx_branch_prediction                                   |mor1kx_branch_prediction_98                            |     2|
|141   |              \branch_predictor_simple.mor1kx_branch_predictor_simple  |mor1kx_branch_predictor_simple_125                     |     2|
|142   |            mor1kx_ctrl_cappuccino                                     |mor1kx_ctrl_cappuccino_99                              |   851|
|143   |              \pcu.mor1kx_pcu                                          |mor1kx_pcu_122                                         |   214|
|144   |              \pic.mor1kx_pic                                          |mor1kx_pic_123                                         |    32|
|145   |              \tt.mor1kx_ticktimer                                     |mor1kx_ticktimer_124                                   |   193|
|146   |            mor1kx_decode                                              |mor1kx_decode                                          |    93|
|147   |            mor1kx_decode_execute_cappuccino                           |mor1kx_decode_execute_cappuccino_100                   |   650|
|148   |            mor1kx_execute_alu                                         |mor1kx_execute_alu_101                                 |   331|
|149   |            mor1kx_execute_ctrl_cappuccino                             |mor1kx_execute_ctrl_cappuccino_102                     |  1478|
|150   |            mor1kx_fetch_cappuccino                                    |mor1kx_fetch_cappuccino_103                            |  7224|
|151   |              \icache_gen.mor1kx_icache                                |mor1kx_icache_115                                      |   320|
|152   |                tag_ram                                                |mor1kx_simple_dpram_sclk__parameterized0_119           |   170|
|153   |                \way_memories[0].way_data_ram                          |mor1kx_simple_dpram_sclk_120                           |    35|
|154   |                \way_memories[1].way_data_ram                          |mor1kx_simple_dpram_sclk_121                           |     5|
|155   |              \immu_gen.mor1kx_immu                                    |mor1kx_immu_116                                        |  6625|
|156   |                \itlb[0].itlb_match_regs                               |mor1kx_true_dpram_sclk_117                             |  3308|
|157   |                \itlb[0].itlb_translate_regs                           |mor1kx_true_dpram_sclk_118                             |  3278|
|158   |            mor1kx_lsu_cappuccino                                      |mor1kx_lsu_cappuccino_104                              |  7063|
|159   |              \dmmu_gen.mor1kx_dmmu                                    |mor1kx_dmmu_110                                        |  6633|
|160   |                \dtlb[0].dtlb_match_regs                               |mor1kx_true_dpram_sclk_113                             |  3281|
|161   |                \dtlb[0].dtlb_translate_regs                           |mor1kx_true_dpram_sclk_114                             |  3349|
|162   |              \store_buffer_gen.mor1kx_store_buffer                    |mor1kx_store_buffer_111                                |   258|
|163   |                fifo_ram                                               |mor1kx_simple_dpram_sclk__parameterized1_112           |   217|
|164   |            mor1kx_rf_cappuccino                                       |mor1kx_rf_cappuccino_105                               |   673|
|165   |              rfa                                                      |mor1kx_simple_dpram_sclk__parameterized2_107           |    33|
|166   |              rfb                                                      |mor1kx_simple_dpram_sclk__parameterized2_108           |    33|
|167   |              \rfspr_gen.rfspr                                         |mor1kx_simple_dpram_sclk__parameterized2_109           |     1|
|168   |            mor1kx_wb_mux_cappuccino                                   |mor1kx_wb_mux_cappuccino_106                           |   120|
|169   |    \gen_cores[3].gen_ctm_stm.u_ctm                                    |osd_ctm_mor1kx_8                                       |  2090|
|170   |      u_ctm                                                            |osd_ctm                                                |  2090|
|171   |        u_buffer                                                       |osd_fifo__parameterized0                               |  1484|
|172   |        u_packetization                                                |osd_event_packetization_fixedwidth__parameterized0     |    46|
|173   |          u_packetization                                              |osd_event_packetization__parameterized0                |    46|
|174   |        u_regaccess                                                    |osd_regaccess_layer__parameterized0                    |   311|
|175   |          u_demux                                                      |osd_regaccess_demux_93                                 |   106|
|176   |          u_mux                                                        |ring_router_mux_94                                     |     6|
|177   |          u_regaccess                                                  |osd_regaccess__parameterized1                          |   199|
|178   |        u_sample                                                       |osd_tracesample__parameterized0                        |   192|
|179   |        u_timestamp                                                    |osd_timestamp_92                                       |    57|
|180   |    \gen_cores[3].gen_ctm_stm.u_stm                                    |osd_stm_mor1kx_9                                       |  1855|
|181   |      u_stm                                                            |osd_stm                                                |  1815|
|182   |        u_timestamp                                                    |osd_timestamp                                          |    41|
|183   |        u_buffer                                                       |osd_fifo                                               |  1352|
|184   |        u_packetization                                                |osd_event_packetization_fixedwidth                     |    51|
|185   |          u_packetization                                              |osd_event_packetization                                |    51|
|186   |        u_regaccess                                                    |osd_regaccess_layer                                    |   320|
|187   |          u_demux                                                      |osd_regaccess_demux_90                                 |   100|
|188   |          u_mux                                                        |ring_router_mux_91                                     |     5|
|189   |          u_regaccess                                                  |osd_regaccess__parameterized0                          |   215|
|190   |        u_sample                                                       |osd_tracesample                                        |    48|
|191   |    \gen_cores[3].u_core                                               |mor1kx_module__parameterized2                          | 18840|
|192   |      u_cpu                                                            |mor1kx                                                 | 18840|
|193   |        mor1kx_cpu                                                     |mor1kx_cpu                                             | 18840|
|194   |          \cappuccino.mor1kx_cpu                                       |mor1kx_cpu_cappuccino                                  | 18840|
|195   |            mor1kx_branch_prediction                                   |mor1kx_branch_prediction                               |     2|
|196   |              \branch_predictor_simple.mor1kx_branch_predictor_simple  |mor1kx_branch_predictor_simple                         |     2|
|197   |            mor1kx_ctrl_cappuccino                                     |mor1kx_ctrl_cappuccino                                 |   754|
|198   |              \pcu.mor1kx_pcu                                          |mor1kx_pcu                                             |   210|
|199   |              \pic.mor1kx_pic                                          |mor1kx_pic                                             |    32|
|200   |              \tt.mor1kx_ticktimer                                     |mor1kx_ticktimer                                       |   159|
|201   |            mor1kx_decode_execute_cappuccino                           |mor1kx_decode_execute_cappuccino                       |   664|
|202   |            mor1kx_execute_alu                                         |mor1kx_execute_alu                                     |   332|
|203   |            mor1kx_execute_ctrl_cappuccino                             |mor1kx_execute_ctrl_cappuccino                         |  1654|
|204   |            mor1kx_fetch_cappuccino                                    |mor1kx_fetch_cappuccino                                |  7336|
|205   |              \icache_gen.mor1kx_icache                                |mor1kx_icache                                          |   289|
|206   |                tag_ram                                                |mor1kx_simple_dpram_sclk__parameterized0               |   139|
|207   |                \way_memories[0].way_data_ram                          |mor1kx_simple_dpram_sclk                               |     3|
|208   |                \way_memories[1].way_data_ram                          |mor1kx_simple_dpram_sclk_89                            |    37|
|209   |              \immu_gen.mor1kx_immu                                    |mor1kx_immu                                            |  6681|
|210   |                \itlb[0].itlb_match_regs                               |mor1kx_true_dpram_sclk_87                              |  3383|
|211   |                \itlb[0].itlb_translate_regs                           |mor1kx_true_dpram_sclk_88                              |  3260|
|212   |            mor1kx_lsu_cappuccino                                      |mor1kx_lsu_cappuccino                                  |  7093|
|213   |              \dmmu_gen.mor1kx_dmmu                                    |mor1kx_dmmu                                            |  6589|
|214   |                \dtlb[0].dtlb_match_regs                               |mor1kx_true_dpram_sclk                                 |  3309|
|215   |                \dtlb[0].dtlb_translate_regs                           |mor1kx_true_dpram_sclk_86                              |  3277|
|216   |              \store_buffer_gen.mor1kx_store_buffer                    |mor1kx_store_buffer                                    |   331|
|217   |                fifo_ram                                               |mor1kx_simple_dpram_sclk__parameterized1               |   269|
|218   |            mor1kx_rf_cappuccino                                       |mor1kx_rf_cappuccino                                   |   671|
|219   |              rfa                                                      |mor1kx_simple_dpram_sclk__parameterized2               |    33|
|220   |              rfb                                                      |mor1kx_simple_dpram_sclk__parameterized2_84            |    33|
|221   |              \rfspr_gen.rfspr                                         |mor1kx_simple_dpram_sclk__parameterized2_85            |     1|
|222   |            mor1kx_wb_mux_cappuccino                                   |mor1kx_wb_mux_cappuccino                               |   102|
|223   |    \gen_debug_ring.u_debug_ring_segment                               |debug_ring_expand                                      |  1497|
|224   |      \gen_router[0].u_router                                          |ring_router                                            |   147|
|225   |        u_buffer0                                                      |dii_buffer_78                                          |    39|
|226   |        u_buffer1                                                      |dii_buffer_79                                          |    38|
|227   |        u_demux0                                                       |ring_router_demux_80                                   |     7|
|228   |        u_demux1                                                       |ring_router_demux_81                                   |     7|
|229   |        u_mux_local                                                    |ring_router_mux_rr_82                                  |    28|
|230   |        u_mux_ring0                                                    |ring_router_mux_83                                     |    28|
|231   |      \gen_router[1].u_router                                          |ring_router_16                                         |   150|
|232   |        u_buffer0                                                      |dii_buffer_72                                          |    40|
|233   |        u_buffer1                                                      |dii_buffer_73                                          |    38|
|234   |        u_demux0                                                       |ring_router_demux_74                                   |     9|
|235   |        u_demux1                                                       |ring_router_demux_75                                   |     9|
|236   |        u_mux_local                                                    |ring_router_mux_rr_76                                  |    28|
|237   |        u_mux_ring0                                                    |ring_router_mux_77                                     |    26|
|238   |      \gen_router[2].u_router                                          |ring_router_17                                         |   147|
|239   |        u_buffer0                                                      |dii_buffer_66                                          |    39|
|240   |        u_buffer1                                                      |dii_buffer_67                                          |    38|
|241   |        u_demux0                                                       |ring_router_demux_68                                   |     7|
|242   |        u_demux1                                                       |ring_router_demux_69                                   |     7|
|243   |        u_mux_local                                                    |ring_router_mux_rr_70                                  |    28|
|244   |        u_mux_ring0                                                    |ring_router_mux_71                                     |    28|
|245   |      \gen_router[3].u_router                                          |ring_router_18                                         |   147|
|246   |        u_buffer0                                                      |dii_buffer_60                                          |    39|
|247   |        u_buffer1                                                      |dii_buffer_61                                          |    38|
|248   |        u_demux0                                                       |ring_router_demux_62                                   |     7|
|249   |        u_demux1                                                       |ring_router_demux_63                                   |     7|
|250   |        u_mux_local                                                    |ring_router_mux_rr_64                                  |    28|
|251   |        u_mux_ring0                                                    |ring_router_mux_65                                     |    28|
|252   |      \gen_router[4].u_router                                          |ring_router_19                                         |   147|
|253   |        u_buffer0                                                      |dii_buffer_54                                          |    39|
|254   |        u_buffer1                                                      |dii_buffer_55                                          |    38|
|255   |        u_demux0                                                       |ring_router_demux_56                                   |     7|
|256   |        u_demux1                                                       |ring_router_demux_57                                   |     7|
|257   |        u_mux_local                                                    |ring_router_mux_rr_58                                  |    28|
|258   |        u_mux_ring0                                                    |ring_router_mux_59                                     |    28|
|259   |      \gen_router[5].u_router                                          |ring_router_20                                         |   147|
|260   |        u_buffer0                                                      |dii_buffer_48                                          |    39|
|261   |        u_buffer1                                                      |dii_buffer_49                                          |    38|
|262   |        u_demux0                                                       |ring_router_demux_50                                   |     7|
|263   |        u_demux1                                                       |ring_router_demux_51                                   |     7|
|264   |        u_mux_local                                                    |ring_router_mux_rr_52                                  |    28|
|265   |        u_mux_ring0                                                    |ring_router_mux_53                                     |    28|
|266   |      \gen_router[6].u_router                                          |ring_router_21                                         |   147|
|267   |        u_buffer0                                                      |dii_buffer_42                                          |    39|
|268   |        u_buffer1                                                      |dii_buffer_43                                          |    38|
|269   |        u_demux0                                                       |ring_router_demux_44                                   |     7|
|270   |        u_demux1                                                       |ring_router_demux_45                                   |     7|
|271   |        u_mux_local                                                    |ring_router_mux_rr_46                                  |    28|
|272   |        u_mux_ring0                                                    |ring_router_mux_47                                     |    28|
|273   |      \gen_router[7].u_router                                          |ring_router_22                                         |   150|
|274   |        u_buffer0                                                      |dii_buffer_36                                          |    40|
|275   |        u_buffer1                                                      |dii_buffer_37                                          |    38|
|276   |        u_demux0                                                       |ring_router_demux_38                                   |     9|
|277   |        u_demux1                                                       |ring_router_demux_39                                   |     9|
|278   |        u_mux_local                                                    |ring_router_mux_rr_40                                  |    28|
|279   |        u_mux_ring0                                                    |ring_router_mux_41                                     |    26|
|280   |      \gen_router[8].u_router                                          |ring_router_23                                         |   150|
|281   |        u_buffer0                                                      |dii_buffer_30                                          |    40|
|282   |        u_buffer1                                                      |dii_buffer_31                                          |    38|
|283   |        u_demux0                                                       |ring_router_demux_32                                   |     9|
|284   |        u_demux1                                                       |ring_router_demux_33                                   |     9|
|285   |        u_mux_local                                                    |ring_router_mux_rr_34                                  |    28|
|286   |        u_mux_ring0                                                    |ring_router_mux_35                                     |    26|
|287   |      \gen_router[9].u_router                                          |ring_router_24                                         |   165|
|288   |        u_buffer0                                                      |dii_buffer_25                                          |    44|
|289   |        u_buffer1                                                      |dii_buffer_26                                          |    50|
|290   |        u_demux0                                                       |ring_router_demux                                      |     7|
|291   |        u_demux1                                                       |ring_router_demux_27                                   |     7|
|292   |        u_mux_local                                                    |ring_router_mux_rr_28                                  |    29|
|293   |        u_mux_ring0                                                    |ring_router_mux_29                                     |    28|
|294   |    \gen_dem_uart.u_dem_uart                                           |osd_dem_uart_wb                                        |   392|
|295   |      u_16550                                                          |osd_dem_uart_16550                                     |    45|
|296   |      u_uart_emul                                                      |osd_dem_uart                                           |   347|
|297   |        u_regaccess                                                    |osd_regaccess_layer__parameterized1                    |   330|
|298   |          u_demux                                                      |osd_regaccess_demux_14                                 |   116|
|299   |          u_mux                                                        |ring_router_mux_15                                     |     8|
|300   |          u_regaccess                                                  |osd_regaccess__parameterized2                          |   206|
|301   |    \gen_mam_dm_wb.u_mam_dm_wb                                         |osd_mam_wb                                             |   818|
|302   |      u_mam                                                            |osd_mam                                                |   610|
|303   |        u_regaccess                                                    |osd_regaccess_layer__parameterized2                    |   421|
|304   |          u_demux                                                      |osd_regaccess_demux                                    |   190|
|305   |          u_mux                                                        |ring_router_mux                                        |    31|
|306   |          u_regaccess                                                  |osd_regaccess__parameterized3                          |   200|
|307   |      u_mam_wb_if                                                      |osd_mam_wb_if                                          |   208|
|308   |    \gen_mam_wb_adapter.u_mam_wb_adapter_dm                            |mam_wb_adapter                                         |    67|
|309   |    u_bus                                                              |wb_bus_b3                                              |   678|
|310   |      u_mux                                                            |wb_mux                                                 |   678|
|311   |    u_na                                                               |networkadapter_ct                                      |   652|
|312   |      u_dma                                                            |lisnoc_dma                                             |   489|
|313   |        ctrl_initiator                                                 |lisnoc_dma_initiator                                   |   353|
|314   |          u_nocreq                                                     |lisnoc_dma_initiator_nocreq                            |   213|
|315   |          u_wbreq                                                      |lisnoc_dma_initiator_wbreq                             |   140|
|316   |        request_table                                                  |lisnoc_dma_request_table                               |   135|
|317   |      u_mpbuffer                                                       |mpbuffer_wb                                            |   123|
|318   |        u_buffer                                                       |mpbuffer                                               |   123|
|319   |          \genblk2[0].u_endpoint                                       |mpbuffer_endpoint                                      |    61|
|320   |            u_packetbuffer_out                                         |noc_buffer_13                                          |    49|
|321   |          \genblk2[1].u_endpoint                                       |mpbuffer_endpoint_12                                   |    62|
|322   |            u_packetbuffer_out                                         |noc_buffer                                             |    50|
|323   |      u_mux0                                                           |noc_mux                                                |    15|
|324   |      u_mux1                                                           |noc_mux_10                                             |     5|
|325   |      u_outbuffer0                                                     |noc_buffer__parameterized0                             |     9|
|326   |      u_outbuffer1                                                     |noc_buffer__parameterized0_11                          |    11|
|327   |  u_debuginterface                                                     |debug_interface                                        |   587|
|328   |    u_him                                                              |osd_him                                                |   171|
|329   |      u_egress_buffer                                                  |dii_buffer__parameterized0                             |    98|
|330   |      u_ingress_buffer                                                 |dii_buffer__parameterized0_3                           |    58|
|331   |    u_ring_router_gateway                                              |ring_router_gateway                                    |   201|
|332   |      u_buffer0                                                        |dii_buffer                                             |    39|
|333   |      u_buffer1                                                        |dii_buffer_0                                           |    37|
|334   |      u_demux0                                                         |ring_router_gateway_demux                              |    16|
|335   |      u_demux1                                                         |ring_router_gateway_demux_1                            |    17|
|336   |      u_mux_ext                                                        |ring_router_mux_rr                                     |    28|
|337   |      u_mux_local                                                      |ring_router_mux_rr_2                                   |    45|
|338   |      u_mux_ring0                                                      |ring_router_gateway_mux                                |    19|
|339   |    u_scm                                                              |osd_scm                                                |   215|
|340   |      u_regaccess                                                      |osd_regaccess                                          |   213|
|341   |  u_glip                                                               |glip_uart_toplevel                                     |  1287|
|342   |    u_control                                                          |glip_uart_control                                      |   229|
|343   |      u_creditor                                                       |creditor                                               |    67|
|344   |      u_debtor                                                         |debtor                                                 |    64|
|345   |      u_egress                                                         |glip_uart_control_egress                               |    26|
|346   |      u_ingress                                                        |glip_uart_control_ingress                              |    22|
|347   |    u_egress_cdc                                                       |fifo_dualclock_fwft__parameterized0                    |   499|
|348   |      u_fifo                                                           |fifo_dualclock_standard__parameterized0                |   474|
|349   |    u_egress_downscale                                                 |glip_downscale                                         |    18|
|350   |    u_ingress_buffer                                                   |fifo_singleclock_fwft                                  |   111|
|351   |      u_fifo                                                           |fifo_singleclock_standard                              |    72|
|352   |    u_ingress_cdc                                                      |fifo_dualclock_fwft                                    |   105|
|353   |      u_fifo                                                           |fifo_dualclock_standard                                |    81|
|354   |    u_ingress_upscale                                                  |glip_upscale                                           |     9|
|355   |    u_receive                                                          |glip_uart_receive                                      |   182|
|356   |    u_transmit                                                         |glip_uart_transmit                                     |   129|
|357   |  u_wb2axi_ddr                                                         |wb2axi                                                 |     3|
+------+-----------------------------------------------------------------------+-------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:00 ; elapsed = 00:04:40 . Memory (MB): peak = 2417.840 ; gain = 767.375 ; free physical = 3575 ; free virtual = 33739
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 470 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:42 ; elapsed = 00:04:28 . Memory (MB): peak = 2417.840 ; gain = 360.125 ; free physical = 7142 ; free virtual = 37306
Synthesis Optimization Complete : Time (s): cpu = 00:04:01 ; elapsed = 00:04:42 . Memory (MB): peak = 2417.840 ; gain = 767.375 ; free physical = 7149 ; free virtual = 37306
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7407 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2461.941 ; gain = 0.000 ; free physical = 7044 ; free virtual = 37200
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 68 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 63 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
676 Infos, 239 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:13 ; elapsed = 00:04:55 . Memory (MB): peak = 2461.941 ; gain = 1024.551 ; free physical = 7233 ; free virtual = 37390
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2461.941 ; gain = 0.000 ; free physical = 7233 ; free virtual = 37390
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/media/lucas/LINUXPROG/VivadoProjects/optimsoc_4_Cores/optimsoc4_div_perf_counter2/synth-vivado/optimsoc_examples_compute_tile_nexys4ddr_0.runs/synth_1/compute_tile_dm_nexys4.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2485.953 ; gain = 24.012 ; free physical = 7218 ; free virtual = 37388
INFO: [runtcl-4] Executing : report_utilization -file compute_tile_dm_nexys4_utilization_synth.rpt -pb compute_tile_dm_nexys4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 28 11:31:10 2019...
