

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
48ee291539b408e0e2d2a8cd96b73cf4  /home/jiwei/saws2/gpu_local_barrier/sat_rk
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=sat_rk.cu
self exe links to: /home/jiwei/saws2/gpu_local_barrier/sat_rk
Running md5sum using "md5sum /home/jiwei/saws2/gpu_local_barrier/sat_rk "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/jiwei/saws2/gpu_local_barrier/sat_rk > _cuobjdump_complete_output_m2mK01"
Parsing file _cuobjdump_complete_output_m2mK01
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: sat_rk.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: sat_rk.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z3satPiS_iii : hostFun 0x0x401336, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_32291_33_non_const_s28" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z3satPiS_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3satPiS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z3satPiS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3satPiS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z3satPiS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3satPiS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3satPiS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z3satPiS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x080 (_1.ptx:78) @%p1 bra $Lt_0_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:102) ld.param.s32 %r12, [__cudaparm__Z3satPiS_iii_rowsTotal];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c0 (_1.ptx:88) bra.uni $Lt_0_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:102) ld.param.s32 %r12, [__cudaparm__Z3satPiS_iii_rowsTotal];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x148 (_1.ptx:112) @%p2 bra $Lt_0_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f0 (_1.ptx:401) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x150 (_1.ptx:113) bra.uni $LBB39__Z3satPiS_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f0 (_1.ptx:401) exit;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) @%p3 bra $Lt_0_18690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f0 (_1.ptx:401) exit;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a8 (_1.ptx:127) bra.uni $LBB39__Z3satPiS_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f0 (_1.ptx:401) exit;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x210 (_1.ptx:144) @%p4 bra $LBB39__Z3satPiS_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f0 (_1.ptx:401) exit;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x240 (_1.ptx:151) @%p5 bra $Lt_0_24066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c8 (_1.ptx:394) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x290 (_1.ptx:161) @%p8 bra $Lt_0_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x390 (_1.ptx:202) mov.u32 %r68, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2b0 (_1.ptx:165) @%p9 bra $Lt_0_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x390 (_1.ptx:202) mov.u32 %r68, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x308 (_1.ptx:176) @%p10 bra $Lt_0_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x380 (_1.ptx:198) mov.s32 %r67, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x368 (_1.ptx:191) bra.uni $Lt_0_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x380 (_1.ptx:198) mov.s32 %r67, 1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3d8 (_1.ptx:211) @%p13 bra $Lt_0_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e8 (_1.ptx:252) and.b32 %r86, %r52, %r71;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x418 (_1.ptx:219) @%p14 bra $Lt_0_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e8 (_1.ptx:252) and.b32 %r86, %r52, %r71;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x498 (_1.ptx:235) @%p15 bra $Lt_0_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d8 (_1.ptx:248) mov.s32 %r85, 1;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4c8 (_1.ptx:242) bra.uni $Lt_0_23042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d8 (_1.ptx:248) mov.s32 %r85, 1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x500 (_1.ptx:255) @%p16 bra $Lt_0_27138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x608 (_1.ptx:294) and.b32 %r101, %r51, %r70;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x540 (_1.ptx:264) @%p17 bra $Lt_0_27138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x608 (_1.ptx:294) and.b32 %r101, %r51, %r70;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x560 (_1.ptx:268) @%p18 bra $Lt_0_27138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x608 (_1.ptx:294) and.b32 %r101, %r51, %r70;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x620 (_1.ptx:297) @%p19 bra $Lt_0_24066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c8 (_1.ptx:394) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x690 (_1.ptx:311) @%p28 bra $Lt_0_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x728 (_1.ptx:332) mov.s32 %r116, 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x758 (_1.ptx:338) @%p30 bra $Lt_0_25090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (_1.ptx:351) mov.s32 %r123, 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x7e0 (_1.ptx:357) @%p32 bra $Lt_0_25602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x858 (_1.ptx:374) and.b32 %r131, %r117, %r124;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x870 (_1.ptx:377) @%p33 bra $Lt_0_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b8 (_1.ptx:389) mov.s32 %r134, 1;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x8e8 (_1.ptx:398) @%p34 bra $Lt_0_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f0 (_1.ptx:401) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z3satPiS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3satPiS_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_DaqPQd"
Running: cat _ptx_DaqPQd | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_lT3UGp
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_lT3UGp --output-file  /dev/null 2> _ptx_DaqPQdinfo"
GPGPU-Sim PTX: Kernel '_Z3satPiS_iii' : regs=18, lmem=0, smem=1024, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_DaqPQd _ptx2_lT3UGp _ptx_DaqPQdinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.

GPGPU-Sim PTX: cudaLaunch for 0x0x401336 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z3satPiS_iii' to stream 0, gridDim= (4,1,1) blockDim = (16,16,1) 
kernel '_Z3satPiS_iii' transfer to GPU hardware scheduler
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue


GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue


GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z3satPiS_iii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z3satPiS_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z3satPiS_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z3satPiS_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 1024 (ipc= 2.0) sim_rate=1024 (inst/sec) elapsed = 0:0:00:01 / Thu Jan 21 08:42:22 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1856,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z3satPiS_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1862,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z3satPiS_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1868,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z3satPiS_iii').
GPGPU-Sim PTX: WARNING (_1.ptx:301) ** reading undefined register '%p23' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,0,0) tid=(5,15,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,0,0) tid=(14,2,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27216,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z3satPiS_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z3satPiS_iii' finished on shader 1.
kernel_name = _Z3satPiS_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 27217
gpu_sim_insn = 247427
gpu_ipc =       9.0909
gpu_tot_sim_cycle = 27217
gpu_tot_sim_insn = 247427
gpu_tot_ipc =       9.0909
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 28
gpu_total_sim_rate=247427

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8216
	L1I_total_cache_misses = 197
	L1I_total_cache_miss_rate = 0.0240
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1217, Miss = 287, Miss_rate = 0.236, Pending_hits = 166, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1217
	L1D_total_cache_misses = 287
	L1D_total_cache_miss_rate = 0.2358
	L1D_total_cache_pending_hits = 166
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.023
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 484
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.0661
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 271
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 452
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8019
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 197
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 460800
gpgpu_n_tot_w_icount = 14400
gpgpu_n_stall_shd_mem = 490
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 271
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 4
gpgpu_n_load_insn  = 961
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 20237
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 490
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:157	W0_Idle:22749	W0_Scoreboard:28328	W1:1556	W2:2896	W3:292	W4:40	W5:264	W6:40	W7:264	W8:40	W9:264	W10:40	W11:264	W12:40	W13:264	W14:40	W15:276	W16:28	W17:252	W18:28	W19:252	W20:28	W21:252	W22:28	W23:252	W24:28	W25:252	W26:28	W27:252	W28:28	W29:56	W30:700	W31:28	W32:5328
traffic_breakdown_coretomem[CONST_ACC_R] = 32 {8:4,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2168 {8:271,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 240 {8:30,}
traffic_breakdown_memtocore[CONST_ACC_R] = 288 {72:4,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36856 {136:271,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 4080 {136:30,}
maxmrqlatency = 6 
maxdqlatency = 0 
maxmflatency = 275 
averagemflatency = 155 
max_icnt2mem_latency = 15 
max_icnt2sh_latency = 27216 
mrq_lat_table:55 	0 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	511 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	561 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	132 	89 	54 	0 	0 	0 	0 	0 	0 	8 	82 	166 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       631      4038         0         0      9235     14519      5838     11279         0         0         0         0         0         0         0         0 
dram[1]:      1476      4649         0         0     10103     15404      6699     12150         0         0         0         0         0         0         0         0 
dram[2]:      2179      1804         0         0     10984      5563      7794     13038         0         0         0         0         0         0         0         0 
dram[3]:      2806         0         0         0     11854      6404      8662     13916         0         0         0         0         0         0         0         0 
dram[4]:      3147         0         0         0     12741      7500      9531     14815         0         0         0         0         0         0         0         0 
dram[5]:      3715         0         0         0     13619      8366     10399     15699         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan  1.000000  1.000000  4.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan  1.000000  1.000000  4.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  2.000000      -nan      -nan  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan  1.000000  2.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan  1.000000  2.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 67/35 = 1.914286
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         1         1         2         1         0         0         0         0         0         0         0         0 
dram[1]:         2         2         0         0         1         1         2         1         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0         1         2         2         1         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         0         1         2         2         1         0         0         0         0         0         0         0         0 
dram[4]:         2         0         0         0         1         2         1         1         0         0         0         0         0         0         0         0 
dram[5]:         2         0         0         0         1         2         1         1         0         0         0         0         0         0         0         0 
total reads: 51
min_bank_accesses = 0!
chip skew: 10/7 = 1.43
number of total write accesses:
dram[0]:         0         0         0         0         0         0         2         1         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         2         1         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         2         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         2         1         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         1         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         1         1         0         0         0         0         0         0         0         0 
total reads: 16
min_bank_accesses = 0!
chip skew: 3/2 = 1.50
average mf latency per bank:
dram[0]:        362         0    none      none         268       268      2388      2484    none      none      none      none      none      none      none      none  
dram[1]:          0         0    none      none         268       267      2391      2417    none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none         268       263      2462      2460    none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none         267       263      2351      2442    none      none      none      none      none      none      none      none  
dram[4]:          0    none      none      none         268       263      2393      2458    none      none      none      none      none      none      none      none  
dram[5]:          0    none      none      none         268       263      2369      2396    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       268       268       251       252         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       268       267       252       252         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       268       268       252       252         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       267       268       252       251         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       268       268       252       252         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       268       268       252       252         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35926 n_nop=35893 n_act=8 n_pre=2 n_req=13 n_rd=20 n_write=3 bw_util=0.00128
n_activity=385 dram_eff=0.1195
bk0: 6a 35854i bk1: 4a 35905i bk2: 0a 35928i bk3: 0a 35928i bk4: 2a 35912i bk5: 2a 35910i bk6: 4a 35889i bk7: 2a 35901i bk8: 0a 35922i bk9: 0a 35923i bk10: 0a 35926i bk11: 0a 35926i bk12: 0a 35926i bk13: 0a 35926i bk14: 0a 35926i bk15: 0a 35926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000361855
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35926 n_nop=35899 n_act=6 n_pre=0 n_req=12 n_rd=18 n_write=3 bw_util=0.001169
n_activity=296 dram_eff=0.1419
bk0: 4a 35906i bk1: 4a 35907i bk2: 0a 35927i bk3: 0a 35928i bk4: 2a 35912i bk5: 2a 35910i bk6: 4a 35888i bk7: 2a 35901i bk8: 0a 35922i bk9: 0a 35923i bk10: 0a 35926i bk11: 0a 35926i bk12: 0a 35926i bk13: 0a 35926i bk14: 0a 35926i bk15: 0a 35926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00038969
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35926 n_nop=35897 n_act=6 n_pre=0 n_req=13 n_rd=20 n_write=3 bw_util=0.00128
n_activity=311 dram_eff=0.1479
bk0: 4a 35906i bk1: 4a 35906i bk2: 0a 35925i bk3: 0a 35927i bk4: 2a 35911i bk5: 4a 35905i bk6: 4a 35888i bk7: 2a 35902i bk8: 0a 35924i bk9: 0a 35925i bk10: 0a 35926i bk11: 0a 35926i bk12: 0a 35926i bk13: 0a 35926i bk14: 0a 35926i bk15: 0a 35927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000361855
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35926 n_nop=35902 n_act=5 n_pre=0 n_req=11 n_rd=16 n_write=3 bw_util=0.001058
n_activity=256 dram_eff=0.1484
bk0: 4a 35906i bk1: 0a 35927i bk2: 0a 35927i bk3: 0a 35928i bk4: 2a 35911i bk5: 4a 35905i bk6: 4a 35889i bk7: 2a 35902i bk8: 0a 35923i bk9: 0a 35925i bk10: 0a 35926i bk11: 0a 35926i bk12: 0a 35926i bk13: 0a 35926i bk14: 0a 35926i bk15: 0a 35926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000361855
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35926 n_nop=35905 n_act=5 n_pre=0 n_req=9 n_rd=14 n_write=2 bw_util=0.0008907
n_activity=230 dram_eff=0.1391
bk0: 4a 35906i bk1: 0a 35927i bk2: 0a 35927i bk3: 0a 35928i bk4: 2a 35911i bk5: 4a 35905i bk6: 2a 35903i bk7: 2a 35902i bk8: 0a 35923i bk9: 0a 35925i bk10: 0a 35926i bk11: 0a 35926i bk12: 0a 35926i bk13: 0a 35926i bk14: 0a 35926i bk15: 0a 35926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00038969
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35926 n_nop=35905 n_act=5 n_pre=0 n_req=9 n_rd=14 n_write=2 bw_util=0.0008907
n_activity=230 dram_eff=0.1391
bk0: 4a 35906i bk1: 0a 35927i bk2: 0a 35927i bk3: 0a 35928i bk4: 2a 35911i bk5: 4a 35905i bk6: 2a 35903i bk7: 2a 35902i bk8: 0a 35923i bk9: 0a 35925i bk10: 0a 35926i bk11: 0a 35926i bk12: 0a 35926i bk13: 0a 35926i bk14: 0a 35926i bk15: 0a 35926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00038969

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 6, Miss_rate = 0.078, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[1]: Access = 35, Miss = 4, Miss_rate = 0.114, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 70, Miss = 5, Miss_rate = 0.071, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 35, Miss = 4, Miss_rate = 0.114, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 67, Miss = 5, Miss_rate = 0.075, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 39, Miss = 5, Miss_rate = 0.128, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 66, Miss = 5, Miss_rate = 0.076, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 34, Miss = 3, Miss_rate = 0.088, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 35, Miss = 4, Miss_rate = 0.114, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 34, Miss = 3, Miss_rate = 0.088, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 35, Miss = 4, Miss_rate = 0.114, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 34, Miss = 3, Miss_rate = 0.088, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 561
L2_total_cache_misses = 51
L2_total_cache_miss_rate = 0.0909
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 242
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 18
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1773
icnt_total_pkts_simt_to_mem=817
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.074
	minimum = 6
	maximum = 54
Network latency average = 9.92692
	minimum = 6
	maximum = 54
Slowest packet = 634
Flit latency average = 11.112
	minimum = 6
	maximum = 50
Slowest flit = 1477
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00152682
	minimum = 0 (at node 0)
	maximum = 0.020061 (at node 1)
Accepted packet rate average = 0.00152682
	minimum = 0 (at node 0)
	maximum = 0.020061 (at node 1)
Injected flit rate average = 0.00352449
	minimum = 0 (at node 0)
	maximum = 0.0294669 (at node 1)
Accepted flit rate average= 0.00352449
	minimum = 0 (at node 0)
	maximum = 0.0626079 (at node 1)
Injected packet length average = 2.30838
Accepted packet length average = 2.30838
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.074 (1 samples)
	minimum = 6 (1 samples)
	maximum = 54 (1 samples)
Network latency average = 9.92692 (1 samples)
	minimum = 6 (1 samples)
	maximum = 54 (1 samples)
Flit latency average = 11.112 (1 samples)
	minimum = 6 (1 samples)
	maximum = 50 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00152682 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.020061 (1 samples)
Accepted packet rate average = 0.00152682 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.020061 (1 samples)
Injected flit rate average = 0.00352449 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0294669 (1 samples)
Accepted flit rate average = 0.00352449 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0626079 (1 samples)
Injected packet size average = 2.30838 (1 samples)
Accepted packet size average = 2.30838 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 247427 (inst/sec)
gpgpu_simulation_rate = 27217 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401336 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z3satPiS_iii' to stream 0, gridDim= (4,1,1) blockDim = (16,16,1) 
kernel '_Z3satPiS_iii' transfer to GPU hardware scheduler
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue


GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue


GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z3satPiS_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,27217)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z3satPiS_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,27217)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z3satPiS_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,27217)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z3satPiS_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,27217)
GPGPU-Sim uArch: cycles simulated: 28217  inst.: 272035 (ipc=24.6) sim_rate=136017 (inst/sec) elapsed = 0:0:00:02 / Thu Jan 21 08:42:24 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1219,27217), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z3satPiS_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1226,27217), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z3satPiS_iii').
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,0,0) tid=(15,8,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,0,0) tid=(4,2,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,0,0) tid=(11,3,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(1,0,0) tid=(6,11,0)
GPGPU-Sim uArch: cycles simulated: 44717  inst.: 594672 (ipc=19.8) sim_rate=198224 (inst/sec) elapsed = 0:0:00:03 / Thu Jan 21 08:42:25 2016
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,0,0) tid=(1,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24861,27217), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z3satPiS_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (27201,27217), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z3satPiS_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z3satPiS_iii' finished on shader 6.
kernel_name = _Z3satPiS_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 27202
gpu_sim_insn = 459211
gpu_ipc =      16.8815
gpu_tot_sim_cycle = 54419
gpu_tot_sim_insn = 706638
gpu_tot_ipc =      12.9851
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 28
gpu_total_sim_rate=235546

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 24005
	L1I_total_cache_misses = 463
	L1I_total_cache_miss_rate = 0.0193
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1217, Miss = 287, Miss_rate = 0.236, Pending_hits = 166, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1248, Miss = 288, Miss_rate = 0.231, Pending_hits = 169, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1248, Miss = 287, Miss_rate = 0.230, Pending_hits = 168, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3713
	L1D_total_cache_misses = 862
	L1D_total_cache_miss_rate = 0.2322
	L1D_total_cache_pending_hits = 503
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.027
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 1307
	L1C_total_cache_misses = 64
	L1C_total_cache_miss_rate = 0.0490
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1612
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 830
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1243
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23542
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 463
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 1351968
gpgpu_n_tot_w_icount = 42249
gpgpu_n_stall_shd_mem = 1470
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 830
gpgpu_n_mem_write_global = 768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 8
gpgpu_n_load_insn  = 2945
gpgpu_n_store_insn = 768
gpgpu_n_shmem_insn = 60709
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12559
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1470
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:513	W0_Idle:51230	W0_Scoreboard:80686	W1:4905	W2:8688	W3:872	W4:120	W5:792	W6:120	W7:792	W8:120	W9:792	W10:120	W11:792	W12:120	W13:792	W14:120	W15:828	W16:84	W17:756	W18:84	W19:756	W20:84	W21:756	W22:84	W23:756	W24:84	W25:756	W26:84	W27:756	W28:84	W29:168	W30:2100	W31:84	W32:14800
traffic_breakdown_coretomem[CONST_ACC_R] = 64 {8:8,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6640 {8:830,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30720 {40:768,}
traffic_breakdown_coretomem[INST_ACC_R] = 592 {8:74,}
traffic_breakdown_memtocore[CONST_ACC_R] = 576 {72:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 112880 {136:830,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6144 {8:768,}
traffic_breakdown_memtocore[INST_ACC_R] = 10064 {136:74,}
maxmrqlatency = 6 
maxdqlatency = 0 
maxmflatency = 275 
averagemflatency = 152 
max_icnt2mem_latency = 17 
max_icnt2sh_latency = 54418 
mrq_lat_table:103 	0 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1570 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1677 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	431 	235 	165 	7 	0 	0 	0 	0 	0 	8 	82 	177 	501 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	93 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       631      4038         0         0      9235     14519      5838     11279         0         0         0         0         0         0         0         0 
dram[1]:      1476      4649         0         0     10103     15404      6699     12150         0         0         0         0         0         0         0         0 
dram[2]:      2179      1804         0         0     10984      5563      7794     13038         0         0         0         0         0         0         0         0 
dram[3]:      2806         0         0         0     11854      6404      8662     13916         0         0         0         0         0         0         0         0 
dram[4]:      3147         0         0         0     12741      7500      9531     14815         0         0         0         0         0         0         0         0 
dram[5]:      3715         0         0         0     13619      8366     10399     15699         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan  3.000000  2.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan  3.000000  2.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  2.000000      -nan      -nan  3.000000  3.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan  3.000000  3.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan  2.000000  3.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan  2.000000  3.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 115/35 = 3.285714
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         3         2         3         3         0         0         0         0         0         0         0         0 
dram[1]:         2         2         0         0         3         2         3         3         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0         3         3         3         2         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         0         3         3         3         2         0         0         0         0         0         0         0         0 
dram[4]:         2         0         0         0         2         3         3         2         0         0         0         0         0         0         0         0 
dram[5]:         2         0         0         0         2         3         3         2         0         0         0         0         0         0         0         0 
total reads: 83
min_bank_accesses = 0!
chip skew: 16/12 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         3         3         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         3         3         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         3         2         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         3         2         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         3         2         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         3         2         0         0         0         0         0         0         0         0 
total reads: 32
min_bank_accesses = 0!
chip skew: 6/5 = 1.20
average mf latency per bank:
dram[0]:        550         0    none      none         309       334      4034      3286    none      none      none      none      none      none      none      none  
dram[1]:          0         0    none      none         309       335      4014      3194    none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none         309       357      4101      3674    none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none         309       357      3991      3628    none      none      none      none      none      none      none      none  
dram[4]:          0    none      none      none         335       357      3218      3714    none      none      none      none      none      none      none      none  
dram[5]:          0    none      none      none         335       357      3189      3630    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       268       268       251       252         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       268       267       252       252         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       268       268       252       252         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       267       268       252       251         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       268       268       252       252         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       268       268       252       252         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71832 n_nop=71784 n_act=8 n_pre=2 n_req=22 n_rd=32 n_write=6 bw_util=0.001058
n_activity=508 dram_eff=0.1496
bk0: 6a 71760i bk1: 4a 71811i bk2: 0a 71834i bk3: 0a 71834i bk4: 6a 71810i bk5: 4a 71812i bk6: 6a 71780i bk7: 6a 71778i bk8: 0a 71828i bk9: 0a 71829i bk10: 0a 71832i bk11: 0a 71832i bk12: 0a 71832i bk13: 0a 71832i bk14: 0a 71832i bk15: 0a 71832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000180978
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71832 n_nop=71790 n_act=6 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.001002
n_activity=419 dram_eff=0.1718
bk0: 4a 71812i bk1: 4a 71813i bk2: 0a 71833i bk3: 0a 71834i bk4: 6a 71810i bk5: 4a 71812i bk6: 6a 71780i bk7: 6a 71777i bk8: 0a 71828i bk9: 0a 71829i bk10: 0a 71832i bk11: 0a 71832i bk12: 0a 71832i bk13: 0a 71832i bk14: 0a 71832i bk15: 0a 71832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000194899
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71832 n_nop=71791 n_act=6 n_pre=0 n_req=20 n_rd=30 n_write=5 bw_util=0.0009745
n_activity=408 dram_eff=0.1716
bk0: 4a 71812i bk1: 4a 71812i bk2: 0a 71831i bk3: 0a 71833i bk4: 6a 71809i bk5: 6a 71807i bk6: 6a 71779i bk7: 4a 71793i bk8: 0a 71830i bk9: 0a 71831i bk10: 0a 71832i bk11: 0a 71832i bk12: 0a 71832i bk13: 0a 71832i bk14: 0a 71832i bk15: 0a 71833i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000180978
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71832 n_nop=71796 n_act=5 n_pre=0 n_req=18 n_rd=26 n_write=5 bw_util=0.0008631
n_activity=353 dram_eff=0.1756
bk0: 4a 71812i bk1: 0a 71833i bk2: 0a 71833i bk3: 0a 71834i bk4: 6a 71809i bk5: 6a 71807i bk6: 6a 71780i bk7: 4a 71793i bk8: 0a 71829i bk9: 0a 71831i bk10: 0a 71832i bk11: 0a 71832i bk12: 0a 71832i bk13: 0a 71832i bk14: 0a 71832i bk15: 0a 71832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000180978
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71832 n_nop=71798 n_act=5 n_pre=0 n_req=17 n_rd=24 n_write=5 bw_util=0.0008074
n_activity=338 dram_eff=0.1716
bk0: 4a 71812i bk1: 0a 71833i bk2: 0a 71833i bk3: 0a 71834i bk4: 4a 71813i bk5: 6a 71807i bk6: 6a 71779i bk7: 4a 71793i bk8: 0a 71829i bk9: 0a 71831i bk10: 0a 71832i bk11: 0a 71832i bk12: 0a 71832i bk13: 0a 71832i bk14: 0a 71832i bk15: 0a 71832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000194899
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71832 n_nop=71798 n_act=5 n_pre=0 n_req=17 n_rd=24 n_write=5 bw_util=0.0008074
n_activity=338 dram_eff=0.1716
bk0: 4a 71812i bk1: 0a 71833i bk2: 0a 71833i bk3: 0a 71834i bk4: 4a 71813i bk5: 6a 71807i bk6: 6a 71780i bk7: 4a 71793i bk8: 0a 71829i bk9: 0a 71831i bk10: 0a 71832i bk11: 0a 71832i bk12: 0a 71832i bk13: 0a 71832i bk14: 0a 71832i bk15: 0a 71832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000194899

========= L2 cache stats =========
L2_cache_bank[0]: Access = 190, Miss = 9, Miss_rate = 0.047, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 138, Miss = 7, Miss_rate = 0.051, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 177, Miss = 8, Miss_rate = 0.045, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 137, Miss = 7, Miss_rate = 0.051, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 172, Miss = 8, Miss_rate = 0.047, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 113, Miss = 7, Miss_rate = 0.062, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 171, Miss = 8, Miss_rate = 0.047, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 102, Miss = 5, Miss_rate = 0.049, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 138, Miss = 7, Miss_rate = 0.051, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 102, Miss = 5, Miss_rate = 0.049, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 138, Miss = 7, Miss_rate = 0.051, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 102, Miss = 5, Miss_rate = 0.049, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 1680
L2_total_cache_misses = 83
L2_total_cache_miss_rate = 0.0494
L2_total_cache_pending_hits = 41
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 771
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 736
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 18
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5312
icnt_total_pkts_simt_to_mem=2448
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.3213
	minimum = 6
	maximum = 72
Network latency average = 10.2136
	minimum = 6
	maximum = 72
Slowest packet = 2372
Flit latency average = 11.5002
	minimum = 6
	maximum = 68
Slowest flit = 5486
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00304716
	minimum = 0 (at node 0)
	maximum = 0.0206602 (at node 6)
Accepted packet rate average = 0.00304716
	minimum = 0 (at node 0)
	maximum = 0.0206602 (at node 6)
Injected flit rate average = 0.00703924
	minimum = 0 (at node 0)
	maximum = 0.0300713 (at node 6)
Accepted flit rate average= 0.00703924
	minimum = 0 (at node 0)
	maximum = 0.0655834 (at node 6)
Injected packet length average = 2.3101
Accepted packet length average = 2.3101
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1976 (2 samples)
	minimum = 6 (2 samples)
	maximum = 63 (2 samples)
Network latency average = 10.0702 (2 samples)
	minimum = 6 (2 samples)
	maximum = 63 (2 samples)
Flit latency average = 11.3061 (2 samples)
	minimum = 6 (2 samples)
	maximum = 59 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00228699 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0203606 (2 samples)
Accepted packet rate average = 0.00228699 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0203606 (2 samples)
Injected flit rate average = 0.00528186 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0297691 (2 samples)
Accepted flit rate average = 0.00528186 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0640957 (2 samples)
Injected packet size average = 2.30952 (2 samples)
Accepted packet size average = 2.30952 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 235546 (inst/sec)
gpgpu_simulation_rate = 18139 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401336 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z3satPiS_iii' to stream 0, gridDim= (4,1,1) blockDim = (16,16,1) 
kernel '_Z3satPiS_iii' transfer to GPU hardware scheduler
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue


GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue


GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z3satPiS_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,54419)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z3satPiS_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,54419)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z3satPiS_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,54419)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z3satPiS_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,54419)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1226,54419), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z3satPiS_iii').
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(2,0,0) tid=(14,10,0)
GPGPU-Sim uArch: cycles simulated: 59919  inst.: 853977 (ipc=26.8) sim_rate=213494 (inst/sec) elapsed = 0:0:00:04 / Thu Jan 21 08:42:26 2016
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(0,0,0) tid=(13,15,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,0,0) tid=(14,1,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,0,0) tid=(10,3,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(0,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 72419  inst.: 1208945 (ipc=27.9) sim_rate=241789 (inst/sec) elapsed = 0:0:00:05 / Thu Jan 21 08:42:27 2016
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(2,0,0) tid=(7,10,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25079,54419), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z3satPiS_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (27200,54419), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z3satPiS_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27667,54419), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z3satPiS_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z3satPiS_iii' finished on shader 11.
kernel_name = _Z3satPiS_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 27668
gpu_sim_insn = 671003
gpu_ipc =      24.2520
gpu_tot_sim_cycle = 82087
gpu_tot_sim_insn = 1377641
gpu_tot_ipc =      16.7827
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 28
gpu_total_sim_rate=275528

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 47367
	L1I_total_cache_misses = 798
	L1I_total_cache_miss_rate = 0.0168
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1217, Miss = 287, Miss_rate = 0.236, Pending_hits = 166, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1248, Miss = 288, Miss_rate = 0.231, Pending_hits = 169, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1248, Miss = 287, Miss_rate = 0.230, Pending_hits = 168, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1248, Miss = 288, Miss_rate = 0.231, Pending_hits = 167, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1280, Miss = 288, Miss_rate = 0.225, Pending_hits = 169, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1248, Miss = 303, Miss_rate = 0.243, Pending_hits = 170, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 7489
	L1D_total_cache_misses = 1741
	L1D_total_cache_miss_rate = 0.2325
	L1D_total_cache_pending_hits = 1009
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.028
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 2469
	L1C_total_cache_misses = 96
	L1C_total_cache_miss_rate = 0.0389
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3267
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1009
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1677
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2373
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 96
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 64
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 46569
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 798
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 2673568
gpgpu_n_tot_w_icount = 83549
gpgpu_n_stall_shd_mem = 2940
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1677
gpgpu_n_mem_write_global = 1536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 12
gpgpu_n_load_insn  = 5953
gpgpu_n_store_insn = 1536
gpgpu_n_shmem_insn = 121418
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20013
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2940
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1026	W0_Idle:93774	W0_Scoreboard:158703	W1:10045	W2:17376	W3:1744	W4:240	W5:1584	W6:240	W7:1584	W8:240	W9:1584	W10:240	W11:1584	W12:240	W13:1584	W14:240	W15:1656	W16:168	W17:1512	W18:168	W19:1512	W20:168	W21:1512	W22:168	W23:1512	W24:168	W25:1512	W26:168	W27:1512	W28:168	W29:336	W30:4200	W31:168	W32:28416
traffic_breakdown_coretomem[CONST_ACC_R] = 96 {8:12,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13416 {8:1677,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61440 {40:1536,}
traffic_breakdown_coretomem[INST_ACC_R] = 1056 {8:132,}
traffic_breakdown_memtocore[CONST_ACC_R] = 864 {72:12,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 228072 {136:1677,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12288 {8:1536,}
traffic_breakdown_memtocore[INST_ACC_R] = 17952 {136:132,}
maxmrqlatency = 6 
maxdqlatency = 0 
maxmflatency = 275 
averagemflatency = 152 
max_icnt2mem_latency = 20 
max_icnt2sh_latency = 82086 
mrq_lat_table:199 	0 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3156 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3341 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	882 	444 	350 	13 	0 	0 	0 	0 	0 	8 	82 	177 	637 	632 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	144 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       631      4038         0         0      9235     14519      5838     11279         0         0         0         0         0         0         0         0 
dram[1]:      1476      4649         0         0     10103     15404      6699     12150         0         0         0         0         0         0         0         0 
dram[2]:      2179      1804         0         0     10984      5563      7794     13038         0         0         0         0         0         0         0         0 
dram[3]:      2806         0         0         0     11854      6404      8662     13916         0         0         0         0         0         0         0         0 
dram[4]:      3147         0         0         0     12741      7500      9531     14815         0         0         0         0         0         0         0         0 
dram[5]:      3715         0         0         0     13619      8366     10399     15699         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan  5.000000  5.000000 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan  5.000000  5.000000 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  2.000000      -nan      -nan  5.000000  6.000000 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan  5.000000  6.000000 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan  5.000000  6.000000 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan  5.000000  6.000000 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 211/35 = 6.028572
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         5         5         6         5         0         0         0         0         0         0         0         0 
dram[1]:         2         2         0         0         5         5         6         5         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0         5         6         6         5         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         0         5         6         6         5         0         0         0         0         0         0         0         0 
dram[4]:         2         0         0         0         5         6         5         5         0         0         0         0         0         0         0         0 
dram[5]:         2         0         0         0         5         6         5         5         0         0         0         0         0         0         0         0 
total reads: 147
min_bank_accesses = 0!
chip skew: 26/23 = 1.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         6         5         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         6         5         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         6         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         6         5         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         5         5         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         5         5         0         0         0         0         0         0         0         0 
total reads: 64
min_bank_accesses = 0!
chip skew: 11/10 = 1.10
average mf latency per bank:
dram[0]:        738         0    none      none         346       318      3669      3979    none      none      none      none      none      none      none      none  
dram[1]:          0         0    none      none         346       318      3630      3873    none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none         346       332      3710      3425    none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none         346       332      3630      3391    none      none      none      none      none      none      none      none  
dram[4]:          0    none      none      none         318       331      3899      3479    none      none      none      none      none      none      none      none  
dram[5]:          0    none      none      none         319       332      3850      3397    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       268       268       251       252         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       268       267       252       252         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       268       268       252       252         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       267       268       252       251         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       268       268       252       259         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       268       268       252       252         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108353 n_nop=108280 n_act=8 n_pre=2 n_req=37 n_rd=52 n_write=11 bw_util=0.001163
n_activity=713 dram_eff=0.1767
bk0: 6a 108281i bk1: 4a 108332i bk2: 0a 108355i bk3: 0a 108355i bk4: 10a 108323i bk5: 10a 108321i bk6: 12a 108256i bk7: 10a 108269i bk8: 0a 108349i bk9: 0a 108350i bk10: 0a 108353i bk11: 0a 108353i bk12: 0a 108353i bk13: 0a 108353i bk14: 0a 108353i bk15: 0a 108353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000119978
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108353 n_nop=108286 n_act=6 n_pre=0 n_req=36 n_rd=50 n_write=11 bw_util=0.001126
n_activity=624 dram_eff=0.1955
bk0: 4a 108333i bk1: 4a 108334i bk2: 0a 108354i bk3: 0a 108355i bk4: 10a 108323i bk5: 10a 108321i bk6: 12a 108256i bk7: 10a 108268i bk8: 0a 108349i bk9: 0a 108350i bk10: 0a 108353i bk11: 0a 108353i bk12: 0a 108353i bk13: 0a 108353i bk14: 0a 108353i bk15: 0a 108353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000129207
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108353 n_nop=108284 n_act=6 n_pre=0 n_req=37 n_rd=52 n_write=11 bw_util=0.001163
n_activity=634 dram_eff=0.1987
bk0: 4a 108333i bk1: 4a 108333i bk2: 0a 108352i bk3: 0a 108354i bk4: 10a 108322i bk5: 12a 108316i bk6: 12a 108255i bk7: 10a 108271i bk8: 0a 108351i bk9: 0a 108352i bk10: 0a 108353i bk11: 0a 108353i bk12: 0a 108353i bk13: 0a 108353i bk14: 0a 108353i bk15: 0a 108354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000119978
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108353 n_nop=108289 n_act=5 n_pre=0 n_req=35 n_rd=48 n_write=11 bw_util=0.001089
n_activity=584 dram_eff=0.2021
bk0: 4a 108333i bk1: 0a 108354i bk2: 0a 108354i bk3: 0a 108355i bk4: 10a 108322i bk5: 12a 108316i bk6: 12a 108257i bk7: 10a 108269i bk8: 0a 108350i bk9: 0a 108352i bk10: 0a 108353i bk11: 0a 108353i bk12: 0a 108353i bk13: 0a 108353i bk14: 0a 108353i bk15: 0a 108353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000119978
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108353 n_nop=108292 n_act=5 n_pre=0 n_req=33 n_rd=46 n_write=10 bw_util=0.001034
n_activity=558 dram_eff=0.2007
bk0: 4a 108333i bk1: 0a 108354i bk2: 0a 108354i bk3: 0a 108355i bk4: 10a 108322i bk5: 12a 108316i bk6: 10a 108271i bk7: 10a 108270i bk8: 0a 108350i bk9: 0a 108352i bk10: 0a 108353i bk11: 0a 108353i bk12: 0a 108353i bk13: 0a 108353i bk14: 0a 108353i bk15: 0a 108353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000129207
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108353 n_nop=108292 n_act=5 n_pre=0 n_req=33 n_rd=46 n_write=10 bw_util=0.001034
n_activity=558 dram_eff=0.2007
bk0: 4a 108333i bk1: 0a 108354i bk2: 0a 108354i bk3: 0a 108355i bk4: 10a 108322i bk5: 12a 108316i bk6: 10a 108271i bk7: 10a 108269i bk8: 0a 108350i bk9: 0a 108352i bk10: 0a 108353i bk11: 0a 108353i bk12: 0a 108353i bk13: 0a 108353i bk14: 0a 108353i bk15: 0a 108353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000129207

========= L2 cache stats =========
L2_cache_bank[0]: Access = 337, Miss = 14, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[1]: Access = 279, Miss = 12, Miss_rate = 0.043, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 319, Miss = 13, Miss_rate = 0.041, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 278, Miss = 12, Miss_rate = 0.043, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 313, Miss = 13, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 254, Miss = 13, Miss_rate = 0.051, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 312, Miss = 13, Miss_rate = 0.042, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 236, Miss = 11, Miss_rate = 0.047, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 279, Miss = 12, Miss_rate = 0.043, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 236, Miss = 11, Miss_rate = 0.047, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 279, Miss = 12, Miss_rate = 0.043, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 235, Miss = 11, Miss_rate = 0.047, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 3357
L2_total_cache_misses = 147
L2_total_cache_miss_rate = 0.0438
L2_total_cache_pending_hits = 55
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1572
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1472
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 64
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 103
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 18
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=10617
icnt_total_pkts_simt_to_mem=4893
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.4958
	minimum = 6
	maximum = 76
Network latency average = 10.3867
	minimum = 6
	maximum = 75
Slowest packet = 4978
Flit latency average = 11.7223
	minimum = 6
	maximum = 71
Slowest flit = 11536
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00448974
	minimum = 0 (at node 0)
	maximum = 0.0203484 (at node 10)
Accepted packet rate average = 0.00448974
	minimum = 0 (at node 0)
	maximum = 0.0203484 (at node 10)
Injected flit rate average = 0.0103743
	minimum = 0 (at node 0)
	maximum = 0.029601 (at node 10)
Accepted flit rate average= 0.0103743
	minimum = 0 (at node 0)
	maximum = 0.0646595 (at node 10)
Injected packet length average = 2.31067
Accepted packet length average = 2.31067
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.297 (3 samples)
	minimum = 6 (3 samples)
	maximum = 67.3333 (3 samples)
Network latency average = 10.1757 (3 samples)
	minimum = 6 (3 samples)
	maximum = 67 (3 samples)
Flit latency average = 11.4448 (3 samples)
	minimum = 6 (3 samples)
	maximum = 63 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00302124 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0203566 (3 samples)
Accepted packet rate average = 0.00302124 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0203566 (3 samples)
Injected flit rate average = 0.00697935 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0297131 (3 samples)
Accepted flit rate average = 0.00697935 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0642836 (3 samples)
Injected packet size average = 2.31009 (3 samples)
Accepted packet size average = 2.31009 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 275528 (inst/sec)
gpgpu_simulation_rate = 16417 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401336 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z3satPiS_iii' to stream 0, gridDim= (4,1,1) blockDim = (16,16,1) 
kernel '_Z3satPiS_iii' transfer to GPU hardware scheduler
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue


GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue


GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z3satPiS_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,82087)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z3satPiS_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,82087)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z3satPiS_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,82087)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z3satPiS_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,82087)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,0,0) tid=(10,0,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim uArch: cycles simulated: 85087  inst.: 1487527 (ipc=36.6) sim_rate=247921 (inst/sec) elapsed = 0:0:00:06 / Thu Jan 21 08:42:28 2016
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(3,0,0) tid=(13,15,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(3,0,0) tid=(8,5,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(1,0,0) tid=(15,13,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,0,0) tid=(12,0,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(1,0,0) tid=(9,12,0)
GPGPU-Sim uArch: cycles simulated: 96087  inst.: 1919609 (ipc=38.7) sim_rate=274229 (inst/sec) elapsed = 0:0:00:07 / Thu Jan 21 08:42:29 2016
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(2,0,0) tid=(13,15,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(3,0,0) tid=(7,2,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(3,0,0) tid=(7,7,0)
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim uArch: Shader 1 finished CTA #0 (24873,82087), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z3satPiS_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (24888,82087), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z3satPiS_iii').
GPGPU-Sim uArch: cycles simulated: 107087  inst.: 2234622 (ipc=34.3) sim_rate=279327 (inst/sec) elapsed = 0:0:00:08 / Thu Jan 21 08:42:30 2016
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue
0 0 0 0 

GPGPU-Sim uArch: Shader 14 finished CTA #0 (27327,82087), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z3satPiS_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (27907,82087), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z3satPiS_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z3satPiS_iii' finished on shader 0.
kernel_name = _Z3satPiS_iii 
kernel_launch_uid = 4 
gpu_sim_cycle = 27908
gpu_sim_insn = 882795
gpu_ipc =      31.6323
gpu_tot_sim_cycle = 109995
gpu_tot_sim_insn = 2260436
gpu_tot_ipc =      20.5504
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 59
gpu_total_sim_rate=282554

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 78219
	L1I_total_cache_misses = 1119
	L1I_total_cache_miss_rate = 0.0143
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1280, Miss = 305, Miss_rate = 0.238, Pending_hits = 168, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2465, Miss = 574, Miss_rate = 0.233, Pending_hits = 339, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1248, Miss = 288, Miss_rate = 0.231, Pending_hits = 169, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1248, Miss = 287, Miss_rate = 0.230, Pending_hits = 168, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1248, Miss = 288, Miss_rate = 0.231, Pending_hits = 167, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1280, Miss = 288, Miss_rate = 0.225, Pending_hits = 169, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1248, Miss = 303, Miss_rate = 0.243, Pending_hits = 170, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1248, Miss = 288, Miss_rate = 0.231, Pending_hits = 170, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1280, Miss = 288, Miss_rate = 0.225, Pending_hits = 165, Reservation_fails = 0
	L1D_total_cache_accesses = 12545
	L1D_total_cache_misses = 2909
	L1D_total_cache_miss_rate = 0.2319
	L1D_total_cache_pending_hits = 1685
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.029
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 3970
	L1C_total_cache_misses = 120
	L1C_total_cache_miss_rate = 0.0302
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1685
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2813
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3850
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 96
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 77100
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1119
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1798, 1443, 1531, 1619, 1707, 1795, 1883, 1971, 
gpgpu_n_tot_thrd_icount = 4425600
gpgpu_n_tot_w_icount = 138300
gpgpu_n_stall_shd_mem = 4900
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2813
gpgpu_n_mem_write_global = 2560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 9985
gpgpu_n_store_insn = 2560
gpgpu_n_shmem_insn = 202364
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28250
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4900
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1753	W0_Idle:145407	W0_Scoreboard:261612	W1:16976	W2:28960	W3:2908	W4:400	W5:2640	W6:400	W7:2640	W8:400	W9:2640	W10:400	W11:2640	W12:400	W13:2640	W14:400	W15:2760	W16:280	W17:2520	W18:280	W19:2520	W20:280	W21:2520	W22:280	W23:2520	W24:280	W25:2520	W26:280	W27:2520	W28:280	W29:560	W30:7000	W31:280	W32:46176
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22504 {8:2813,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 102400 {40:2560,}
traffic_breakdown_coretomem[INST_ACC_R] = 1520 {8:190,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 382568 {136:2813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 20480 {8:2560,}
traffic_breakdown_memtocore[INST_ACC_R] = 25840 {136:190,}
maxmrqlatency = 6 
maxdqlatency = 0 
maxmflatency = 275 
averagemflatency = 152 
max_icnt2mem_latency = 20 
max_icnt2sh_latency = 109994 
mrq_lat_table:295 	0 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5287 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5553 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1481 	737 	587 	23 	0 	0 	0 	0 	0 	8 	82 	177 	637 	1656 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	198 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       631      4038         0         0      9235     14519      5838     11279         0         0         0         0         0         0         0         0 
dram[1]:      1476      4649         0         0     10103     15404      6699     12150         0         0         0         0         0         0         0         0 
dram[2]:      2179      1804         0         0     10984      5563      7794     13038         0         0         0         0         0         0         0         0 
dram[3]:      2806         0         0         0     11854      6404      8662     13916         0         0         0         0         0         0         0         0 
dram[4]:      3147         0         0         0     12741      7500      9531     14815         0         0         0         0         0         0         0         0 
dram[5]:      3715         0         0         0     13619      8366     10399     15699         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan  8.000000  7.000000 18.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan  8.000000  7.000000 18.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  2.000000      -nan      -nan  8.000000  9.000000 18.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan  8.000000  9.000000 18.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan  7.000000  9.000000 16.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan  7.000000  9.000000 16.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 307/35 = 8.771428
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         8         7         9         8         0         0         0         0         0         0         0         0 
dram[1]:         2         2         0         0         8         7         9         8         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0         8         9         9         7         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         0         8         9         9         7         0         0         0         0         0         0         0         0 
dram[4]:         2         0         0         0         7         9         8         7         0         0         0         0         0         0         0         0 
dram[5]:         2         0         0         0         7         9         8         7         0         0         0         0         0         0         0         0 
total reads: 211
min_bank_accesses = 0!
chip skew: 37/33 = 1.12
number of total write accesses:
dram[0]:         0         0         0         0         0         0         9         8         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         9         8         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         9         7         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         9         7         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         8         7         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         8         7         0         0         0         0         0         0         0         0 
total reads: 96
min_bank_accesses = 0!
chip skew: 17/15 = 1.13
average mf latency per bank:
dram[0]:        879         0    none      none         349       369      4076      4056    none      none      none      none      none      none      none      none  
dram[1]:          0         0    none      none         349       362      4041      3958    none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none         349       355      4117      4203    none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none         349       355      4043      4155    none      none      none      none      none      none      none      none  
dram[4]:          0    none      none      none         362       355      3981      4260    none      none      none      none      none      none      none      none  
dram[5]:          0    none      none      none         363       361      3910      4182    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       268       268       251       252         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       268       267       252       252         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       268       268       252       252         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       267       268       252       251         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       268       268       252       259         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       268       268       252       252         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=145191 n_nop=145090 n_act=8 n_pre=2 n_req=54 n_rd=74 n_write=17 bw_util=0.001254
n_activity=944 dram_eff=0.1928
bk0: 6a 145119i bk1: 4a 145170i bk2: 0a 145193i bk3: 0a 145193i bk4: 16a 145149i bk5: 14a 145151i bk6: 18a 145050i bk7: 16a 145064i bk8: 0a 145187i bk9: 0a 145188i bk10: 0a 145191i bk11: 0a 145191i bk12: 0a 145191i bk13: 0a 145191i bk14: 0a 145191i bk15: 0a 145191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.95372e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=145191 n_nop=145096 n_act=6 n_pre=0 n_req=53 n_rd=72 n_write=17 bw_util=0.001226
n_activity=855 dram_eff=0.2082
bk0: 4a 145171i bk1: 4a 145172i bk2: 0a 145192i bk3: 0a 145193i bk4: 16a 145149i bk5: 14a 145151i bk6: 18a 145050i bk7: 16a 145061i bk8: 0a 145187i bk9: 0a 145188i bk10: 0a 145191i bk11: 0a 145191i bk12: 0a 145191i bk13: 0a 145191i bk14: 0a 145191i bk15: 0a 145191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.64247e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=145191 n_nop=145095 n_act=6 n_pre=0 n_req=53 n_rd=74 n_write=16 bw_util=0.00124
n_activity=854 dram_eff=0.2108
bk0: 4a 145171i bk1: 4a 145171i bk2: 0a 145190i bk3: 0a 145192i bk4: 16a 145148i bk5: 18a 145142i bk6: 18a 145049i bk7: 14a 145080i bk8: 0a 145189i bk9: 0a 145190i bk10: 0a 145191i bk11: 0a 145191i bk12: 0a 145191i bk13: 0a 145191i bk14: 0a 145191i bk15: 0a 145192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.95372e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=145191 n_nop=145100 n_act=5 n_pre=0 n_req=51 n_rd=70 n_write=16 bw_util=0.001185
n_activity=804 dram_eff=0.2139
bk0: 4a 145171i bk1: 0a 145192i bk2: 0a 145192i bk3: 0a 145193i bk4: 16a 145148i bk5: 18a 145142i bk6: 18a 145052i bk7: 14a 145078i bk8: 0a 145188i bk9: 0a 145190i bk10: 0a 145191i bk11: 0a 145191i bk12: 0a 145191i bk13: 0a 145191i bk14: 0a 145191i bk15: 0a 145191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.95372e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=145191 n_nop=145105 n_act=5 n_pre=0 n_req=48 n_rd=66 n_write=15 bw_util=0.001116
n_activity=763 dram_eff=0.2123
bk0: 4a 145171i bk1: 0a 145192i bk2: 0a 145192i bk3: 0a 145193i bk4: 14a 145152i bk5: 18a 145142i bk6: 16a 145065i bk7: 14a 145078i bk8: 0a 145188i bk9: 0a 145190i bk10: 0a 145191i bk11: 0a 145191i bk12: 0a 145191i bk13: 0a 145191i bk14: 0a 145191i bk15: 0a 145191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.64247e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=145191 n_nop=145105 n_act=5 n_pre=0 n_req=48 n_rd=66 n_write=15 bw_util=0.001116
n_activity=763 dram_eff=0.2123
bk0: 4a 145171i bk1: 0a 145192i bk2: 0a 145192i bk3: 0a 145193i bk4: 14a 145152i bk5: 18a 145142i bk6: 16a 145066i bk7: 14a 145077i bk8: 0a 145188i bk9: 0a 145190i bk10: 0a 145191i bk11: 0a 145191i bk12: 0a 145191i bk13: 0a 145191i bk14: 0a 145191i bk15: 0a 145191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.64247e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 549, Miss = 20, Miss_rate = 0.036, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[1]: Access = 455, Miss = 17, Miss_rate = 0.037, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 526, Miss = 19, Miss_rate = 0.036, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 453, Miss = 17, Miss_rate = 0.038, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 520, Miss = 19, Miss_rate = 0.037, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 431, Miss = 18, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[6]: Access = 519, Miss = 19, Miss_rate = 0.037, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 406, Miss = 16, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 454, Miss = 17, Miss_rate = 0.037, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 406, Miss = 16, Miss_rate = 0.039, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 454, Miss = 17, Miss_rate = 0.037, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 405, Miss = 16, Miss_rate = 0.040, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 5578
L2_total_cache_misses = 211
L2_total_cache_miss_rate = 0.0378
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2662
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 96
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2464
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 96
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 161
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 18
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=17620
icnt_total_pkts_simt_to_mem=8138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.4611
	minimum = 6
	maximum = 77
Network latency average = 10.2895
	minimum = 6
	maximum = 69
Slowest packet = 9672
Flit latency average = 11.4877
	minimum = 6
	maximum = 65
Slowest flit = 22320
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00589503
	minimum = 0 (at node 2)
	maximum = 0.0202093 (at node 0)
Accepted packet rate average = 0.00589503
	minimum = 0 (at node 2)
	maximum = 0.0202093 (at node 0)
Injected flit rate average = 0.0136002
	minimum = 0 (at node 2)
	maximum = 0.0293823 (at node 0)
Accepted flit rate average= 0.0136002
	minimum = 0 (at node 2)
	maximum = 0.0642826 (at node 0)
Injected packet length average = 2.30707
Accepted packet length average = 2.30707
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.338 (4 samples)
	minimum = 6 (4 samples)
	maximum = 69.75 (4 samples)
Network latency average = 10.2042 (4 samples)
	minimum = 6 (4 samples)
	maximum = 67.5 (4 samples)
Flit latency average = 11.4555 (4 samples)
	minimum = 6 (4 samples)
	maximum = 63.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.00373969 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0203197 (4 samples)
Accepted packet rate average = 0.00373969 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0203197 (4 samples)
Injected flit rate average = 0.00863458 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0296304 (4 samples)
Accepted flit rate average = 0.00863458 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0642834 (4 samples)
Injected packet size average = 2.3089 (4 samples)
Accepted packet size average = 2.3089 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 282554 (inst/sec)
gpgpu_simulation_rate = 13749 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401336 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z3satPiS_iii' to stream 0, gridDim= (4,1,1) blockDim = (16,16,1) 
kernel '_Z3satPiS_iii' transfer to GPU hardware scheduler
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue


GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue


GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z3satPiS_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,109995)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z3satPiS_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,109995)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z3satPiS_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,109995)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z3satPiS_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,109995)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(2,0,0) tid=(11,11,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (856,109995), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z3satPiS_iii').
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(1,0,0) tid=(6,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(1,0,0) tid=(5,10,0)
GPGPU-Sim uArch: cycles simulated: 119995  inst.: 2561908 (ipc=30.1) sim_rate=284656 (inst/sec) elapsed = 0:0:00:09 / Thu Jan 21 08:42:31 2016
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(1,0,0) tid=(15,11,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,0,0) tid=(10,8,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 132995  inst.: 2867607 (ipc=26.4) sim_rate=286760 (inst/sec) elapsed = 0:0:00:10 / Thu Jan 21 08:42:32 2016
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,0,0) tid=(9,13,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (26680,109995), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z3satPiS_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (26738,109995), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z3satPiS_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (27384,109995), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z3satPiS_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z3satPiS_iii' finished on shader 3.
kernel_name = _Z3satPiS_iii 
kernel_launch_uid = 5 
gpu_sim_cycle = 27385
gpu_sim_insn = 673776
gpu_ipc =      24.6038
gpu_tot_sim_cycle = 137380
gpu_tot_sim_insn = 2934212
gpu_tot_ipc =      21.3584
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 59
gpu_total_sim_rate=293421

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 101613
	L1I_total_cache_misses = 1345
	L1I_total_cache_miss_rate = 0.0132
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1280, Miss = 305, Miss_rate = 0.238, Pending_hits = 168, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2465, Miss = 574, Miss_rate = 0.233, Pending_hits = 339, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1280, Miss = 288, Miss_rate = 0.225, Pending_hits = 167, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1280, Miss = 305, Miss_rate = 0.238, Pending_hits = 169, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1280, Miss = 288, Miss_rate = 0.225, Pending_hits = 170, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1248, Miss = 288, Miss_rate = 0.231, Pending_hits = 169, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1248, Miss = 287, Miss_rate = 0.230, Pending_hits = 168, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1248, Miss = 288, Miss_rate = 0.231, Pending_hits = 167, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1280, Miss = 288, Miss_rate = 0.225, Pending_hits = 169, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1248, Miss = 303, Miss_rate = 0.243, Pending_hits = 170, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1248, Miss = 288, Miss_rate = 0.231, Pending_hits = 170, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1280, Miss = 288, Miss_rate = 0.225, Pending_hits = 165, Reservation_fails = 0
	L1D_total_cache_accesses = 16385
	L1D_total_cache_misses = 3790
	L1D_total_cache_miss_rate = 0.2313
	L1D_total_cache_pending_hits = 2191
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.029
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 5155
	L1C_total_cache_misses = 120
	L1C_total_cache_miss_rate = 0.0233
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2191
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3678
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5035
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 100268
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1345
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1798, 1443, 1531, 1619, 1707, 1795, 1883, 1971, 
gpgpu_n_tot_thrd_icount = 5756320
gpgpu_n_tot_w_icount = 179885
gpgpu_n_stall_shd_mem = 6370
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3678
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 13057
gpgpu_n_store_insn = 3328
gpgpu_n_shmem_insn = 263075
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 35975
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6370
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2291	W0_Idle:186796	W0_Scoreboard:341446	W1:22349	W2:37648	W3:3784	W4:520	W5:3432	W6:520	W7:3432	W8:520	W9:3432	W10:520	W11:3432	W12:520	W13:3432	W14:520	W15:3588	W16:364	W17:3276	W18:364	W19:3276	W20:364	W21:3276	W22:364	W23:3276	W24:364	W25:3276	W26:364	W27:3276	W28:364	W29:728	W30:9100	W31:364	W32:59840
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29424 {8:3678,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133120 {40:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1872 {8:234,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 500208 {136:3678,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 31824 {136:234,}
maxmrqlatency = 6 
maxdqlatency = 0 
maxmflatency = 275 
averagemflatency = 151 
max_icnt2mem_latency = 20 
max_icnt2sh_latency = 137379 
mrq_lat_table:343 	0 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6904 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7218 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1940 	941 	788 	24 	0 	0 	0 	0 	0 	8 	82 	177 	637 	2214 	210 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	249 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       631      4038         0         0      9235     14519      5838     11279         0         0         0         0         0         0         0         0 
dram[1]:      1476      4649         0         0     10103     15404      6699     12150         0         0         0         0         0         0         0         0 
dram[2]:      2179      1804         0         0     10984      5563      7794     13038         0         0         0         0         0         0         0         0 
dram[3]:      2806         0         0         0     11854      6404      8662     13916         0         0         0         0         0         0         0         0 
dram[4]:      3147         0         0         0     12741      7500      9531     14815         0         0         0         0         0         0         0         0 
dram[5]:      3715         0         0         0     13619      8366     10399     15699         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan  9.000000  9.000000 20.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan  9.000000  9.000000 20.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  2.000000      -nan      -nan  9.000000 10.000000 20.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan  9.000000 10.000000 20.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan  9.000000 10.000000 18.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan  9.000000 10.000000 18.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 355/35 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         9         9        10         9         0         0         0         0         0         0         0         0 
dram[1]:         2         2         0         0         9         9        10         9         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0         9        10        10         9         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         0         9        10        10         9         0         0         0         0         0         0         0         0 
dram[4]:         2         0         0         0         9        10         9         9         0         0         0         0         0         0         0         0 
dram[5]:         2         0         0         0         9        10         9         9         0         0         0         0         0         0         0         0 
total reads: 243
min_bank_accesses = 0!
chip skew: 42/39 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         0        10         9         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0        10         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0        10         9         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0        10         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         9         9         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         9         9         0         0         0         0         0         0         0         0 
total reads: 112
min_bank_accesses = 0!
chip skew: 19/18 = 1.06
average mf latency per bank:
dram[0]:        879         0    none      none         387       376      4650      4717    none      none      none      none      none      none      none      none  
dram[1]:          0         0    none      none         387       371      4603      4616    none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none         387       389      4698      4372    none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none         386       388      4615      4320    none      none      none      none      none      none      none      none  
dram[4]:          0    none      none      none         371       388      4632      4437    none      none      none      none      none      none      none      none  
dram[5]:          0    none      none      none         371       393      4551      4349    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       268       268       251       252         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       268       267       252       252         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       268       268       252       252         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       267       268       252       252         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       268       268       252       259         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       268       268       252       252         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181338 n_nop=181225 n_act=8 n_pre=2 n_req=61 n_rd=84 n_write=19 bw_util=0.001136
n_activity=1041 dram_eff=0.1979
bk0: 6a 181266i bk1: 4a 181317i bk2: 0a 181340i bk3: 0a 181340i bk4: 18a 181292i bk5: 18a 181290i bk6: 20a 181183i bk7: 18a 181197i bk8: 0a 181334i bk9: 0a 181335i bk10: 0a 181338i bk11: 0a 181338i bk12: 0a 181338i bk13: 0a 181338i bk14: 0a 181338i bk15: 0a 181338i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.16893e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181338 n_nop=181231 n_act=6 n_pre=0 n_req=60 n_rd=82 n_write=19 bw_util=0.001114
n_activity=952 dram_eff=0.2122
bk0: 4a 181318i bk1: 4a 181319i bk2: 0a 181339i bk3: 0a 181340i bk4: 18a 181292i bk5: 18a 181290i bk6: 20a 181182i bk7: 18a 181193i bk8: 0a 181334i bk9: 0a 181335i bk10: 0a 181338i bk11: 0a 181338i bk12: 0a 181338i bk13: 0a 181338i bk14: 0a 181338i bk15: 0a 181338i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.72039e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181338 n_nop=181229 n_act=6 n_pre=0 n_req=61 n_rd=84 n_write=19 bw_util=0.001136
n_activity=962 dram_eff=0.2141
bk0: 4a 181318i bk1: 4a 181318i bk2: 0a 181337i bk3: 0a 181339i bk4: 18a 181291i bk5: 20a 181285i bk6: 20a 181182i bk7: 18a 181197i bk8: 0a 181336i bk9: 0a 181337i bk10: 0a 181338i bk11: 0a 181338i bk12: 0a 181338i bk13: 0a 181338i bk14: 0a 181338i bk15: 0a 181339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.16893e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181338 n_nop=181234 n_act=5 n_pre=0 n_req=59 n_rd=80 n_write=19 bw_util=0.001092
n_activity=912 dram_eff=0.2171
bk0: 4a 181318i bk1: 0a 181339i bk2: 0a 181339i bk3: 0a 181340i bk4: 18a 181291i bk5: 20a 181285i bk6: 20a 181184i bk7: 18a 181195i bk8: 0a 181335i bk9: 0a 181337i bk10: 0a 181338i bk11: 0a 181338i bk12: 0a 181338i bk13: 0a 181338i bk14: 0a 181338i bk15: 0a 181338i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.16893e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181338 n_nop=181237 n_act=5 n_pre=0 n_req=57 n_rd=78 n_write=18 bw_util=0.001059
n_activity=886 dram_eff=0.2167
bk0: 4a 181318i bk1: 0a 181339i bk2: 0a 181339i bk3: 0a 181340i bk4: 18a 181291i bk5: 20a 181285i bk6: 18a 181197i bk7: 18a 181196i bk8: 0a 181335i bk9: 0a 181337i bk10: 0a 181338i bk11: 0a 181338i bk12: 0a 181338i bk13: 0a 181338i bk14: 0a 181338i bk15: 0a 181338i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.72039e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181338 n_nop=181237 n_act=5 n_pre=0 n_req=57 n_rd=78 n_write=18 bw_util=0.001059
n_activity=886 dram_eff=0.2167
bk0: 4a 181318i bk1: 0a 181339i bk2: 0a 181339i bk3: 0a 181340i bk4: 18a 181291i bk5: 20a 181285i bk6: 18a 181198i bk7: 18a 181194i bk8: 0a 181335i bk9: 0a 181337i bk10: 0a 181338i bk11: 0a 181338i bk12: 0a 181338i bk13: 0a 181338i bk14: 0a 181338i bk15: 0a 181338i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.72039e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 687, Miss = 22, Miss_rate = 0.032, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[1]: Access = 597, Miss = 20, Miss_rate = 0.034, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 665, Miss = 21, Miss_rate = 0.032, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 596, Miss = 20, Miss_rate = 0.034, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 662, Miss = 21, Miss_rate = 0.032, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 570, Miss = 21, Miss_rate = 0.037, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[6]: Access = 661, Miss = 21, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 542, Miss = 19, Miss_rate = 0.035, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 596, Miss = 20, Miss_rate = 0.034, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 542, Miss = 19, Miss_rate = 0.035, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 596, Miss = 20, Miss_rate = 0.034, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 541, Miss = 19, Miss_rate = 0.035, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 7255
L2_total_cache_misses = 243
L2_total_cache_miss_rate = 0.0335
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3511
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 112
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 205
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 18
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=22933
icnt_total_pkts_simt_to_mem=10583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.4544
	minimum = 6
	maximum = 62
Network latency average = 10.3414
	minimum = 6
	maximum = 62
Slowest packet = 13317
Flit latency average = 11.7252
	minimum = 6
	maximum = 58
Slowest flit = 30752
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00453614
	minimum = 0 (at node 0)
	maximum = 0.0204126 (at node 3)
Accepted packet rate average = 0.00453614
	minimum = 0 (at node 0)
	maximum = 0.0204126 (at node 3)
Injected flit rate average = 0.0104924
	minimum = 0 (at node 0)
	maximum = 0.0297608 (at node 3)
Accepted flit rate average= 0.0104924
	minimum = 0 (at node 0)
	maximum = 0.0646704 (at node 3)
Injected packet length average = 2.31306
Accepted packet length average = 2.31306
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3613 (5 samples)
	minimum = 6 (5 samples)
	maximum = 68.2 (5 samples)
Network latency average = 10.2316 (5 samples)
	minimum = 6 (5 samples)
	maximum = 66.4 (5 samples)
Flit latency average = 11.5095 (5 samples)
	minimum = 6 (5 samples)
	maximum = 62.4 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.00389898 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0203383 (5 samples)
Accepted packet rate average = 0.00389898 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0203383 (5 samples)
Injected flit rate average = 0.00900613 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0296565 (5 samples)
Accepted flit rate average = 0.00900613 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0643608 (5 samples)
Injected packet size average = 2.30987 (5 samples)
Accepted packet size average = 2.30987 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 293421 (inst/sec)
gpgpu_simulation_rate = 13738 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401336 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z3satPiS_iii' to stream 0, gridDim= (4,1,1) blockDim = (16,16,1) 
kernel '_Z3satPiS_iii' transfer to GPU hardware scheduler
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue


GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue


GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z3satPiS_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,137380)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z3satPiS_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,137380)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z3satPiS_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,137380)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z3satPiS_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,137380)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (703,137380), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z3satPiS_iii').
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,0,0) tid=(10,12,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (860,137380), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z3satPiS_iii').
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(1,0,0) tid=(13,5,0)
GPGPU-Sim uArch: cycles simulated: 146380  inst.: 3143660 (ipc=23.3) sim_rate=285787 (inst/sec) elapsed = 0:0:00:11 / Thu Jan 21 08:42:33 2016
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(1,0,0) tid=(9,7,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,0,0) tid=(14,8,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(1,0,0) tid=(12,12,0)
GPGPU-Sim uArch: cycles simulated: 162880  inst.: 3391699 (ipc=17.9) sim_rate=282641 (inst/sec) elapsed = 0:0:00:12 / Thu Jan 21 08:42:34 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (26029,137380), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z3satPiS_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (26782,137380), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z3satPiS_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z3satPiS_iii' finished on shader 7.
kernel_name = _Z3satPiS_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 26783
gpu_sim_insn = 464544
gpu_ipc =      17.3447
gpu_tot_sim_cycle = 164163
gpu_tot_sim_insn = 3398756
gpu_tot_ipc =      20.7035
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 59
gpu_total_sim_rate=283229

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 117437
	L1I_total_cache_misses = 1457
	L1I_total_cache_miss_rate = 0.0124
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1280, Miss = 305, Miss_rate = 0.238, Pending_hits = 168, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2465, Miss = 574, Miss_rate = 0.233, Pending_hits = 339, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1280, Miss = 288, Miss_rate = 0.225, Pending_hits = 167, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1280, Miss = 305, Miss_rate = 0.238, Pending_hits = 169, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1280, Miss = 288, Miss_rate = 0.225, Pending_hits = 170, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1248, Miss = 288, Miss_rate = 0.231, Pending_hits = 169, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2528, Miss = 592, Miss_rate = 0.234, Pending_hits = 337, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1280, Miss = 288, Miss_rate = 0.225, Pending_hits = 165, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1248, Miss = 288, Miss_rate = 0.231, Pending_hits = 167, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1280, Miss = 288, Miss_rate = 0.225, Pending_hits = 169, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1248, Miss = 303, Miss_rate = 0.243, Pending_hits = 170, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1248, Miss = 288, Miss_rate = 0.231, Pending_hits = 170, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1280, Miss = 288, Miss_rate = 0.225, Pending_hits = 165, Reservation_fails = 0
	L1D_total_cache_accesses = 18945
	L1D_total_cache_misses = 4383
	L1D_total_cache_miss_rate = 0.2314
	L1D_total_cache_pending_hits = 2525
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.029
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 6009
	L1C_total_cache_misses = 120
	L1C_total_cache_miss_rate = 0.0200
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8325
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2525
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4255
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5889
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 115980
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1457
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1798, 1443, 1531, 1619, 1707, 1795, 1883, 1971, 
gpgpu_n_tot_thrd_icount = 6659168
gpgpu_n_tot_w_icount = 208099
gpgpu_n_stall_shd_mem = 7350
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4255
gpgpu_n_mem_write_global = 3840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 15105
gpgpu_n_store_insn = 3840
gpgpu_n_shmem_insn = 303549
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 43173
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7350
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2668	W0_Idle:212500	W0_Scoreboard:395929	W1:25931	W2:43440	W3:4368	W4:600	W5:3960	W6:600	W7:3960	W8:600	W9:3960	W10:600	W11:3960	W12:600	W13:3960	W14:600	W15:4140	W16:420	W17:3780	W18:420	W19:3780	W20:420	W21:3780	W22:420	W23:3780	W24:420	W25:3780	W26:420	W27:3780	W28:420	W29:840	W30:10500	W31:420	W32:69440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 34040 {8:4255,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 153600 {40:3840,}
traffic_breakdown_coretomem[INST_ACC_R] = 2040 {8:255,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 578680 {136:4255,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30720 {8:3840,}
traffic_breakdown_memtocore[INST_ACC_R] = 34680 {136:255,}
maxmrqlatency = 6 
maxdqlatency = 0 
maxmflatency = 275 
averagemflatency = 151 
max_icnt2mem_latency = 20 
max_icnt2sh_latency = 164162 
mrq_lat_table:391 	0 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7976 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8324 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2258 	1083 	900 	29 	0 	0 	0 	0 	0 	8 	82 	177 	637 	2214 	722 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	300 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       631      4038         0         0      9235     14519      5838     11279         0         0         0         0         0         0         0         0 
dram[1]:      1476      4649         0         0     10103     15404      6699     12150         0         0         0         0         0         0         0         0 
dram[2]:      2179      1804         0         0     10984      5563      7794     13038         0         0         0         0         0         0         0         0 
dram[3]:      2806         0         0         0     11854      6404      8662     13916         0         0         0         0         0         0         0         0 
dram[4]:      3147         0         0         0     12741      7500      9531     14815         0         0         0         0         0         0         0         0 
dram[5]:      3715         0         0         0     13619      8366     10399     15699         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan 10.000000 10.000000 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan 10.000000 10.000000 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  2.000000      -nan      -nan 10.000000 12.000000 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan 10.000000 12.000000 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan 10.000000 12.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan 10.000000 12.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 403/35 = 11.514286
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0        10        10        12        10         0         0         0         0         0         0         0         0 
dram[1]:         2         2         0         0        10        10        12        10         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0        10        12        12        10         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         0        10        12        12        10         0         0         0         0         0         0         0         0 
dram[4]:         2         0         0         0        10        12        10        10         0         0         0         0         0         0         0         0 
dram[5]:         2         0         0         0        10        12        10        10         0         0         0         0         0         0         0         0 
total reads: 275
min_bank_accesses = 0!
chip skew: 48/44 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         0        12        10         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0        12        10         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0        12        10         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0        12        10         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0        10        10         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0        10        10         0         0         0         0         0         0         0         0 
total reads: 128
min_bank_accesses = 0!
chip skew: 22/20 = 1.10
average mf latency per bank:
dram[0]:        879         0    none      none         388       397      4493      4748    none      none      none      none      none      none      none      none  
dram[1]:          0         0    none      none         388       388      4448      4653    none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none         388       379      4539      4668    none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none         388       378      4451      4623    none      none      none      none      none      none      none      none  
dram[4]:          0    none      none      none         388       379      4664      4738    none      none      none      none      none      none      none      none  
dram[5]:          0    none      none      none         389       383      4577      4657    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       268       268       251       252         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       268       267       252       252         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       268       268       252       252         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       267       268       270       252         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       268       268       252       259         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       268       268       252       252         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=216691 n_nop=216565 n_act=8 n_pre=2 n_req=69 n_rd=94 n_write=22 bw_util=0.001071
n_activity=1149 dram_eff=0.2019
bk0: 6a 216619i bk1: 4a 216670i bk2: 0a 216693i bk3: 0a 216693i bk4: 20a 216641i bk5: 20a 216639i bk6: 24a 216507i bk7: 20a 216535i bk8: 0a 216687i bk9: 0a 216688i bk10: 0a 216691i bk11: 0a 216691i bk12: 0a 216691i bk13: 0a 216691i bk14: 0a 216691i bk15: 0a 216691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.99933e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=216691 n_nop=216571 n_act=6 n_pre=0 n_req=68 n_rd=92 n_write=22 bw_util=0.001052
n_activity=1060 dram_eff=0.2151
bk0: 4a 216671i bk1: 4a 216672i bk2: 0a 216692i bk3: 0a 216693i bk4: 20a 216641i bk5: 20a 216639i bk6: 24a 216507i bk7: 20a 216532i bk8: 0a 216687i bk9: 0a 216688i bk10: 0a 216691i bk11: 0a 216691i bk12: 0a 216691i bk13: 0a 216691i bk14: 0a 216691i bk15: 0a 216691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.46081e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=216691 n_nop=216567 n_act=6 n_pre=0 n_req=70 n_rd=96 n_write=22 bw_util=0.001089
n_activity=1085 dram_eff=0.2175
bk0: 4a 216671i bk1: 4a 216671i bk2: 0a 216690i bk3: 0a 216692i bk4: 20a 216640i bk5: 24a 216630i bk6: 24a 216505i bk7: 20a 216535i bk8: 0a 216689i bk9: 0a 216690i bk10: 0a 216691i bk11: 0a 216691i bk12: 0a 216691i bk13: 0a 216691i bk14: 0a 216691i bk15: 0a 216692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.99933e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=216691 n_nop=216572 n_act=5 n_pre=0 n_req=68 n_rd=92 n_write=22 bw_util=0.001052
n_activity=1035 dram_eff=0.2203
bk0: 4a 216671i bk1: 0a 216692i bk2: 0a 216692i bk3: 0a 216693i bk4: 20a 216640i bk5: 24a 216630i bk6: 24a 216507i bk7: 20a 216534i bk8: 0a 216688i bk9: 0a 216690i bk10: 0a 216691i bk11: 0a 216691i bk12: 0a 216691i bk13: 0a 216691i bk14: 0a 216691i bk15: 0a 216691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.99933e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=216691 n_nop=216578 n_act=5 n_pre=0 n_req=64 n_rd=88 n_write=20 bw_util=0.0009968
n_activity=983 dram_eff=0.2197
bk0: 4a 216671i bk1: 0a 216692i bk2: 0a 216692i bk3: 0a 216693i bk4: 20a 216640i bk5: 24a 216630i bk6: 20a 216535i bk7: 20a 216534i bk8: 0a 216688i bk9: 0a 216690i bk10: 0a 216691i bk11: 0a 216691i bk12: 0a 216691i bk13: 0a 216691i bk14: 0a 216691i bk15: 0a 216691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.46081e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=216691 n_nop=216578 n_act=5 n_pre=0 n_req=64 n_rd=88 n_write=20 bw_util=0.0009968
n_activity=983 dram_eff=0.2197
bk0: 4a 216671i bk1: 0a 216692i bk2: 0a 216692i bk3: 0a 216693i bk4: 20a 216640i bk5: 24a 216630i bk6: 20a 216537i bk7: 20a 216532i bk8: 0a 216688i bk9: 0a 216690i bk10: 0a 216691i bk11: 0a 216691i bk12: 0a 216691i bk13: 0a 216691i bk14: 0a 216691i bk15: 0a 216691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.46081e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 792, Miss = 25, Miss_rate = 0.032, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[1]: Access = 669, Miss = 22, Miss_rate = 0.033, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 768, Miss = 24, Miss_rate = 0.031, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 668, Miss = 22, Miss_rate = 0.033, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 765, Miss = 24, Miss_rate = 0.031, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 674, Miss = 24, Miss_rate = 0.036, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[6]: Access = 763, Miss = 24, Miss_rate = 0.031, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 644, Miss = 22, Miss_rate = 0.034, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 667, Miss = 22, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 644, Miss = 22, Miss_rate = 0.034, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 667, Miss = 22, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 644, Miss = 22, Miss_rate = 0.034, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 8365
L2_total_cache_misses = 275
L2_total_cache_miss_rate = 0.0329
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3712
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 226
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 18
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=26435
icnt_total_pkts_simt_to_mem=12205
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.214
	minimum = 6
	maximum = 65
Network latency average = 10.1158
	minimum = 6
	maximum = 65
Slowest packet = 16140
Flit latency average = 11.4489
	minimum = 6
	maximum = 61
Slowest flit = 37266
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00306994
	minimum = 0 (at node 0)
	maximum = 0.0208341 (at node 7)
Accepted packet rate average = 0.00306994
	minimum = 0 (at node 0)
	maximum = 0.0208341 (at node 7)
Injected flit rate average = 0.00708576
	minimum = 0 (at node 0)
	maximum = 0.0303924 (at node 7)
Accepted flit rate average= 0.00708576
	minimum = 0 (at node 0)
	maximum = 0.0659373 (at node 7)
Injected packet length average = 2.30811
Accepted packet length average = 2.30811
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3367 (6 samples)
	minimum = 6 (6 samples)
	maximum = 67.6667 (6 samples)
Network latency average = 10.2123 (6 samples)
	minimum = 6 (6 samples)
	maximum = 66.1667 (6 samples)
Flit latency average = 11.4994 (6 samples)
	minimum = 6 (6 samples)
	maximum = 62.1667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.00376081 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0204209 (6 samples)
Accepted packet rate average = 0.00376081 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0204209 (6 samples)
Injected flit rate average = 0.00868607 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0297791 (6 samples)
Accepted flit rate average = 0.00868607 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0646236 (6 samples)
Injected packet size average = 2.30963 (6 samples)
Accepted packet size average = 2.30963 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 283229 (inst/sec)
gpgpu_simulation_rate = 13680 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401336 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z3satPiS_iii' to stream 0, gridDim= (4,1,1) blockDim = (16,16,1) 
kernel '_Z3satPiS_iii' transfer to GPU hardware scheduler
GTO prioritized length:24 scheduler ID 0
CTA IDs of active warps in the prioritized queue


GTO prioritized length:24 scheduler ID 1
CTA IDs of active warps in the prioritized queue


GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z3satPiS_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,164163)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z3satPiS_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,164163)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z3satPiS_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,164163)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z3satPiS_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,164163)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (704,164163), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z3satPiS_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (862,164163), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z3satPiS_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (866,164163), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z3satPiS_iii').
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(0,0,0) tid=(14,8,0)
GPGPU-Sim uArch: cycles simulated: 182163  inst.: 3605502 (ipc=11.5) sim_rate=277346 (inst/sec) elapsed = 0:0:00:13 / Thu Jan 21 08:42:35 2016
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(0,0,0) tid=(5,15,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25375,164163), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z3satPiS_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z3satPiS_iii' finished on shader 10.
kernel_name = _Z3satPiS_iii 
kernel_launch_uid = 7 
gpu_sim_cycle = 25376
gpu_sim_insn = 255312
gpu_ipc =      10.0612
gpu_tot_sim_cycle = 189539
gpu_tot_sim_insn = 3654068
gpu_tot_ipc =      19.2787
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 59
gpu_total_sim_rate=281082

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 125751
	L1I_total_cache_misses = 1515
	L1I_total_cache_miss_rate = 0.0120
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1280, Miss = 305, Miss_rate = 0.238, Pending_hits = 168, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2465, Miss = 574, Miss_rate = 0.233, Pending_hits = 339, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1280, Miss = 288, Miss_rate = 0.225, Pending_hits = 167, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1280, Miss = 305, Miss_rate = 0.238, Pending_hits = 169, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1280, Miss = 288, Miss_rate = 0.225, Pending_hits = 170, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1248, Miss = 288, Miss_rate = 0.231, Pending_hits = 169, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2528, Miss = 592, Miss_rate = 0.234, Pending_hits = 337, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1280, Miss = 288, Miss_rate = 0.225, Pending_hits = 165, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1248, Miss = 288, Miss_rate = 0.231, Pending_hits = 167, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2560, Miss = 576, Miss_rate = 0.225, Pending_hits = 337, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1248, Miss = 303, Miss_rate = 0.243, Pending_hits = 170, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1248, Miss = 288, Miss_rate = 0.231, Pending_hits = 170, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1280, Miss = 288, Miss_rate = 0.225, Pending_hits = 165, Reservation_fails = 0
	L1D_total_cache_accesses = 20225
	L1D_total_cache_misses = 4671
	L1D_total_cache_miss_rate = 0.2310
	L1D_total_cache_pending_hits = 2693
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.029
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 6532
	L1C_total_cache_misses = 120
	L1C_total_cache_miss_rate = 0.0184
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8893
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2693
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4543
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6412
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 124236
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1515
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1798, 1443, 1531, 1619, 1707, 1795, 1883, 1971, 
gpgpu_n_tot_thrd_icount = 7134144
gpgpu_n_tot_w_icount = 222942
gpgpu_n_stall_shd_mem = 7840
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4543
gpgpu_n_mem_write_global = 4096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 16129
gpgpu_n_store_insn = 4096
gpgpu_n_shmem_insn = 323786
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 49844
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7840
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2853	W0_Idle:224638	W0_Scoreboard:424407	W1:27722	W2:46336	W3:4660	W4:640	W5:4224	W6:640	W7:4224	W8:640	W9:4224	W10:640	W11:4224	W12:640	W13:4224	W14:640	W15:4416	W16:448	W17:4032	W18:448	W19:4032	W20:448	W21:4032	W22:448	W23:4032	W24:448	W25:4032	W26:448	W27:4032	W28:448	W29:896	W30:11200	W31:448	W32:74976
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 36344 {8:4543,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 163840 {40:4096,}
traffic_breakdown_coretomem[INST_ACC_R] = 2112 {8:264,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 617848 {136:4543,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32768 {8:4096,}
traffic_breakdown_memtocore[INST_ACC_R] = 35904 {136:264,}
maxmrqlatency = 6 
maxdqlatency = 0 
maxmflatency = 275 
averagemflatency = 151 
max_icnt2mem_latency = 20 
max_icnt2sh_latency = 189538 
mrq_lat_table:391 	0 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8520 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8875 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2413 	1155 	961 	29 	0 	0 	0 	0 	0 	8 	82 	177 	637 	2214 	978 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	348 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       631      4038         0         0      9235     14519      5838     11279         0         0         0         0         0         0         0         0 
dram[1]:      1476      4649         0         0     10103     15404      6699     12150         0         0         0         0         0         0         0         0 
dram[2]:      2179      1804         0         0     10984      5563      7794     13038         0         0         0         0         0         0         0         0 
dram[3]:      2806         0         0         0     11854      6404      8662     13916         0         0         0         0         0         0         0         0 
dram[4]:      3147         0         0         0     12741      7500      9531     14815         0         0         0         0         0         0         0         0 
dram[5]:      3715         0         0         0     13619      8366     10399     15699         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan 10.000000 10.000000 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan 10.000000 10.000000 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  2.000000      -nan      -nan 10.000000 12.000000 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan 10.000000 12.000000 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan 10.000000 12.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan 10.000000 12.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 403/35 = 11.514286
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0        10        10        12        10         0         0         0         0         0         0         0         0 
dram[1]:         2         2         0         0        10        10        12        10         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0        10        12        12        10         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         0        10        12        12        10         0         0         0         0         0         0         0         0 
dram[4]:         2         0         0         0        10        12        10        10         0         0         0         0         0         0         0         0 
dram[5]:         2         0         0         0        10        12        10        10         0         0         0         0         0         0         0         0 
total reads: 275
min_bank_accesses = 0!
chip skew: 48/44 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         0        12        10         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0        12        10         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0        12        10         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0        12        10         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0        10        10         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0        10        10         0         0         0         0         0         0         0         0 
total reads: 128
min_bank_accesses = 0!
chip skew: 22/20 = 1.10
average mf latency per bank:
dram[0]:        879         0    none      none         403       412      4895      4997    none      none      none      none      none      none      none      none  
dram[1]:          0         0    none      none         402       402      4852      4897    none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none         403       403      4951      4913    none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none         402       402      4846      4866    none      none      none      none      none      none      none      none  
dram[4]:          0    none      none      none         403       402      4909      4989    none      none      none      none      none      none      none      none  
dram[5]:          0    none      none      none         403       407      4812      4907    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       268       268       251       252         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       268       267       252       252         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       268       268       252       252         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       267       268       270       252         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       268       268       252       259         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       268       268       252       252         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250187 n_nop=250061 n_act=8 n_pre=2 n_req=69 n_rd=94 n_write=22 bw_util=0.0009273
n_activity=1149 dram_eff=0.2019
bk0: 6a 250115i bk1: 4a 250166i bk2: 0a 250189i bk3: 0a 250189i bk4: 20a 250137i bk5: 20a 250135i bk6: 24a 250003i bk7: 20a 250031i bk8: 0a 250183i bk9: 0a 250184i bk10: 0a 250187i bk11: 0a 250187i bk12: 0a 250187i bk13: 0a 250187i bk14: 0a 250187i bk15: 0a 250187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.19611e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250187 n_nop=250067 n_act=6 n_pre=0 n_req=68 n_rd=92 n_write=22 bw_util=0.0009113
n_activity=1060 dram_eff=0.2151
bk0: 4a 250167i bk1: 4a 250168i bk2: 0a 250188i bk3: 0a 250189i bk4: 20a 250137i bk5: 20a 250135i bk6: 24a 250003i bk7: 20a 250028i bk8: 0a 250183i bk9: 0a 250184i bk10: 0a 250187i bk11: 0a 250187i bk12: 0a 250187i bk13: 0a 250187i bk14: 0a 250187i bk15: 0a 250187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.59581e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250187 n_nop=250063 n_act=6 n_pre=0 n_req=70 n_rd=96 n_write=22 bw_util=0.0009433
n_activity=1085 dram_eff=0.2175
bk0: 4a 250167i bk1: 4a 250167i bk2: 0a 250186i bk3: 0a 250188i bk4: 20a 250136i bk5: 24a 250126i bk6: 24a 250001i bk7: 20a 250031i bk8: 0a 250185i bk9: 0a 250186i bk10: 0a 250187i bk11: 0a 250187i bk12: 0a 250187i bk13: 0a 250187i bk14: 0a 250187i bk15: 0a 250188i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.19611e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250187 n_nop=250068 n_act=5 n_pre=0 n_req=68 n_rd=92 n_write=22 bw_util=0.0009113
n_activity=1035 dram_eff=0.2203
bk0: 4a 250167i bk1: 0a 250188i bk2: 0a 250188i bk3: 0a 250189i bk4: 20a 250136i bk5: 24a 250126i bk6: 24a 250003i bk7: 20a 250030i bk8: 0a 250184i bk9: 0a 250186i bk10: 0a 250187i bk11: 0a 250187i bk12: 0a 250187i bk13: 0a 250187i bk14: 0a 250187i bk15: 0a 250187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.19611e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250187 n_nop=250074 n_act=5 n_pre=0 n_req=64 n_rd=88 n_write=20 bw_util=0.0008634
n_activity=983 dram_eff=0.2197
bk0: 4a 250167i bk1: 0a 250188i bk2: 0a 250188i bk3: 0a 250189i bk4: 20a 250136i bk5: 24a 250126i bk6: 20a 250031i bk7: 20a 250030i bk8: 0a 250184i bk9: 0a 250186i bk10: 0a 250187i bk11: 0a 250187i bk12: 0a 250187i bk13: 0a 250187i bk14: 0a 250187i bk15: 0a 250187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.59581e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250187 n_nop=250074 n_act=5 n_pre=0 n_req=64 n_rd=88 n_write=20 bw_util=0.0008634
n_activity=983 dram_eff=0.2197
bk0: 4a 250167i bk1: 0a 250188i bk2: 0a 250188i bk3: 0a 250189i bk4: 20a 250136i bk5: 24a 250126i bk6: 20a 250033i bk7: 20a 250028i bk8: 0a 250184i bk9: 0a 250186i bk10: 0a 250187i bk11: 0a 250187i bk12: 0a 250187i bk13: 0a 250187i bk14: 0a 250187i bk15: 0a 250187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.59581e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 865, Miss = 25, Miss_rate = 0.029, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[1]: Access = 704, Miss = 22, Miss_rate = 0.031, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 836, Miss = 24, Miss_rate = 0.029, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 702, Miss = 22, Miss_rate = 0.031, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 832, Miss = 24, Miss_rate = 0.029, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 710, Miss = 24, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[6]: Access = 829, Miss = 24, Miss_rate = 0.029, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 679, Miss = 22, Miss_rate = 0.032, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 701, Miss = 22, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 679, Miss = 22, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 701, Miss = 22, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 680, Miss = 22, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 8918
L2_total_cache_misses = 275
L2_total_cache_miss_rate = 0.0308
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3968
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 235
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 18
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=28176
icnt_total_pkts_simt_to_mem=13014
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.2188
	minimum = 6
	maximum = 60
Network latency average = 10.1221
	minimum = 6
	maximum = 59
Slowest packet = 17522
Flit latency average = 11.4616
	minimum = 6
	maximum = 55
Slowest flit = 40474
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00161424
	minimum = 0 (at node 0)
	maximum = 0.0215952 (at node 10)
Accepted packet rate average = 0.00161424
	minimum = 0 (at node 0)
	maximum = 0.0215952 (at node 10)
Injected flit rate average = 0.0037218
	minimum = 0 (at node 0)
	maximum = 0.0316835 (at node 10)
Accepted flit rate average= 0.0037218
	minimum = 0 (at node 0)
	maximum = 0.067623 (at node 10)
Injected packet length average = 2.30561
Accepted packet length average = 2.30561
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3199 (7 samples)
	minimum = 6 (7 samples)
	maximum = 66.5714 (7 samples)
Network latency average = 10.1994 (7 samples)
	minimum = 6 (7 samples)
	maximum = 65.1429 (7 samples)
Flit latency average = 11.494 (7 samples)
	minimum = 6 (7 samples)
	maximum = 61.1429 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.00345415 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0205887 (7 samples)
Accepted packet rate average = 0.00345415 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0205887 (7 samples)
Injected flit rate average = 0.00797689 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0300512 (7 samples)
Accepted flit rate average = 0.00797689 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.065052 (7 samples)
Injected packet size average = 2.30936 (7 samples)
Accepted packet size average = 2.30936 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 281082 (inst/sec)
gpgpu_simulation_rate = 14579 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Compare with CPU result: 
mismatch: 0
