Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: i2c_master_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "i2c_master_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "i2c_master_top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-csg324

---- Source Options
Top Module Name                    : i2c_master_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Camilo\Documents\Xilinx_Workspace\I2C_2\i2c_master_bit_ctrl.v" into library work
Parsing verilog file "i2c_master_defines.v" included at line 141.
Parsing module <i2c_master_bit_ctrl>.
Analyzing Verilog file "C:\Users\Camilo\Documents\Xilinx_Workspace\I2C_2\i2c_master_byte_ctrl.v" into library work
Parsing verilog file "i2c_master_defines.v" included at line 73.
Parsing module <i2c_master_byte_ctrl>.
Analyzing Verilog file "C:\Users\Camilo\Documents\Xilinx_Workspace\I2C_2\i2c_master_top.v" into library work
Parsing verilog file "i2c_master_defines.v" included at line 76.
Parsing module <i2c_master_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <i2c_master_top>.

Elaborating module <i2c_master_byte_ctrl>.

Elaborating module <i2c_master_bit_ctrl>.
WARNING:HDLCompiler:413 - "C:\Users\Camilo\Documents\Xilinx_Workspace\I2C_2\i2c_master_bit_ctrl.v" Line 258: Result of 32-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:1308 - "C:\Users\Camilo\Documents\Xilinx_Workspace\I2C_2\i2c_master_bit_ctrl.v" Line 406: Found full_case directive in module i2c_master_bit_ctrl. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1309 - "C:\Users\Camilo\Documents\Xilinx_Workspace\I2C_2\i2c_master_byte_ctrl.v" Line 230: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <i2c_master_top>.
    Related source file is "C:\Users\Camilo\Documents\Xilinx_Workspace\I2C_2\i2c_master_top.v".
        ARST_LVL = 1'b0
    Found 16-bit register for signal <prer>.
    Found 8-bit register for signal <ctr>.
    Found 8-bit register for signal <txr>.
    Found 1-bit register for signal <cr<7>>.
    Found 1-bit register for signal <cr<6>>.
    Found 1-bit register for signal <cr<5>>.
    Found 1-bit register for signal <cr<4>>.
    Found 1-bit register for signal <cr<3>>.
    Found 1-bit register for signal <cr<2>>.
    Found 1-bit register for signal <cr<1>>.
    Found 1-bit register for signal <cr<0>>.
    Found 1-bit register for signal <al>.
    Found 1-bit register for signal <rxack>.
    Found 1-bit register for signal <tip>.
    Found 1-bit register for signal <irq_flag>.
    Found 1-bit register for signal <wb_inta_o>.
    Found 8-bit register for signal <wb_dat_o>.
    Found 1-bit register for signal <wb_ack_o>.
    Found 8-bit 8-to-1 multiplexer for signal <wb_adr_i[2]_GND_1_o_wide_mux_2_OUT> created at line 164.
    Summary:
	inferred  54 D-type flip-flop(s).
	inferred  25 Multiplexer(s).
Unit <i2c_master_top> synthesized.

Synthesizing Unit <i2c_master_byte_ctrl>.
    Related source file is "C:\Users\Camilo\Documents\Xilinx_Workspace\I2C_2\i2c_master_byte_ctrl.v".
        ST_IDLE = 5'b00000
        ST_START = 5'b00001
        ST_READ = 5'b00010
        ST_WRITE = 5'b00100
        ST_ACK = 5'b01000
        ST_STOP = 5'b10000
    Found 3-bit register for signal <dcnt>.
    Found 4-bit register for signal <core_cmd>.
    Found 5-bit register for signal <c_state>.
    Found 8-bit register for signal <sr>.
    Found 1-bit register for signal <core_txd>.
    Found 1-bit register for signal <shift>.
    Found 1-bit register for signal <ld>.
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <ack_out>.
    Found finite state machine <FSM_0> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 26                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | nReset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <dcnt[2]_GND_2_o_sub_6_OUT> created at line 192.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred  22 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master_byte_ctrl> synthesized.

Synthesizing Unit <i2c_master_bit_ctrl>.
    Related source file is "C:\Users\Camilo\Documents\Xilinx_Workspace\I2C_2\i2c_master_bit_ctrl.v".
        idle = 18'b000000000000000000
        start_a = 18'b000000000000000001
        start_b = 18'b000000000000000010
        start_c = 18'b000000000000000100
        start_d = 18'b000000000000001000
        start_e = 18'b000000000000010000
        stop_a = 18'b000000000000100000
        stop_b = 18'b000000000001000000
        stop_c = 18'b000000000010000000
        stop_d = 18'b000000000100000000
        rd_a = 18'b000000001000000000
        rd_b = 18'b000000010000000000
        rd_c = 18'b000000100000000000
        rd_d = 18'b000001000000000000
        wr_a = 18'b000010000000000000
        wr_b = 18'b000100000000000000
        wr_c = 18'b001000000000000000
        wr_d = 18'b010000000000000000
    Found 3-bit register for signal <fSCL>.
    Found 3-bit register for signal <fSDA>.
    Found 16-bit register for signal <cnt>.
    Found 2-bit register for signal <cSCL>.
    Found 2-bit register for signal <cSDA>.
    Found 14-bit register for signal <filter_cnt>.
    Found 18-bit register for signal <c_state>.
    Found 1-bit register for signal <slave_wait>.
    Found 1-bit register for signal <sta_condition>.
    Found 1-bit register for signal <sto_condition>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <cmd_stop>.
    Found 1-bit register for signal <al>.
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <sda_chk>.
    Found 1-bit register for signal <sSCL>.
    Found 1-bit register for signal <sSDA>.
    Found 1-bit register for signal <dSCL>.
    Found 1-bit register for signal <dSDA>.
    Found 1-bit register for signal <scl_oen>.
    Found 1-bit register for signal <sda_oen>.
    Found 1-bit register for signal <clk_en>.
    Found 1-bit register for signal <dout>.
    Found 1-bit register for signal <dscl_oen>.
    Found finite state machine <FSM_1> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 58                                             |
    | Inputs             | 7                                              |
    | Outputs            | 35                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | nReset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000000000000000                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <cnt[15]_GND_3_o_sub_3_OUT> created at line 226.
    Found 14-bit subtractor for signal <GND_3_o_GND_3_o_sub_12_OUT<13:0>> created at line 258.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master_bit_ctrl> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 14-bit subtractor                                     : 1
 16-bit subtractor                                     : 1
 3-bit subtractor                                      : 1
# Registers                                            : 49
 1-bit register                                        : 36
 14-bit register                                       : 1
 16-bit register                                       : 2
 2-bit register                                        : 2
 3-bit register                                        : 3
 4-bit register                                        : 1
 8-bit register                                        : 4
# Multiplexers                                         : 68
 1-bit 2-to-1 multiplexer                              : 43
 14-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 4
 8-bit 8-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <i2c_master_bit_ctrl>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <i2c_master_bit_ctrl> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 14-bit subtractor                                     : 1
 3-bit subtractor                                      : 1
# Counters                                             : 1
 16-bit down counter                                   : 1
# Registers                                            : 115
 Flip-Flops                                            : 115
# Multiplexers                                         : 81
 1-bit 2-to-1 multiplexer                              : 51
 1-bit 8-to-1 multiplexer                              : 8
 14-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <byte_controller/FSM_0> on signal <c_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 000
 00001 | 001
 00100 | 011
 00010 | 010
 01000 | 110
 10000 | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <byte_controller/bit_controller/FSM_1> on signal <c_state[1:18]> with one-hot encoding.
------------------------------------------
 State              | Encoding
------------------------------------------
 000000000000000000 | 000000000000000001
 000000000000000001 | 000000000000000010
 000000000000000010 | 000000000000000100
 000000000000000100 | 000000000000001000
 000000000000001000 | 000000000000010000
 000000000000010000 | 000000000000100000
 000000000000100000 | 000000000001000000
 000000000001000000 | 000000000010000000
 000000000010000000 | 000000000100000000
 000000000100000000 | 000000001000000000
 000000001000000000 | 000000010000000000
 000000010000000000 | 000000100000000000
 000000100000000000 | 000001000000000000
 000001000000000000 | 000010000000000000
 000010000000000000 | 000100000000000000
 000100000000000000 | 001000000000000000
 001000000000000000 | 010000000000000000
 010000000000000000 | 100000000000000000
------------------------------------------

Optimizing unit <i2c_master_top> ...

Optimizing unit <i2c_master_byte_ctrl> ...

Optimizing unit <i2c_master_bit_ctrl> ...
INFO:Xst:2261 - The FF/Latch <byte_controller/bit_controller/c_state_FSM_FFd1> in Unit <i2c_master_top> is equivalent to the following FF/Latch, which will be removed : <byte_controller/bit_controller/sda_chk> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block i2c_master_top, actual ratio is 5.
FlipFlop ctr_7 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 152
 Flip-Flops                                            : 152

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : i2c_master_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 336
#      GND                         : 1
#      INV                         : 29
#      LUT1                        : 2
#      LUT2                        : 22
#      LUT3                        : 25
#      LUT4                        : 50
#      LUT5                        : 58
#      LUT6                        : 89
#      MUXCY                       : 28
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 30
# FlipFlops/Latches                : 152
#      FD                          : 11
#      FDC                         : 76
#      FDCE                        : 35
#      FDP                         : 12
#      FDPE                        : 18
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 18
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             152  out of  11440     1%  
 Number of Slice LUTs:                  275  out of   5720     4%  
    Number used as Logic:               275  out of   5720     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    283
   Number with an unused Flip Flop:     131  out of    283    46%  
   Number with an unused LUT:             8  out of    283     2%  
   Number of fully used LUT-FF pairs:   144  out of    283    50%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    200    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
wb_clk_i                           | BUFGP                  | 152   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.047ns (Maximum Frequency: 247.115MHz)
   Minimum input arrival time before clock: 6.240ns
   Maximum output required time after clock: 3.999ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'wb_clk_i'
  Clock period: 4.047ns (frequency: 247.115MHz)
  Total number of paths / destination ports: 1866 / 186
-------------------------------------------------------------------------
Delay:               4.047ns (Levels of Logic = 3)
  Source:            byte_controller/bit_controller/cnt_1 (FF)
  Destination:       byte_controller/bit_controller/cnt_13 (FF)
  Source Clock:      wb_clk_i rising
  Destination Clock: wb_clk_i rising

  Data Path: byte_controller/bit_controller/cnt_1 to byte_controller/bit_controller/cnt_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   1.015  byte_controller/bit_controller/cnt_1 (byte_controller/bit_controller/cnt_1)
     LUT6:I0->O            4   0.203   0.788  byte_controller/bit_controller/rst_scl_sync_OR_29_o2 (byte_controller/bit_controller/rst_scl_sync_OR_29_o2)
     LUT6:I4->O           15   0.203   1.086  byte_controller/bit_controller/Mcount_cnt_eqn_151_SW0 (N20)
     LUT6:I4->O            1   0.203   0.000  byte_controller/bit_controller/cnt_15_rstpot (byte_controller/bit_controller/cnt_15_rstpot)
     FDC:D                     0.102          byte_controller/bit_controller/cnt_15
    ----------------------------------------
    Total                      4.047ns (1.158ns logic, 2.889ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'wb_clk_i'
  Total number of paths / destination ports: 630 / 343
-------------------------------------------------------------------------
Offset:              6.240ns (Levels of Logic = 4)
  Source:            wb_rst_i (PAD)
  Destination:       byte_controller/bit_controller/cnt_13 (FF)
  Destination Clock: wb_clk_i rising

  Data Path: wb_rst_i to byte_controller/bit_controller/cnt_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   1.222   2.295  wb_rst_i_IBUF (wb_rst_i_IBUF)
     LUT5:I0->O           18   0.203   1.050  byte_controller/bit_controller/rst_scl_sync_OR_29_o1 (byte_controller/bit_controller/rst_scl_sync_OR_29_o1)
     LUT5:I4->O           14   0.205   0.958  byte_controller/bit_controller/_n0201_inv1 (byte_controller/bit_controller/_n0201_inv)
     LUT6:I5->O            1   0.205   0.000  byte_controller/bit_controller/cnt_15_rstpot (byte_controller/bit_controller/cnt_15_rstpot)
     FDC:D                     0.102          byte_controller/bit_controller/cnt_15
    ----------------------------------------
    Total                      6.240ns (1.937ns logic, 4.303ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'wb_clk_i'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              3.999ns (Levels of Logic = 1)
  Source:            wb_ack_o (FF)
  Destination:       wb_ack_o (PAD)
  Source Clock:      wb_clk_i rising

  Data Path: wb_ack_o to wb_ack_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.447   0.981  wb_ack_o (wb_ack_o_OBUF)
     OBUF:I->O                 2.571          wb_ack_o_OBUF (wb_ack_o)
    ----------------------------------------
    Total                      3.999ns (3.018ns logic, 0.981ns route)
                                       (75.5% logic, 24.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock wb_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
wb_clk_i       |    4.047|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.27 secs
 
--> 

Total memory usage is 287856 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

