Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sat Apr 23 16:52:44 2016
| Host         : LAPTOP-50QHPPJG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Nexys4fpga_timing_summary_routed.rpt -rpx Nexys4fpga_timing_summary_routed.rpx
| Design       : Nexys4fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: PRJ_Demo/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/DRCK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: PRJ_Demo/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/UPDATE (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 100 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.988        0.000                      0                 1800        0.057        0.000                      0                 1800        3.750        0.000                       0                   705  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.988        0.000                      0                 1800        0.057        0.000                      0                 1800        3.750        0.000                       0                   705  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/WRLDIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.906ns  (logic 3.406ns (38.242%)  route 5.500ns (61.758%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns = ( 14.695 - 10.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.664     5.022    ROJO/BOTSIMPGM/JA_OBUF[0]
    RAMB18_X1Y26         RAMB18E1                                     r  ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.476 r  ROJO/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.772     9.249    ROJO/BOTSIMCPU/lower_reg_banks/ADDRA1
    SLICE_X46Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.395 r  ROJO/BOTSIMCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.876    10.270    ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X47Y66         LUT5 (Prop_lut5_I0_O)        0.356    10.626 r  ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=53, routed)          2.022    12.648    ROJO/BOTSIMCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X10Y75         LUT6 (Prop_lut6_I1_O)        0.326    12.974 r  ROJO/BOTSIMCPU/DataOut[0]_i_2/O
                         net (fo=1, routed)           0.831    13.805    ROJO/BOTSIMCPU/DataOut[0]_i_2_n_0
    SLICE_X14Y76         LUT5 (Prop_lut5_I0_O)        0.124    13.929 r  ROJO/BOTSIMCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000    13.929    ROJO/WRLDIF/MapY_reg[7]_0[0]
    SLICE_X14Y76         FDRE                                         r  ROJO/WRLDIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.509    14.695    ROJO/WRLDIF/JA_OBUF[1]
    SLICE_X14Y76         FDRE                                         r  ROJO/WRLDIF/DataOut_reg[0]/C
                         clock pessimism              0.180    14.875    
                         clock uncertainty           -0.035    14.839    
    SLICE_X14Y76         FDRE (Setup_fdre_C_D)        0.077    14.916    ROJO/WRLDIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                         -13.929    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/WRLDIF/BotInfo_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.309ns  (logic 3.310ns (39.835%)  route 4.999ns (60.165%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 14.696 - 10.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.664     5.022    ROJO/BOTSIMPGM/JA_OBUF[0]
    RAMB18_X1Y26         RAMB18E1                                     r  ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.476 r  ROJO/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.772     9.249    ROJO/BOTSIMCPU/lower_reg_banks/ADDRA1
    SLICE_X46Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.395 r  ROJO/BOTSIMCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.876    10.270    ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X47Y66         LUT5 (Prop_lut5_I0_O)        0.356    10.626 r  ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=53, routed)          1.826    12.453    ROJO/BOTSIMCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X13Y76         LUT5 (Prop_lut5_I2_O)        0.354    12.807 r  ROJO/BOTSIMCPU/BotInfo_int[7]_i_1/O
                         net (fo=8, routed)           0.525    13.331    ROJO/WRLDIF/write_strobe_flop_4[0]
    SLICE_X13Y77         FDRE                                         r  ROJO/WRLDIF/BotInfo_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.510    14.696    ROJO/WRLDIF/JA_OBUF[1]
    SLICE_X13Y77         FDRE                                         r  ROJO/WRLDIF/BotInfo_int_reg[0]/C
                         clock pessimism              0.180    14.876    
                         clock uncertainty           -0.035    14.840    
    SLICE_X13Y77         FDRE (Setup_fdre_C_CE)      -0.407    14.433    ROJO/WRLDIF/BotInfo_int_reg[0]
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                         -13.331    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/WRLDIF/BotInfo_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.309ns  (logic 3.310ns (39.835%)  route 4.999ns (60.165%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 14.696 - 10.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.664     5.022    ROJO/BOTSIMPGM/JA_OBUF[0]
    RAMB18_X1Y26         RAMB18E1                                     r  ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.476 r  ROJO/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.772     9.249    ROJO/BOTSIMCPU/lower_reg_banks/ADDRA1
    SLICE_X46Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.395 r  ROJO/BOTSIMCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.876    10.270    ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X47Y66         LUT5 (Prop_lut5_I0_O)        0.356    10.626 r  ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=53, routed)          1.826    12.453    ROJO/BOTSIMCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X13Y76         LUT5 (Prop_lut5_I2_O)        0.354    12.807 r  ROJO/BOTSIMCPU/BotInfo_int[7]_i_1/O
                         net (fo=8, routed)           0.525    13.331    ROJO/WRLDIF/write_strobe_flop_4[0]
    SLICE_X13Y77         FDRE                                         r  ROJO/WRLDIF/BotInfo_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.510    14.696    ROJO/WRLDIF/JA_OBUF[1]
    SLICE_X13Y77         FDRE                                         r  ROJO/WRLDIF/BotInfo_int_reg[1]/C
                         clock pessimism              0.180    14.876    
                         clock uncertainty           -0.035    14.840    
    SLICE_X13Y77         FDRE (Setup_fdre_C_CE)      -0.407    14.433    ROJO/WRLDIF/BotInfo_int_reg[1]
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                         -13.331    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/WRLDIF/BotInfo_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.309ns  (logic 3.310ns (39.835%)  route 4.999ns (60.165%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 14.696 - 10.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.664     5.022    ROJO/BOTSIMPGM/JA_OBUF[0]
    RAMB18_X1Y26         RAMB18E1                                     r  ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.476 r  ROJO/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.772     9.249    ROJO/BOTSIMCPU/lower_reg_banks/ADDRA1
    SLICE_X46Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.395 r  ROJO/BOTSIMCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.876    10.270    ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X47Y66         LUT5 (Prop_lut5_I0_O)        0.356    10.626 r  ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=53, routed)          1.826    12.453    ROJO/BOTSIMCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X13Y76         LUT5 (Prop_lut5_I2_O)        0.354    12.807 r  ROJO/BOTSIMCPU/BotInfo_int[7]_i_1/O
                         net (fo=8, routed)           0.525    13.331    ROJO/WRLDIF/write_strobe_flop_4[0]
    SLICE_X13Y77         FDRE                                         r  ROJO/WRLDIF/BotInfo_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.510    14.696    ROJO/WRLDIF/JA_OBUF[1]
    SLICE_X13Y77         FDRE                                         r  ROJO/WRLDIF/BotInfo_int_reg[2]/C
                         clock pessimism              0.180    14.876    
                         clock uncertainty           -0.035    14.840    
    SLICE_X13Y77         FDRE (Setup_fdre_C_CE)      -0.407    14.433    ROJO/WRLDIF/BotInfo_int_reg[2]
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                         -13.331    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/WRLDIF/BotInfo_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.309ns  (logic 3.310ns (39.835%)  route 4.999ns (60.165%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 14.696 - 10.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.664     5.022    ROJO/BOTSIMPGM/JA_OBUF[0]
    RAMB18_X1Y26         RAMB18E1                                     r  ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.476 r  ROJO/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.772     9.249    ROJO/BOTSIMCPU/lower_reg_banks/ADDRA1
    SLICE_X46Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.395 r  ROJO/BOTSIMCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.876    10.270    ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X47Y66         LUT5 (Prop_lut5_I0_O)        0.356    10.626 r  ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=53, routed)          1.826    12.453    ROJO/BOTSIMCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X13Y76         LUT5 (Prop_lut5_I2_O)        0.354    12.807 r  ROJO/BOTSIMCPU/BotInfo_int[7]_i_1/O
                         net (fo=8, routed)           0.525    13.331    ROJO/WRLDIF/write_strobe_flop_4[0]
    SLICE_X13Y77         FDRE                                         r  ROJO/WRLDIF/BotInfo_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.510    14.696    ROJO/WRLDIF/JA_OBUF[1]
    SLICE_X13Y77         FDRE                                         r  ROJO/WRLDIF/BotInfo_int_reg[3]/C
                         clock pessimism              0.180    14.876    
                         clock uncertainty           -0.035    14.840    
    SLICE_X13Y77         FDRE (Setup_fdre_C_CE)      -0.407    14.433    ROJO/WRLDIF/BotInfo_int_reg[3]
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                         -13.331    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/WRLDIF/BotInfo_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.309ns  (logic 3.310ns (39.835%)  route 4.999ns (60.165%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 14.696 - 10.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.664     5.022    ROJO/BOTSIMPGM/JA_OBUF[0]
    RAMB18_X1Y26         RAMB18E1                                     r  ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.476 r  ROJO/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.772     9.249    ROJO/BOTSIMCPU/lower_reg_banks/ADDRA1
    SLICE_X46Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.395 r  ROJO/BOTSIMCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.876    10.270    ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X47Y66         LUT5 (Prop_lut5_I0_O)        0.356    10.626 r  ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=53, routed)          1.826    12.453    ROJO/BOTSIMCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X13Y76         LUT5 (Prop_lut5_I2_O)        0.354    12.807 r  ROJO/BOTSIMCPU/BotInfo_int[7]_i_1/O
                         net (fo=8, routed)           0.525    13.331    ROJO/WRLDIF/write_strobe_flop_4[0]
    SLICE_X13Y77         FDRE                                         r  ROJO/WRLDIF/BotInfo_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.510    14.696    ROJO/WRLDIF/JA_OBUF[1]
    SLICE_X13Y77         FDRE                                         r  ROJO/WRLDIF/BotInfo_int_reg[4]/C
                         clock pessimism              0.180    14.876    
                         clock uncertainty           -0.035    14.840    
    SLICE_X13Y77         FDRE (Setup_fdre_C_CE)      -0.407    14.433    ROJO/WRLDIF/BotInfo_int_reg[4]
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                         -13.331    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/WRLDIF/BotInfo_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.309ns  (logic 3.310ns (39.835%)  route 4.999ns (60.165%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 14.696 - 10.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.664     5.022    ROJO/BOTSIMPGM/JA_OBUF[0]
    RAMB18_X1Y26         RAMB18E1                                     r  ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.476 r  ROJO/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.772     9.249    ROJO/BOTSIMCPU/lower_reg_banks/ADDRA1
    SLICE_X46Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.395 r  ROJO/BOTSIMCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.876    10.270    ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X47Y66         LUT5 (Prop_lut5_I0_O)        0.356    10.626 r  ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=53, routed)          1.826    12.453    ROJO/BOTSIMCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X13Y76         LUT5 (Prop_lut5_I2_O)        0.354    12.807 r  ROJO/BOTSIMCPU/BotInfo_int[7]_i_1/O
                         net (fo=8, routed)           0.525    13.331    ROJO/WRLDIF/write_strobe_flop_4[0]
    SLICE_X13Y77         FDRE                                         r  ROJO/WRLDIF/BotInfo_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.510    14.696    ROJO/WRLDIF/JA_OBUF[1]
    SLICE_X13Y77         FDRE                                         r  ROJO/WRLDIF/BotInfo_int_reg[5]/C
                         clock pessimism              0.180    14.876    
                         clock uncertainty           -0.035    14.840    
    SLICE_X13Y77         FDRE (Setup_fdre_C_CE)      -0.407    14.433    ROJO/WRLDIF/BotInfo_int_reg[5]
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                         -13.331    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/WRLDIF/BotInfo_int_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.309ns  (logic 3.310ns (39.835%)  route 4.999ns (60.165%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 14.696 - 10.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.664     5.022    ROJO/BOTSIMPGM/JA_OBUF[0]
    RAMB18_X1Y26         RAMB18E1                                     r  ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.476 r  ROJO/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.772     9.249    ROJO/BOTSIMCPU/lower_reg_banks/ADDRA1
    SLICE_X46Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.395 r  ROJO/BOTSIMCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.876    10.270    ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X47Y66         LUT5 (Prop_lut5_I0_O)        0.356    10.626 r  ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=53, routed)          1.826    12.453    ROJO/BOTSIMCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X13Y76         LUT5 (Prop_lut5_I2_O)        0.354    12.807 r  ROJO/BOTSIMCPU/BotInfo_int[7]_i_1/O
                         net (fo=8, routed)           0.525    13.331    ROJO/WRLDIF/write_strobe_flop_4[0]
    SLICE_X13Y77         FDRE                                         r  ROJO/WRLDIF/BotInfo_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.510    14.696    ROJO/WRLDIF/JA_OBUF[1]
    SLICE_X13Y77         FDRE                                         r  ROJO/WRLDIF/BotInfo_int_reg[6]/C
                         clock pessimism              0.180    14.876    
                         clock uncertainty           -0.035    14.840    
    SLICE_X13Y77         FDRE (Setup_fdre_C_CE)      -0.407    14.433    ROJO/WRLDIF/BotInfo_int_reg[6]
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                         -13.331    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/WRLDIF/BotInfo_int_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.309ns  (logic 3.310ns (39.835%)  route 4.999ns (60.165%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 14.696 - 10.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.664     5.022    ROJO/BOTSIMPGM/JA_OBUF[0]
    RAMB18_X1Y26         RAMB18E1                                     r  ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.476 r  ROJO/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.772     9.249    ROJO/BOTSIMCPU/lower_reg_banks/ADDRA1
    SLICE_X46Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.395 r  ROJO/BOTSIMCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.876    10.270    ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X47Y66         LUT5 (Prop_lut5_I0_O)        0.356    10.626 r  ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=53, routed)          1.826    12.453    ROJO/BOTSIMCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X13Y76         LUT5 (Prop_lut5_I2_O)        0.354    12.807 r  ROJO/BOTSIMCPU/BotInfo_int[7]_i_1/O
                         net (fo=8, routed)           0.525    13.331    ROJO/WRLDIF/write_strobe_flop_4[0]
    SLICE_X13Y77         FDRE                                         r  ROJO/WRLDIF/BotInfo_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.510    14.696    ROJO/WRLDIF/JA_OBUF[1]
    SLICE_X13Y77         FDRE                                         r  ROJO/WRLDIF/BotInfo_int_reg[7]/C
                         clock pessimism              0.180    14.876    
                         clock uncertainty           -0.035    14.840    
    SLICE_X13Y77         FDRE (Setup_fdre_C_CE)      -0.407    14.433    ROJO/WRLDIF/BotInfo_int_reg[7]
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                         -13.331    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/WRLDIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.731ns  (logic 3.406ns (39.011%)  route 5.325ns (60.989%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns = ( 14.695 - 10.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.664     5.022    ROJO/BOTSIMPGM/JA_OBUF[0]
    RAMB18_X1Y26         RAMB18E1                                     r  ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.476 r  ROJO/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.772     9.249    ROJO/BOTSIMCPU/lower_reg_banks/ADDRA1
    SLICE_X46Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.395 r  ROJO/BOTSIMCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.876    10.270    ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X47Y66         LUT5 (Prop_lut5_I0_O)        0.356    10.626 r  ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=53, routed)          1.797    12.423    ROJO/BOTSIMCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X10Y76         LUT5 (Prop_lut5_I2_O)        0.326    12.749 r  ROJO/BOTSIMCPU/DataOut[4]_i_2/O
                         net (fo=1, routed)           0.880    13.629    ROJO/BOTSIMCPU/DataOut[4]_i_2_n_0
    SLICE_X15Y76         LUT5 (Prop_lut5_I0_O)        0.124    13.753 r  ROJO/BOTSIMCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000    13.753    ROJO/WRLDIF/MapY_reg[7]_0[4]
    SLICE_X15Y76         FDRE                                         r  ROJO/WRLDIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.509    14.695    ROJO/WRLDIF/JA_OBUF[1]
    SLICE_X15Y76         FDRE                                         r  ROJO/WRLDIF/DataOut_reg[4]/C
                         clock pessimism              0.180    14.875    
                         clock uncertainty           -0.035    14.839    
    SLICE_X15Y76         FDRE (Setup_fdre_C_D)        0.031    14.870    ROJO/WRLDIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -13.753    
  -------------------------------------------------------------------
                         slack                                  1.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ROJO/MAP/wrld_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.203%)  route 0.158ns (52.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.563     1.396    ROJO/MAP/JA_OBUF[0]
    SLICE_X9Y76          FDRE                                         r  ROJO/MAP/wrld_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141     1.537 r  ROJO/MAP/wrld_addr_reg[0]/Q
                         net (fo=1, routed)           0.158     1.695    ROJO/MAP/MAP/addra[0]
    RAMB36_X0Y15         RAMB36E1                                     r  ROJO/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.876     1.945    ROJO/MAP/MAP/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ROJO/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.490     1.455    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.638    ROJO/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 APPCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APPCPU/stack_ram_high/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.959%)  route 0.241ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.568     1.401    APPCPU/JA_OBUF[1]
    SLICE_X11Y68         FDRE                                         r  APPCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.141     1.542 r  APPCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.241     1.783    APPCPU/stack_ram_high/ADDRD0
    SLICE_X10Y68         RAMD32                                       r  APPCPU/stack_ram_high/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.837     1.906    APPCPU/stack_ram_high/WCLK
    SLICE_X10Y68         RAMD32                                       r  APPCPU/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.491     1.414    
    SLICE_X10Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.724    APPCPU/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 APPCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APPCPU/stack_ram_high/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.959%)  route 0.241ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.568     1.401    APPCPU/JA_OBUF[1]
    SLICE_X11Y68         FDRE                                         r  APPCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.141     1.542 r  APPCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.241     1.783    APPCPU/stack_ram_high/ADDRD0
    SLICE_X10Y68         RAMD32                                       r  APPCPU/stack_ram_high/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.837     1.906    APPCPU/stack_ram_high/WCLK
    SLICE_X10Y68         RAMD32                                       r  APPCPU/stack_ram_high/RAMA_D1/CLK
                         clock pessimism             -0.491     1.414    
    SLICE_X10Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.724    APPCPU/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 APPCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APPCPU/stack_ram_high/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.959%)  route 0.241ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.568     1.401    APPCPU/JA_OBUF[1]
    SLICE_X11Y68         FDRE                                         r  APPCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.141     1.542 r  APPCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.241     1.783    APPCPU/stack_ram_high/ADDRD0
    SLICE_X10Y68         RAMD32                                       r  APPCPU/stack_ram_high/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.837     1.906    APPCPU/stack_ram_high/WCLK
    SLICE_X10Y68         RAMD32                                       r  APPCPU/stack_ram_high/RAMB/CLK
                         clock pessimism             -0.491     1.414    
    SLICE_X10Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.724    APPCPU/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 APPCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APPCPU/stack_ram_high/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.959%)  route 0.241ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.568     1.401    APPCPU/JA_OBUF[1]
    SLICE_X11Y68         FDRE                                         r  APPCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.141     1.542 r  APPCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.241     1.783    APPCPU/stack_ram_high/ADDRD0
    SLICE_X10Y68         RAMD32                                       r  APPCPU/stack_ram_high/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.837     1.906    APPCPU/stack_ram_high/WCLK
    SLICE_X10Y68         RAMD32                                       r  APPCPU/stack_ram_high/RAMB_D1/CLK
                         clock pessimism             -0.491     1.414    
    SLICE_X10Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.724    APPCPU/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 APPCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APPCPU/stack_ram_high/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.959%)  route 0.241ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.568     1.401    APPCPU/JA_OBUF[1]
    SLICE_X11Y68         FDRE                                         r  APPCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.141     1.542 r  APPCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.241     1.783    APPCPU/stack_ram_high/ADDRD0
    SLICE_X10Y68         RAMD32                                       r  APPCPU/stack_ram_high/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.837     1.906    APPCPU/stack_ram_high/WCLK
    SLICE_X10Y68         RAMD32                                       r  APPCPU/stack_ram_high/RAMC/CLK
                         clock pessimism             -0.491     1.414    
    SLICE_X10Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.724    APPCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 APPCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APPCPU/stack_ram_high/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.959%)  route 0.241ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.568     1.401    APPCPU/JA_OBUF[1]
    SLICE_X11Y68         FDRE                                         r  APPCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.141     1.542 r  APPCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.241     1.783    APPCPU/stack_ram_high/ADDRD0
    SLICE_X10Y68         RAMD32                                       r  APPCPU/stack_ram_high/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.837     1.906    APPCPU/stack_ram_high/WCLK
    SLICE_X10Y68         RAMD32                                       r  APPCPU/stack_ram_high/RAMC_D1/CLK
                         clock pessimism             -0.491     1.414    
    SLICE_X10Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.724    APPCPU/stack_ram_high/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 APPCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APPCPU/stack_ram_high/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.959%)  route 0.241ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.568     1.401    APPCPU/JA_OBUF[1]
    SLICE_X11Y68         FDRE                                         r  APPCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.141     1.542 r  APPCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.241     1.783    APPCPU/stack_ram_high/ADDRD0
    SLICE_X10Y68         RAMS32                                       r  APPCPU/stack_ram_high/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.837     1.906    APPCPU/stack_ram_high/WCLK
    SLICE_X10Y68         RAMS32                                       r  APPCPU/stack_ram_high/RAMD/CLK
                         clock pessimism             -0.491     1.414    
    SLICE_X10Y68         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.724    APPCPU/stack_ram_high/RAMD
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 APPCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APPCPU/stack_ram_high/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.959%)  route 0.241ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.568     1.401    APPCPU/JA_OBUF[1]
    SLICE_X11Y68         FDRE                                         r  APPCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.141     1.542 r  APPCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.241     1.783    APPCPU/stack_ram_high/ADDRD0
    SLICE_X10Y68         RAMS32                                       r  APPCPU/stack_ram_high/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.837     1.906    APPCPU/stack_ram_high/WCLK
    SLICE_X10Y68         RAMS32                                       r  APPCPU/stack_ram_high/RAMD_D1/CLK
                         clock pessimism             -0.491     1.414    
    SLICE_X10Y68         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.724    APPCPU/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ROJO/MAP/wrld_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.136%)  route 0.157ns (48.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.563     1.396    ROJO/MAP/JA_OBUF[0]
    SLICE_X8Y76          FDRE                                         r  ROJO/MAP/wrld_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     1.560 r  ROJO/MAP/wrld_addr_reg[3]/Q
                         net (fo=1, routed)           0.157     1.717    ROJO/MAP/MAP/addra[3]
    RAMB36_X0Y15         RAMB36E1                                     r  ROJO/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.876     1.945    ROJO/MAP/MAP/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ROJO/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.490     1.455    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.638    ROJO/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15    ROJO/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15    ROJO/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y26    ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14    PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  JA_OBUF_BUFG[7]_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y70    APPCPU/active_interrupt_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y68     APPCPU/address_loop[0].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y70     APPCPU/address_loop[0].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y70     APPCPU/address_loop[10].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y72     APPCPU/data_path_loop[4].small_spm.spm_flop/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y67    ROJO/BOTSIMCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y65    ROJO/BOTSIMCPU/stack_ram_high/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y65    ROJO/BOTSIMCPU/stack_ram_high/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y65    ROJO/BOTSIMCPU/stack_ram_high/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y65    ROJO/BOTSIMCPU/stack_ram_high/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y65    ROJO/BOTSIMCPU/stack_ram_high/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y65    ROJO/BOTSIMCPU/stack_ram_high/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y65    ROJO/BOTSIMCPU/stack_ram_high/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y67    ROJO/BOTSIMCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y67    ROJO/BOTSIMCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y71     APPCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y71     APPCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y71     APPCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y64    ROJO/BOTSIMCPU/stack_ram_low/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y64    ROJO/BOTSIMCPU/stack_ram_low/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y64    ROJO/BOTSIMCPU/stack_ram_low/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y64    ROJO/BOTSIMCPU/stack_ram_low/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y64    ROJO/BOTSIMCPU/stack_ram_low/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y64    ROJO/BOTSIMCPU/stack_ram_low/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y64    ROJO/BOTSIMCPU/stack_ram_low/RAMD/CLK



