{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1637111897678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1637111897678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 16 19:18:17 2021 " "Processing started: Tue Nov 16 19:18:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1637111897678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1637111897678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica2 -c Practica2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica2 -c Practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1637111897678 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1637111898377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bcd_7seg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/bcd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_7seg " "Found design unit 1: bcd_7seg" {  } { { "src/bcd_7seg.VHD" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/bcd_7seg.VHD" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1637111899419 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcd_7seg-body " "Found design unit 2: bcd_7seg-body" {  } { { "src/bcd_7seg.VHD" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/bcd_7seg.VHD" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1637111899419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1637111899419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/util.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/util.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Util " "Found design unit 1: Util" {  } { { "src/Util.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Util.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1637111899425 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Util-body " "Found design unit 2: Util-body" {  } { { "src/Util.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Util.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1637111899425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1637111899425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/unidadaritmeticalogica.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/unidadaritmeticalogica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadAritmeticaLogica " "Found design unit 1: UnidadAritmeticaLogica" {  } { { "src/UnidadAritmeticaLogica.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/UnidadAritmeticaLogica.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1637111899430 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 UnidadAritmeticaLogica-body " "Found design unit 2: UnidadAritmeticaLogica-body" {  } { { "src/UnidadAritmeticaLogica.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/UnidadAritmeticaLogica.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1637111899430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1637111899430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/practica2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/practica2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Practica2-UnidadDeControl " "Found design unit 1: Practica2-UnidadDeControl" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1637111899438 ""} { "Info" "ISGN_ENTITY_NAME" "1 Practica2 " "Found entity 1: Practica2" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1637111899438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1637111899438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memoriaram.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoriaRAM " "Found design unit 1: MemoriaRAM" {  } { { "src/MemoriaRAM.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/MemoriaRAM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1637111899444 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MemoriaRAM-body " "Found design unit 2: MemoriaRAM-body" {  } { { "src/MemoriaRAM.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/MemoriaRAM.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1637111899444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1637111899444 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practica2 " "Elaborating entity \"Practica2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1637111899549 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_Direcciones Practica2.vhd(33) " "VHDL Signal Declaration warning at Practica2.vhd(33): used implicit default value for signal \"SDRAM_Direcciones\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1637111899554 "|Practica2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_Control Practica2.vhd(35) " "VHDL Signal Declaration warning at Practica2.vhd(35): used implicit default value for signal \"SDRAM_Control\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1637111899554 "|Practica2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Entrada_Instruccion Practica2.vhd(68) " "VHDL Process Statement warning at Practica2.vhd(68): signal \"Entrada_Instruccion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1637111899554 "|Practica2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Entrada_Instruccion Practica2.vhd(69) " "VHDL Process Statement warning at Practica2.vhd(69): signal \"Entrada_Instruccion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1637111899555 "|Practica2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Entrada_Datos Practica2.vhd(69) " "VHDL Process Statement warning at Practica2.vhd(69): signal \"Entrada_Datos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1637111899555 "|Practica2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Acumulador Practica2.vhd(69) " "VHDL Process Statement warning at Practica2.vhd(69): signal \"Acumulador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1637111899555 "|Practica2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Contador Practica2.vhd(70) " "VHDL Process Statement warning at Practica2.vhd(70): signal \"Contador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1637111899555 "|Practica2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Acumulador Practica2.vhd(72) " "VHDL Process Statement warning at Practica2.vhd(72): signal \"Acumulador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1637111899555 "|Practica2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Contador Practica2.vhd(72) " "VHDL Process Statement warning at Practica2.vhd(72): signal \"Contador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1637111899555 "|Practica2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Auxiliar Practica2.vhd(72) " "VHDL Process Statement warning at Practica2.vhd(72): signal \"Auxiliar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1637111899555 "|Practica2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BanderaDefault Practica2.vhd(73) " "VHDL Process Statement warning at Practica2.vhd(73): signal \"BanderaDefault\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1637111899555 "|Practica2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BanderaDefault Practica2.vhd(64) " "VHDL Process Statement warning at Practica2.vhd(64): inferring latch(es) for signal or variable \"BanderaDefault\", which holds its previous value in one or more paths through the process" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1637111899555 "|Practica2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Numero_Instruccion Practica2.vhd(64) " "VHDL Process Statement warning at Practica2.vhd(64): inferring latch(es) for signal or variable \"Numero_Instruccion\", which holds its previous value in one or more paths through the process" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1637111899555 "|Practica2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Carry Practica2.vhd(64) " "VHDL Process Statement warning at Practica2.vhd(64): inferring latch(es) for signal or variable \"Carry\", which holds its previous value in one or more paths through the process" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1637111899556 "|Practica2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Acumulador Practica2.vhd(64) " "VHDL Process Statement warning at Practica2.vhd(64): inferring latch(es) for signal or variable \"Acumulador\", which holds its previous value in one or more paths through the process" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1637111899556 "|Practica2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Contador Practica2.vhd(64) " "VHDL Process Statement warning at Practica2.vhd(64): inferring latch(es) for signal or variable \"Contador\", which holds its previous value in one or more paths through the process" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1637111899556 "|Practica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Contador\[0\] Practica2.vhd(64) " "Inferred latch for \"Contador\[0\]\" at Practica2.vhd(64)" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637111899556 "|Practica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Contador\[1\] Practica2.vhd(64) " "Inferred latch for \"Contador\[1\]\" at Practica2.vhd(64)" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637111899556 "|Practica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Contador\[2\] Practica2.vhd(64) " "Inferred latch for \"Contador\[2\]\" at Practica2.vhd(64)" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637111899556 "|Practica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Contador\[3\] Practica2.vhd(64) " "Inferred latch for \"Contador\[3\]\" at Practica2.vhd(64)" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637111899556 "|Practica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Contador\[4\] Practica2.vhd(64) " "Inferred latch for \"Contador\[4\]\" at Practica2.vhd(64)" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637111899556 "|Practica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Contador\[5\] Practica2.vhd(64) " "Inferred latch for \"Contador\[5\]\" at Practica2.vhd(64)" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637111899556 "|Practica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Contador\[6\] Practica2.vhd(64) " "Inferred latch for \"Contador\[6\]\" at Practica2.vhd(64)" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637111899556 "|Practica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Contador\[7\] Practica2.vhd(64) " "Inferred latch for \"Contador\[7\]\" at Practica2.vhd(64)" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637111899556 "|Practica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acumulador\[0\] Practica2.vhd(64) " "Inferred latch for \"Acumulador\[0\]\" at Practica2.vhd(64)" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637111899557 "|Practica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acumulador\[1\] Practica2.vhd(64) " "Inferred latch for \"Acumulador\[1\]\" at Practica2.vhd(64)" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637111899557 "|Practica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acumulador\[2\] Practica2.vhd(64) " "Inferred latch for \"Acumulador\[2\]\" at Practica2.vhd(64)" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637111899557 "|Practica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acumulador\[3\] Practica2.vhd(64) " "Inferred latch for \"Acumulador\[3\]\" at Practica2.vhd(64)" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637111899557 "|Practica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acumulador\[4\] Practica2.vhd(64) " "Inferred latch for \"Acumulador\[4\]\" at Practica2.vhd(64)" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637111899557 "|Practica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acumulador\[5\] Practica2.vhd(64) " "Inferred latch for \"Acumulador\[5\]\" at Practica2.vhd(64)" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637111899557 "|Practica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acumulador\[6\] Practica2.vhd(64) " "Inferred latch for \"Acumulador\[6\]\" at Practica2.vhd(64)" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637111899557 "|Practica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acumulador\[7\] Practica2.vhd(64) " "Inferred latch for \"Acumulador\[7\]\" at Practica2.vhd(64)" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637111899557 "|Practica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acumulador\[8\] Practica2.vhd(64) " "Inferred latch for \"Acumulador\[8\]\" at Practica2.vhd(64)" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637111899557 "|Practica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acumulador\[9\] Practica2.vhd(64) " "Inferred latch for \"Acumulador\[9\]\" at Practica2.vhd(64)" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637111899557 "|Practica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acumulador\[10\] Practica2.vhd(64) " "Inferred latch for \"Acumulador\[10\]\" at Practica2.vhd(64)" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637111899557 "|Practica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acumulador\[11\] Practica2.vhd(64) " "Inferred latch for \"Acumulador\[11\]\" at Practica2.vhd(64)" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637111899557 "|Practica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acumulador\[12\] Practica2.vhd(64) " "Inferred latch for \"Acumulador\[12\]\" at Practica2.vhd(64)" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637111899558 "|Practica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acumulador\[13\] Practica2.vhd(64) " "Inferred latch for \"Acumulador\[13\]\" at Practica2.vhd(64)" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637111899558 "|Practica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acumulador\[14\] Practica2.vhd(64) " "Inferred latch for \"Acumulador\[14\]\" at Practica2.vhd(64)" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637111899558 "|Practica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acumulador\[15\] Practica2.vhd(64) " "Inferred latch for \"Acumulador\[15\]\" at Practica2.vhd(64)" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637111899558 "|Practica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Carry Practica2.vhd(64) " "Inferred latch for \"Carry\" at Practica2.vhd(64)" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637111899558 "|Practica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Numero_Instruccion\[1\]\[0\] Practica2.vhd(64) " "Inferred latch for \"Numero_Instruccion\[1\]\[0\]\" at Practica2.vhd(64)" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637111899558 "|Practica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Numero_Instruccion\[1\]\[1\] Practica2.vhd(64) " "Inferred latch for \"Numero_Instruccion\[1\]\[1\]\" at Practica2.vhd(64)" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637111899558 "|Practica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Numero_Instruccion\[1\]\[2\] Practica2.vhd(64) " "Inferred latch for \"Numero_Instruccion\[1\]\[2\]\" at Practica2.vhd(64)" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637111899559 "|Practica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Numero_Instruccion\[1\]\[3\] Practica2.vhd(64) " "Inferred latch for \"Numero_Instruccion\[1\]\[3\]\" at Practica2.vhd(64)" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637111899559 "|Practica2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BanderaDefault Practica2.vhd(64) " "Inferred latch for \"BanderaDefault\" at Practica2.vhd(64)" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637111899559 "|Practica2"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "src/UnidadAritmeticaLogica.vhd" "Mult0" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/UnidadAritmeticaLogica.vhd" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1637111900172 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "src/UnidadAritmeticaLogica.vhd" "Div0" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/UnidadAritmeticaLogica.vhd" 180 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1637111900172 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1637111900172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "src/UnidadAritmeticaLogica.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/UnidadAritmeticaLogica.vhd" 172 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1637111900317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1637111900318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1637111900318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1637111900318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1637111900318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1637111900318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1637111900318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1637111900318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1637111900318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1637111900318 ""}  } { { "src/UnidadAritmeticaLogica.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/UnidadAritmeticaLogica.vhd" 172 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1637111900318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_73t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_73t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_73t " "Found entity 1: mult_73t" {  } { { "db/mult_73t.tdf" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/db/mult_73t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1637111900464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1637111900464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "src/UnidadAritmeticaLogica.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/UnidadAritmeticaLogica.vhd" 180 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1637111900539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1637111900540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1637111900540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1637111900540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1637111900540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1637111900540 ""}  } { { "src/UnidadAritmeticaLogica.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/UnidadAritmeticaLogica.vhd" 180 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1637111900540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fvo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fvo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fvo " "Found entity 1: lpm_divide_fvo" {  } { { "db/lpm_divide_fvo.tdf" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/db/lpm_divide_fvo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1637111900687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1637111900687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_aag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_aag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_aag " "Found entity 1: abs_divider_aag" {  } { { "db/abs_divider_aag.tdf" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/db/abs_divider_aag.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1637111900720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1637111900720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/db/alt_u_div_i4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1637111900764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1637111900764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1637111900923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1637111900923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1637111901073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1637111901073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5v9 " "Found entity 1: lpm_abs_5v9" {  } { { "db/lpm_abs_5v9.tdf" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/db/lpm_abs_5v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1637111901107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1637111901107 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[0\] " "Bidir \"SDRAM_Datos\[0\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[1\] " "Bidir \"SDRAM_Datos\[1\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[2\] " "Bidir \"SDRAM_Datos\[2\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[3\] " "Bidir \"SDRAM_Datos\[3\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[4\] " "Bidir \"SDRAM_Datos\[4\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[5\] " "Bidir \"SDRAM_Datos\[5\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[6\] " "Bidir \"SDRAM_Datos\[6\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[7\] " "Bidir \"SDRAM_Datos\[7\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[8\] " "Bidir \"SDRAM_Datos\[8\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[9\] " "Bidir \"SDRAM_Datos\[9\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[10\] " "Bidir \"SDRAM_Datos\[10\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[11\] " "Bidir \"SDRAM_Datos\[11\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[12\] " "Bidir \"SDRAM_Datos\[12\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[13\] " "Bidir \"SDRAM_Datos\[13\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[14\] " "Bidir \"SDRAM_Datos\[14\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[15\] " "Bidir \"SDRAM_Datos\[15\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[16\] " "Bidir \"SDRAM_Datos\[16\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[17\] " "Bidir \"SDRAM_Datos\[17\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[18\] " "Bidir \"SDRAM_Datos\[18\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[19\] " "Bidir \"SDRAM_Datos\[19\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[20\] " "Bidir \"SDRAM_Datos\[20\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[21\] " "Bidir \"SDRAM_Datos\[21\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[22\] " "Bidir \"SDRAM_Datos\[22\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[23\] " "Bidir \"SDRAM_Datos\[23\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[24\] " "Bidir \"SDRAM_Datos\[24\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[25\] " "Bidir \"SDRAM_Datos\[25\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[26\] " "Bidir \"SDRAM_Datos\[26\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[27\] " "Bidir \"SDRAM_Datos\[27\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[28\] " "Bidir \"SDRAM_Datos\[28\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[29\] " "Bidir \"SDRAM_Datos\[29\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[30\] " "Bidir \"SDRAM_Datos\[30\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Datos\[31\] " "Bidir \"SDRAM_Datos\[31\]\" has no driver" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637111901887 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1637111901887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Acumulador\[12\] " "Latch Acumulador\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Entrada_Instruccion\[4\] " "Ports D and ENA on the latch are fed by the same signal Entrada_Instruccion\[4\]" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1637111901924 ""}  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1637111901924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Acumulador\[13\] " "Latch Acumulador\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Entrada_Instruccion\[4\] " "Ports D and ENA on the latch are fed by the same signal Entrada_Instruccion\[4\]" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1637111901924 ""}  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1637111901924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Acumulador\[14\] " "Latch Acumulador\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Entrada_Instruccion\[4\] " "Ports D and ENA on the latch are fed by the same signal Entrada_Instruccion\[4\]" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1637111901926 ""}  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1637111901926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Acumulador\[15\] " "Latch Acumulador\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Entrada_Instruccion\[4\] " "Ports D and ENA on the latch are fed by the same signal Entrada_Instruccion\[4\]" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1637111901926 ""}  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1637111901926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Acumulador\[8\] " "Latch Acumulador\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Entrada_Instruccion\[0\] " "Ports D and ENA on the latch are fed by the same signal Entrada_Instruccion\[0\]" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1637111901927 ""}  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1637111901927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Acumulador\[9\] " "Latch Acumulador\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Entrada_Instruccion\[4\] " "Ports D and ENA on the latch are fed by the same signal Entrada_Instruccion\[4\]" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1637111901928 ""}  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1637111901928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Acumulador\[10\] " "Latch Acumulador\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Entrada_Instruccion\[4\] " "Ports D and ENA on the latch are fed by the same signal Entrada_Instruccion\[4\]" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1637111901928 ""}  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1637111901928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Acumulador\[11\] " "Latch Acumulador\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Entrada_Instruccion\[4\] " "Ports D and ENA on the latch are fed by the same signal Entrada_Instruccion\[4\]" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1637111901928 ""}  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1637111901928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Acumulador\[4\] " "Latch Acumulador\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Entrada_Instruccion\[3\] " "Ports D and ENA on the latch are fed by the same signal Entrada_Instruccion\[3\]" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1637111901929 ""}  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1637111901929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Acumulador\[5\] " "Latch Acumulador\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Entrada_Instruccion\[3\] " "Ports D and ENA on the latch are fed by the same signal Entrada_Instruccion\[3\]" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1637111901929 ""}  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1637111901929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Acumulador\[6\] " "Latch Acumulador\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Entrada_Instruccion\[3\] " "Ports D and ENA on the latch are fed by the same signal Entrada_Instruccion\[3\]" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1637111901930 ""}  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1637111901930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Acumulador\[7\] " "Latch Acumulador\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Entrada_Instruccion\[3\] " "Ports D and ENA on the latch are fed by the same signal Entrada_Instruccion\[3\]" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1637111901930 ""}  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1637111901930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Acumulador\[0\] " "Latch Acumulador\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Entrada_Instruccion\[1\] " "Ports D and ENA on the latch are fed by the same signal Entrada_Instruccion\[1\]" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1637111901930 ""}  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1637111901930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Acumulador\[1\] " "Latch Acumulador\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Entrada_Instruccion\[3\] " "Ports D and ENA on the latch are fed by the same signal Entrada_Instruccion\[3\]" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1637111901931 ""}  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1637111901931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Acumulador\[2\] " "Latch Acumulador\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Entrada_Instruccion\[3\] " "Ports D and ENA on the latch are fed by the same signal Entrada_Instruccion\[3\]" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1637111901931 ""}  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1637111901931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Acumulador\[3\] " "Latch Acumulador\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Entrada_Instruccion\[3\] " "Ports D and ENA on the latch are fed by the same signal Entrada_Instruccion\[3\]" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1637111901932 ""}  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1637111901932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Carry " "Latch Carry has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Entrada_Instruccion\[1\] " "Ports D and ENA on the latch are fed by the same signal Entrada_Instruccion\[1\]" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1637111901932 ""}  } { { "src/UnidadAritmeticaLogica.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/UnidadAritmeticaLogica.vhd" 116 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1637111901932 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Direcciones\[0\] GND " "Pin \"SDRAM_Direcciones\[0\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637111902452 "|Practica2|SDRAM_Direcciones[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Direcciones\[1\] GND " "Pin \"SDRAM_Direcciones\[1\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637111902452 "|Practica2|SDRAM_Direcciones[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Direcciones\[2\] GND " "Pin \"SDRAM_Direcciones\[2\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637111902452 "|Practica2|SDRAM_Direcciones[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Direcciones\[3\] GND " "Pin \"SDRAM_Direcciones\[3\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637111902452 "|Practica2|SDRAM_Direcciones[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Direcciones\[4\] GND " "Pin \"SDRAM_Direcciones\[4\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637111902452 "|Practica2|SDRAM_Direcciones[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Direcciones\[5\] GND " "Pin \"SDRAM_Direcciones\[5\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637111902452 "|Practica2|SDRAM_Direcciones[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Direcciones\[6\] GND " "Pin \"SDRAM_Direcciones\[6\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637111902452 "|Practica2|SDRAM_Direcciones[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Direcciones\[7\] GND " "Pin \"SDRAM_Direcciones\[7\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637111902452 "|Practica2|SDRAM_Direcciones[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Direcciones\[8\] GND " "Pin \"SDRAM_Direcciones\[8\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637111902452 "|Practica2|SDRAM_Direcciones[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Direcciones\[9\] GND " "Pin \"SDRAM_Direcciones\[9\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637111902452 "|Practica2|SDRAM_Direcciones[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Direcciones\[10\] GND " "Pin \"SDRAM_Direcciones\[10\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637111902452 "|Practica2|SDRAM_Direcciones[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Direcciones\[11\] GND " "Pin \"SDRAM_Direcciones\[11\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637111902452 "|Practica2|SDRAM_Direcciones[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Direcciones\[12\] GND " "Pin \"SDRAM_Direcciones\[12\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637111902452 "|Practica2|SDRAM_Direcciones[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Control\[0\] GND " "Pin \"SDRAM_Control\[0\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637111902452 "|Practica2|SDRAM_Control[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Control\[1\] GND " "Pin \"SDRAM_Control\[1\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637111902452 "|Practica2|SDRAM_Control[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Control\[2\] GND " "Pin \"SDRAM_Control\[2\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637111902452 "|Practica2|SDRAM_Control[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Control\[3\] GND " "Pin \"SDRAM_Control\[3\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637111902452 "|Practica2|SDRAM_Control[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Control\[4\] GND " "Pin \"SDRAM_Control\[4\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637111902452 "|Practica2|SDRAM_Control[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Control\[5\] GND " "Pin \"SDRAM_Control\[5\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637111902452 "|Practica2|SDRAM_Control[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Control\[6\] GND " "Pin \"SDRAM_Control\[6\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637111902452 "|Practica2|SDRAM_Control[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Control\[7\] GND " "Pin \"SDRAM_Control\[7\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637111902452 "|Practica2|SDRAM_Control[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Control\[8\] GND " "Pin \"SDRAM_Control\[8\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637111902452 "|Practica2|SDRAM_Control[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Control\[9\] GND " "Pin \"SDRAM_Control\[9\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637111902452 "|Practica2|SDRAM_Control[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Control\[10\] GND " "Pin \"SDRAM_Control\[10\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637111902452 "|Practica2|SDRAM_Control[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Control\[11\] GND " "Pin \"SDRAM_Control\[11\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637111902452 "|Practica2|SDRAM_Control[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1637111902452 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1637111902674 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1637111904065 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1637111904065 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "442 " "Implemented 442 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1637111904152 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1637111904152 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1637111904152 ""} { "Info" "ICUT_CUT_TM_LCELLS" "313 " "Implemented 313 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1637111904152 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1637111904152 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1637111904152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1637111904199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 16 19:18:24 2021 " "Processing ended: Tue Nov 16 19:18:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1637111904199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1637111904199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1637111904199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1637111904199 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1637111905375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1637111905376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 16 19:18:25 2021 " "Processing started: Tue Nov 16 19:18:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1637111905376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1637111905376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Practica2 -c Practica2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Practica2 -c Practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1637111905376 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1637111905505 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Practica2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Practica2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1637111905522 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1637111905596 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1637111905597 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1637111905597 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1637111905959 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1637111905971 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1637111906819 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1637111906819 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1637111906819 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1637111906819 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1637111906819 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1637111906819 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1637111906819 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1637111906819 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1637111906819 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1637111906819 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 907 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1637111906828 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 909 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1637111906828 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 911 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1637111906828 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 913 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1637111906828 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 915 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1637111906828 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1637111906828 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1637111906832 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "128 128 " "No exact pin location assignment(s) for 128 pins of 128 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Direcciones\[0\] " "Pin SDRAM_Direcciones\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Direcciones[0] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Direcciones[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 22 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Direcciones\[1\] " "Pin SDRAM_Direcciones\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Direcciones[1] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Direcciones[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 23 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Direcciones\[2\] " "Pin SDRAM_Direcciones\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Direcciones[2] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Direcciones[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 24 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Direcciones\[3\] " "Pin SDRAM_Direcciones\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Direcciones[3] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Direcciones[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 25 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Direcciones\[4\] " "Pin SDRAM_Direcciones\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Direcciones[4] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Direcciones[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 26 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Direcciones\[5\] " "Pin SDRAM_Direcciones\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Direcciones[5] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Direcciones[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 27 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Direcciones\[6\] " "Pin SDRAM_Direcciones\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Direcciones[6] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Direcciones[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 28 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Direcciones\[7\] " "Pin SDRAM_Direcciones\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Direcciones[7] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Direcciones[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 29 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Direcciones\[8\] " "Pin SDRAM_Direcciones\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Direcciones[8] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Direcciones[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 30 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Direcciones\[9\] " "Pin SDRAM_Direcciones\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Direcciones[9] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Direcciones[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 31 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Direcciones\[10\] " "Pin SDRAM_Direcciones\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Direcciones[10] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Direcciones[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 32 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Direcciones\[11\] " "Pin SDRAM_Direcciones\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Direcciones[11] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Direcciones[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 33 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Direcciones\[12\] " "Pin SDRAM_Direcciones\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Direcciones[12] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Direcciones[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 34 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Control\[0\] " "Pin SDRAM_Control\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Control[0] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Control[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 67 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Control\[1\] " "Pin SDRAM_Control\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Control[1] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Control[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 68 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Control\[2\] " "Pin SDRAM_Control\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Control[2] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Control[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 69 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Control\[3\] " "Pin SDRAM_Control\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Control[3] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Control[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 70 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Control\[4\] " "Pin SDRAM_Control\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Control[4] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Control[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 71 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Control\[5\] " "Pin SDRAM_Control\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Control[5] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Control[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 72 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Control\[6\] " "Pin SDRAM_Control\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Control[6] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Control[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 73 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Control\[7\] " "Pin SDRAM_Control\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Control[7] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Control[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 74 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Control\[8\] " "Pin SDRAM_Control\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Control[8] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Control[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 75 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Control\[9\] " "Pin SDRAM_Control\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Control[9] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Control[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 76 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Control\[10\] " "Pin SDRAM_Control\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Control[10] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Control[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 77 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Control\[11\] " "Pin SDRAM_Control\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Control[11] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Control[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 78 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[0\] " "Pin Display_7s\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[0] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 79 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[1\] " "Pin Display_7s\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[1] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 80 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[2\] " "Pin Display_7s\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[2] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 81 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[3\] " "Pin Display_7s\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[3] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 82 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[4\] " "Pin Display_7s\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[4] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 83 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[5\] " "Pin Display_7s\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[5] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 84 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[6\] " "Pin Display_7s\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[6] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 85 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[7\] " "Pin Display_7s\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[7] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 86 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[8\] " "Pin Display_7s\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[8] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 87 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[9\] " "Pin Display_7s\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[9] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 88 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[10\] " "Pin Display_7s\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[10] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 89 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[11\] " "Pin Display_7s\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[11] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 90 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[12\] " "Pin Display_7s\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[12] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 91 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[13\] " "Pin Display_7s\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[13] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 92 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[14\] " "Pin Display_7s\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[14] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 93 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[15\] " "Pin Display_7s\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[15] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 94 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[16\] " "Pin Display_7s\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[16] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 95 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[17\] " "Pin Display_7s\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[17] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 96 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[18\] " "Pin Display_7s\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[18] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 97 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[19\] " "Pin Display_7s\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[19] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 98 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[20\] " "Pin Display_7s\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[20] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 99 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[21\] " "Pin Display_7s\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[21] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 100 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[22\] " "Pin Display_7s\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[22] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 101 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[23\] " "Pin Display_7s\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[23] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 102 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[24\] " "Pin Display_7s\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[24] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 103 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[25\] " "Pin Display_7s\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[25] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 104 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[26\] " "Pin Display_7s\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[26] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 105 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[27\] " "Pin Display_7s\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[27] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 106 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[28\] " "Pin Display_7s\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[28] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 107 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[29\] " "Pin Display_7s\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[29] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 108 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[30\] " "Pin Display_7s\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[30] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 109 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[31\] " "Pin Display_7s\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[31] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 110 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[32\] " "Pin Display_7s\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[32] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 111 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[33\] " "Pin Display_7s\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[33] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 112 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[34\] " "Pin Display_7s\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[34] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 113 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[35\] " "Pin Display_7s\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[35] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 114 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[36\] " "Pin Display_7s\[36\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[36] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 115 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[37\] " "Pin Display_7s\[37\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[37] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 116 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[38\] " "Pin Display_7s\[38\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[38] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 117 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[39\] " "Pin Display_7s\[39\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[39] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 118 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[40\] " "Pin Display_7s\[40\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[40] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 119 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[41\] " "Pin Display_7s\[41\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[41] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 120 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[42\] " "Pin Display_7s\[42\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[42] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 121 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[43\] " "Pin Display_7s\[43\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[43] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 122 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[44\] " "Pin Display_7s\[44\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[44] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 123 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[45\] " "Pin Display_7s\[45\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[45] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[45] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 124 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[46\] " "Pin Display_7s\[46\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[46] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[46] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 125 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[47\] " "Pin Display_7s\[47\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[47] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[47] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 126 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[48\] " "Pin Display_7s\[48\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[48] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[48] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 127 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[49\] " "Pin Display_7s\[49\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[49] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[49] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 128 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[50\] " "Pin Display_7s\[50\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[50] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[50] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 129 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[51\] " "Pin Display_7s\[51\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[51] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[51] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 130 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[52\] " "Pin Display_7s\[52\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[52] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[52] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 131 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[53\] " "Pin Display_7s\[53\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[53] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[53] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 132 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[54\] " "Pin Display_7s\[54\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[54] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[54] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 133 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[55\] " "Pin Display_7s\[55\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[55] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[55] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 134 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[0\] " "Pin SDRAM_Datos\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[0] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 35 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[1\] " "Pin SDRAM_Datos\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[1] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 36 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[2\] " "Pin SDRAM_Datos\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[2] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 37 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[3\] " "Pin SDRAM_Datos\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[3] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 38 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[4\] " "Pin SDRAM_Datos\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[4] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 39 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[5\] " "Pin SDRAM_Datos\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[5] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 40 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[6\] " "Pin SDRAM_Datos\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[6] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 41 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[7\] " "Pin SDRAM_Datos\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[7] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 42 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[8\] " "Pin SDRAM_Datos\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[8] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 43 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[9\] " "Pin SDRAM_Datos\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[9] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 44 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[10\] " "Pin SDRAM_Datos\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[10] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 45 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[11\] " "Pin SDRAM_Datos\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[11] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 46 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[12\] " "Pin SDRAM_Datos\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[12] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 47 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[13\] " "Pin SDRAM_Datos\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[13] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 48 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[14\] " "Pin SDRAM_Datos\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[14] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 49 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[15\] " "Pin SDRAM_Datos\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[15] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 50 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[16\] " "Pin SDRAM_Datos\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[16] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 51 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[17\] " "Pin SDRAM_Datos\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[17] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 52 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[18\] " "Pin SDRAM_Datos\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[18] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 53 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[19\] " "Pin SDRAM_Datos\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[19] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 54 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[20\] " "Pin SDRAM_Datos\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[20] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 55 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[21\] " "Pin SDRAM_Datos\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[21] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 56 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[22\] " "Pin SDRAM_Datos\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[22] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 57 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[23\] " "Pin SDRAM_Datos\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[23] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 58 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[24\] " "Pin SDRAM_Datos\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[24] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 59 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[25\] " "Pin SDRAM_Datos\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[25] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 60 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[26\] " "Pin SDRAM_Datos\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[26] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 61 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[27\] " "Pin SDRAM_Datos\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[27] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 62 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[28\] " "Pin SDRAM_Datos\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[28] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 63 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[29\] " "Pin SDRAM_Datos\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[29] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 64 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[30\] " "Pin SDRAM_Datos\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[30] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 65 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[31\] " "Pin SDRAM_Datos\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[31] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 66 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada_Instruccion\[0\] " "Pin Entrada_Instruccion\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Entrada_Instruccion[0] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada_Instruccion[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 17 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada_Instruccion\[1\] " "Pin Entrada_Instruccion\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Entrada_Instruccion[1] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada_Instruccion[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 18 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada_Instruccion\[3\] " "Pin Entrada_Instruccion\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Entrada_Instruccion[3] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada_Instruccion[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 20 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada_Instruccion\[4\] " "Pin Entrada_Instruccion\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Entrada_Instruccion[4] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada_Instruccion[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 21 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada_Instruccion\[2\] " "Pin Entrada_Instruccion\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Entrada_Instruccion[2] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada_Instruccion[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 19 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clr " "Pin clr not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { clr } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 24 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 137 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "exe " "Pin exe not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { exe } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 25 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { exe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 138 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada_Datos\[4\] " "Pin Entrada_Datos\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Entrada_Datos[4] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada_Datos[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 13 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada_Datos\[5\] " "Pin Entrada_Datos\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Entrada_Datos[5] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada_Datos[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 14 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada_Datos\[6\] " "Pin Entrada_Datos\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Entrada_Datos[6] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada_Datos[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 15 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada_Datos\[7\] " "Pin Entrada_Datos\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Entrada_Datos[7] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada_Datos[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 16 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada_Datos\[0\] " "Pin Entrada_Datos\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Entrada_Datos[0] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada_Datos[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 9 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada_Datos\[1\] " "Pin Entrada_Datos\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Entrada_Datos[1] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada_Datos[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 10 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada_Datos\[2\] " "Pin Entrada_Datos\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Entrada_Datos[2] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada_Datos[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 11 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada_Datos\[3\] " "Pin Entrada_Datos\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Entrada_Datos[3] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada_Datos[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 12 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111909371 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1637111909371 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "TimeQuest Timing Analyzer is analyzing 28 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1637111910347 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practica2.sdc " "Synopsys Design Constraints File file not found: 'Practica2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1637111910349 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1637111910351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Contador\[0\]~0\|combout " "Node \"Contador\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1637111910357 ""} { "Warning" "WSTA_SCC_NODE" "Contador\[0\]~0\|dataa " "Node \"Contador\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1637111910357 ""}  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1637111910357 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "BanderaDefault~0\|combout " "Node \"BanderaDefault~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1637111910358 ""} { "Warning" "WSTA_SCC_NODE" "BanderaDefault~0\|datad " "Node \"BanderaDefault~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1637111910358 ""}  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 58 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1637111910358 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1637111910363 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1637111910363 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1637111910365 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Acumulador\[15\]~0  " "Automatically promoted node Acumulador\[15\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1637111910411 ""}  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Acumulador[15]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 457 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1637111910411 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Numero_Instruccion\[1\]\[3\]~0  " "Automatically promoted node Numero_Instruccion\[1\]\[3\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1637111910411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Acumulador\[15\]~0 " "Destination node Acumulador\[15\]~0" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Acumulador[15]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 457 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1637111910411 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1637111910411 ""}  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Numero_Instruccion[1][3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 433 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1637111910411 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1637111911363 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1637111911364 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1637111911364 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1637111911365 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1637111911366 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1637111911367 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1637111911368 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1637111911369 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1637111911369 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "128 unused 2.5V 15 81 32 " "Number of I/O pins in group: 128 (unused VREF, 2.5V VCCIO, 15 input, 81 output, 32 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1637111911379 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1637111911379 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1637111911379 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1637111911382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1637111911382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1637111911382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1637111911382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1637111911382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1637111911382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1637111911382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1637111911382 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1637111911382 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1637111911382 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1637111911696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1637111915929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1637111916140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1637111916154 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1637111928006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1637111928006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1637111929796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X46_Y61 X57_Y73 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X46_Y61 to location X57_Y73" {  } { { "loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X46_Y61 to location X57_Y73"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X46_Y61 to location X57_Y73"} 46 61 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1637111935722 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1637111935722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1637111937379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1637111937381 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1637111937381 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1637111937500 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1637111938342 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1637111938467 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1637111939162 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1637111940823 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "32 " "Following 32 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[0\] a permanently disabled " "Pin SDRAM_Datos\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[0] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 35 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[1\] a permanently disabled " "Pin SDRAM_Datos\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[1] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 36 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[2\] a permanently disabled " "Pin SDRAM_Datos\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[2] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 37 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[3\] a permanently disabled " "Pin SDRAM_Datos\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[3] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 38 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[4\] a permanently disabled " "Pin SDRAM_Datos\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[4] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 39 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[5\] a permanently disabled " "Pin SDRAM_Datos\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[5] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 40 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[6\] a permanently disabled " "Pin SDRAM_Datos\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[6] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 41 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[7\] a permanently disabled " "Pin SDRAM_Datos\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[7] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 42 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[8\] a permanently disabled " "Pin SDRAM_Datos\[8\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[8] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 43 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[9\] a permanently disabled " "Pin SDRAM_Datos\[9\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[9] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 44 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[10\] a permanently disabled " "Pin SDRAM_Datos\[10\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[10] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 45 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[11\] a permanently disabled " "Pin SDRAM_Datos\[11\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[11] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 46 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[12\] a permanently disabled " "Pin SDRAM_Datos\[12\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[12] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 47 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[13\] a permanently disabled " "Pin SDRAM_Datos\[13\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[13] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 48 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[14\] a permanently disabled " "Pin SDRAM_Datos\[14\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[14] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 49 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[15\] a permanently disabled " "Pin SDRAM_Datos\[15\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[15] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 50 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[16\] a permanently disabled " "Pin SDRAM_Datos\[16\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[16] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 51 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[17\] a permanently disabled " "Pin SDRAM_Datos\[17\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[17] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 52 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[18\] a permanently disabled " "Pin SDRAM_Datos\[18\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[18] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 53 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[19\] a permanently disabled " "Pin SDRAM_Datos\[19\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[19] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 54 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[20\] a permanently disabled " "Pin SDRAM_Datos\[20\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[20] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 55 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[21\] a permanently disabled " "Pin SDRAM_Datos\[21\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[21] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 56 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[22\] a permanently disabled " "Pin SDRAM_Datos\[22\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[22] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 57 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[23\] a permanently disabled " "Pin SDRAM_Datos\[23\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[23] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 58 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[24\] a permanently disabled " "Pin SDRAM_Datos\[24\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[24] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 59 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[25\] a permanently disabled " "Pin SDRAM_Datos\[25\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[25] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 60 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[26\] a permanently disabled " "Pin SDRAM_Datos\[26\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[26] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 61 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[27\] a permanently disabled " "Pin SDRAM_Datos\[27\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[27] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 62 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[28\] a permanently disabled " "Pin SDRAM_Datos\[28\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[28] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 63 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[29\] a permanently disabled " "Pin SDRAM_Datos\[29\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[29] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 64 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[30\] a permanently disabled " "Pin SDRAM_Datos\[30\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[30] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 65 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[31\] a permanently disabled " "Pin SDRAM_Datos\[31\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[31] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 66 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111942792 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1637111942792 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/output_files/Practica2.fit.smsg " "Generated suppressed messages file C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/output_files/Practica2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1637111943215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5078 " "Peak virtual memory: 5078 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1637111944081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 16 19:19:04 2021 " "Processing ended: Tue Nov 16 19:19:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1637111944081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1637111944081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1637111944081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1637111944081 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1637111945859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1637111945861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 16 19:19:05 2021 " "Processing started: Tue Nov 16 19:19:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1637111945861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1637111945861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Practica2 -c Practica2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Practica2 -c Practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1637111945861 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1637111952298 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1637111952474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4583 " "Peak virtual memory: 4583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1637111954689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 16 19:19:14 2021 " "Processing ended: Tue Nov 16 19:19:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1637111954689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1637111954689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1637111954689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1637111954689 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1637111955686 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1637111956510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1637111956511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 16 19:19:15 2021 " "Processing started: Tue Nov 16 19:19:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1637111956511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1637111956511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Practica2 -c Practica2 " "Command: quartus_sta Practica2 -c Practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1637111956512 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1637111956726 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1637111957095 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1637111957096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1637111957201 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1637111957201 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "TimeQuest Timing Analyzer is analyzing 28 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1637111957720 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practica2.sdc " "Synopsys Design Constraints File file not found: 'Practica2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1637111957839 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1637111957840 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clr clr " "create_clock -period 1.000 -name clr clr" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1637111957842 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1637111957842 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Contador\[0\]~0\|combout " "Node \"Contador\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1637111957843 ""} { "Warning" "WSTA_SCC_NODE" "Contador\[0\]~0\|dataa " "Node \"Contador\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1637111957843 ""}  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1637111957843 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "BanderaDefault~0\|combout " "Node \"BanderaDefault~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1637111957844 ""} { "Warning" "WSTA_SCC_NODE" "BanderaDefault~0\|datab " "Node \"BanderaDefault~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1637111957844 ""}  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 58 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1637111957844 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1637111958472 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1637111958473 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1637111958475 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1637111958495 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1637111958509 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1637111958509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.139 " "Worst-case setup slack is -20.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111958512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111958512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.139      -236.073 clr  " "  -20.139      -236.073 clr " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111958512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1637111958512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.079 " "Worst-case hold slack is -2.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111958518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111958518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.079       -13.706 clr  " "   -2.079       -13.706 clr " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111958518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1637111958518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.582 " "Worst-case recovery slack is 1.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111958528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111958528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.582         0.000 clr  " "    1.582         0.000 clr " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111958528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1637111958528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.027 " "Worst-case removal slack is -3.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111958533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111958533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.027       -61.064 clr  " "   -3.027       -61.064 clr " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111958533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1637111958533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111958537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111958537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 clr  " "   -3.000        -3.000 clr " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111958537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1637111958537 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1637111958700 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1637111958733 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1637111959742 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1637111959865 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1637111959881 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1637111959881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.099 " "Worst-case setup slack is -18.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111959889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111959889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.099      -212.497 clr  " "  -18.099      -212.497 clr " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111959889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1637111959889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.802 " "Worst-case hold slack is -1.802" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111959898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111959898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.802       -11.788 clr  " "   -1.802       -11.788 clr " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111959898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1637111959898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.393 " "Worst-case recovery slack is 1.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111959909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111959909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.393         0.000 clr  " "    1.393         0.000 clr " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111959909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1637111959909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.672 " "Worst-case removal slack is -2.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111959919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111959919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.672       -53.120 clr  " "   -2.672       -53.120 clr " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111959919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1637111959919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111959925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111959925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 clr  " "   -3.000        -3.000 clr " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111959925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1637111959925 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1637111960087 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1637111960461 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1637111960466 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1637111960466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.153 " "Worst-case setup slack is -9.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111960477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111960477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.153      -102.184 clr  " "   -9.153      -102.184 clr " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111960477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1637111960477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.256 " "Worst-case hold slack is -1.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111960496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111960496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.256        -9.640 clr  " "   -1.256        -9.640 clr " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111960496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1637111960496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.520 " "Worst-case recovery slack is 1.520" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111960508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111960508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.520         0.000 clr  " "    1.520         0.000 clr " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111960508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1637111960508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.663 " "Worst-case removal slack is -1.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111960522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111960522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.663       -34.517 clr  " "   -1.663       -34.517 clr " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111960522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1637111960522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111960534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111960534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -7.084 clr  " "   -3.000        -7.084 clr " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637111960534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1637111960534 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1637111961877 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1637111961880 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1637111962056 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 16 19:19:22 2021 " "Processing ended: Tue Nov 16 19:19:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1637111962056 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1637111962056 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1637111962056 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1637111962056 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1637111963352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1637111963352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 16 19:19:23 2021 " "Processing started: Tue Nov 16 19:19:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1637111963352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1637111963352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Practica2 -c Practica2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Practica2 -c Practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1637111963353 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica2_7_1200mv_85c_slow.vho C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/ simulation " "Generated file Practica2_7_1200mv_85c_slow.vho in folder \"C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1637111964194 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica2_7_1200mv_0c_slow.vho C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/ simulation " "Generated file Practica2_7_1200mv_0c_slow.vho in folder \"C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1637111964374 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica2_min_1200mv_0c_fast.vho C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/ simulation " "Generated file Practica2_min_1200mv_0c_fast.vho in folder \"C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1637111964548 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica2.vho C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/ simulation " "Generated file Practica2.vho in folder \"C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1637111964727 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica2_7_1200mv_85c_vhd_slow.sdo C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/ simulation " "Generated file Practica2_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1637111964827 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica2_7_1200mv_0c_vhd_slow.sdo C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/ simulation " "Generated file Practica2_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1637111964937 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica2_min_1200mv_0c_vhd_fast.sdo C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/ simulation " "Generated file Practica2_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1637111965044 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica2_vhd.sdo C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/ simulation " "Generated file Practica2_vhd.sdo in folder \"C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1637111965161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1637111965272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 16 19:19:25 2021 " "Processing ended: Tue Nov 16 19:19:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1637111965272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1637111965272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1637111965272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1637111965272 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 132 s " "Quartus II Full Compilation was successful. 0 errors, 132 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1637111965995 ""}
