Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun 26 20:33:16 2025
| Host         : DESKTOP-OVHT03F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RV32I46F5SPSoCTOP_timing_summary_routed.rpt -pb RV32I46F5SPSoCTOP_timing_summary_routed.pb -rpx RV32I46F5SPSoCTOP_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I46F5SPSoCTOP
| Device       : 7a200t-sbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints                                              1024        
TIMING-10  Warning   Missing property on synchronizer                                                                       1           
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.592        0.000                      0                47852        0.078        0.000                      0                47852        4.500        0.000                       0                  6513  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clk_50mhz  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         9.170        0.000                      0                    1        0.262        0.000                      0                    1        4.500        0.000                       0                     2  
  clk_50mhz         0.592        0.000                      0                46075        0.078        0.000                      0                46075        8.950        0.000                       0                  6511  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_50mhz          clk_50mhz               10.806        0.000                      0                 1776        0.379        0.000                      0                 1776  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_50mhz     
(none)        sys_clk_pin   clk_50mhz     
(none)                      sys_clk_pin   
(none)        clk_50mhz     sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_50mhz                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        9.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.170ns  (required time - arrival time)
  Source:                 clk_50mhz_unbuffered_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_50mhz_unbuffered_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.490ns (56.758%)  route 0.373ns (43.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 f  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.373     5.019    clk_50mhz_unbuffered
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.097     5.116 r  clk_50mhz_unbuffered_i_1/O
                         net (fo=1, routed)           0.000     5.116    clk_50mhz_unbuffered_i_1_n_0
    SLICE_X84Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    13.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C
                         clock pessimism              0.258    14.253    
                         clock uncertainty           -0.035    14.217    
    SLICE_X84Y146        FDCE (Setup_fdce_C_D)        0.069    14.286    clk_50mhz_unbuffered_reg
  -------------------------------------------------------------------
                         required time                         14.286    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  9.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_50mhz_unbuffered_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_50mhz_unbuffered_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.667%)  route 0.173ns (45.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 f  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.173     1.848    clk_50mhz_unbuffered
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     1.893 r  clk_50mhz_unbuffered_i_1/O
                         net (fo=1, routed)           0.000     1.893    clk_50mhz_unbuffered_i_1_n_0
    SLICE_X84Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C
                         clock pessimism             -0.518     1.511    
    SLICE_X84Y146        FDCE (Hold_fdce_C_D)         0.120     1.631    clk_50mhz_unbuffered_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y146  clk_50mhz_unbuffered_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y146  clk_50mhz_unbuffered_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y146  clk_50mhz_unbuffered_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y146  clk_50mhz_unbuffered_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y146  clk_50mhz_unbuffered_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50mhz
  To Clock:  clk_50mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[3]_rep__6/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/program_counter/pc_reg[12]_rep__7/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        19.273ns  (logic 4.037ns (20.947%)  route 15.236ns (79.053%))
  Logic Levels:           23  (CARRY4=1 LUT2=3 LUT5=2 LUT6=12 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 26.336 - 20.000 ) 
    Source Clock Delay      (SCD):    6.854ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.605     6.854    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X17Y39         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[3]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.341     7.195 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[3]_rep__6/Q
                         net (fo=128, routed)         1.346     8.541    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/A1
    SLICE_X36Y39         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.217     8.758 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.758    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/OA
    SLICE_X36Y39         MUXF7 (Prop_muxf7_I1_O)      0.160     8.918 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/F7.A/O
                         net (fo=1, routed)           0.000     8.918    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/O1
    SLICE_X36Y39         MUXF8 (Prop_muxf8_I1_O)      0.067     8.985 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/F8/O
                         net (fo=1, routed)           1.058    10.043    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7_n_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I1_O)        0.230    10.273 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_7_7_i_8/O
                         net (fo=1, routed)           0.000    10.273    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_7_7_i_8_n_0
    SLICE_X23Y42         MUXF7 (Prop_muxf7_I1_O)      0.167    10.440 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_7_7_i_3/O
                         net (fo=1, routed)           0.695    11.135    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[15]_i_8_0
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.229    11.364 r  rv32i46f_5sp_debug/ex_mem_register/memory_reg_0_255_7_7_i_2/O
                         net (fo=3, routed)           1.945    13.309    rv32i46f_5sp_debug/ex_mem_register/data_memory/written_data20_in[7]
    SLICE_X21Y93         LUT2 (Prop_lut2_I1_O)        0.107    13.416 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_22/O
                         net (fo=1, routed)           0.401    13.818    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_22_n_0
    SLICE_X21Y93         LUT6 (Prop_lut6_I0_O)        0.240    14.058 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_13/O
                         net (fo=2, routed)           0.746    14.804    rv32i46f_5sp_debug/ex_mem_register/data_memory_read_data[7]
    SLICE_X27Y92         LUT6 (Prop_lut6_I0_O)        0.097    14.901 f  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_6/O
                         net (fo=15, routed)          0.251    15.152    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_6_n_0
    SLICE_X28Y92         LUT5 (Prop_lut5_I4_O)        0.097    15.249 f  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_2/O
                         net (fo=25, routed)          0.939    16.188    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_2_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I0_O)        0.097    16.285 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[17]_i_23/O
                         net (fo=1, routed)           0.000    16.285    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[17]_i_23_n_0
    SLICE_X47Y88         MUXF7 (Prop_muxf7_I0_O)      0.163    16.448 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[17]_i_17/O
                         net (fo=2, routed)           0.280    16.728    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_4
    SLICE_X47Y89         LUT6 (Prop_lut6_I2_O)        0.229    16.957 r  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_10/O
                         net (fo=8, routed)           0.697    17.655    rv32i46f_5sp_debug/mem_wb_register/WB_rd_reg[0]_3
    SLICE_X50Y94         LUT2 (Prop_lut2_I1_O)        0.097    17.752 r  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[27]_i_63/O
                         net (fo=1, routed)           0.000    17.752    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[27]_i_63_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    18.184 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result_reg[27]_i_48/O[2]
                         net (fo=1, routed)           0.490    18.674    rv32i46f_5sp_debug/mem_wb_register/alu/data1[18]
    SLICE_X49Y94         LUT6 (Prop_lut6_I1_O)        0.230    18.904 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[18]_i_17/O
                         net (fo=1, routed)           0.693    19.596    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_3_0
    SLICE_X55Y95         LUT2 (Prop_lut2_I1_O)        0.113    19.709 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_9/O
                         net (fo=1, routed)           0.441    20.150    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_9_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.239    20.389 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_3/O
                         net (fo=2, routed)           0.671    21.061    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_3_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I0_O)        0.097    21.158 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_2/O
                         net (fo=3, routed)           0.594    21.752    rv32i46f_5sp_debug/id_ex_register/EX_opcode_reg[4]_17
    SLICE_X50Y98         LUT6 (Prop_lut6_I2_O)        0.097    21.849 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_14/O
                         net (fo=2, routed)           0.972    22.821    rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_14_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.097    22.918 r  rv32i46f_5sp_debug/id_ex_register/pc[31]_i_7/O
                         net (fo=32, routed)          1.062    23.980    rv32i46f_5sp_debug/id_ex_register/pc[31]_i_7_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I4_O)        0.097    24.077 r  rv32i46f_5sp_debug/id_ex_register/pc[12]_i_2/O
                         net (fo=13, routed)          1.713    25.790    rv32i46f_5sp_debug/exception_detector/pc_reg[12]
    SLICE_X23Y30         LUT6 (Prop_lut6_I1_O)        0.097    25.887 r  rv32i46f_5sp_debug/exception_detector/pc[12]_rep__7_i_1/O
                         net (fo=1, routed)           0.240    26.127    rv32i46f_5sp_debug/program_counter/pc_reg[12]_rep__7_1
    SLICE_X23Y30         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[12]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.484    26.336    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X23Y30         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[12]_rep__7/C
                         clock pessimism              0.468    26.804    
                         clock uncertainty           -0.035    26.768    
    SLICE_X23Y30         FDCE (Setup_fdce_C_D)       -0.049    26.719    rv32i46f_5sp_debug/program_counter/pc_reg[12]_rep__7
  -------------------------------------------------------------------
                         required time                         26.719    
                         arrival time                         -26.127    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[3]_rep__6/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/program_counter/pc_reg[7]_rep__7/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        19.266ns  (logic 4.037ns (20.956%)  route 15.228ns (79.044%))
  Logic Levels:           23  (CARRY4=1 LUT2=3 LUT5=2 LUT6=12 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 26.337 - 20.000 ) 
    Source Clock Delay      (SCD):    6.854ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.605     6.854    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X17Y39         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[3]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.341     7.195 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[3]_rep__6/Q
                         net (fo=128, routed)         1.346     8.541    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/A1
    SLICE_X36Y39         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.217     8.758 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.758    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/OA
    SLICE_X36Y39         MUXF7 (Prop_muxf7_I1_O)      0.160     8.918 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/F7.A/O
                         net (fo=1, routed)           0.000     8.918    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/O1
    SLICE_X36Y39         MUXF8 (Prop_muxf8_I1_O)      0.067     8.985 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/F8/O
                         net (fo=1, routed)           1.058    10.043    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7_n_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I1_O)        0.230    10.273 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_7_7_i_8/O
                         net (fo=1, routed)           0.000    10.273    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_7_7_i_8_n_0
    SLICE_X23Y42         MUXF7 (Prop_muxf7_I1_O)      0.167    10.440 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_7_7_i_3/O
                         net (fo=1, routed)           0.695    11.135    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[15]_i_8_0
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.229    11.364 r  rv32i46f_5sp_debug/ex_mem_register/memory_reg_0_255_7_7_i_2/O
                         net (fo=3, routed)           1.945    13.309    rv32i46f_5sp_debug/ex_mem_register/data_memory/written_data20_in[7]
    SLICE_X21Y93         LUT2 (Prop_lut2_I1_O)        0.107    13.416 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_22/O
                         net (fo=1, routed)           0.401    13.818    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_22_n_0
    SLICE_X21Y93         LUT6 (Prop_lut6_I0_O)        0.240    14.058 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_13/O
                         net (fo=2, routed)           0.746    14.804    rv32i46f_5sp_debug/ex_mem_register/data_memory_read_data[7]
    SLICE_X27Y92         LUT6 (Prop_lut6_I0_O)        0.097    14.901 f  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_6/O
                         net (fo=15, routed)          0.251    15.152    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_6_n_0
    SLICE_X28Y92         LUT5 (Prop_lut5_I4_O)        0.097    15.249 f  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_2/O
                         net (fo=25, routed)          0.939    16.188    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_2_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I0_O)        0.097    16.285 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[17]_i_23/O
                         net (fo=1, routed)           0.000    16.285    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[17]_i_23_n_0
    SLICE_X47Y88         MUXF7 (Prop_muxf7_I0_O)      0.163    16.448 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[17]_i_17/O
                         net (fo=2, routed)           0.280    16.728    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_4
    SLICE_X47Y89         LUT6 (Prop_lut6_I2_O)        0.229    16.957 r  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_10/O
                         net (fo=8, routed)           0.697    17.655    rv32i46f_5sp_debug/mem_wb_register/WB_rd_reg[0]_3
    SLICE_X50Y94         LUT2 (Prop_lut2_I1_O)        0.097    17.752 r  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[27]_i_63/O
                         net (fo=1, routed)           0.000    17.752    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[27]_i_63_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    18.184 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result_reg[27]_i_48/O[2]
                         net (fo=1, routed)           0.490    18.674    rv32i46f_5sp_debug/mem_wb_register/alu/data1[18]
    SLICE_X49Y94         LUT6 (Prop_lut6_I1_O)        0.230    18.904 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[18]_i_17/O
                         net (fo=1, routed)           0.693    19.596    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_3_0
    SLICE_X55Y95         LUT2 (Prop_lut2_I1_O)        0.113    19.709 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_9/O
                         net (fo=1, routed)           0.441    20.150    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_9_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.239    20.389 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_3/O
                         net (fo=2, routed)           0.671    21.061    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_3_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I0_O)        0.097    21.158 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_2/O
                         net (fo=3, routed)           0.594    21.752    rv32i46f_5sp_debug/id_ex_register/EX_opcode_reg[4]_17
    SLICE_X50Y98         LUT6 (Prop_lut6_I2_O)        0.097    21.849 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_14/O
                         net (fo=2, routed)           0.972    22.821    rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_14_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.097    22.918 r  rv32i46f_5sp_debug/id_ex_register/pc[31]_i_7/O
                         net (fo=32, routed)          0.849    23.767    rv32i46f_5sp_debug/id_ex_register/pc[31]_i_7_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I4_O)        0.097    23.864 r  rv32i46f_5sp_debug/id_ex_register/pc[7]_i_2/O
                         net (fo=12, routed)          1.919    25.782    rv32i46f_5sp_debug/exception_detector/pc_reg[7]_10
    SLICE_X21Y30         LUT6 (Prop_lut6_I1_O)        0.097    25.879 r  rv32i46f_5sp_debug/exception_detector/pc[7]_rep__7_i_1/O
                         net (fo=1, routed)           0.240    26.120    rv32i46f_5sp_debug/program_counter/pc_reg[7]_rep__7_1
    SLICE_X21Y30         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[7]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.485    26.337    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X21Y30         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[7]_rep__7/C
                         clock pessimism              0.468    26.805    
                         clock uncertainty           -0.035    26.769    
    SLICE_X21Y30         FDCE (Setup_fdce_C_D)       -0.049    26.720    rv32i46f_5sp_debug/program_counter/pc_reg[7]_rep__7
  -------------------------------------------------------------------
                         required time                         26.720    
                         arrival time                         -26.120    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[3]_rep__6/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/program_counter/pc_reg[12]_rep__5/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        19.251ns  (logic 4.037ns (20.972%)  route 15.214ns (79.028%))
  Logic Levels:           23  (CARRY4=1 LUT2=3 LUT5=2 LUT6=12 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 26.336 - 20.000 ) 
    Source Clock Delay      (SCD):    6.854ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.605     6.854    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X17Y39         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[3]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.341     7.195 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[3]_rep__6/Q
                         net (fo=128, routed)         1.346     8.541    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/A1
    SLICE_X36Y39         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.217     8.758 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.758    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/OA
    SLICE_X36Y39         MUXF7 (Prop_muxf7_I1_O)      0.160     8.918 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/F7.A/O
                         net (fo=1, routed)           0.000     8.918    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/O1
    SLICE_X36Y39         MUXF8 (Prop_muxf8_I1_O)      0.067     8.985 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/F8/O
                         net (fo=1, routed)           1.058    10.043    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7_n_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I1_O)        0.230    10.273 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_7_7_i_8/O
                         net (fo=1, routed)           0.000    10.273    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_7_7_i_8_n_0
    SLICE_X23Y42         MUXF7 (Prop_muxf7_I1_O)      0.167    10.440 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_7_7_i_3/O
                         net (fo=1, routed)           0.695    11.135    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[15]_i_8_0
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.229    11.364 r  rv32i46f_5sp_debug/ex_mem_register/memory_reg_0_255_7_7_i_2/O
                         net (fo=3, routed)           1.945    13.309    rv32i46f_5sp_debug/ex_mem_register/data_memory/written_data20_in[7]
    SLICE_X21Y93         LUT2 (Prop_lut2_I1_O)        0.107    13.416 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_22/O
                         net (fo=1, routed)           0.401    13.818    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_22_n_0
    SLICE_X21Y93         LUT6 (Prop_lut6_I0_O)        0.240    14.058 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_13/O
                         net (fo=2, routed)           0.746    14.804    rv32i46f_5sp_debug/ex_mem_register/data_memory_read_data[7]
    SLICE_X27Y92         LUT6 (Prop_lut6_I0_O)        0.097    14.901 f  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_6/O
                         net (fo=15, routed)          0.251    15.152    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_6_n_0
    SLICE_X28Y92         LUT5 (Prop_lut5_I4_O)        0.097    15.249 f  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_2/O
                         net (fo=25, routed)          0.939    16.188    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_2_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I0_O)        0.097    16.285 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[17]_i_23/O
                         net (fo=1, routed)           0.000    16.285    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[17]_i_23_n_0
    SLICE_X47Y88         MUXF7 (Prop_muxf7_I0_O)      0.163    16.448 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[17]_i_17/O
                         net (fo=2, routed)           0.280    16.728    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_4
    SLICE_X47Y89         LUT6 (Prop_lut6_I2_O)        0.229    16.957 r  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_10/O
                         net (fo=8, routed)           0.697    17.655    rv32i46f_5sp_debug/mem_wb_register/WB_rd_reg[0]_3
    SLICE_X50Y94         LUT2 (Prop_lut2_I1_O)        0.097    17.752 r  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[27]_i_63/O
                         net (fo=1, routed)           0.000    17.752    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[27]_i_63_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    18.184 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result_reg[27]_i_48/O[2]
                         net (fo=1, routed)           0.490    18.674    rv32i46f_5sp_debug/mem_wb_register/alu/data1[18]
    SLICE_X49Y94         LUT6 (Prop_lut6_I1_O)        0.230    18.904 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[18]_i_17/O
                         net (fo=1, routed)           0.693    19.596    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_3_0
    SLICE_X55Y95         LUT2 (Prop_lut2_I1_O)        0.113    19.709 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_9/O
                         net (fo=1, routed)           0.441    20.150    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_9_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.239    20.389 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_3/O
                         net (fo=2, routed)           0.671    21.061    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_3_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I0_O)        0.097    21.158 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_2/O
                         net (fo=3, routed)           0.594    21.752    rv32i46f_5sp_debug/id_ex_register/EX_opcode_reg[4]_17
    SLICE_X50Y98         LUT6 (Prop_lut6_I2_O)        0.097    21.849 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_14/O
                         net (fo=2, routed)           0.972    22.821    rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_14_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.097    22.918 r  rv32i46f_5sp_debug/id_ex_register/pc[31]_i_7/O
                         net (fo=32, routed)          1.062    23.980    rv32i46f_5sp_debug/id_ex_register/pc[31]_i_7_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I4_O)        0.097    24.077 r  rv32i46f_5sp_debug/id_ex_register/pc[12]_i_2/O
                         net (fo=13, routed)          1.691    25.768    rv32i46f_5sp_debug/exception_detector/pc_reg[12]
    SLICE_X23Y30         LUT6 (Prop_lut6_I1_O)        0.097    25.865 r  rv32i46f_5sp_debug/exception_detector/pc[12]_rep__5_i_1/O
                         net (fo=1, routed)           0.240    26.105    rv32i46f_5sp_debug/program_counter/pc_reg[12]_rep__5_1
    SLICE_X23Y30         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[12]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.484    26.336    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X23Y30         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[12]_rep__5/C
                         clock pessimism              0.468    26.804    
                         clock uncertainty           -0.035    26.768    
    SLICE_X23Y30         FDCE (Setup_fdce_C_D)       -0.039    26.729    rv32i46f_5sp_debug/program_counter/pc_reg[12]_rep__5
  -------------------------------------------------------------------
                         required time                         26.729    
                         arrival time                         -26.105    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[3]_rep__6/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/program_counter/pc_reg[5]_rep__6/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        19.247ns  (logic 4.037ns (20.976%)  route 15.210ns (79.024%))
  Logic Levels:           23  (CARRY4=1 LUT2=3 LUT5=2 LUT6=12 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.343ns = ( 26.343 - 20.000 ) 
    Source Clock Delay      (SCD):    6.854ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.605     6.854    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X17Y39         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[3]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.341     7.195 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[3]_rep__6/Q
                         net (fo=128, routed)         1.346     8.541    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/A1
    SLICE_X36Y39         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.217     8.758 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.758    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/OA
    SLICE_X36Y39         MUXF7 (Prop_muxf7_I1_O)      0.160     8.918 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/F7.A/O
                         net (fo=1, routed)           0.000     8.918    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/O1
    SLICE_X36Y39         MUXF8 (Prop_muxf8_I1_O)      0.067     8.985 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/F8/O
                         net (fo=1, routed)           1.058    10.043    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7_n_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I1_O)        0.230    10.273 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_7_7_i_8/O
                         net (fo=1, routed)           0.000    10.273    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_7_7_i_8_n_0
    SLICE_X23Y42         MUXF7 (Prop_muxf7_I1_O)      0.167    10.440 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_7_7_i_3/O
                         net (fo=1, routed)           0.695    11.135    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[15]_i_8_0
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.229    11.364 r  rv32i46f_5sp_debug/ex_mem_register/memory_reg_0_255_7_7_i_2/O
                         net (fo=3, routed)           1.945    13.309    rv32i46f_5sp_debug/ex_mem_register/data_memory/written_data20_in[7]
    SLICE_X21Y93         LUT2 (Prop_lut2_I1_O)        0.107    13.416 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_22/O
                         net (fo=1, routed)           0.401    13.818    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_22_n_0
    SLICE_X21Y93         LUT6 (Prop_lut6_I0_O)        0.240    14.058 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_13/O
                         net (fo=2, routed)           0.746    14.804    rv32i46f_5sp_debug/ex_mem_register/data_memory_read_data[7]
    SLICE_X27Y92         LUT6 (Prop_lut6_I0_O)        0.097    14.901 f  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_6/O
                         net (fo=15, routed)          0.251    15.152    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_6_n_0
    SLICE_X28Y92         LUT5 (Prop_lut5_I4_O)        0.097    15.249 f  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_2/O
                         net (fo=25, routed)          0.939    16.188    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_2_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I0_O)        0.097    16.285 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[17]_i_23/O
                         net (fo=1, routed)           0.000    16.285    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[17]_i_23_n_0
    SLICE_X47Y88         MUXF7 (Prop_muxf7_I0_O)      0.163    16.448 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[17]_i_17/O
                         net (fo=2, routed)           0.280    16.728    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_4
    SLICE_X47Y89         LUT6 (Prop_lut6_I2_O)        0.229    16.957 r  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_10/O
                         net (fo=8, routed)           0.697    17.655    rv32i46f_5sp_debug/mem_wb_register/WB_rd_reg[0]_3
    SLICE_X50Y94         LUT2 (Prop_lut2_I1_O)        0.097    17.752 r  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[27]_i_63/O
                         net (fo=1, routed)           0.000    17.752    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[27]_i_63_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    18.184 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result_reg[27]_i_48/O[2]
                         net (fo=1, routed)           0.490    18.674    rv32i46f_5sp_debug/mem_wb_register/alu/data1[18]
    SLICE_X49Y94         LUT6 (Prop_lut6_I1_O)        0.230    18.904 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[18]_i_17/O
                         net (fo=1, routed)           0.693    19.596    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_3_0
    SLICE_X55Y95         LUT2 (Prop_lut2_I1_O)        0.113    19.709 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_9/O
                         net (fo=1, routed)           0.441    20.150    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_9_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.239    20.389 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_3/O
                         net (fo=2, routed)           0.671    21.061    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_3_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I0_O)        0.097    21.158 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_2/O
                         net (fo=3, routed)           0.594    21.752    rv32i46f_5sp_debug/id_ex_register/EX_opcode_reg[4]_17
    SLICE_X50Y98         LUT6 (Prop_lut6_I2_O)        0.097    21.849 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_14/O
                         net (fo=2, routed)           0.972    22.821    rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_14_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.097    22.918 r  rv32i46f_5sp_debug/id_ex_register/pc[31]_i_7/O
                         net (fo=32, routed)          0.842    23.760    rv32i46f_5sp_debug/id_ex_register/pc[31]_i_7_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I4_O)        0.097    23.857 r  rv32i46f_5sp_debug/id_ex_register/pc[5]_i_2/O
                         net (fo=15, routed)          1.817    25.674    rv32i46f_5sp_debug/exception_detector/pc_reg[5]_13
    SLICE_X23Y37         LUT6 (Prop_lut6_I1_O)        0.097    25.771 r  rv32i46f_5sp_debug/exception_detector/pc[5]_rep__6_i_1/O
                         net (fo=1, routed)           0.330    26.101    rv32i46f_5sp_debug/program_counter/pc_reg[5]_rep__6_1
    SLICE_X21Y37         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[5]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.491    26.343    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X21Y37         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[5]_rep__6/C
                         clock pessimism              0.468    26.811    
                         clock uncertainty           -0.035    26.775    
    SLICE_X21Y37         FDCE (Setup_fdce_C_D)       -0.049    26.726    rv32i46f_5sp_debug/program_counter/pc_reg[5]_rep__6
  -------------------------------------------------------------------
                         required time                         26.726    
                         arrival time                         -26.101    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[3]_rep__6/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/program_counter/pc_reg[12]_rep__6/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        19.156ns  (logic 4.037ns (21.075%)  route 15.119ns (78.925%))
  Logic Levels:           23  (CARRY4=1 LUT2=3 LUT5=2 LUT6=12 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.333ns = ( 26.333 - 20.000 ) 
    Source Clock Delay      (SCD):    6.854ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.605     6.854    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X17Y39         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[3]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.341     7.195 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[3]_rep__6/Q
                         net (fo=128, routed)         1.346     8.541    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/A1
    SLICE_X36Y39         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.217     8.758 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.758    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/OA
    SLICE_X36Y39         MUXF7 (Prop_muxf7_I1_O)      0.160     8.918 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/F7.A/O
                         net (fo=1, routed)           0.000     8.918    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/O1
    SLICE_X36Y39         MUXF8 (Prop_muxf8_I1_O)      0.067     8.985 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/F8/O
                         net (fo=1, routed)           1.058    10.043    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7_n_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I1_O)        0.230    10.273 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_7_7_i_8/O
                         net (fo=1, routed)           0.000    10.273    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_7_7_i_8_n_0
    SLICE_X23Y42         MUXF7 (Prop_muxf7_I1_O)      0.167    10.440 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_7_7_i_3/O
                         net (fo=1, routed)           0.695    11.135    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[15]_i_8_0
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.229    11.364 r  rv32i46f_5sp_debug/ex_mem_register/memory_reg_0_255_7_7_i_2/O
                         net (fo=3, routed)           1.945    13.309    rv32i46f_5sp_debug/ex_mem_register/data_memory/written_data20_in[7]
    SLICE_X21Y93         LUT2 (Prop_lut2_I1_O)        0.107    13.416 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_22/O
                         net (fo=1, routed)           0.401    13.818    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_22_n_0
    SLICE_X21Y93         LUT6 (Prop_lut6_I0_O)        0.240    14.058 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_13/O
                         net (fo=2, routed)           0.746    14.804    rv32i46f_5sp_debug/ex_mem_register/data_memory_read_data[7]
    SLICE_X27Y92         LUT6 (Prop_lut6_I0_O)        0.097    14.901 f  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_6/O
                         net (fo=15, routed)          0.251    15.152    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_6_n_0
    SLICE_X28Y92         LUT5 (Prop_lut5_I4_O)        0.097    15.249 f  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_2/O
                         net (fo=25, routed)          0.939    16.188    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_2_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I0_O)        0.097    16.285 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[17]_i_23/O
                         net (fo=1, routed)           0.000    16.285    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[17]_i_23_n_0
    SLICE_X47Y88         MUXF7 (Prop_muxf7_I0_O)      0.163    16.448 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[17]_i_17/O
                         net (fo=2, routed)           0.280    16.728    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_4
    SLICE_X47Y89         LUT6 (Prop_lut6_I2_O)        0.229    16.957 r  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_10/O
                         net (fo=8, routed)           0.697    17.655    rv32i46f_5sp_debug/mem_wb_register/WB_rd_reg[0]_3
    SLICE_X50Y94         LUT2 (Prop_lut2_I1_O)        0.097    17.752 r  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[27]_i_63/O
                         net (fo=1, routed)           0.000    17.752    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[27]_i_63_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    18.184 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result_reg[27]_i_48/O[2]
                         net (fo=1, routed)           0.490    18.674    rv32i46f_5sp_debug/mem_wb_register/alu/data1[18]
    SLICE_X49Y94         LUT6 (Prop_lut6_I1_O)        0.230    18.904 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[18]_i_17/O
                         net (fo=1, routed)           0.693    19.596    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_3_0
    SLICE_X55Y95         LUT2 (Prop_lut2_I1_O)        0.113    19.709 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_9/O
                         net (fo=1, routed)           0.441    20.150    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_9_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.239    20.389 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_3/O
                         net (fo=2, routed)           0.671    21.061    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_3_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I0_O)        0.097    21.158 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_2/O
                         net (fo=3, routed)           0.594    21.752    rv32i46f_5sp_debug/id_ex_register/EX_opcode_reg[4]_17
    SLICE_X50Y98         LUT6 (Prop_lut6_I2_O)        0.097    21.849 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_14/O
                         net (fo=2, routed)           0.972    22.821    rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_14_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.097    22.918 r  rv32i46f_5sp_debug/id_ex_register/pc[31]_i_7/O
                         net (fo=32, routed)          1.062    23.980    rv32i46f_5sp_debug/id_ex_register/pc[31]_i_7_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I4_O)        0.097    24.077 r  rv32i46f_5sp_debug/id_ex_register/pc[12]_i_2/O
                         net (fo=13, routed)          1.616    25.693    rv32i46f_5sp_debug/exception_detector/pc_reg[12]
    SLICE_X28Y34         LUT6 (Prop_lut6_I1_O)        0.097    25.790 r  rv32i46f_5sp_debug/exception_detector/pc[12]_rep__6_i_1/O
                         net (fo=1, routed)           0.220    26.010    rv32i46f_5sp_debug/program_counter/pc_reg[12]_rep__6_1
    SLICE_X28Y34         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[12]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.481    26.333    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X28Y34         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[12]_rep__6/C
                         clock pessimism              0.468    26.801    
                         clock uncertainty           -0.035    26.765    
    SLICE_X28Y34         FDCE (Setup_fdce_C_D)       -0.049    26.716    rv32i46f_5sp_debug/program_counter/pc_reg[12]_rep__6
  -------------------------------------------------------------------
                         required time                         26.716    
                         arrival time                         -26.010    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[3]_rep__6/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/program_counter/pc_reg[7]_rep__5/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        19.145ns  (logic 4.037ns (21.088%)  route 15.107ns (78.912%))
  Logic Levels:           23  (CARRY4=1 LUT2=3 LUT5=2 LUT6=12 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 26.336 - 20.000 ) 
    Source Clock Delay      (SCD):    6.854ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.605     6.854    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X17Y39         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[3]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.341     7.195 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[3]_rep__6/Q
                         net (fo=128, routed)         1.346     8.541    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/A1
    SLICE_X36Y39         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.217     8.758 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.758    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/OA
    SLICE_X36Y39         MUXF7 (Prop_muxf7_I1_O)      0.160     8.918 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/F7.A/O
                         net (fo=1, routed)           0.000     8.918    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/O1
    SLICE_X36Y39         MUXF8 (Prop_muxf8_I1_O)      0.067     8.985 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/F8/O
                         net (fo=1, routed)           1.058    10.043    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7_n_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I1_O)        0.230    10.273 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_7_7_i_8/O
                         net (fo=1, routed)           0.000    10.273    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_7_7_i_8_n_0
    SLICE_X23Y42         MUXF7 (Prop_muxf7_I1_O)      0.167    10.440 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_7_7_i_3/O
                         net (fo=1, routed)           0.695    11.135    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[15]_i_8_0
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.229    11.364 r  rv32i46f_5sp_debug/ex_mem_register/memory_reg_0_255_7_7_i_2/O
                         net (fo=3, routed)           1.945    13.309    rv32i46f_5sp_debug/ex_mem_register/data_memory/written_data20_in[7]
    SLICE_X21Y93         LUT2 (Prop_lut2_I1_O)        0.107    13.416 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_22/O
                         net (fo=1, routed)           0.401    13.818    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_22_n_0
    SLICE_X21Y93         LUT6 (Prop_lut6_I0_O)        0.240    14.058 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_13/O
                         net (fo=2, routed)           0.746    14.804    rv32i46f_5sp_debug/ex_mem_register/data_memory_read_data[7]
    SLICE_X27Y92         LUT6 (Prop_lut6_I0_O)        0.097    14.901 f  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_6/O
                         net (fo=15, routed)          0.251    15.152    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_6_n_0
    SLICE_X28Y92         LUT5 (Prop_lut5_I4_O)        0.097    15.249 f  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_2/O
                         net (fo=25, routed)          0.939    16.188    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_2_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I0_O)        0.097    16.285 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[17]_i_23/O
                         net (fo=1, routed)           0.000    16.285    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[17]_i_23_n_0
    SLICE_X47Y88         MUXF7 (Prop_muxf7_I0_O)      0.163    16.448 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[17]_i_17/O
                         net (fo=2, routed)           0.280    16.728    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_4
    SLICE_X47Y89         LUT6 (Prop_lut6_I2_O)        0.229    16.957 r  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_10/O
                         net (fo=8, routed)           0.697    17.655    rv32i46f_5sp_debug/mem_wb_register/WB_rd_reg[0]_3
    SLICE_X50Y94         LUT2 (Prop_lut2_I1_O)        0.097    17.752 r  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[27]_i_63/O
                         net (fo=1, routed)           0.000    17.752    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[27]_i_63_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    18.184 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result_reg[27]_i_48/O[2]
                         net (fo=1, routed)           0.490    18.674    rv32i46f_5sp_debug/mem_wb_register/alu/data1[18]
    SLICE_X49Y94         LUT6 (Prop_lut6_I1_O)        0.230    18.904 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[18]_i_17/O
                         net (fo=1, routed)           0.693    19.596    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_3_0
    SLICE_X55Y95         LUT2 (Prop_lut2_I1_O)        0.113    19.709 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_9/O
                         net (fo=1, routed)           0.441    20.150    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_9_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.239    20.389 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_3/O
                         net (fo=2, routed)           0.671    21.061    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_3_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I0_O)        0.097    21.158 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_2/O
                         net (fo=3, routed)           0.594    21.752    rv32i46f_5sp_debug/id_ex_register/EX_opcode_reg[4]_17
    SLICE_X50Y98         LUT6 (Prop_lut6_I2_O)        0.097    21.849 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_14/O
                         net (fo=2, routed)           0.972    22.821    rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_14_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.097    22.918 r  rv32i46f_5sp_debug/id_ex_register/pc[31]_i_7/O
                         net (fo=32, routed)          0.849    23.767    rv32i46f_5sp_debug/id_ex_register/pc[31]_i_7_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I4_O)        0.097    23.864 r  rv32i46f_5sp_debug/id_ex_register/pc[7]_i_2/O
                         net (fo=12, routed)          1.798    25.662    rv32i46f_5sp_debug/exception_detector/pc_reg[7]_10
    SLICE_X23Y30         LUT6 (Prop_lut6_I1_O)        0.097    25.759 r  rv32i46f_5sp_debug/exception_detector/pc[7]_rep__5_i_1/O
                         net (fo=1, routed)           0.239    25.998    rv32i46f_5sp_debug/program_counter/pc_reg[7]_rep__5_1
    SLICE_X23Y30         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[7]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.484    26.336    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X23Y30         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[7]_rep__5/C
                         clock pessimism              0.468    26.804    
                         clock uncertainty           -0.035    26.768    
    SLICE_X23Y30         FDCE (Setup_fdce_C_D)       -0.034    26.734    rv32i46f_5sp_debug/program_counter/pc_reg[7]_rep__5
  -------------------------------------------------------------------
                         required time                         26.734    
                         arrival time                         -25.998    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[3]_rep__6/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/program_counter/pc_reg[7]_rep__6/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        19.117ns  (logic 4.037ns (21.119%)  route 15.079ns (78.881%))
  Logic Levels:           23  (CARRY4=1 LUT2=3 LUT5=2 LUT6=12 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.339ns = ( 26.339 - 20.000 ) 
    Source Clock Delay      (SCD):    6.854ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.605     6.854    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X17Y39         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[3]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.341     7.195 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[3]_rep__6/Q
                         net (fo=128, routed)         1.346     8.541    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/A1
    SLICE_X36Y39         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.217     8.758 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.758    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/OA
    SLICE_X36Y39         MUXF7 (Prop_muxf7_I1_O)      0.160     8.918 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/F7.A/O
                         net (fo=1, routed)           0.000     8.918    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/O1
    SLICE_X36Y39         MUXF8 (Prop_muxf8_I1_O)      0.067     8.985 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/F8/O
                         net (fo=1, routed)           1.058    10.043    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7_n_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I1_O)        0.230    10.273 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_7_7_i_8/O
                         net (fo=1, routed)           0.000    10.273    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_7_7_i_8_n_0
    SLICE_X23Y42         MUXF7 (Prop_muxf7_I1_O)      0.167    10.440 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_7_7_i_3/O
                         net (fo=1, routed)           0.695    11.135    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[15]_i_8_0
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.229    11.364 r  rv32i46f_5sp_debug/ex_mem_register/memory_reg_0_255_7_7_i_2/O
                         net (fo=3, routed)           1.945    13.309    rv32i46f_5sp_debug/ex_mem_register/data_memory/written_data20_in[7]
    SLICE_X21Y93         LUT2 (Prop_lut2_I1_O)        0.107    13.416 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_22/O
                         net (fo=1, routed)           0.401    13.818    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_22_n_0
    SLICE_X21Y93         LUT6 (Prop_lut6_I0_O)        0.240    14.058 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_13/O
                         net (fo=2, routed)           0.746    14.804    rv32i46f_5sp_debug/ex_mem_register/data_memory_read_data[7]
    SLICE_X27Y92         LUT6 (Prop_lut6_I0_O)        0.097    14.901 f  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_6/O
                         net (fo=15, routed)          0.251    15.152    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_6_n_0
    SLICE_X28Y92         LUT5 (Prop_lut5_I4_O)        0.097    15.249 f  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_2/O
                         net (fo=25, routed)          0.939    16.188    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_2_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I0_O)        0.097    16.285 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[17]_i_23/O
                         net (fo=1, routed)           0.000    16.285    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[17]_i_23_n_0
    SLICE_X47Y88         MUXF7 (Prop_muxf7_I0_O)      0.163    16.448 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[17]_i_17/O
                         net (fo=2, routed)           0.280    16.728    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_4
    SLICE_X47Y89         LUT6 (Prop_lut6_I2_O)        0.229    16.957 r  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_10/O
                         net (fo=8, routed)           0.697    17.655    rv32i46f_5sp_debug/mem_wb_register/WB_rd_reg[0]_3
    SLICE_X50Y94         LUT2 (Prop_lut2_I1_O)        0.097    17.752 r  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[27]_i_63/O
                         net (fo=1, routed)           0.000    17.752    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[27]_i_63_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    18.184 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result_reg[27]_i_48/O[2]
                         net (fo=1, routed)           0.490    18.674    rv32i46f_5sp_debug/mem_wb_register/alu/data1[18]
    SLICE_X49Y94         LUT6 (Prop_lut6_I1_O)        0.230    18.904 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[18]_i_17/O
                         net (fo=1, routed)           0.693    19.596    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_3_0
    SLICE_X55Y95         LUT2 (Prop_lut2_I1_O)        0.113    19.709 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_9/O
                         net (fo=1, routed)           0.441    20.150    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_9_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.239    20.389 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_3/O
                         net (fo=2, routed)           0.671    21.061    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_3_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I0_O)        0.097    21.158 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_2/O
                         net (fo=3, routed)           0.594    21.752    rv32i46f_5sp_debug/id_ex_register/EX_opcode_reg[4]_17
    SLICE_X50Y98         LUT6 (Prop_lut6_I2_O)        0.097    21.849 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_14/O
                         net (fo=2, routed)           0.972    22.821    rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_14_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.097    22.918 r  rv32i46f_5sp_debug/id_ex_register/pc[31]_i_7/O
                         net (fo=32, routed)          0.849    23.767    rv32i46f_5sp_debug/id_ex_register/pc[31]_i_7_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I4_O)        0.097    23.864 r  rv32i46f_5sp_debug/id_ex_register/pc[7]_i_2/O
                         net (fo=12, routed)          1.770    25.633    rv32i46f_5sp_debug/exception_detector/pc_reg[7]_10
    SLICE_X21Y32         LUT6 (Prop_lut6_I1_O)        0.097    25.730 r  rv32i46f_5sp_debug/exception_detector/pc[7]_rep__6_i_1/O
                         net (fo=1, routed)           0.240    25.970    rv32i46f_5sp_debug/program_counter/pc_reg[7]_rep__6_1
    SLICE_X21Y32         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[7]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.487    26.339    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X21Y32         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[7]_rep__6/C
                         clock pessimism              0.468    26.807    
                         clock uncertainty           -0.035    26.771    
    SLICE_X21Y32         FDCE (Setup_fdce_C_D)       -0.049    26.722    rv32i46f_5sp_debug/program_counter/pc_reg[7]_rep__6
  -------------------------------------------------------------------
                         required time                         26.722    
                         arrival time                         -25.970    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[3]_rep__6/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/program_counter/pc_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        19.078ns  (logic 4.037ns (21.162%)  route 15.041ns (78.838%))
  Logic Levels:           23  (CARRY4=1 LUT2=3 LUT5=2 LUT6=12 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 26.338 - 20.000 ) 
    Source Clock Delay      (SCD):    6.854ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.605     6.854    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X17Y39         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[3]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.341     7.195 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[3]_rep__6/Q
                         net (fo=128, routed)         1.346     8.541    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/A1
    SLICE_X36Y39         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.217     8.758 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.758    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/OA
    SLICE_X36Y39         MUXF7 (Prop_muxf7_I1_O)      0.160     8.918 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/F7.A/O
                         net (fo=1, routed)           0.000     8.918    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/O1
    SLICE_X36Y39         MUXF8 (Prop_muxf8_I1_O)      0.067     8.985 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/F8/O
                         net (fo=1, routed)           1.058    10.043    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7_n_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I1_O)        0.230    10.273 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_7_7_i_8/O
                         net (fo=1, routed)           0.000    10.273    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_7_7_i_8_n_0
    SLICE_X23Y42         MUXF7 (Prop_muxf7_I1_O)      0.167    10.440 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_7_7_i_3/O
                         net (fo=1, routed)           0.695    11.135    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[15]_i_8_0
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.229    11.364 r  rv32i46f_5sp_debug/ex_mem_register/memory_reg_0_255_7_7_i_2/O
                         net (fo=3, routed)           1.945    13.309    rv32i46f_5sp_debug/ex_mem_register/data_memory/written_data20_in[7]
    SLICE_X21Y93         LUT2 (Prop_lut2_I1_O)        0.107    13.416 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_22/O
                         net (fo=1, routed)           0.401    13.818    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_22_n_0
    SLICE_X21Y93         LUT6 (Prop_lut6_I0_O)        0.240    14.058 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_13/O
                         net (fo=2, routed)           0.746    14.804    rv32i46f_5sp_debug/ex_mem_register/data_memory_read_data[7]
    SLICE_X27Y92         LUT6 (Prop_lut6_I0_O)        0.097    14.901 f  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_6/O
                         net (fo=15, routed)          0.251    15.152    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_6_n_0
    SLICE_X28Y92         LUT5 (Prop_lut5_I4_O)        0.097    15.249 f  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_2/O
                         net (fo=25, routed)          0.939    16.188    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_2_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I0_O)        0.097    16.285 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[17]_i_23/O
                         net (fo=1, routed)           0.000    16.285    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[17]_i_23_n_0
    SLICE_X47Y88         MUXF7 (Prop_muxf7_I0_O)      0.163    16.448 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[17]_i_17/O
                         net (fo=2, routed)           0.280    16.728    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_4
    SLICE_X47Y89         LUT6 (Prop_lut6_I2_O)        0.229    16.957 r  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_10/O
                         net (fo=8, routed)           0.697    17.655    rv32i46f_5sp_debug/mem_wb_register/WB_rd_reg[0]_3
    SLICE_X50Y94         LUT2 (Prop_lut2_I1_O)        0.097    17.752 r  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[27]_i_63/O
                         net (fo=1, routed)           0.000    17.752    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[27]_i_63_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    18.184 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result_reg[27]_i_48/O[2]
                         net (fo=1, routed)           0.490    18.674    rv32i46f_5sp_debug/mem_wb_register/alu/data1[18]
    SLICE_X49Y94         LUT6 (Prop_lut6_I1_O)        0.230    18.904 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[18]_i_17/O
                         net (fo=1, routed)           0.693    19.596    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_3_0
    SLICE_X55Y95         LUT2 (Prop_lut2_I1_O)        0.113    19.709 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_9/O
                         net (fo=1, routed)           0.441    20.150    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_9_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.239    20.389 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_3/O
                         net (fo=2, routed)           0.671    21.061    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_3_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I0_O)        0.097    21.158 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_2/O
                         net (fo=3, routed)           0.594    21.752    rv32i46f_5sp_debug/id_ex_register/EX_opcode_reg[4]_17
    SLICE_X50Y98         LUT6 (Prop_lut6_I2_O)        0.097    21.849 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_14/O
                         net (fo=2, routed)           0.972    22.821    rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_14_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.097    22.918 r  rv32i46f_5sp_debug/id_ex_register/pc[31]_i_7/O
                         net (fo=32, routed)          1.062    23.980    rv32i46f_5sp_debug/id_ex_register/pc[31]_i_7_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I4_O)        0.097    24.077 r  rv32i46f_5sp_debug/id_ex_register/pc[12]_i_2/O
                         net (fo=13, routed)          1.518    25.595    rv32i46f_5sp_debug/exception_detector/pc_reg[12]
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.097    25.692 r  rv32i46f_5sp_debug/exception_detector/pc[12]_i_1/O
                         net (fo=1, routed)           0.240    25.932    rv32i46f_5sp_debug/program_counter/pc_reg[31]_1[12]
    SLICE_X23Y32         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.486    26.338    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X23Y32         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[12]/C
                         clock pessimism              0.468    26.806    
                         clock uncertainty           -0.035    26.770    
    SLICE_X23Y32         FDCE (Setup_fdce_C_D)       -0.049    26.721    rv32i46f_5sp_debug/program_counter/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         26.721    
                         arrival time                         -25.932    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[3]_rep__6/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/program_counter/pc_reg[12]_rep__3/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        19.081ns  (logic 4.037ns (21.158%)  route 15.044ns (78.842%))
  Logic Levels:           23  (CARRY4=1 LUT2=3 LUT5=2 LUT6=12 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 26.338 - 20.000 ) 
    Source Clock Delay      (SCD):    6.854ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.605     6.854    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X17Y39         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[3]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.341     7.195 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[3]_rep__6/Q
                         net (fo=128, routed)         1.346     8.541    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/A1
    SLICE_X36Y39         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.217     8.758 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.758    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/OA
    SLICE_X36Y39         MUXF7 (Prop_muxf7_I1_O)      0.160     8.918 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/F7.A/O
                         net (fo=1, routed)           0.000     8.918    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/O1
    SLICE_X36Y39         MUXF8 (Prop_muxf8_I1_O)      0.067     8.985 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/F8/O
                         net (fo=1, routed)           1.058    10.043    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7_n_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I1_O)        0.230    10.273 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_7_7_i_8/O
                         net (fo=1, routed)           0.000    10.273    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_7_7_i_8_n_0
    SLICE_X23Y42         MUXF7 (Prop_muxf7_I1_O)      0.167    10.440 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_7_7_i_3/O
                         net (fo=1, routed)           0.695    11.135    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[15]_i_8_0
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.229    11.364 r  rv32i46f_5sp_debug/ex_mem_register/memory_reg_0_255_7_7_i_2/O
                         net (fo=3, routed)           1.945    13.309    rv32i46f_5sp_debug/ex_mem_register/data_memory/written_data20_in[7]
    SLICE_X21Y93         LUT2 (Prop_lut2_I1_O)        0.107    13.416 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_22/O
                         net (fo=1, routed)           0.401    13.818    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_22_n_0
    SLICE_X21Y93         LUT6 (Prop_lut6_I0_O)        0.240    14.058 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_13/O
                         net (fo=2, routed)           0.746    14.804    rv32i46f_5sp_debug/ex_mem_register/data_memory_read_data[7]
    SLICE_X27Y92         LUT6 (Prop_lut6_I0_O)        0.097    14.901 f  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_6/O
                         net (fo=15, routed)          0.251    15.152    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_6_n_0
    SLICE_X28Y92         LUT5 (Prop_lut5_I4_O)        0.097    15.249 f  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_2/O
                         net (fo=25, routed)          0.939    16.188    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_2_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I0_O)        0.097    16.285 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[17]_i_23/O
                         net (fo=1, routed)           0.000    16.285    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[17]_i_23_n_0
    SLICE_X47Y88         MUXF7 (Prop_muxf7_I0_O)      0.163    16.448 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[17]_i_17/O
                         net (fo=2, routed)           0.280    16.728    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_4
    SLICE_X47Y89         LUT6 (Prop_lut6_I2_O)        0.229    16.957 r  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_10/O
                         net (fo=8, routed)           0.697    17.655    rv32i46f_5sp_debug/mem_wb_register/WB_rd_reg[0]_3
    SLICE_X50Y94         LUT2 (Prop_lut2_I1_O)        0.097    17.752 r  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[27]_i_63/O
                         net (fo=1, routed)           0.000    17.752    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[27]_i_63_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    18.184 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result_reg[27]_i_48/O[2]
                         net (fo=1, routed)           0.490    18.674    rv32i46f_5sp_debug/mem_wb_register/alu/data1[18]
    SLICE_X49Y94         LUT6 (Prop_lut6_I1_O)        0.230    18.904 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[18]_i_17/O
                         net (fo=1, routed)           0.693    19.596    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_3_0
    SLICE_X55Y95         LUT2 (Prop_lut2_I1_O)        0.113    19.709 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_9/O
                         net (fo=1, routed)           0.441    20.150    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_9_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.239    20.389 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_3/O
                         net (fo=2, routed)           0.671    21.061    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_3_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I0_O)        0.097    21.158 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_2/O
                         net (fo=3, routed)           0.594    21.752    rv32i46f_5sp_debug/id_ex_register/EX_opcode_reg[4]_17
    SLICE_X50Y98         LUT6 (Prop_lut6_I2_O)        0.097    21.849 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_14/O
                         net (fo=2, routed)           0.972    22.821    rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_14_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.097    22.918 r  rv32i46f_5sp_debug/id_ex_register/pc[31]_i_7/O
                         net (fo=32, routed)          1.062    23.980    rv32i46f_5sp_debug/id_ex_register/pc[31]_i_7_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I4_O)        0.097    24.077 r  rv32i46f_5sp_debug/id_ex_register/pc[12]_i_2/O
                         net (fo=13, routed)          1.522    25.599    rv32i46f_5sp_debug/exception_detector/pc_reg[12]
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.097    25.696 r  rv32i46f_5sp_debug/exception_detector/pc[12]_rep__3_i_1/O
                         net (fo=1, routed)           0.239    25.935    rv32i46f_5sp_debug/program_counter/pc_reg[12]_rep__3_1
    SLICE_X23Y32         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[12]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.486    26.338    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X23Y32         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[12]_rep__3/C
                         clock pessimism              0.468    26.806    
                         clock uncertainty           -0.035    26.770    
    SLICE_X23Y32         FDCE (Setup_fdce_C_D)       -0.034    26.736    rv32i46f_5sp_debug/program_counter/pc_reg[12]_rep__3
  -------------------------------------------------------------------
                         required time                         26.736    
                         arrival time                         -25.935    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[3]_rep__6/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/program_counter/pc_reg[11]_rep__10/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        18.938ns  (logic 4.037ns (21.319%)  route 14.900ns (78.681%))
  Logic Levels:           23  (CARRY4=1 LUT2=3 LUT5=2 LUT6=12 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.332ns = ( 26.332 - 20.000 ) 
    Source Clock Delay      (SCD):    6.854ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.605     6.854    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X17Y39         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[3]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.341     7.195 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[3]_rep__6/Q
                         net (fo=128, routed)         1.346     8.541    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/A1
    SLICE_X36Y39         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.217     8.758 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.758    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/OA
    SLICE_X36Y39         MUXF7 (Prop_muxf7_I1_O)      0.160     8.918 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/F7.A/O
                         net (fo=1, routed)           0.000     8.918    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/O1
    SLICE_X36Y39         MUXF8 (Prop_muxf8_I1_O)      0.067     8.985 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7/F8/O
                         net (fo=1, routed)           1.058    10.043    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_7_7_n_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I1_O)        0.230    10.273 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_7_7_i_8/O
                         net (fo=1, routed)           0.000    10.273    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_7_7_i_8_n_0
    SLICE_X23Y42         MUXF7 (Prop_muxf7_I1_O)      0.167    10.440 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_7_7_i_3/O
                         net (fo=1, routed)           0.695    11.135    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[15]_i_8_0
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.229    11.364 r  rv32i46f_5sp_debug/ex_mem_register/memory_reg_0_255_7_7_i_2/O
                         net (fo=3, routed)           1.945    13.309    rv32i46f_5sp_debug/ex_mem_register/data_memory/written_data20_in[7]
    SLICE_X21Y93         LUT2 (Prop_lut2_I1_O)        0.107    13.416 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_22/O
                         net (fo=1, routed)           0.401    13.818    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_22_n_0
    SLICE_X21Y93         LUT6 (Prop_lut6_I0_O)        0.240    14.058 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_13/O
                         net (fo=2, routed)           0.746    14.804    rv32i46f_5sp_debug/ex_mem_register/data_memory_read_data[7]
    SLICE_X27Y92         LUT6 (Prop_lut6_I0_O)        0.097    14.901 f  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_6/O
                         net (fo=15, routed)          0.251    15.152    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_6_n_0
    SLICE_X28Y92         LUT5 (Prop_lut5_I4_O)        0.097    15.249 f  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_2/O
                         net (fo=25, routed)          0.939    16.188    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[31]_i_2_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I0_O)        0.097    16.285 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[17]_i_23/O
                         net (fo=1, routed)           0.000    16.285    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[17]_i_23_n_0
    SLICE_X47Y88         MUXF7 (Prop_muxf7_I0_O)      0.163    16.448 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[17]_i_17/O
                         net (fo=2, routed)           0.280    16.728    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_4
    SLICE_X47Y89         LUT6 (Prop_lut6_I2_O)        0.229    16.957 r  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_10/O
                         net (fo=8, routed)           0.697    17.655    rv32i46f_5sp_debug/mem_wb_register/WB_rd_reg[0]_3
    SLICE_X50Y94         LUT2 (Prop_lut2_I1_O)        0.097    17.752 r  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[27]_i_63/O
                         net (fo=1, routed)           0.000    17.752    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[27]_i_63_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    18.184 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result_reg[27]_i_48/O[2]
                         net (fo=1, routed)           0.490    18.674    rv32i46f_5sp_debug/mem_wb_register/alu/data1[18]
    SLICE_X49Y94         LUT6 (Prop_lut6_I1_O)        0.230    18.904 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[18]_i_17/O
                         net (fo=1, routed)           0.693    19.596    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_3_0
    SLICE_X55Y95         LUT2 (Prop_lut2_I1_O)        0.113    19.709 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_9/O
                         net (fo=1, routed)           0.441    20.150    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_9_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.239    20.389 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_3/O
                         net (fo=2, routed)           0.671    21.061    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_3_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I0_O)        0.097    21.158 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[18]_i_2/O
                         net (fo=3, routed)           0.594    21.752    rv32i46f_5sp_debug/id_ex_register/EX_opcode_reg[4]_17
    SLICE_X50Y98         LUT6 (Prop_lut6_I2_O)        0.097    21.849 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_14/O
                         net (fo=2, routed)           0.972    22.821    rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_14_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.097    22.918 r  rv32i46f_5sp_debug/id_ex_register/pc[31]_i_7/O
                         net (fo=32, routed)          0.591    23.509    rv32i46f_5sp_debug/id_ex_register/pc[31]_i_7_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I4_O)        0.097    23.606 r  rv32i46f_5sp_debug/id_ex_register/pc[11]_i_2/O
                         net (fo=15, routed)          1.749    25.355    rv32i46f_5sp_debug/exception_detector/pc_reg[11]_13
    SLICE_X35Y34         LUT6 (Prop_lut6_I1_O)        0.097    25.452 r  rv32i46f_5sp_debug/exception_detector/pc[11]_rep__10_i_1/O
                         net (fo=1, routed)           0.340    25.792    rv32i46f_5sp_debug/program_counter/pc_reg[11]_rep__10_1
    SLICE_X35Y34         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[11]_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.480    26.332    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X35Y34         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[11]_rep__10/C
                         clock pessimism              0.468    26.800    
                         clock uncertainty           -0.035    26.764    
    SLICE_X35Y34         FDCE (Setup_fdce_C_D)       -0.038    26.726    rv32i46f_5sp_debug/program_counter/pc_reg[11]_rep__10
  -------------------------------------------------------------------
                         required time                         26.726    
                         arrival time                         -25.792    
  -------------------------------------------------------------------
                         slack                                  0.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[6]_rep__19/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/data_memory/memory_reg_3072_3327_20_20/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.312%)  route 0.151ns (51.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.518ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.690     2.651    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X17Y87         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[6]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDCE (Prop_fdce_C_Q)         0.141     2.792 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[6]_rep__19/Q
                         net (fo=128, routed)         0.151     2.942    rv32i46f_5sp_debug/data_memory/memory_reg_3072_3327_20_20/A4
    SLICE_X16Y86         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_3072_3327_20_20/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.964     3.518    rv32i46f_5sp_debug/data_memory/memory_reg_3072_3327_20_20/WCLK
    SLICE_X16Y86         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_3072_3327_20_20/RAMS64E_A/CLK
                         clock pessimism             -0.854     2.665    
    SLICE_X16Y86         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     2.865    rv32i46f_5sp_debug/data_memory/memory_reg_3072_3327_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -2.865    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[6]_rep__19/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/data_memory/memory_reg_3072_3327_20_20/RAMS64E_B/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.312%)  route 0.151ns (51.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.518ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.690     2.651    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X17Y87         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[6]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDCE (Prop_fdce_C_Q)         0.141     2.792 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[6]_rep__19/Q
                         net (fo=128, routed)         0.151     2.942    rv32i46f_5sp_debug/data_memory/memory_reg_3072_3327_20_20/A4
    SLICE_X16Y86         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_3072_3327_20_20/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.964     3.518    rv32i46f_5sp_debug/data_memory/memory_reg_3072_3327_20_20/WCLK
    SLICE_X16Y86         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_3072_3327_20_20/RAMS64E_B/CLK
                         clock pessimism             -0.854     2.665    
    SLICE_X16Y86         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     2.865    rv32i46f_5sp_debug/data_memory/memory_reg_3072_3327_20_20/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -2.865    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[6]_rep__19/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/data_memory/memory_reg_3072_3327_20_20/RAMS64E_C/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.312%)  route 0.151ns (51.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.518ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.690     2.651    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X17Y87         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[6]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDCE (Prop_fdce_C_Q)         0.141     2.792 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[6]_rep__19/Q
                         net (fo=128, routed)         0.151     2.942    rv32i46f_5sp_debug/data_memory/memory_reg_3072_3327_20_20/A4
    SLICE_X16Y86         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_3072_3327_20_20/RAMS64E_C/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.964     3.518    rv32i46f_5sp_debug/data_memory/memory_reg_3072_3327_20_20/WCLK
    SLICE_X16Y86         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_3072_3327_20_20/RAMS64E_C/CLK
                         clock pessimism             -0.854     2.665    
    SLICE_X16Y86         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     2.865    rv32i46f_5sp_debug/data_memory/memory_reg_3072_3327_20_20/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -2.865    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[6]_rep__19/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/data_memory/memory_reg_3072_3327_20_20/RAMS64E_D/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.312%)  route 0.151ns (51.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.518ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.690     2.651    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X17Y87         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[6]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDCE (Prop_fdce_C_Q)         0.141     2.792 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[6]_rep__19/Q
                         net (fo=128, routed)         0.151     2.942    rv32i46f_5sp_debug/data_memory/memory_reg_3072_3327_20_20/A4
    SLICE_X16Y86         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_3072_3327_20_20/RAMS64E_D/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.964     3.518    rv32i46f_5sp_debug/data_memory/memory_reg_3072_3327_20_20/WCLK
    SLICE_X16Y86         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_3072_3327_20_20/RAMS64E_D/CLK
                         clock pessimism             -0.854     2.665    
    SLICE_X16Y86         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     2.865    rv32i46f_5sp_debug/data_memory/memory_reg_3072_3327_20_20/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.865    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__9/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/data_memory/memory_reg_2304_2559_10_10/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.141ns (19.175%)  route 0.594ns (80.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.692     2.653    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X21Y50         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDCE (Prop_fdce_C_Q)         0.141     2.794 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__9/Q
                         net (fo=128, routed)         0.594     3.388    rv32i46f_5sp_debug/data_memory/memory_reg_2304_2559_10_10/A0
    SLICE_X18Y47         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_2304_2559_10_10/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.045     3.599    rv32i46f_5sp_debug/data_memory/memory_reg_2304_2559_10_10/WCLK
    SLICE_X18Y47         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_2304_2559_10_10/RAMS64E_A/CLK
                         clock pessimism             -0.603     2.997    
    SLICE_X18Y47         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     3.307    rv32i46f_5sp_debug/data_memory/memory_reg_2304_2559_10_10/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -3.307    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__9/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/data_memory/memory_reg_2304_2559_10_10/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.141ns (19.175%)  route 0.594ns (80.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.692     2.653    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X21Y50         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDCE (Prop_fdce_C_Q)         0.141     2.794 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__9/Q
                         net (fo=128, routed)         0.594     3.388    rv32i46f_5sp_debug/data_memory/memory_reg_2304_2559_10_10/A0
    SLICE_X18Y47         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_2304_2559_10_10/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.045     3.599    rv32i46f_5sp_debug/data_memory/memory_reg_2304_2559_10_10/WCLK
    SLICE_X18Y47         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_2304_2559_10_10/RAMS64E_B/CLK
                         clock pessimism             -0.603     2.997    
    SLICE_X18Y47         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     3.307    rv32i46f_5sp_debug/data_memory/memory_reg_2304_2559_10_10/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -3.307    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__9/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/data_memory/memory_reg_2304_2559_10_10/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.141ns (19.175%)  route 0.594ns (80.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.692     2.653    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X21Y50         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDCE (Prop_fdce_C_Q)         0.141     2.794 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__9/Q
                         net (fo=128, routed)         0.594     3.388    rv32i46f_5sp_debug/data_memory/memory_reg_2304_2559_10_10/A0
    SLICE_X18Y47         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_2304_2559_10_10/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.045     3.599    rv32i46f_5sp_debug/data_memory/memory_reg_2304_2559_10_10/WCLK
    SLICE_X18Y47         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_2304_2559_10_10/RAMS64E_C/CLK
                         clock pessimism             -0.603     2.997    
    SLICE_X18Y47         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     3.307    rv32i46f_5sp_debug/data_memory/memory_reg_2304_2559_10_10/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -3.307    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__9/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/data_memory/memory_reg_2304_2559_10_10/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.141ns (19.175%)  route 0.594ns (80.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.692     2.653    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X21Y50         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDCE (Prop_fdce_C_Q)         0.141     2.794 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__9/Q
                         net (fo=128, routed)         0.594     3.388    rv32i46f_5sp_debug/data_memory/memory_reg_2304_2559_10_10/A0
    SLICE_X18Y47         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_2304_2559_10_10/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.045     3.599    rv32i46f_5sp_debug/data_memory/memory_reg_2304_2559_10_10/WCLK
    SLICE_X18Y47         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_2304_2559_10_10/RAMS64E_D/CLK
                         clock pessimism             -0.603     2.997    
    SLICE_X18Y47         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     3.307    rv32i46f_5sp_debug/data_memory/memory_reg_2304_2559_10_10/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -3.307    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[5]_rep__38/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/data_memory/memory_reg_3840_4095_26_26/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.642%)  route 0.198ns (58.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.518ns
    Source Clock Delay      (SCD):    2.649ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.688     2.649    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X19Y66         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[5]_rep__38/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y66         FDCE (Prop_fdce_C_Q)         0.141     2.790 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[5]_rep__38/Q
                         net (fo=128, routed)         0.198     2.987    rv32i46f_5sp_debug/data_memory/memory_reg_3840_4095_26_26/A3
    SLICE_X18Y64         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_3840_4095_26_26/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.964     3.518    rv32i46f_5sp_debug/data_memory/memory_reg_3840_4095_26_26/WCLK
    SLICE_X18Y64         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_3840_4095_26_26/RAMS64E_A/CLK
                         clock pessimism             -0.854     2.665    
    SLICE_X18Y64         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     2.905    rv32i46f_5sp_debug/data_memory/memory_reg_3840_4095_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[5]_rep__38/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/data_memory/memory_reg_3840_4095_26_26/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.642%)  route 0.198ns (58.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.518ns
    Source Clock Delay      (SCD):    2.649ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.688     2.649    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X19Y66         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[5]_rep__38/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y66         FDCE (Prop_fdce_C_Q)         0.141     2.790 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[5]_rep__38/Q
                         net (fo=128, routed)         0.198     2.987    rv32i46f_5sp_debug/data_memory/memory_reg_3840_4095_26_26/A3
    SLICE_X18Y64         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_3840_4095_26_26/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.964     3.518    rv32i46f_5sp_debug/data_memory/memory_reg_3840_4095_26_26/WCLK
    SLICE_X18Y64         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_3840_4095_26_26/RAMS64E_B/CLK
                         clock pessimism             -0.854     2.665    
    SLICE_X18Y64         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     2.905    rv32i46f_5sp_debug/data_memory/memory_reg_3840_4095_26_26/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50mhz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50mhz_bufg/O }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X3Y81    FSM_onehot_step_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X3Y81    FSM_onehot_step_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X3Y81    FSM_onehot_step_state_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X3Y81    cpu_clk_enable_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X66Y119  reset_sync_reg[0]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X66Y119  reset_sync_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X45Y88   reset_sync_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X24Y74   benchmark_controller/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X24Y74   benchmark_controller/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X24Y74   benchmark_controller/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X2Y98    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X2Y98    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X2Y98    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X2Y98    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X2Y98    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X2Y98    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X2Y98    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X2Y98    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X20Y53   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X20Y53   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X2Y98    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X2Y98    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X2Y98    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X2Y98    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X2Y98    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X2Y98    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X2Y98    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X2Y98    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X20Y53   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X20Y53   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50mhz
  To Clock:  clk_50mhz

Setup :            0  Failing Endpoints,  Worst Slack       10.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.806ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/button_sync_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 0.341ns (3.880%)  route 8.448ns (96.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.167ns = ( 26.167 - 20.000 ) 
    Source Clock Delay      (SCD):    6.644ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.396     6.644    clk_50mhz
    SLICE_X45Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDPE (Prop_fdpe_C_Q)         0.341     6.985 f  reset_sync_reg[2]/Q
                         net (fo=1781, routed)        8.448    15.434    button_controller/reg_trigger_reg_reg_2
    SLICE_X3Y114         FDCE                                         f  button_controller/button_sync_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.315    26.167    button_controller/clk_50mhz
    SLICE_X3Y114         FDCE                                         r  button_controller/button_sync_reg[0][0]/C
                         clock pessimism              0.402    26.569    
                         clock uncertainty           -0.035    26.533    
    SLICE_X3Y114         FDCE (Recov_fdce_C_CLR)     -0.293    26.240    button_controller/button_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         26.240    
                         arrival time                         -15.434    
  -------------------------------------------------------------------
                         slack                                 10.806    

Slack (MET) :             10.806ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/button_sync_reg[0][1]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 0.341ns (3.880%)  route 8.448ns (96.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.167ns = ( 26.167 - 20.000 ) 
    Source Clock Delay      (SCD):    6.644ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.396     6.644    clk_50mhz
    SLICE_X45Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDPE (Prop_fdpe_C_Q)         0.341     6.985 f  reset_sync_reg[2]/Q
                         net (fo=1781, routed)        8.448    15.434    button_controller/reg_trigger_reg_reg_2
    SLICE_X3Y114         FDCE                                         f  button_controller/button_sync_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.315    26.167    button_controller/clk_50mhz
    SLICE_X3Y114         FDCE                                         r  button_controller/button_sync_reg[0][1]/C
                         clock pessimism              0.402    26.569    
                         clock uncertainty           -0.035    26.533    
    SLICE_X3Y114         FDCE (Recov_fdce_C_CLR)     -0.293    26.240    button_controller/button_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         26.240    
                         arrival time                         -15.434    
  -------------------------------------------------------------------
                         slack                                 10.806    

Slack (MET) :             10.806ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/button_sync_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 0.341ns (3.880%)  route 8.448ns (96.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.167ns = ( 26.167 - 20.000 ) 
    Source Clock Delay      (SCD):    6.644ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.396     6.644    clk_50mhz
    SLICE_X45Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDPE (Prop_fdpe_C_Q)         0.341     6.985 f  reset_sync_reg[2]/Q
                         net (fo=1781, routed)        8.448    15.434    button_controller/reg_trigger_reg_reg_2
    SLICE_X3Y114         FDCE                                         f  button_controller/button_sync_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.315    26.167    button_controller/clk_50mhz
    SLICE_X3Y114         FDCE                                         r  button_controller/button_sync_reg[1][0]/C
                         clock pessimism              0.402    26.569    
                         clock uncertainty           -0.035    26.533    
    SLICE_X3Y114         FDCE (Recov_fdce_C_CLR)     -0.293    26.240    button_controller/button_sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                         26.240    
                         arrival time                         -15.434    
  -------------------------------------------------------------------
                         slack                                 10.806    

Slack (MET) :             10.806ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/debounce_counter_reg[0][11]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 0.341ns (3.880%)  route 8.448ns (96.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.167ns = ( 26.167 - 20.000 ) 
    Source Clock Delay      (SCD):    6.644ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.396     6.644    clk_50mhz
    SLICE_X45Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDPE (Prop_fdpe_C_Q)         0.341     6.985 f  reset_sync_reg[2]/Q
                         net (fo=1781, routed)        8.448    15.434    button_controller/reg_trigger_reg_reg_2
    SLICE_X3Y114         FDCE                                         f  button_controller/debounce_counter_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.315    26.167    button_controller/clk_50mhz
    SLICE_X3Y114         FDCE                                         r  button_controller/debounce_counter_reg[0][11]/C
                         clock pessimism              0.402    26.569    
                         clock uncertainty           -0.035    26.533    
    SLICE_X3Y114         FDCE (Recov_fdce_C_CLR)     -0.293    26.240    button_controller/debounce_counter_reg[0][11]
  -------------------------------------------------------------------
                         required time                         26.240    
                         arrival time                         -15.434    
  -------------------------------------------------------------------
                         slack                                 10.806    

Slack (MET) :             10.806ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/debounce_counter_reg[0][9]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 0.341ns (3.880%)  route 8.448ns (96.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.167ns = ( 26.167 - 20.000 ) 
    Source Clock Delay      (SCD):    6.644ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.396     6.644    clk_50mhz
    SLICE_X45Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDPE (Prop_fdpe_C_Q)         0.341     6.985 f  reset_sync_reg[2]/Q
                         net (fo=1781, routed)        8.448    15.434    button_controller/reg_trigger_reg_reg_2
    SLICE_X3Y114         FDCE                                         f  button_controller/debounce_counter_reg[0][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.315    26.167    button_controller/clk_50mhz
    SLICE_X3Y114         FDCE                                         r  button_controller/debounce_counter_reg[0][9]/C
                         clock pessimism              0.402    26.569    
                         clock uncertainty           -0.035    26.533    
    SLICE_X3Y114         FDCE (Recov_fdce_C_CLR)     -0.293    26.240    button_controller/debounce_counter_reg[0][9]
  -------------------------------------------------------------------
                         required time                         26.240    
                         arrival time                         -15.434    
  -------------------------------------------------------------------
                         slack                                 10.806    

Slack (MET) :             10.846ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/debounce_counter_reg[0][10]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        8.751ns  (logic 0.341ns (3.897%)  route 8.410ns (96.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 26.168 - 20.000 ) 
    Source Clock Delay      (SCD):    6.644ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.396     6.644    clk_50mhz
    SLICE_X45Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDPE (Prop_fdpe_C_Q)         0.341     6.985 f  reset_sync_reg[2]/Q
                         net (fo=1781, routed)        8.410    15.395    button_controller/reg_trigger_reg_reg_2
    SLICE_X3Y113         FDCE                                         f  button_controller/debounce_counter_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.316    26.168    button_controller/clk_50mhz
    SLICE_X3Y113         FDCE                                         r  button_controller/debounce_counter_reg[0][10]/C
                         clock pessimism              0.402    26.570    
                         clock uncertainty           -0.035    26.534    
    SLICE_X3Y113         FDCE (Recov_fdce_C_CLR)     -0.293    26.241    button_controller/debounce_counter_reg[0][10]
  -------------------------------------------------------------------
                         required time                         26.241    
                         arrival time                         -15.395    
  -------------------------------------------------------------------
                         slack                                 10.846    

Slack (MET) :             10.846ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/debounce_counter_reg[0][15]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        8.751ns  (logic 0.341ns (3.897%)  route 8.410ns (96.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 26.168 - 20.000 ) 
    Source Clock Delay      (SCD):    6.644ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.396     6.644    clk_50mhz
    SLICE_X45Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDPE (Prop_fdpe_C_Q)         0.341     6.985 f  reset_sync_reg[2]/Q
                         net (fo=1781, routed)        8.410    15.395    button_controller/reg_trigger_reg_reg_2
    SLICE_X3Y113         FDCE                                         f  button_controller/debounce_counter_reg[0][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.316    26.168    button_controller/clk_50mhz
    SLICE_X3Y113         FDCE                                         r  button_controller/debounce_counter_reg[0][15]/C
                         clock pessimism              0.402    26.570    
                         clock uncertainty           -0.035    26.534    
    SLICE_X3Y113         FDCE (Recov_fdce_C_CLR)     -0.293    26.241    button_controller/debounce_counter_reg[0][15]
  -------------------------------------------------------------------
                         required time                         26.241    
                         arrival time                         -15.395    
  -------------------------------------------------------------------
                         slack                                 10.846    

Slack (MET) :             10.846ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/debounce_counter_reg[0][17]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        8.751ns  (logic 0.341ns (3.897%)  route 8.410ns (96.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 26.168 - 20.000 ) 
    Source Clock Delay      (SCD):    6.644ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.396     6.644    clk_50mhz
    SLICE_X45Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDPE (Prop_fdpe_C_Q)         0.341     6.985 f  reset_sync_reg[2]/Q
                         net (fo=1781, routed)        8.410    15.395    button_controller/reg_trigger_reg_reg_2
    SLICE_X3Y113         FDCE                                         f  button_controller/debounce_counter_reg[0][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.316    26.168    button_controller/clk_50mhz
    SLICE_X3Y113         FDCE                                         r  button_controller/debounce_counter_reg[0][17]/C
                         clock pessimism              0.402    26.570    
                         clock uncertainty           -0.035    26.534    
    SLICE_X3Y113         FDCE (Recov_fdce_C_CLR)     -0.293    26.241    button_controller/debounce_counter_reg[0][17]
  -------------------------------------------------------------------
                         required time                         26.241    
                         arrival time                         -15.395    
  -------------------------------------------------------------------
                         slack                                 10.846    

Slack (MET) :             10.846ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/debounce_counter_reg[0][18]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        8.751ns  (logic 0.341ns (3.897%)  route 8.410ns (96.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 26.168 - 20.000 ) 
    Source Clock Delay      (SCD):    6.644ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.396     6.644    clk_50mhz
    SLICE_X45Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDPE (Prop_fdpe_C_Q)         0.341     6.985 f  reset_sync_reg[2]/Q
                         net (fo=1781, routed)        8.410    15.395    button_controller/reg_trigger_reg_reg_2
    SLICE_X3Y113         FDCE                                         f  button_controller/debounce_counter_reg[0][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.316    26.168    button_controller/clk_50mhz
    SLICE_X3Y113         FDCE                                         r  button_controller/debounce_counter_reg[0][18]/C
                         clock pessimism              0.402    26.570    
                         clock uncertainty           -0.035    26.534    
    SLICE_X3Y113         FDCE (Recov_fdce_C_CLR)     -0.293    26.241    button_controller/debounce_counter_reg[0][18]
  -------------------------------------------------------------------
                         required time                         26.241    
                         arrival time                         -15.395    
  -------------------------------------------------------------------
                         slack                                 10.846    

Slack (MET) :             10.890ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/debounce_counter_reg[0][8]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        8.708ns  (logic 0.341ns (3.916%)  route 8.367ns (96.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.170ns = ( 26.170 - 20.000 ) 
    Source Clock Delay      (SCD):    6.644ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.396     6.644    clk_50mhz
    SLICE_X45Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDPE (Prop_fdpe_C_Q)         0.341     6.985 f  reset_sync_reg[2]/Q
                         net (fo=1781, routed)        8.367    15.353    button_controller/reg_trigger_reg_reg_2
    SLICE_X1Y110         FDCE                                         f  button_controller/debounce_counter_reg[0][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.318    26.170    button_controller/clk_50mhz
    SLICE_X1Y110         FDCE                                         r  button_controller/debounce_counter_reg[0][8]/C
                         clock pessimism              0.402    26.572    
                         clock uncertainty           -0.035    26.536    
    SLICE_X1Y110         FDCE (Recov_fdce_C_CLR)     -0.293    26.243    button_controller/debounce_counter_reg[0][8]
  -------------------------------------------------------------------
                         required time                         26.243    
                         arrival time                         -15.353    
  -------------------------------------------------------------------
                         slack                                 10.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[24]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.385%)  route 0.208ns (59.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.479ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.650     2.611    clk_50mhz
    SLICE_X45Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDPE (Prop_fdpe_C_Q)         0.141     2.752 f  reset_sync_reg[2]/Q
                         net (fo=1781, routed)        0.208     2.960    rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[0]_0
    SLICE_X42Y88         FDCE                                         f  rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.925     3.479    rv32i46f_5sp_debug/id_ex_register/clk_50mhz
    SLICE_X42Y88         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[24]/C
                         clock pessimism             -0.832     2.648    
    SLICE_X42Y88         FDCE (Remov_fdce_C_CLR)     -0.067     2.581    rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.581    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[14]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.771%)  route 0.214ns (60.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.650     2.611    clk_50mhz
    SLICE_X45Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDPE (Prop_fdpe_C_Q)         0.141     2.752 f  reset_sync_reg[2]/Q
                         net (fo=1781, routed)        0.214     2.965    rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[0]_0
    SLICE_X46Y88         FDCE                                         f  rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.924     3.478    rv32i46f_5sp_debug/id_ex_register/clk_50mhz
    SLICE_X46Y88         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[14]/C
                         clock pessimism             -0.832     2.647    
    SLICE_X46Y88         FDCE (Remov_fdce_C_CLR)     -0.067     2.580    rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.580    
                         arrival time                           2.965    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/id_ex_register/EX_pc_plus_4_reg[22]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.771%)  route 0.214ns (60.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.650     2.611    clk_50mhz
    SLICE_X45Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDPE (Prop_fdpe_C_Q)         0.141     2.752 f  reset_sync_reg[2]/Q
                         net (fo=1781, routed)        0.214     2.965    rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[0]_0
    SLICE_X46Y88         FDCE                                         f  rv32i46f_5sp_debug/id_ex_register/EX_pc_plus_4_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.924     3.478    rv32i46f_5sp_debug/id_ex_register/clk_50mhz
    SLICE_X46Y88         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_pc_plus_4_reg[22]/C
                         clock pessimism             -0.832     2.647    
    SLICE_X46Y88         FDCE (Remov_fdce_C_CLR)     -0.067     2.580    rv32i46f_5sp_debug/id_ex_register/EX_pc_plus_4_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.580    
                         arrival time                           2.965    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[27]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.385%)  route 0.208ns (59.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.479ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.650     2.611    clk_50mhz
    SLICE_X45Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDPE (Prop_fdpe_C_Q)         0.141     2.752 f  reset_sync_reg[2]/Q
                         net (fo=1781, routed)        0.208     2.960    rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[0]_0
    SLICE_X43Y88         FDCE                                         f  rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.925     3.479    rv32i46f_5sp_debug/id_ex_register/clk_50mhz
    SLICE_X43Y88         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[27]/C
                         clock pessimism             -0.832     2.648    
    SLICE_X43Y88         FDCE (Remov_fdce_C_CLR)     -0.092     2.556    rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[30]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.385%)  route 0.208ns (59.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.479ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.650     2.611    clk_50mhz
    SLICE_X45Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDPE (Prop_fdpe_C_Q)         0.141     2.752 f  reset_sync_reg[2]/Q
                         net (fo=1781, routed)        0.208     2.960    rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[0]_0
    SLICE_X43Y88         FDCE                                         f  rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.925     3.479    rv32i46f_5sp_debug/id_ex_register/clk_50mhz
    SLICE_X43Y88         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[30]/C
                         clock pessimism             -0.832     2.648    
    SLICE_X43Y88         FDCE (Remov_fdce_C_CLR)     -0.092     2.556    rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/id_ex_register/EX_pc_plus_4_reg[27]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.385%)  route 0.208ns (59.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.479ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.650     2.611    clk_50mhz
    SLICE_X45Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDPE (Prop_fdpe_C_Q)         0.141     2.752 f  reset_sync_reg[2]/Q
                         net (fo=1781, routed)        0.208     2.960    rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[0]_0
    SLICE_X43Y88         FDCE                                         f  rv32i46f_5sp_debug/id_ex_register/EX_pc_plus_4_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.925     3.479    rv32i46f_5sp_debug/id_ex_register/clk_50mhz
    SLICE_X43Y88         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_pc_plus_4_reg[27]/C
                         clock pessimism             -0.832     2.648    
    SLICE_X43Y88         FDCE (Remov_fdce_C_CLR)     -0.092     2.556    rv32i46f_5sp_debug/id_ex_register/EX_pc_plus_4_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[17]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.771%)  route 0.214ns (60.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.650     2.611    clk_50mhz
    SLICE_X45Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDPE (Prop_fdpe_C_Q)         0.141     2.752 f  reset_sync_reg[2]/Q
                         net (fo=1781, routed)        0.214     2.965    rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[0]_1
    SLICE_X47Y88         FDCE                                         f  rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.924     3.478    rv32i46f_5sp_debug/mem_wb_register/clk_50mhz
    SLICE_X47Y88         FDCE                                         r  rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[17]/C
                         clock pessimism             -0.832     2.647    
    SLICE_X47Y88         FDCE (Remov_fdce_C_CLR)     -0.092     2.555    rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.965    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[20]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.771%)  route 0.214ns (60.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.650     2.611    clk_50mhz
    SLICE_X45Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDPE (Prop_fdpe_C_Q)         0.141     2.752 f  reset_sync_reg[2]/Q
                         net (fo=1781, routed)        0.214     2.965    rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[0]_1
    SLICE_X47Y88         FDCE                                         f  rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.924     3.478    rv32i46f_5sp_debug/mem_wb_register/clk_50mhz
    SLICE_X47Y88         FDCE                                         r  rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[20]/C
                         clock pessimism             -0.832     2.647    
    SLICE_X47Y88         FDCE (Remov_fdce_C_CLR)     -0.092     2.555    rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.965    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/id_ex_register/EX_pc_plus_4_reg[15]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.125%)  route 0.229ns (61.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.476ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.853ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.650     2.611    clk_50mhz
    SLICE_X45Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDPE (Prop_fdpe_C_Q)         0.141     2.752 f  reset_sync_reg[2]/Q
                         net (fo=1781, routed)        0.229     2.980    rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[0]_0
    SLICE_X44Y86         FDCE                                         f  rv32i46f_5sp_debug/id_ex_register/EX_pc_plus_4_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.922     3.476    rv32i46f_5sp_debug/id_ex_register/clk_50mhz
    SLICE_X44Y86         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_pc_plus_4_reg[15]/C
                         clock pessimism             -0.853     2.624    
    SLICE_X44Y86         FDCE (Remov_fdce_C_CLR)     -0.067     2.557    rv32i46f_5sp_debug/id_ex_register/EX_pc_plus_4_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.557    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[15]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.155%)  route 0.272ns (65.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.477ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.650     2.611    clk_50mhz
    SLICE_X45Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDPE (Prop_fdpe_C_Q)         0.141     2.752 f  reset_sync_reg[2]/Q
                         net (fo=1781, routed)        0.272     3.023    rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[0]_0
    SLICE_X42Y87         FDCE                                         f  rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.923     3.477    rv32i46f_5sp_debug/id_ex_register/clk_50mhz
    SLICE_X42Y87         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[15]/C
                         clock pessimism             -0.832     2.646    
    SLICE_X42Y87         FDCE (Remov_fdce_C_CLR)     -0.067     2.579    rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           3.023    
  -------------------------------------------------------------------
                         slack                                  0.445    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50mhz

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[2]/PRE
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.238ns  (logic 0.914ns (12.625%)  route 6.325ns (87.375%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.817     0.817 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.328     4.145    reset_n_IBUF
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.097     4.242 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           2.997     7.238    reset
    SLICE_X45Y88         FDPE                                         f  reset_sync_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153     3.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314     4.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471     4.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.852 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.290     6.141    clk_50mhz
    SLICE_X45Y88         FDPE                                         r  reset_sync_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[0]/PRE
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.742ns  (logic 0.914ns (15.917%)  route 4.828ns (84.083%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.817     0.817 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.328     4.145    reset_n_IBUF
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.097     4.242 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           1.500     5.742    reset
    SLICE_X66Y119        FDPE                                         f  reset_sync_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153     3.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314     4.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471     4.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.852 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.159     6.011    clk_50mhz
    SLICE_X66Y119        FDPE                                         r  reset_sync_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[1]/PRE
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.742ns  (logic 0.914ns (15.917%)  route 4.828ns (84.083%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.817     0.817 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.328     4.145    reset_n_IBUF
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.097     4.242 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           1.500     5.742    reset
    SLICE_X66Y119        FDPE                                         f  reset_sync_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153     3.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314     4.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471     4.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.852 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.159     6.011    clk_50mhz
    SLICE_X66Y119        FDPE                                         r  reset_sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[0]/PRE
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.954ns  (logic 0.171ns (5.786%)  route 2.783ns (94.214%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.946     2.072    reset_n_IBUF
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.117 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           0.837     2.954    reset
    SLICE_X66Y119        FDPE                                         f  reset_sync_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.839     3.393    clk_50mhz
    SLICE_X66Y119        FDPE                                         r  reset_sync_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[1]/PRE
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.954ns  (logic 0.171ns (5.786%)  route 2.783ns (94.214%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.946     2.072    reset_n_IBUF
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.117 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           0.837     2.954    reset
    SLICE_X66Y119        FDPE                                         f  reset_sync_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.839     3.393    clk_50mhz
    SLICE_X66Y119        FDPE                                         r  reset_sync_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[2]/PRE
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.785ns  (logic 0.171ns (4.515%)  route 3.615ns (95.485%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.946     2.072    reset_n_IBUF
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.117 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           1.669     3.785    reset
    SLICE_X45Y88         FDPE                                         f  reset_sync_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.925     3.479    clk_50mhz
    SLICE_X45Y88         FDPE                                         r  reset_sync_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  clk_50mhz

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_down
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.491ns  (logic 0.930ns (20.704%)  route 3.561ns (79.296%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        6.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  8.000     8.000    
    D22                                               0.000     8.000 r  btn_down (IN)
                         net (fo=0)                   0.000     8.000    btn_down
    D22                  IBUF (Prop_ibuf_I_O)         0.930     8.930 r  btn_down_IBUF_inst/O
                         net (fo=1, routed)           3.561    12.491    button_controller/button_sync_reg[0][4]_0[2]
    SLICE_X19Y117        FDCE                                         r  button_controller/button_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153     3.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314     4.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471     4.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.852 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.251     6.103    button_controller/clk_50mhz
    SLICE_X19Y117        FDCE                                         r  button_controller/button_sync_reg[0][2]/C

Slack:                    inf
  Source:                 btn_right
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.144ns  (logic 0.933ns (22.509%)  route 3.211ns (77.491%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        6.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  8.000     8.000    
    D14                                               0.000     8.000 r  btn_right (IN)
                         net (fo=0)                   0.000     8.000    btn_right
    D14                  IBUF (Prop_ibuf_I_O)         0.933     8.933 r  btn_right_IBUF_inst/O
                         net (fo=1, routed)           3.211    12.144    button_controller/button_sync_reg[0][4]_0[4]
    SLICE_X9Y117         FDCE                                         r  button_controller/button_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153     3.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314     4.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471     4.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.852 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.252     6.104    button_controller/clk_50mhz
    SLICE_X9Y117         FDCE                                         r  button_controller/button_sync_reg[0][4]/C

Slack:                    inf
  Source:                 btn_up
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.991ns  (logic 0.918ns (22.991%)  route 3.073ns (77.009%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        6.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  8.000     8.000    
    F15                                               0.000     8.000 r  btn_up (IN)
                         net (fo=0)                   0.000     8.000    btn_up
    F15                  IBUF (Prop_ibuf_I_O)         0.918     8.918 r  btn_up_IBUF_inst/O
                         net (fo=1, routed)           3.073    11.991    button_controller/button_sync_reg[0][4]_0[1]
    SLICE_X3Y114         FDCE                                         r  button_controller/button_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153     3.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314     4.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471     4.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.852 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.315     6.167    button_controller/clk_50mhz
    SLICE_X3Y114         FDCE                                         r  button_controller/button_sync_reg[0][1]/C

Slack:                    inf
  Source:                 btn_left
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.462ns  (logic 0.938ns (27.099%)  route 2.524ns (72.901%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        6.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  8.000     8.000    
    C22                                               0.000     8.000 r  btn_left (IN)
                         net (fo=0)                   0.000     8.000    btn_left
    C22                  IBUF (Prop_ibuf_I_O)         0.938     8.938 r  btn_left_IBUF_inst/O
                         net (fo=1, routed)           2.524    11.462    button_controller/button_sync_reg[0][4]_0[3]
    SLICE_X4Y114         FDCE                                         r  button_controller/button_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153     3.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314     4.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471     4.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.852 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.314     6.166    button_controller/clk_50mhz
    SLICE_X4Y114         FDCE                                         r  button_controller/button_sync_reg[0][3]/C

Slack:                    inf
  Source:                 btn_center
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.301ns  (logic 0.940ns (28.465%)  route 2.361ns (71.535%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        6.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  8.000     8.000    
    B22                                               0.000     8.000 r  btn_center (IN)
                         net (fo=0)                   0.000     8.000    btn_center
    B22                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  btn_center_IBUF_inst/O
                         net (fo=1, routed)           2.361    11.301    button_controller/button_sync_reg[0][4]_0[0]
    SLICE_X3Y114         FDCE                                         r  button_controller/button_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153     3.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314     4.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471     4.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.852 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.315     6.167    button_controller/clk_50mhz
    SLICE_X3Y114         FDCE                                         r  button_controller/button_sync_reg[0][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_center
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.444ns  (logic 0.215ns (14.903%)  route 1.229ns (85.097%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    B22                                               0.000     2.000 r  btn_center (IN)
                         net (fo=0)                   0.000     2.000    btn_center
    B22                  IBUF (Prop_ibuf_I_O)         0.215     2.215 r  btn_center_IBUF_inst/O
                         net (fo=1, routed)           1.229     3.444    button_controller/button_sync_reg[0][4]_0[0]
    SLICE_X3Y114         FDCE                                         r  button_controller/button_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.924     3.478    button_controller/clk_50mhz
    SLICE_X3Y114         FDCE                                         r  button_controller/button_sync_reg[0][0]/C

Slack:                    inf
  Source:                 btn_left
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.610ns  (logic 0.214ns (13.290%)  route 1.396ns (86.710%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    C22                                               0.000     2.000 r  btn_left (IN)
                         net (fo=0)                   0.000     2.000    btn_left
    C22                  IBUF (Prop_ibuf_I_O)         0.214     2.214 r  btn_left_IBUF_inst/O
                         net (fo=1, routed)           1.396     3.610    button_controller/button_sync_reg[0][4]_0[3]
    SLICE_X4Y114         FDCE                                         r  button_controller/button_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.923     3.477    button_controller/clk_50mhz
    SLICE_X4Y114         FDCE                                         r  button_controller/button_sync_reg[0][3]/C

Slack:                    inf
  Source:                 btn_up
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.771ns  (logic 0.193ns (10.925%)  route 1.577ns (89.075%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    F15                                               0.000     2.000 r  btn_up (IN)
                         net (fo=0)                   0.000     2.000    btn_up
    F15                  IBUF (Prop_ibuf_I_O)         0.193     2.193 r  btn_up_IBUF_inst/O
                         net (fo=1, routed)           1.577     3.771    button_controller/button_sync_reg[0][4]_0[1]
    SLICE_X3Y114         FDCE                                         r  button_controller/button_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.924     3.478    button_controller/clk_50mhz
    SLICE_X3Y114         FDCE                                         r  button_controller/button_sync_reg[0][1]/C

Slack:                    inf
  Source:                 btn_right
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.919ns  (logic 0.208ns (10.862%)  route 1.711ns (89.138%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    D14                                               0.000     2.000 r  btn_right (IN)
                         net (fo=0)                   0.000     2.000    btn_right
    D14                  IBUF (Prop_ibuf_I_O)         0.208     2.208 r  btn_right_IBUF_inst/O
                         net (fo=1, routed)           1.711     3.919    button_controller/button_sync_reg[0][4]_0[4]
    SLICE_X9Y117         FDCE                                         r  button_controller/button_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.891     3.445    button_controller/clk_50mhz
    SLICE_X9Y117         FDCE                                         r  button_controller/button_sync_reg[0][4]/C

Slack:                    inf
  Source:                 btn_down
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.164ns  (logic 0.206ns (9.504%)  route 1.958ns (90.496%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    D22                                               0.000     2.000 r  btn_down (IN)
                         net (fo=0)                   0.000     2.000    btn_down
    D22                  IBUF (Prop_ibuf_I_O)         0.206     2.206 r  btn_down_IBUF_inst/O
                         net (fo=1, routed)           1.958     4.164    button_controller/button_sync_reg[0][4]_0[2]
    SLICE_X19Y117        FDCE                                         r  button_controller/button_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.890     3.444    button_controller/clk_50mhz
    SLICE_X19Y117        FDCE                                         r  button_controller/button_sync_reg[0][2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            clk_50mhz_unbuffered_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.700ns  (logic 0.914ns (19.445%)  route 3.786ns (80.555%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.817     0.817 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.328     4.145    reset_n_IBUF
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.097     4.242 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           0.458     4.700    reset
    SLICE_X84Y146        FDCE                                         f  clk_50mhz_unbuffered_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153     3.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            clk_50mhz_unbuffered_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.346ns  (logic 0.171ns (7.286%)  route 2.175ns (92.714%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.946     2.072    reset_n_IBUF
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.117 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           0.229     2.346    reset
    SLICE_X84Y146        FDCE                                         f  clk_50mhz_unbuffered_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50mhz
  To Clock:  sys_clk_pin

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[5]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.477ns  (logic 4.398ns (28.414%)  route 11.079ns (71.586%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=1 OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.842ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.593     6.842    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X25Y34         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[5]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDCE (Prop_fdce_C_Q)         0.341     7.183 f  rv32i46f_5sp_debug/program_counter/pc_reg[5]_rep__3/Q
                         net (fo=107, routed)         1.798     8.981    rv32i46f_5sp_debug/instruction_memory/ID_instruction_reg[9]_i_31_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.115     9.096 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_86/O
                         net (fo=189, routed)         2.730    11.826    rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_86_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I0_O)        0.240    12.066 r  rv32i46f_5sp_debug/instruction_memory/ID_instruction[23]_i_92/O
                         net (fo=1, routed)           0.000    12.066    rv32i46f_5sp_debug/instruction_memory/ID_instruction[23]_i_92_n_0
    SLICE_X15Y19         MUXF7 (Prop_muxf7_I1_O)      0.188    12.254 r  rv32i46f_5sp_debug/instruction_memory/ID_instruction_reg[23]_i_46/O
                         net (fo=1, routed)           0.295    12.549    rv32i46f_5sp_debug/instruction_memory/ID_instruction_reg[23]_i_46_n_0
    SLICE_X18Y19         LUT6 (Prop_lut6_I0_O)        0.227    12.776 r  rv32i46f_5sp_debug/instruction_memory/ID_instruction[23]_i_17/O
                         net (fo=1, routed)           0.000    12.776    rv32i46f_5sp_debug/instruction_memory/ID_instruction[23]_i_17_n_0
    SLICE_X18Y19         MUXF7 (Prop_muxf7_I1_O)      0.160    12.936 r  rv32i46f_5sp_debug/instruction_memory/ID_instruction_reg[23]_i_7/O
                         net (fo=1, routed)           0.000    12.936    rv32i46f_5sp_debug/instruction_memory/ID_instruction_reg[23]_i_7_n_0
    SLICE_X18Y19         MUXF8 (Prop_muxf8_I1_O)      0.067    13.003 r  rv32i46f_5sp_debug/instruction_memory/ID_instruction_reg[23]_i_3/O
                         net (fo=1, routed)           0.921    13.923    rv32i46f_5sp_debug/instruction_memory_n_33
    SLICE_X26Y21         LUT6 (Prop_lut6_I0_O)        0.230    14.153 r  rv32i46f_5sp_debug/ID_instruction[23]_i_2/O
                         net (fo=5, routed)           1.986    16.139    rv32i46f_5sp_debug/program_counter/current_instruction[9]
    SLICE_X47Y62         LUT4 (Prop_lut4_I2_O)        0.097    16.236 r  rv32i46f_5sp_debug/program_counter/led_OBUF[2]_inst_i_8/O
                         net (fo=1, routed)           0.600    16.836    rv32i46f_5sp_debug/program_counter/led_OBUF[2]_inst_i_8_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I0_O)        0.097    16.933 r  rv32i46f_5sp_debug/program_counter/led_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.315    17.248    rv32i46f_5sp_debug/program_counter/led_OBUF[2]_inst_i_2_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I0_O)        0.097    17.345 r  rv32i46f_5sp_debug/program_counter/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.435    19.780    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         2.539    22.318 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.318    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[5]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[7]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.521ns  (logic 4.076ns (28.071%)  route 10.445ns (71.929%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=2 MUXF7=2 OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.842ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.593     6.842    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X25Y34         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[5]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDCE (Prop_fdce_C_Q)         0.341     7.183 f  rv32i46f_5sp_debug/program_counter/pc_reg[5]_rep__3/Q
                         net (fo=107, routed)         1.798     8.981    rv32i46f_5sp_debug/instruction_memory/ID_instruction_reg[9]_i_31_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.115     9.096 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_86/O
                         net (fo=189, routed)         2.206    11.302    rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_86_n_0
    SLICE_X17Y28         LUT5 (Prop_lut5_I0_O)        0.240    11.542 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_59/O
                         net (fo=1, routed)           0.000    11.542    rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_59_n_0
    SLICE_X17Y28         MUXF7 (Prop_muxf7_I1_O)      0.167    11.709 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_24/O
                         net (fo=1, routed)           0.611    12.320    rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_24_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I1_O)        0.229    12.549 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    12.549    rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_9_n_0
    SLICE_X15Y29         MUXF7 (Prop_muxf7_I0_O)      0.163    12.712 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.596    13.308    rv32i46f_5sp_debug/instruction_memory_n_34
    SLICE_X13Y30         LUT6 (Prop_lut6_I4_O)        0.229    13.537 r  rv32i46f_5sp_debug/led_OBUF[7]_inst_i_1/O
                         net (fo=7, routed)           5.233    18.770    led_OBUF[7]
    Y13                  OBUF (Prop_obuf_I_O)         2.592    21.362 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    21.362    led[7]
    Y13                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.728ns  (logic 3.883ns (30.508%)  route 8.845ns (69.492%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.380     6.628    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X43Y76         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDCE (Prop_fdce_C_Q)         0.313     6.941 f  rv32i46f_5sp_debug/program_counter/pc_reg[14]/Q
                         net (fo=155, routed)         3.975    10.917    rv32i46f_5sp_debug/instruction_memory/Q[11]
    SLICE_X41Y31         LUT6 (Prop_lut6_I1_O)        0.215    11.132 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[5]_inst_i_46/O
                         net (fo=1, routed)           0.000    11.132    rv32i46f_5sp_debug/instruction_memory/led_OBUF[5]_inst_i_46_n_0
    SLICE_X41Y31         MUXF7 (Prop_muxf7_I1_O)      0.167    11.299 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[5]_inst_i_16/O
                         net (fo=1, routed)           0.585    11.883    rv32i46f_5sp_debug/instruction_memory/led_OBUF[5]_inst_i_16_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I1_O)        0.229    12.112 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.000    12.112    rv32i46f_5sp_debug/instruction_memory/led_OBUF[5]_inst_i_6_n_0
    SLICE_X41Y30         MUXF7 (Prop_muxf7_I1_O)      0.188    12.300 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.458    12.758    rv32i46f_5sp_debug/instruction_memory_n_22
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.227    12.985 r  rv32i46f_5sp_debug/led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           3.827    16.812    led_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         2.544    19.356 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.356    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[5]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.476ns  (logic 3.835ns (36.602%)  route 6.642ns (63.398%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.842ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.593     6.842    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X25Y34         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[5]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDCE (Prop_fdce_C_Q)         0.341     7.183 f  rv32i46f_5sp_debug/program_counter/pc_reg[5]_rep__3/Q
                         net (fo=107, routed)         1.798     8.981    rv32i46f_5sp_debug/instruction_memory/ID_instruction_reg[9]_i_31_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.115     9.096 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_86/O
                         net (fo=189, routed)         1.733    10.829    rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_86_n_0
    SLICE_X21Y33         LUT6 (Prop_lut6_I1_O)        0.240    11.069 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_59/O
                         net (fo=1, routed)           0.000    11.069    rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_59_n_0
    SLICE_X21Y33         MUXF7 (Prop_muxf7_I1_O)      0.188    11.257 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.000    11.257    rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_22_n_0
    SLICE_X21Y33         MUXF8 (Prop_muxf8_I0_O)      0.076    11.333 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.218    11.552    rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_9_n_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I3_O)        0.239    11.791 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.527    12.318    rv32i46f_5sp_debug/instruction_memory_n_23
    SLICE_X17Y35         LUT6 (Prop_lut6_I2_O)        0.097    12.415 r  rv32i46f_5sp_debug/led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           2.365    14.780    led_OBUF[6]
    W15                  OBUF (Prop_obuf_I_O)         2.539    17.318 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.318    led[6]
    W15                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/register_file_debug/debug_reg_data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.217ns  (logic 3.270ns (39.789%)  route 4.948ns (60.211%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.699ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.451     6.699    rv32i46f_5sp_debug/register_file_debug/clk_50mhz
    SLICE_X41Y79         FDRE                                         r  rv32i46f_5sp_debug/register_file_debug/debug_reg_data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.341     7.040 r  rv32i46f_5sp_debug/register_file_debug/debug_reg_data_q_reg[1]/Q
                         net (fo=3, routed)           0.698     7.739    rv32i46f_5sp_debug/register_file_debug/debug_reg_data_wire[1]
    SLICE_X39Y77         LUT2 (Prop_lut2_I0_O)        0.097     7.836 f  rv32i46f_5sp_debug/register_file_debug/send_buf[70]_i_3/O
                         net (fo=4, routed)           0.806     8.641    rv32i46f_5sp_debug/register_file_debug/debug_reg_data_q_reg[1]_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I4_O)        0.097     8.738 r  rv32i46f_5sp_debug/register_file_debug/led_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.473     9.211    rv32i46f_5sp_debug/register_file_debug/led_OBUF[3]_inst_i_10_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I5_O)        0.097     9.308 r  rv32i46f_5sp_debug/register_file_debug/led_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.748    10.056    rv32i46f_5sp_debug/register_file_debug/led_OBUF[3]_inst_i_5_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I5_O)        0.097    10.153 r  rv32i46f_5sp_debug/register_file_debug/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.223    12.376    led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.541    14.917 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.917    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 benchmark_controller/benchmark_running_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.079ns  (logic 2.913ns (57.360%)  route 2.166ns (42.640%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.453     6.701    benchmark_controller/clk_50mhz
    SLICE_X25Y74         FDCE                                         r  benchmark_controller/benchmark_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y74         FDCE (Prop_fdce_C_Q)         0.341     7.042 r  benchmark_controller/benchmark_running_reg/Q
                         net (fo=3, routed)           2.166     9.208    led_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         2.572    11.781 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.781    led[1]
    T15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 benchmark_controller/benchmark_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.830ns  (logic 2.896ns (59.946%)  route 1.935ns (40.054%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.453     6.701    benchmark_controller/clk_50mhz
    SLICE_X24Y74         FDCE                                         r  benchmark_controller/benchmark_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y74         FDCE (Prop_fdce_C_Q)         0.341     7.042 r  benchmark_controller/benchmark_done_reg/Q
                         net (fo=19, routed)          1.935     8.977    led_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.555    11.532 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.532    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_clk_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.559ns  (logic 3.004ns (65.895%)  route 1.555ns (34.105%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.531     6.779    clk_50mhz
    SLICE_X3Y81          FDCE                                         r  cpu_clk_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDCE (Prop_fdce_C_Q)         0.313     7.092 r  cpu_clk_enable_reg/Q
                         net (fo=215, routed)         1.555     8.647    led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         2.691    11.338 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.338    led[0]
    T14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_clk_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.932ns  (logic 1.398ns (72.370%)  route 0.534ns (27.630%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.677ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.716     2.677    clk_50mhz
    SLICE_X3Y81          FDCE                                         r  cpu_clk_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDCE (Prop_fdce_C_Q)         0.128     2.805 r  cpu_clk_enable_reg/Q
                         net (fo=215, routed)         0.534     3.338    led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         1.270     4.609 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.609    led[0]
    T14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 benchmark_controller/benchmark_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.336ns (61.858%)  route 0.824ns (38.142%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.675     2.636    benchmark_controller/clk_50mhz
    SLICE_X24Y74         FDCE                                         r  benchmark_controller/benchmark_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y74         FDCE (Prop_fdce_C_Q)         0.141     2.777 r  benchmark_controller/benchmark_done_reg/Q
                         net (fo=19, routed)          0.824     3.600    led_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         1.195     4.795 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.795    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 benchmark_controller/benchmark_running_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.354ns (57.813%)  route 0.988ns (42.187%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.675     2.636    benchmark_controller/clk_50mhz
    SLICE_X25Y74         FDCE                                         r  benchmark_controller/benchmark_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y74         FDCE (Prop_fdce_C_Q)         0.141     2.777 r  benchmark_controller/benchmark_running_reg/Q
                         net (fo=3, routed)           0.988     3.764    led_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.213     4.977 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.977    led[1]
    T15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/register_file_debug/debug_reg_data_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.718ns  (logic 1.412ns (51.952%)  route 1.306ns (48.048%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.676     2.637    rv32i46f_5sp_debug/register_file_debug/clk_50mhz
    SLICE_X37Y81         FDRE                                         r  rv32i46f_5sp_debug/register_file_debug/debug_reg_data_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141     2.778 r  rv32i46f_5sp_debug/register_file_debug/debug_reg_data_q_reg[23]/Q
                         net (fo=6, routed)           0.240     3.017    rv32i46f_5sp_debug/register_file_debug/Q[7]
    SLICE_X34Y77         LUT4 (Prop_lut4_I2_O)        0.045     3.062 r  rv32i46f_5sp_debug/register_file_debug/led_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.091     3.153    rv32i46f_5sp_debug/register_file_debug/led_OBUF[3]_inst_i_4_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I4_O)        0.045     3.198 r  rv32i46f_5sp_debug/register_file_debug/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.975     4.174    led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.181     5.355 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.355    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[5]_rep__6/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.136ns  (logic 1.619ns (51.628%)  route 1.517ns (48.372%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.760     2.720    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X21Y37         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[5]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDCE (Prop_fdce_C_Q)         0.141     2.861 r  rv32i46f_5sp_debug/program_counter/pc_reg[5]_rep__6/Q
                         net (fo=114, routed)         0.179     3.040    rv32i46f_5sp_debug/instruction_memory/ID_instruction_reg[10]_i_31_0
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.045     3.085 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.153     3.238    rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_39_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I1_O)        0.045     3.283 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.000     3.283    rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_15_n_0
    SLICE_X19Y35         MUXF7 (Prop_muxf7_I1_O)      0.074     3.357 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.357    rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_5_n_0
    SLICE_X19Y35         MUXF8 (Prop_muxf8_I0_O)      0.023     3.380 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.179     3.559    rv32i46f_5sp_debug/instruction_memory_n_45
    SLICE_X17Y35         LUT6 (Prop_lut6_I0_O)        0.112     3.671 r  rv32i46f_5sp_debug/led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           1.007     4.677    led_OBUF[6]
    W15                  OBUF (Prop_obuf_I_O)         1.179     5.856 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.856    led[6]
    W15                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/trap_controller/debug_mode_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.071ns  (logic 1.455ns (35.743%)  route 2.616ns (64.257%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.640     2.601    rv32i46f_5sp_debug/trap_controller/clk_50mhz
    SLICE_X53Y73         FDCE                                         r  rv32i46f_5sp_debug/trap_controller/debug_mode_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDCE (Prop_fdce_C_Q)         0.141     2.742 f  rv32i46f_5sp_debug/trap_controller/debug_mode_reg_reg/Q
                         net (fo=33, routed)          0.681     3.423    rv32i46f_5sp_debug/debug_mode
    SLICE_X42Y43         LUT6 (Prop_lut6_I5_O)        0.045     3.468 r  rv32i46f_5sp_debug/ID_instruction[30]_i_2/O
                         net (fo=4, routed)           0.522     3.990    rv32i46f_5sp_debug/program_counter/send_buf_reg[75]_0
    SLICE_X46Y68         LUT2 (Prop_lut2_I1_O)        0.045     4.035 f  rv32i46f_5sp_debug/program_counter/led_OBUF[2]_inst_i_7/O
                         net (fo=3, routed)           0.288     4.323    rv32i46f_5sp_debug/program_counter/pc_reg[2]_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I5_O)        0.045     4.368 r  rv32i46f_5sp_debug/program_counter/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.124     5.493    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         1.179     6.672 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.672    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[5]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.288ns  (logic 1.754ns (40.898%)  route 2.534ns (59.102%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.753     2.713    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X33Y33         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[5]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.128     2.841 r  rv32i46f_5sp_debug/program_counter/pc_reg[5]_rep__5/Q
                         net (fo=114, routed)         0.217     3.058    rv32i46f_5sp_debug/instruction_memory/ID_instruction_reg[13]_i_40_1
    SLICE_X39Y32         LUT6 (Prop_lut6_I3_O)        0.099     3.157 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[5]_inst_i_70/O
                         net (fo=1, routed)           0.000     3.157    rv32i46f_5sp_debug/instruction_memory/led_OBUF[5]_inst_i_70_n_0
    SLICE_X39Y32         MUXF7 (Prop_muxf7_I0_O)      0.062     3.219 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[5]_inst_i_33/O
                         net (fo=1, routed)           0.187     3.406    rv32i46f_5sp_debug/instruction_memory/led_OBUF[5]_inst_i_33_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I3_O)        0.108     3.514 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.000     3.514    rv32i46f_5sp_debug/instruction_memory/led_OBUF[5]_inst_i_10_n_0
    SLICE_X40Y31         MUXF7 (Prop_muxf7_I1_O)      0.064     3.578 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.220     3.798    rv32i46f_5sp_debug/instruction_memory_n_5
    SLICE_X41Y31         LUT6 (Prop_lut6_I4_O)        0.108     3.906 r  rv32i46f_5sp_debug/led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           1.910     5.816    led_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         1.185     7.001 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.001    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[7]_rep__6/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[7]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.051ns  (logic 1.770ns (35.045%)  route 3.281ns (64.955%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.757     2.717    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X21Y32         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[7]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.141     2.858 r  rv32i46f_5sp_debug/program_counter/pc_reg[7]_rep__6/Q
                         net (fo=115, routed)         0.216     3.074    rv32i46f_5sp_debug/instruction_memory/ID_instruction_reg[0]_i_22_0
    SLICE_X17Y32         MUXF7 (Prop_muxf7_S_O)       0.093     3.167 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_46/O
                         net (fo=1, routed)           0.142     3.310    rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_46_n_0
    SLICE_X15Y31         LUT6 (Prop_lut6_I5_O)        0.108     3.418 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_14/O
                         net (fo=1, routed)           0.000     3.418    rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_14_n_0
    SLICE_X15Y31         MUXF7 (Prop_muxf7_I1_O)      0.065     3.483 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     3.483    rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_6_n_0
    SLICE_X15Y31         MUXF8 (Prop_muxf8_I1_O)      0.019     3.502 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.200     3.702    rv32i46f_5sp_debug/instruction_memory_n_16
    SLICE_X13Y30         LUT6 (Prop_lut6_I0_O)        0.112     3.814 r  rv32i46f_5sp_debug/led_OBUF[7]_inst_i_1/O
                         net (fo=7, routed)           2.722     6.536    led_OBUF[7]
    Y13                  OBUF (Prop_obuf_I_O)         1.232     7.768 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.768    led[7]
    Y13                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50mhz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_in
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.434ns  (logic 3.532ns (64.998%)  route 1.902ns (35.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        1.542     6.790    uart_tx/clk_50mhz
    SLICE_X1Y94          FDPE                                         r  uart_tx/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDPE (Prop_fdpe_C_Q)         0.341     7.131 r  uart_tx/tx_reg/Q
                         net (fo=1, routed)           1.902     9.033    uart_tx_in_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         3.191    12.224 r  uart_tx_in_OBUF_inst/O
                         net (fo=0)                   0.000    12.224    uart_tx_in
    AA19                                                              r  uart_tx_in (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_in
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.112ns  (logic 1.410ns (66.763%)  route 0.702ns (33.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6511, routed)        0.723     2.684    uart_tx/clk_50mhz
    SLICE_X1Y94          FDPE                                         r  uart_tx/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDPE (Prop_fdpe_C_Q)         0.141     2.825 r  uart_tx/tx_reg/Q
                         net (fo=1, routed)           0.702     3.527    uart_tx_in_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         1.269     4.795 r  uart_tx_in_OBUF_inst/O
                         net (fo=0)                   0.000     4.795    uart_tx_in
    AA19                                                              r  uart_tx_in (OUT)
  -------------------------------------------------------------------    -------------------





