Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Oct 10 23:38:39 2024
| Host         : EddieRydell running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file operating_system_timing_summary_routed.rpt -pb operating_system_timing_summary_routed.pb -rpx operating_system_timing_summary_routed.rpx -warn_on_violation
| Design       : operating_system
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                 3           
TIMING-18  Warning   Missing input or output delay   20          
TIMING-20  Warning   Non-clocked latch               32          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (256)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (256)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: CPU1/instruction_memory/instruction_memory_reg/DOBDO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU1/instruction_memory/instruction_memory_reg/DOBDO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU1/instruction_memory/instruction_memory_reg/DOBDO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU1/instruction_memory/instruction_memory_reg/DOBDO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU1/instruction_memory/instruction_memory_reg/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU1/instruction_memory/instruction_memory_reg/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU1/instruction_memory/instruction_memory_reg/DOBDO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU1/instruction_memory/instruction_memory_reg/DOBDO[9] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.600        0.000                      0                 1858        0.060        0.000                      0                 1858        4.500        0.000                       0                   906  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.600        0.000                      0                 1858        0.060        0.000                      0                 1858        4.500        0.000                       0                   906  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 CPU1/writeback_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/register_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 1.389ns (22.091%)  route 4.899ns (77.909%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.554     5.075    CPU1/clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  CPU1/writeback_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.478     5.553 r  CPU1/writeback_reg1_reg[0]/Q
                         net (fo=152, routed)         2.468     8.022    CPU1/writeback_reg1_reg_n_1_[0]
    SLICE_X56Y9          LUT6 (Prop_lut6_I4_O)        0.295     8.317 r  CPU1/register[1][27]_i_7/O
                         net (fo=1, routed)           0.000     8.317    CPU1/register[1][27]_i_7_n_1
    SLICE_X56Y9          MUXF7 (Prop_muxf7_I0_O)      0.209     8.526 r  CPU1/register_reg[1][27]_i_4/O
                         net (fo=1, routed)           0.000     8.526    CPU1/register_reg[1][27]_i_4_n_1
    SLICE_X56Y9          MUXF8 (Prop_muxf8_I1_O)      0.088     8.614 r  CPU1/register_reg[1][27]_i_2/O
                         net (fo=1, routed)           0.733     9.346    CPU1/register_reg[1][27]_i_2_n_1
    SLICE_X52Y12         LUT6 (Prop_lut6_I5_O)        0.319     9.665 r  CPU1/register[1][27]_i_1/O
                         net (fo=16, routed)          1.697    11.363    CPU1/register0_in[27]
    SLICE_X54Y7          FDRE                                         r  CPU1/register_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.451    14.792    CPU1/clk_IBUF_BUFG
    SLICE_X54Y7          FDRE                                         r  CPU1/register_reg[0][27]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X54Y7          FDRE (Setup_fdre_C_D)       -0.054    14.963    CPU1/register_reg[0][27]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 CPU1/writeback_function_code_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/register_reg[15][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.091ns  (logic 0.704ns (11.557%)  route 5.387ns (88.443%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.566     5.087    CPU1/clk_IBUF_BUFG
    SLICE_X37Y2          FDRE                                         r  CPU1/writeback_function_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  CPU1/writeback_function_code_reg[0]/Q
                         net (fo=50, routed)          2.923     8.467    CPU1/sel0[32]
    SLICE_X31Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.591 f  CPU1/register[15][31]_i_3/O
                         net (fo=1, routed)           0.432     9.022    CPU1/register[15][31]_i_3_n_1
    SLICE_X31Y15         LUT6 (Prop_lut6_I4_O)        0.124     9.146 r  CPU1/register[15][31]_i_1/O
                         net (fo=32, routed)          2.032    11.179    CPU1/register[15][31]_i_1_n_1
    SLICE_X55Y2          FDRE                                         r  CPU1/register_reg[15][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.453    14.794    CPU1/clk_IBUF_BUFG
    SLICE_X55Y2          FDRE                                         r  CPU1/register_reg[15][0]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X55Y2          FDRE (Setup_fdre_C_CE)      -0.205    14.814    CPU1/register_reg[15][0]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                         -11.179    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 CPU1/writeback_function_code_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/register_reg[15][16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.091ns  (logic 0.704ns (11.557%)  route 5.387ns (88.443%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.566     5.087    CPU1/clk_IBUF_BUFG
    SLICE_X37Y2          FDRE                                         r  CPU1/writeback_function_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  CPU1/writeback_function_code_reg[0]/Q
                         net (fo=50, routed)          2.923     8.467    CPU1/sel0[32]
    SLICE_X31Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.591 f  CPU1/register[15][31]_i_3/O
                         net (fo=1, routed)           0.432     9.022    CPU1/register[15][31]_i_3_n_1
    SLICE_X31Y15         LUT6 (Prop_lut6_I4_O)        0.124     9.146 r  CPU1/register[15][31]_i_1/O
                         net (fo=32, routed)          2.032    11.179    CPU1/register[15][31]_i_1_n_1
    SLICE_X55Y2          FDRE                                         r  CPU1/register_reg[15][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.453    14.794    CPU1/clk_IBUF_BUFG
    SLICE_X55Y2          FDRE                                         r  CPU1/register_reg[15][16]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X55Y2          FDRE (Setup_fdre_C_CE)      -0.205    14.814    CPU1/register_reg[15][16]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                         -11.179    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 CPU1/writeback_function_code_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/register_reg[15][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.091ns  (logic 0.704ns (11.557%)  route 5.387ns (88.443%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.566     5.087    CPU1/clk_IBUF_BUFG
    SLICE_X37Y2          FDRE                                         r  CPU1/writeback_function_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  CPU1/writeback_function_code_reg[0]/Q
                         net (fo=50, routed)          2.923     8.467    CPU1/sel0[32]
    SLICE_X31Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.591 f  CPU1/register[15][31]_i_3/O
                         net (fo=1, routed)           0.432     9.022    CPU1/register[15][31]_i_3_n_1
    SLICE_X31Y15         LUT6 (Prop_lut6_I4_O)        0.124     9.146 r  CPU1/register[15][31]_i_1/O
                         net (fo=32, routed)          2.032    11.179    CPU1/register[15][31]_i_1_n_1
    SLICE_X55Y2          FDRE                                         r  CPU1/register_reg[15][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.453    14.794    CPU1/clk_IBUF_BUFG
    SLICE_X55Y2          FDRE                                         r  CPU1/register_reg[15][8]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X55Y2          FDRE (Setup_fdre_C_CE)      -0.205    14.814    CPU1/register_reg[15][8]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                         -11.179    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 cpu_run_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/register_reg[2][16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.984ns  (logic 0.704ns (11.764%)  route 5.280ns (88.236%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X31Y2          FDRE                                         r  cpu_run_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  cpu_run_reg/Q
                         net (fo=10, routed)          0.834     6.377    CPU1/instruction_memory/instruction_memory_reg_66
    SLICE_X31Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.501 r  CPU1/instruction_memory/memory_function_code[3]_i_1/O
                         net (fo=180, routed)         2.115     8.617    CPU1/instruction_memory_n_49
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.741 r  CPU1/register[2][31]_i_1/O
                         net (fo=32, routed)          2.331    11.071    CPU1/register[2][31]_i_1_n_1
    SLICE_X56Y2          FDRE                                         r  CPU1/register_reg[2][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.454    14.795    CPU1/clk_IBUF_BUFG
    SLICE_X56Y2          FDRE                                         r  CPU1/register_reg[2][16]/C
                         clock pessimism              0.188    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X56Y2          FDRE (Setup_fdre_C_CE)      -0.169    14.779    CPU1/register_reg[2][16]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                  3.707    

Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 cpu_run_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/register_reg[2][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.984ns  (logic 0.704ns (11.764%)  route 5.280ns (88.236%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X31Y2          FDRE                                         r  cpu_run_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  cpu_run_reg/Q
                         net (fo=10, routed)          0.834     6.377    CPU1/instruction_memory/instruction_memory_reg_66
    SLICE_X31Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.501 r  CPU1/instruction_memory/memory_function_code[3]_i_1/O
                         net (fo=180, routed)         2.115     8.617    CPU1/instruction_memory_n_49
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.741 r  CPU1/register[2][31]_i_1/O
                         net (fo=32, routed)          2.331    11.071    CPU1/register[2][31]_i_1_n_1
    SLICE_X56Y2          FDRE                                         r  CPU1/register_reg[2][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.454    14.795    CPU1/clk_IBUF_BUFG
    SLICE_X56Y2          FDRE                                         r  CPU1/register_reg[2][8]/C
                         clock pessimism              0.188    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X56Y2          FDRE (Setup_fdre_C_CE)      -0.169    14.779    CPU1/register_reg[2][8]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                  3.707    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 cpu_run_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/register_reg[2][19]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.879ns  (logic 0.704ns (11.974%)  route 5.175ns (88.026%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X31Y2          FDRE                                         r  cpu_run_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  cpu_run_reg/Q
                         net (fo=10, routed)          0.834     6.377    CPU1/instruction_memory/instruction_memory_reg_66
    SLICE_X31Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.501 r  CPU1/instruction_memory/memory_function_code[3]_i_1/O
                         net (fo=180, routed)         2.115     8.617    CPU1/instruction_memory_n_49
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.741 r  CPU1/register[2][31]_i_1/O
                         net (fo=32, routed)          2.226    10.967    CPU1/register[2][31]_i_1_n_1
    SLICE_X55Y21         FDRE                                         r  CPU1/register_reg[2][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.440    14.781    CPU1/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  CPU1/register_reg[2][19]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X55Y21         FDRE (Setup_fdre_C_CE)      -0.205    14.729    CPU1/register_reg[2][19]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  3.762    

Slack (MET) :             3.769ns  (required time - arrival time)
  Source:                 CPU1/writeback_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/register_reg[5][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.007ns  (logic 1.251ns (20.827%)  route 4.756ns (79.173%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.554     5.075    CPU1/clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  CPU1/writeback_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.478     5.553 r  CPU1/writeback_reg1_reg[0]/Q
                         net (fo=152, routed)         1.639     7.192    CPU1/writeback_reg1_reg_n_1_[0]
    SLICE_X28Y15         LUT4 (Prop_lut4_I0_O)        0.323     7.515 f  CPU1/register[5][31]_i_5/O
                         net (fo=1, routed)           0.347     7.861    CPU1/register[5][31]_i_5_n_1
    SLICE_X29Y15         LUT6 (Prop_lut6_I3_O)        0.326     8.187 f  CPU1/register[5][31]_i_3/O
                         net (fo=1, routed)           0.555     8.742    CPU1/register[5][31]_i_3_n_1
    SLICE_X31Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.866 r  CPU1/register[5][31]_i_1/O
                         net (fo=32, routed)          2.216    11.082    CPU1/register[5][31]_i_1_n_1
    SLICE_X56Y0          FDRE                                         r  CPU1/register_reg[5][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.454    14.795    CPU1/clk_IBUF_BUFG
    SLICE_X56Y0          FDRE                                         r  CPU1/register_reg[5][8]/C
                         clock pessimism              0.260    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X56Y0          FDRE (Setup_fdre_C_CE)      -0.169    14.851    CPU1/register_reg[5][8]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  3.769    

Slack (MET) :             3.774ns  (required time - arrival time)
  Source:                 CPU1/writeback_function_code_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/register_reg[8][16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 0.704ns (11.828%)  route 5.248ns (88.172%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.566     5.087    CPU1/clk_IBUF_BUFG
    SLICE_X37Y2          FDRE                                         r  CPU1/writeback_function_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  CPU1/writeback_function_code_reg[0]/Q
                         net (fo=50, routed)          2.483     8.026    CPU1/sel0[32]
    SLICE_X30Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.150 f  CPU1/register[8][31]_i_3/O
                         net (fo=1, routed)           0.590     8.740    CPU1/register[8][31]_i_3_n_1
    SLICE_X30Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.864 r  CPU1/register[8][31]_i_1/O
                         net (fo=32, routed)          2.175    11.039    CPU1/register[8][31]_i_1_n_1
    SLICE_X55Y5          FDRE                                         r  CPU1/register_reg[8][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.452    14.793    CPU1/clk_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  CPU1/register_reg[8][16]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X55Y5          FDRE (Setup_fdre_C_CE)      -0.205    14.813    CPU1/register_reg[8][16]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -11.039    
  -------------------------------------------------------------------
                         slack                                  3.774    

Slack (MET) :             3.774ns  (required time - arrival time)
  Source:                 CPU1/writeback_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/register_reg[12][27]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 0.966ns (16.138%)  route 5.020ns (83.862%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.568     5.089    CPU1/clk_IBUF_BUFG
    SLICE_X45Y2          FDRE                                         r  CPU1/writeback_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDRE (Prop_fdre_C_Q)         0.419     5.508 r  CPU1/writeback_reg1_reg[3]/Q
                         net (fo=56, routed)          1.531     7.040    CPU1/writeback_reg1_reg_n_1_[3]
    SLICE_X28Y15         LUT2 (Prop_lut2_I1_O)        0.299     7.339 f  CPU1/register[8][31]_i_5/O
                         net (fo=6, routed)           0.839     8.178    CPU1/register[8][31]_i_5_n_1
    SLICE_X30Y14         LUT6 (Prop_lut6_I2_O)        0.124     8.302 f  CPU1/register[12][31]_i_3/O
                         net (fo=1, routed)           0.497     8.798    CPU1/register[12][31]_i_3_n_1
    SLICE_X30Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.922 r  CPU1/register[12][31]_i_1/O
                         net (fo=32, routed)          2.153    11.075    CPU1/register[12][31]_i_1_n_1
    SLICE_X56Y7          FDRE                                         r  CPU1/register_reg[12][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.452    14.793    CPU1/clk_IBUF_BUFG
    SLICE_X56Y7          FDRE                                         r  CPU1/register_reg[12][27]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X56Y7          FDRE (Setup_fdre_C_CE)      -0.169    14.849    CPU1/register_reg[12][27]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -11.075    
  -------------------------------------------------------------------
                         slack                                  3.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 CPU1/register_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/syscall_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.067%)  route 0.235ns (58.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.561     1.444    CPU1/clk_IBUF_BUFG
    SLICE_X34Y7          FDRE                                         r  CPU1/register_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.164     1.608 r  CPU1/register_reg[0][9]/Q
                         net (fo=4, routed)           0.235     1.843    CPU1/register_reg_n_1_[0][9]
    SLICE_X41Y5          FDRE                                         r  CPU1/syscall_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.833     1.960    CPU1/clk_IBUF_BUFG
    SLICE_X41Y5          FDRE                                         r  CPU1/syscall_data_reg[9]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X41Y5          FDRE (Hold_fdre_C_D)         0.072     1.783    CPU1/syscall_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 instruction_write_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/instruction_memory/instruction_memory_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.152%)  route 0.165ns (53.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.565     1.448    clk_IBUF_BUFG
    SLICE_X48Y7          FDRE                                         r  instruction_write_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  instruction_write_data_reg[26]/Q
                         net (fo=1, routed)           0.165     1.754    CPU1/instruction_memory/instruction_memory_reg_65[26]
    RAMB36_X1Y1          RAMB36E1                                     r  CPU1/instruction_memory/instruction_memory_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.878     2.006    CPU1/instruction_memory/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  CPU1/instruction_memory/instruction_memory_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[26])
                                                      0.155     1.663    CPU1/instruction_memory/instruction_memory_reg
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 instruction_write_data_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/instruction_memory/instruction_memory_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.152%)  route 0.165ns (53.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X48Y6          FDRE                                         r  instruction_write_data_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  instruction_write_data_reg[36]/Q
                         net (fo=1, routed)           0.165     1.755    CPU1/instruction_memory/instruction_memory_reg_65[36]
    RAMB36_X1Y1          RAMB36E1                                     r  CPU1/instruction_memory/instruction_memory_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.878     2.006    CPU1/instruction_memory/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  CPU1/instruction_memory/instruction_memory_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     1.663    CPU1/instruction_memory/instruction_memory_reg
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 instruction_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instruction_buffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.566%)  route 0.226ns (60.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X34Y3          FDRE                                         r  instruction_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.148     1.593 r  instruction_buffer_reg[6]/Q
                         net (fo=4, routed)           0.226     1.819    instruction_buffer__0[6]
    SLICE_X39Y4          FDRE                                         r  instruction_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X39Y4          FDRE                                         r  instruction_buffer_reg[14]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X39Y4          FDRE (Hold_fdre_C_D)         0.017     1.727    instruction_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 instruction_write_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/instruction_memory/instruction_memory_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.848%)  route 0.167ns (54.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.565     1.448    clk_IBUF_BUFG
    SLICE_X48Y7          FDRE                                         r  instruction_write_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  instruction_write_data_reg[28]/Q
                         net (fo=1, routed)           0.167     1.756    CPU1/instruction_memory/instruction_memory_reg_65[28]
    RAMB36_X1Y1          RAMB36E1                                     r  CPU1/instruction_memory/instruction_memory_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.878     2.006    CPU1/instruction_memory/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  CPU1/instruction_memory/instruction_memory_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[28])
                                                      0.155     1.663    CPU1/instruction_memory/instruction_memory_reg
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 instruction_write_data_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/instruction_memory/instruction_memory_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.346%)  route 0.170ns (54.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X48Y6          FDRE                                         r  instruction_write_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  instruction_write_data_reg[34]/Q
                         net (fo=1, routed)           0.170     1.760    CPU1/instruction_memory/instruction_memory_reg_65[34]
    RAMB36_X1Y1          RAMB36E1                                     r  CPU1/instruction_memory/instruction_memory_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.878     2.006    CPU1/instruction_memory/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  CPU1/instruction_memory/instruction_memory_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     1.663    CPU1/instruction_memory/instruction_memory_reg
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 instruction_write_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/instruction_memory/instruction_memory_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.840%)  route 0.204ns (59.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X47Y6          FDRE                                         r  instruction_write_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  instruction_write_data_reg[24]/Q
                         net (fo=1, routed)           0.204     1.792    CPU1/instruction_memory/instruction_memory_reg_65[24]
    RAMB36_X1Y1          RAMB36E1                                     r  CPU1/instruction_memory/instruction_memory_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.878     2.006    CPU1/instruction_memory/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  CPU1/instruction_memory/instruction_memory_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[24])
                                                      0.155     1.683    CPU1/instruction_memory/instruction_memory_reg
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 instruction_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instruction_write_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.757%)  route 0.282ns (63.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X34Y3          FDRE                                         r  instruction_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  instruction_buffer_reg[4]/Q
                         net (fo=4, routed)           0.282     1.891    instruction_buffer__0[4]
    SLICE_X45Y7          FDRE                                         r  instruction_write_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.833     1.960    clk_IBUF_BUFG
    SLICE_X45Y7          FDRE                                         r  instruction_write_data_reg[4]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X45Y7          FDRE (Hold_fdre_C_D)         0.070     1.781    instruction_write_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 instruction_write_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/instruction_memory/instruction_memory_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.509%)  route 0.207ns (59.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X44Y9          FDRE                                         r  instruction_write_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  instruction_write_data_reg[9]/Q
                         net (fo=1, routed)           0.207     1.794    CPU1/instruction_memory/instruction_memory_reg_65[9]
    RAMB36_X1Y1          RAMB36E1                                     r  CPU1/instruction_memory/instruction_memory_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.878     2.006    CPU1/instruction_memory/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  CPU1/instruction_memory/instruction_memory_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[9])
                                                      0.155     1.683    CPU1/instruction_memory/instruction_memory_reg
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 CPU1/writeback_immediate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/register_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.959%)  route 0.268ns (59.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.562     1.445    CPU1/clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  CPU1/writeback_immediate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CPU1/writeback_immediate_reg[9]/Q
                         net (fo=1, routed)           0.117     1.703    CPU1/writeback_immediate[9]
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.748 r  CPU1/register[1][9]_i_1/O
                         net (fo=16, routed)          0.151     1.899    CPU1/register0_in[9]
    SLICE_X35Y9          FDRE                                         r  CPU1/register_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.830     1.957    CPU1/clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  CPU1/register_reg[2][9]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X35Y9          FDRE (Hold_fdre_C_D)         0.070     1.778    CPU1/register_reg[2][9]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1    CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1    CPU1/instruction_memory/instruction_memory_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y3    FSM_sequential_system_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y3    FSM_sequential_system_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y4    FSM_sequential_system_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y4    FSM_sequential_system_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y2    cpu_run_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y3    instruction_buffer_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y7    instruction_buffer_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3    FSM_sequential_system_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3    FSM_sequential_system_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3    FSM_sequential_system_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3    FSM_sequential_system_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y4    FSM_sequential_system_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y4    FSM_sequential_system_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y4    FSM_sequential_system_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y4    FSM_sequential_system_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y2    cpu_run_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y2    cpu_run_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3    FSM_sequential_system_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3    FSM_sequential_system_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3    FSM_sequential_system_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3    FSM_sequential_system_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y4    FSM_sequential_system_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y4    FSM_sequential_system_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y4    FSM_sequential_system_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y4    FSM_sequential_system_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y2    cpu_run_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y2    cpu_run_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/ALU/result_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        136.158ns  (logic 58.621ns (43.053%)  route 77.538ns (56.947%))
  Logic Levels:           320  (CARRY4=284 LUT1=1 LUT3=31 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.612     5.133    CPU1/instruction_memory/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[2])
                                                      0.882     6.015 r  CPU1/instruction_memory/instruction_memory_reg/DOBDO[2]
                         net (fo=65, routed)          3.764     9.778    CPU1/instruction_memory/DOBDO[2]
    SLICE_X31Y10         MUXF7 (Prop_muxf7_S_O)       0.276    10.054 f  CPU1/instruction_memory/result0_i_108/O
                         net (fo=1, routed)           0.000    10.054    CPU1/instruction_memory/result0_i_108_n_1
    SLICE_X31Y10         MUXF8 (Prop_muxf8_I1_O)      0.094    10.148 f  CPU1/instruction_memory/result0_i_23/O
                         net (fo=38, routed)          5.471    15.620    CPU1/ALU/result0__0_7
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.316    15.936 r  CPU1/ALU/result_reg[31]_i_77/O
                         net (fo=1, routed)           0.000    15.936    CPU1/ALU/result_reg[31]_i_77_n_1
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.469 r  CPU1/ALU/result_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    16.469    CPU1/ALU/result_reg[31]_i_61_n_1
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.586 r  CPU1/ALU/result_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.586    CPU1/ALU/result_reg[31]_i_52_n_1
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.703 r  CPU1/ALU/result_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.703    CPU1/ALU/result_reg[31]_i_43_n_1
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.820 r  CPU1/ALU/result_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.820    CPU1/ALU/result_reg[31]_i_34_n_1
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.937 r  CPU1/ALU/result_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.937    CPU1/ALU/result_reg[31]_i_25_n_1
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.054 r  CPU1/ALU/result_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.054    CPU1/ALU/result_reg[31]_i_12_n_1
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.308 r  CPU1/ALU/result_reg[31]_i_8/CO[0]
                         net (fo=36, routed)          1.762    19.070    CPU1/ALU/data3[31]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.367    19.437 r  CPU1/ALU/result_reg[30]_i_43/O
                         net (fo=1, routed)           0.000    19.437    CPU1/ALU/result_reg[30]_i_43_n_1
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.838 r  CPU1/ALU/result_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    19.838    CPU1/ALU/result_reg[30]_i_38_n_1
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.952 r  CPU1/ALU/result_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.952    CPU1/ALU/result_reg[30]_i_33_n_1
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.066 r  CPU1/ALU/result_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.066    CPU1/ALU/result_reg[30]_i_28_n_1
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.180 r  CPU1/ALU/result_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.180    CPU1/ALU/result_reg[30]_i_23_n_1
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.294 r  CPU1/ALU/result_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.294    CPU1/ALU/result_reg[30]_i_18_n_1
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.408 r  CPU1/ALU/result_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.408    CPU1/ALU/result_reg[30]_i_13_n_1
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.522 r  CPU1/ALU/result_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.522    CPU1/ALU/result_reg[30]_i_8_n_1
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.636 r  CPU1/ALU/result_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.636    CPU1/ALU/result_reg[30]_i_5_n_1
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.793 r  CPU1/ALU/result_reg[30]_i_4/CO[1]
                         net (fo=36, routed)          2.260    23.053    CPU1/ALU/data3[30]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    23.382 r  CPU1/ALU/result_reg[29]_i_44/O
                         net (fo=1, routed)           0.000    23.382    CPU1/ALU/result_reg[29]_i_44_n_1
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.780 r  CPU1/ALU/result_reg[29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.780    CPU1/ALU/result_reg[29]_i_38_n_1
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.894 r  CPU1/ALU/result_reg[29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.894    CPU1/ALU/result_reg[29]_i_33_n_1
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.008 r  CPU1/ALU/result_reg[29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.008    CPU1/ALU/result_reg[29]_i_28_n_1
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.122 r  CPU1/ALU/result_reg[29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.122    CPU1/ALU/result_reg[29]_i_23_n_1
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.236 r  CPU1/ALU/result_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.236    CPU1/ALU/result_reg[29]_i_18_n_1
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.350 r  CPU1/ALU/result_reg[29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.350    CPU1/ALU/result_reg[29]_i_13_n_1
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.464 r  CPU1/ALU/result_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.464    CPU1/ALU/result_reg[29]_i_8_n_1
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.578 r  CPU1/ALU/result_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.578    CPU1/ALU/result_reg[29]_i_5_n_1
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.735 r  CPU1/ALU/result_reg[29]_i_4/CO[1]
                         net (fo=36, routed)          2.164    26.899    CPU1/ALU/data3[29]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.228 r  CPU1/ALU/result_reg[28]_i_50/O
                         net (fo=1, routed)           0.000    27.228    CPU1/ALU/result_reg[28]_i_50_n_1
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.778 r  CPU1/ALU/result_reg[28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.778    CPU1/ALU/result_reg[28]_i_43_n_1
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.892 r  CPU1/ALU/result_reg[28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.892    CPU1/ALU/result_reg[28]_i_38_n_1
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.006 r  CPU1/ALU/result_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.006    CPU1/ALU/result_reg[28]_i_33_n_1
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.120 r  CPU1/ALU/result_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.120    CPU1/ALU/result_reg[28]_i_28_n_1
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.234 r  CPU1/ALU/result_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.234    CPU1/ALU/result_reg[28]_i_23_n_1
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.348 r  CPU1/ALU/result_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.348    CPU1/ALU/result_reg[28]_i_18_n_1
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.462 r  CPU1/ALU/result_reg[28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.462    CPU1/ALU/result_reg[28]_i_13_n_1
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.576 r  CPU1/ALU/result_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.576    CPU1/ALU/result_reg[28]_i_10_n_1
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.733 r  CPU1/ALU/result_reg[28]_i_9/CO[1]
                         net (fo=36, routed)          2.219    30.952    CPU1/ALU/data3[28]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    31.281 r  CPU1/ALU/result_reg[27]_i_60/O
                         net (fo=1, routed)           0.000    31.281    CPU1/ALU/result_reg[27]_i_60_n_1
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.814 r  CPU1/ALU/result_reg[27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.814    CPU1/ALU/result_reg[27]_i_53_n_1
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.931 r  CPU1/ALU/result_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.931    CPU1/ALU/result_reg[27]_i_48_n_1
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.048 r  CPU1/ALU/result_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.048    CPU1/ALU/result_reg[27]_i_43_n_1
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.165 r  CPU1/ALU/result_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.165    CPU1/ALU/result_reg[27]_i_38_n_1
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.282 r  CPU1/ALU/result_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.282    CPU1/ALU/result_reg[27]_i_33_n_1
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.399 r  CPU1/ALU/result_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.399    CPU1/ALU/result_reg[27]_i_28_n_1
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.516 r  CPU1/ALU/result_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.516    CPU1/ALU/result_reg[27]_i_23_n_1
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.633 r  CPU1/ALU/result_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.633    CPU1/ALU/result_reg[27]_i_8_n_1
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.790 r  CPU1/ALU/result_reg[27]_i_4/CO[1]
                         net (fo=36, routed)          1.797    34.587    CPU1/ALU/data3[27]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    34.919 r  CPU1/ALU/result_reg[26]_i_45/O
                         net (fo=1, routed)           0.000    34.919    CPU1/ALU/result_reg[26]_i_45_n_1
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.469 r  CPU1/ALU/result_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.469    CPU1/ALU/result_reg[26]_i_38_n_1
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.583 r  CPU1/ALU/result_reg[26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.583    CPU1/ALU/result_reg[26]_i_33_n_1
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.697 r  CPU1/ALU/result_reg[26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.697    CPU1/ALU/result_reg[26]_i_28_n_1
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.811 r  CPU1/ALU/result_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.811    CPU1/ALU/result_reg[26]_i_23_n_1
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.925 r  CPU1/ALU/result_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.925    CPU1/ALU/result_reg[26]_i_18_n_1
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.039 r  CPU1/ALU/result_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.039    CPU1/ALU/result_reg[26]_i_13_n_1
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.153 r  CPU1/ALU/result_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.153    CPU1/ALU/result_reg[26]_i_8_n_1
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.267 r  CPU1/ALU/result_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.267    CPU1/ALU/result_reg[26]_i_5_n_1
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.424 r  CPU1/ALU/result_reg[26]_i_4/CO[1]
                         net (fo=36, routed)          2.295    38.719    CPU1/ALU/data3[26]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.329    39.048 r  CPU1/ALU/result_reg[25]_i_43/O
                         net (fo=1, routed)           0.000    39.048    CPU1/ALU/result_reg[25]_i_43_n_1
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.449 r  CPU1/ALU/result_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.449    CPU1/ALU/result_reg[25]_i_38_n_1
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.563 r  CPU1/ALU/result_reg[25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.563    CPU1/ALU/result_reg[25]_i_33_n_1
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.677 r  CPU1/ALU/result_reg[25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.677    CPU1/ALU/result_reg[25]_i_28_n_1
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.791 r  CPU1/ALU/result_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.791    CPU1/ALU/result_reg[25]_i_23_n_1
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.905 r  CPU1/ALU/result_reg[25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.905    CPU1/ALU/result_reg[25]_i_18_n_1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.019 r  CPU1/ALU/result_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.019    CPU1/ALU/result_reg[25]_i_13_n_1
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.133 r  CPU1/ALU/result_reg[25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.133    CPU1/ALU/result_reg[25]_i_8_n_1
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.247 r  CPU1/ALU/result_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.247    CPU1/ALU/result_reg[25]_i_5_n_1
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.404 r  CPU1/ALU/result_reg[25]_i_4/CO[1]
                         net (fo=36, routed)          2.090    42.494    CPU1/ALU/data3[25]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    42.823 r  CPU1/ALU/result_reg[24]_i_48/O
                         net (fo=1, routed)           0.000    42.823    CPU1/ALU/result_reg[24]_i_48_n_1
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    43.199 r  CPU1/ALU/result_reg[24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.199    CPU1/ALU/result_reg[24]_i_43_n_1
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.316 r  CPU1/ALU/result_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.316    CPU1/ALU/result_reg[24]_i_38_n_1
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.433 r  CPU1/ALU/result_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    43.433    CPU1/ALU/result_reg[24]_i_33_n_1
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.550 r  CPU1/ALU/result_reg[24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.550    CPU1/ALU/result_reg[24]_i_28_n_1
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.667 r  CPU1/ALU/result_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.667    CPU1/ALU/result_reg[24]_i_23_n_1
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.784 r  CPU1/ALU/result_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    43.784    CPU1/ALU/result_reg[24]_i_18_n_1
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.901 r  CPU1/ALU/result_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    43.901    CPU1/ALU/result_reg[24]_i_13_n_1
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.018 r  CPU1/ALU/result_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.018    CPU1/ALU/result_reg[24]_i_10_n_1
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.175 r  CPU1/ALU/result_reg[24]_i_9/CO[1]
                         net (fo=36, routed)          2.322    46.496    CPU1/ALU/data3[24]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    46.828 r  CPU1/ALU/result_reg[23]_i_60/O
                         net (fo=1, routed)           0.000    46.828    CPU1/ALU/result_reg[23]_i_60_n_1
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.378 r  CPU1/ALU/result_reg[23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.378    CPU1/ALU/result_reg[23]_i_53_n_1
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.492 r  CPU1/ALU/result_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.492    CPU1/ALU/result_reg[23]_i_48_n_1
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.606 r  CPU1/ALU/result_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.606    CPU1/ALU/result_reg[23]_i_43_n_1
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.720 r  CPU1/ALU/result_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.720    CPU1/ALU/result_reg[23]_i_38_n_1
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.834 r  CPU1/ALU/result_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.834    CPU1/ALU/result_reg[23]_i_33_n_1
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.948 r  CPU1/ALU/result_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.948    CPU1/ALU/result_reg[23]_i_28_n_1
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.062 r  CPU1/ALU/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.062    CPU1/ALU/result_reg[23]_i_23_n_1
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.176 r  CPU1/ALU/result_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    48.176    CPU1/ALU/result_reg[23]_i_8_n_1
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.333 r  CPU1/ALU/result_reg[23]_i_4/CO[1]
                         net (fo=36, routed)          2.435    50.769    CPU1/ALU/data3[23]
    SLICE_X55Y13         LUT3 (Prop_lut3_I0_O)        0.329    51.098 r  CPU1/ALU/result_reg[22]_i_45/O
                         net (fo=1, routed)           0.000    51.098    CPU1/ALU/result_reg[22]_i_45_n_1
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.648 r  CPU1/ALU/result_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.648    CPU1/ALU/result_reg[22]_i_38_n_1
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.762 r  CPU1/ALU/result_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.762    CPU1/ALU/result_reg[22]_i_33_n_1
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.876 r  CPU1/ALU/result_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.876    CPU1/ALU/result_reg[22]_i_28_n_1
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.990 r  CPU1/ALU/result_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.990    CPU1/ALU/result_reg[22]_i_23_n_1
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.104 r  CPU1/ALU/result_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.104    CPU1/ALU/result_reg[22]_i_18_n_1
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.218 r  CPU1/ALU/result_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.218    CPU1/ALU/result_reg[22]_i_13_n_1
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.332 r  CPU1/ALU/result_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.332    CPU1/ALU/result_reg[22]_i_8_n_1
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.446 r  CPU1/ALU/result_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.446    CPU1/ALU/result_reg[22]_i_5_n_1
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.603 r  CPU1/ALU/result_reg[22]_i_4/CO[1]
                         net (fo=36, routed)          2.238    54.841    CPU1/ALU/data3[22]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.329    55.170 r  CPU1/ALU/result_reg[21]_i_45/O
                         net (fo=1, routed)           0.000    55.170    CPU1/ALU/result_reg[21]_i_45_n_1
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.703 r  CPU1/ALU/result_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.703    CPU1/ALU/result_reg[21]_i_38_n_1
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.820 r  CPU1/ALU/result_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.820    CPU1/ALU/result_reg[21]_i_33_n_1
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.937 r  CPU1/ALU/result_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.937    CPU1/ALU/result_reg[21]_i_28_n_1
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.054 r  CPU1/ALU/result_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.054    CPU1/ALU/result_reg[21]_i_23_n_1
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.171 r  CPU1/ALU/result_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.171    CPU1/ALU/result_reg[21]_i_18_n_1
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.288 r  CPU1/ALU/result_reg[21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.288    CPU1/ALU/result_reg[21]_i_13_n_1
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.405 r  CPU1/ALU/result_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.405    CPU1/ALU/result_reg[21]_i_8_n_1
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.522 r  CPU1/ALU/result_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.522    CPU1/ALU/result_reg[21]_i_5_n_1
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.679 r  CPU1/ALU/result_reg[21]_i_4/CO[1]
                         net (fo=36, routed)          2.862    59.541    CPU1/ALU/data3[21]
    SLICE_X57Y11         LUT3 (Prop_lut3_I0_O)        0.332    59.873 r  CPU1/ALU/result_reg[20]_i_48/O
                         net (fo=1, routed)           0.000    59.873    CPU1/ALU/result_reg[20]_i_48_n_1
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.274 r  CPU1/ALU/result_reg[20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    60.274    CPU1/ALU/result_reg[20]_i_43_n_1
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.388 r  CPU1/ALU/result_reg[20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    60.388    CPU1/ALU/result_reg[20]_i_38_n_1
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.502 r  CPU1/ALU/result_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    60.502    CPU1/ALU/result_reg[20]_i_33_n_1
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.616 r  CPU1/ALU/result_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    60.616    CPU1/ALU/result_reg[20]_i_28_n_1
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.730 r  CPU1/ALU/result_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    60.730    CPU1/ALU/result_reg[20]_i_23_n_1
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.844 r  CPU1/ALU/result_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    60.844    CPU1/ALU/result_reg[20]_i_18_n_1
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.958 r  CPU1/ALU/result_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.958    CPU1/ALU/result_reg[20]_i_13_n_1
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.072 r  CPU1/ALU/result_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.072    CPU1/ALU/result_reg[20]_i_10_n_1
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.229 r  CPU1/ALU/result_reg[20]_i_9/CO[1]
                         net (fo=36, routed)          1.885    63.114    CPU1/ALU/data3[20]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    63.443 r  CPU1/ALU/result_reg[19]_i_59/O
                         net (fo=1, routed)           0.000    63.443    CPU1/ALU/result_reg[19]_i_59_n_1
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.976 r  CPU1/ALU/result_reg[19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.976    CPU1/ALU/result_reg[19]_i_52_n_1
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.093 r  CPU1/ALU/result_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.093    CPU1/ALU/result_reg[19]_i_47_n_1
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.210 r  CPU1/ALU/result_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.210    CPU1/ALU/result_reg[19]_i_42_n_1
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.327 r  CPU1/ALU/result_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.327    CPU1/ALU/result_reg[19]_i_37_n_1
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.444 r  CPU1/ALU/result_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.444    CPU1/ALU/result_reg[19]_i_32_n_1
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.561 r  CPU1/ALU/result_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.561    CPU1/ALU/result_reg[19]_i_27_n_1
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.678 r  CPU1/ALU/result_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.678    CPU1/ALU/result_reg[19]_i_22_n_1
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.795 r  CPU1/ALU/result_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.795    CPU1/ALU/result_reg[19]_i_8_n_1
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.952 r  CPU1/ALU/result_reg[19]_i_4/CO[1]
                         net (fo=36, routed)          2.382    67.334    CPU1/ALU/data3[19]
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.332    67.666 r  CPU1/ALU/result_reg[18]_i_45/O
                         net (fo=1, routed)           0.000    67.666    CPU1/ALU/result_reg[18]_i_45_n_1
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.199 r  CPU1/ALU/result_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.199    CPU1/ALU/result_reg[18]_i_38_n_1
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.316 r  CPU1/ALU/result_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.316    CPU1/ALU/result_reg[18]_i_33_n_1
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.433 r  CPU1/ALU/result_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.433    CPU1/ALU/result_reg[18]_i_28_n_1
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.550 r  CPU1/ALU/result_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.550    CPU1/ALU/result_reg[18]_i_23_n_1
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.667 r  CPU1/ALU/result_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    68.667    CPU1/ALU/result_reg[18]_i_18_n_1
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.784 r  CPU1/ALU/result_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.784    CPU1/ALU/result_reg[18]_i_13_n_1
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.901 r  CPU1/ALU/result_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.901    CPU1/ALU/result_reg[18]_i_8_n_1
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.018 r  CPU1/ALU/result_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.018    CPU1/ALU/result_reg[18]_i_5_n_1
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.175 r  CPU1/ALU/result_reg[18]_i_4/CO[1]
                         net (fo=36, routed)          2.371    71.546    CPU1/ALU/data3[18]
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.332    71.878 r  CPU1/ALU/result_reg[17]_i_45/O
                         net (fo=1, routed)           0.000    71.878    CPU1/ALU/result_reg[17]_i_45_n_1
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.428 r  CPU1/ALU/result_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.428    CPU1/ALU/result_reg[17]_i_38_n_1
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.542 r  CPU1/ALU/result_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.542    CPU1/ALU/result_reg[17]_i_33_n_1
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.656 r  CPU1/ALU/result_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.656    CPU1/ALU/result_reg[17]_i_28_n_1
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.770 r  CPU1/ALU/result_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.770    CPU1/ALU/result_reg[17]_i_23_n_1
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.884 r  CPU1/ALU/result_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.884    CPU1/ALU/result_reg[17]_i_18_n_1
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.998 r  CPU1/ALU/result_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    72.998    CPU1/ALU/result_reg[17]_i_13_n_1
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.112 r  CPU1/ALU/result_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.112    CPU1/ALU/result_reg[17]_i_8_n_1
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.226 r  CPU1/ALU/result_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.226    CPU1/ALU/result_reg[17]_i_5_n_1
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.383 r  CPU1/ALU/result_reg[17]_i_4/CO[1]
                         net (fo=36, routed)          2.341    75.724    CPU1/ALU/data3[17]
    SLICE_X52Y2          LUT3 (Prop_lut3_I0_O)        0.329    76.053 r  CPU1/ALU/result_reg[16]_i_48/O
                         net (fo=1, routed)           0.000    76.053    CPU1/ALU/result_reg[16]_i_48_n_1
    SLICE_X52Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    76.429 r  CPU1/ALU/result_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.429    CPU1/ALU/result_reg[16]_i_43_n_1
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.546 r  CPU1/ALU/result_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.546    CPU1/ALU/result_reg[16]_i_38_n_1
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.663 r  CPU1/ALU/result_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.663    CPU1/ALU/result_reg[16]_i_33_n_1
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.780 r  CPU1/ALU/result_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.780    CPU1/ALU/result_reg[16]_i_28_n_1
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.897 r  CPU1/ALU/result_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.897    CPU1/ALU/result_reg[16]_i_23_n_1
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.014 r  CPU1/ALU/result_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    77.014    CPU1/ALU/result_reg[16]_i_18_n_1
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.131 r  CPU1/ALU/result_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.131    CPU1/ALU/result_reg[16]_i_13_n_1
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.248 r  CPU1/ALU/result_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.248    CPU1/ALU/result_reg[16]_i_10_n_1
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.405 r  CPU1/ALU/result_reg[16]_i_9/CO[1]
                         net (fo=36, routed)          2.226    79.631    CPU1/ALU/data3[16]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.332    79.963 r  CPU1/ALU/result_reg[15]_i_50/O
                         net (fo=1, routed)           0.000    79.963    CPU1/ALU/result_reg[15]_i_50_n_1
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    80.361 r  CPU1/ALU/result_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    80.361    CPU1/ALU/result_reg[15]_i_43_n_1
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.475 r  CPU1/ALU/result_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    80.475    CPU1/ALU/result_reg[15]_i_38_n_1
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.589 r  CPU1/ALU/result_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.589    CPU1/ALU/result_reg[15]_i_33_n_1
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.703 r  CPU1/ALU/result_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    80.703    CPU1/ALU/result_reg[15]_i_28_n_1
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.817 r  CPU1/ALU/result_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.817    CPU1/ALU/result_reg[15]_i_23_n_1
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.931 r  CPU1/ALU/result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.931    CPU1/ALU/result_reg[15]_i_18_n_1
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.045 r  CPU1/ALU/result_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    81.045    CPU1/ALU/result_reg[15]_i_7_n_1
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.202 r  CPU1/ALU/result_reg[15]_i_4/CO[1]
                         net (fo=36, routed)          1.968    83.170    CPU1/ALU/data3[15]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.329    83.499 r  CPU1/ALU/result_reg[14]_i_45/O
                         net (fo=1, routed)           0.000    83.499    CPU1/ALU/result_reg[14]_i_45_n_1
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.032 r  CPU1/ALU/result_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    84.032    CPU1/ALU/result_reg[14]_i_38_n_1
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.149 r  CPU1/ALU/result_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    84.149    CPU1/ALU/result_reg[14]_i_33_n_1
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.266 r  CPU1/ALU/result_reg[14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    84.266    CPU1/ALU/result_reg[14]_i_28_n_1
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.383 r  CPU1/ALU/result_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    84.383    CPU1/ALU/result_reg[14]_i_23_n_1
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.500 r  CPU1/ALU/result_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.500    CPU1/ALU/result_reg[14]_i_18_n_1
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.617 r  CPU1/ALU/result_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    84.617    CPU1/ALU/result_reg[14]_i_13_n_1
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.734 r  CPU1/ALU/result_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    84.734    CPU1/ALU/result_reg[14]_i_8_n_1
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.851 r  CPU1/ALU/result_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.851    CPU1/ALU/result_reg[14]_i_5_n_1
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.008 r  CPU1/ALU/result_reg[14]_i_4/CO[1]
                         net (fo=36, routed)          2.203    87.210    CPU1/ALU/data3[14]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.332    87.542 r  CPU1/ALU/result_reg[13]_i_45/O
                         net (fo=1, routed)           0.000    87.542    CPU1/ALU/result_reg[13]_i_45_n_1
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.092 r  CPU1/ALU/result_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.092    CPU1/ALU/result_reg[13]_i_38_n_1
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.206 r  CPU1/ALU/result_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    88.206    CPU1/ALU/result_reg[13]_i_33_n_1
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.320 r  CPU1/ALU/result_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    88.320    CPU1/ALU/result_reg[13]_i_28_n_1
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.434 r  CPU1/ALU/result_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.434    CPU1/ALU/result_reg[13]_i_23_n_1
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.548 r  CPU1/ALU/result_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.548    CPU1/ALU/result_reg[13]_i_18_n_1
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.662 r  CPU1/ALU/result_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    88.662    CPU1/ALU/result_reg[13]_i_13_n_1
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.776 r  CPU1/ALU/result_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    88.776    CPU1/ALU/result_reg[13]_i_8_n_1
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.890 r  CPU1/ALU/result_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.890    CPU1/ALU/result_reg[13]_i_5_n_1
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.047 r  CPU1/ALU/result_reg[13]_i_4/CO[1]
                         net (fo=36, routed)          2.099    91.146    CPU1/ALU/data3[13]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    91.475 r  CPU1/ALU/result_reg[12]_i_48/O
                         net (fo=1, routed)           0.000    91.475    CPU1/ALU/result_reg[12]_i_48_n_1
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    91.876 r  CPU1/ALU/result_reg[12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    91.876    CPU1/ALU/result_reg[12]_i_43_n_1
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.990 r  CPU1/ALU/result_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.990    CPU1/ALU/result_reg[12]_i_38_n_1
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.104 r  CPU1/ALU/result_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    92.104    CPU1/ALU/result_reg[12]_i_33_n_1
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.218 r  CPU1/ALU/result_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    92.218    CPU1/ALU/result_reg[12]_i_28_n_1
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.332 r  CPU1/ALU/result_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.332    CPU1/ALU/result_reg[12]_i_23_n_1
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.446 r  CPU1/ALU/result_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.446    CPU1/ALU/result_reg[12]_i_18_n_1
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.560 r  CPU1/ALU/result_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.560    CPU1/ALU/result_reg[12]_i_13_n_1
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.674 r  CPU1/ALU/result_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.674    CPU1/ALU/result_reg[12]_i_10_n_1
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.831 r  CPU1/ALU/result_reg[12]_i_9/CO[1]
                         net (fo=36, routed)          2.230    95.061    CPU1/ALU/data3[12]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.329    95.390 r  CPU1/ALU/result_reg[11]_i_55/O
                         net (fo=1, routed)           0.000    95.390    CPU1/ALU/result_reg[11]_i_55_n_1
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.923 r  CPU1/ALU/result_reg[11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    95.923    CPU1/ALU/result_reg[11]_i_48_n_1
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.040 r  CPU1/ALU/result_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.040    CPU1/ALU/result_reg[11]_i_43_n_1
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.157 r  CPU1/ALU/result_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    96.157    CPU1/ALU/result_reg[11]_i_38_n_1
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.274 r  CPU1/ALU/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.274    CPU1/ALU/result_reg[11]_i_33_n_1
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.391 r  CPU1/ALU/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.391    CPU1/ALU/result_reg[11]_i_28_n_1
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.508 r  CPU1/ALU/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    96.508    CPU1/ALU/result_reg[11]_i_23_n_1
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.625 r  CPU1/ALU/result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    96.625    CPU1/ALU/result_reg[11]_i_18_n_1
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.742 r  CPU1/ALU/result_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    96.742    CPU1/ALU/result_reg[11]_i_7_n_1
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.899 r  CPU1/ALU/result_reg[11]_i_4/CO[1]
                         net (fo=36, routed)          2.085    98.984    CPU1/ALU/data3[11]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.332    99.316 r  CPU1/ALU/result_reg[10]_i_45/O
                         net (fo=1, routed)           0.000    99.316    CPU1/ALU/result_reg[10]_i_45_n_1
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.866 r  CPU1/ALU/result_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.866    CPU1/ALU/result_reg[10]_i_38_n_1
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.980 r  CPU1/ALU/result_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.980    CPU1/ALU/result_reg[10]_i_33_n_1
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.094 r  CPU1/ALU/result_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000   100.094    CPU1/ALU/result_reg[10]_i_28_n_1
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.208 r  CPU1/ALU/result_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000   100.208    CPU1/ALU/result_reg[10]_i_23_n_1
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.322 r  CPU1/ALU/result_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.322    CPU1/ALU/result_reg[10]_i_18_n_1
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.436 r  CPU1/ALU/result_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000   100.436    CPU1/ALU/result_reg[10]_i_13_n_1
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.550 r  CPU1/ALU/result_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000   100.550    CPU1/ALU/result_reg[10]_i_8_n_1
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.664 r  CPU1/ALU/result_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000   100.664    CPU1/ALU/result_reg[10]_i_5_n_1
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.821 r  CPU1/ALU/result_reg[10]_i_4/CO[1]
                         net (fo=36, routed)          1.597   102.418    CPU1/ALU/data3[10]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329   102.747 r  CPU1/ALU/result_reg[9]_i_45/O
                         net (fo=1, routed)           0.000   102.747    CPU1/ALU/result_reg[9]_i_45_n_1
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.297 r  CPU1/ALU/result_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000   103.297    CPU1/ALU/result_reg[9]_i_38_n_1
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.411 r  CPU1/ALU/result_reg[9]_i_33/CO[3]
                         net (fo=1, routed)           0.000   103.411    CPU1/ALU/result_reg[9]_i_33_n_1
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.525 r  CPU1/ALU/result_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.525    CPU1/ALU/result_reg[9]_i_28_n_1
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.639 r  CPU1/ALU/result_reg[9]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.639    CPU1/ALU/result_reg[9]_i_23_n_1
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.753 r  CPU1/ALU/result_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000   103.753    CPU1/ALU/result_reg[9]_i_18_n_1
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.867 r  CPU1/ALU/result_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000   103.867    CPU1/ALU/result_reg[9]_i_13_n_1
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.981 r  CPU1/ALU/result_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000   103.981    CPU1/ALU/result_reg[9]_i_8_n_1
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.095 r  CPU1/ALU/result_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000   104.095    CPU1/ALU/result_reg[9]_i_5_n_1
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.252 r  CPU1/ALU/result_reg[9]_i_4/CO[1]
                         net (fo=36, routed)          2.203   106.455    CPU1/ALU/data3[9]
    SLICE_X39Y5          LUT3 (Prop_lut3_I0_O)        0.329   106.784 r  CPU1/ALU/result_reg[8]_i_50/O
                         net (fo=1, routed)           0.000   106.784    CPU1/ALU/result_reg[8]_i_50_n_1
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.334 r  CPU1/ALU/result_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000   107.334    CPU1/ALU/result_reg[8]_i_43_n_1
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.448 r  CPU1/ALU/result_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000   107.448    CPU1/ALU/result_reg[8]_i_38_n_1
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.562 r  CPU1/ALU/result_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000   107.562    CPU1/ALU/result_reg[8]_i_33_n_1
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.676 r  CPU1/ALU/result_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000   107.676    CPU1/ALU/result_reg[8]_i_28_n_1
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.790 r  CPU1/ALU/result_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000   107.790    CPU1/ALU/result_reg[8]_i_23_n_1
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.904 r  CPU1/ALU/result_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000   107.904    CPU1/ALU/result_reg[8]_i_18_n_1
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.018 r  CPU1/ALU/result_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000   108.018    CPU1/ALU/result_reg[8]_i_13_n_1
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.132 r  CPU1/ALU/result_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000   108.132    CPU1/ALU/result_reg[8]_i_10_n_1
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.289 r  CPU1/ALU/result_reg[8]_i_9/CO[1]
                         net (fo=36, routed)          1.419   109.708    CPU1/ALU/data3[8]
    SLICE_X38Y5          LUT3 (Prop_lut3_I0_O)        0.329   110.037 r  CPU1/ALU/result_reg[7]_i_55/O
                         net (fo=1, routed)           0.000   110.037    CPU1/ALU/result_reg[7]_i_55_n_1
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.570 r  CPU1/ALU/result_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000   110.570    CPU1/ALU/result_reg[7]_i_48_n_1
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.687 r  CPU1/ALU/result_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000   110.687    CPU1/ALU/result_reg[7]_i_43_n_1
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.804 r  CPU1/ALU/result_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   110.804    CPU1/ALU/result_reg[7]_i_38_n_1
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.921 r  CPU1/ALU/result_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000   110.921    CPU1/ALU/result_reg[7]_i_33_n_1
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.038 r  CPU1/ALU/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000   111.038    CPU1/ALU/result_reg[7]_i_28_n_1
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.155 r  CPU1/ALU/result_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000   111.155    CPU1/ALU/result_reg[7]_i_23_n_1
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.272 r  CPU1/ALU/result_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000   111.272    CPU1/ALU/result_reg[7]_i_18_n_1
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.389 r  CPU1/ALU/result_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000   111.389    CPU1/ALU/result_reg[7]_i_7_n_1
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.546 r  CPU1/ALU/result_reg[7]_i_4/CO[1]
                         net (fo=36, routed)          2.367   113.913    CPU1/ALU/data3[7]
    SLICE_X37Y5          LUT3 (Prop_lut3_I0_O)        0.332   114.245 r  CPU1/ALU/result_reg[6]_i_43/O
                         net (fo=1, routed)           0.000   114.245    CPU1/ALU/result_reg[6]_i_43_n_1
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.646 r  CPU1/ALU/result_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000   114.646    CPU1/ALU/result_reg[6]_i_38_n_1
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.760 r  CPU1/ALU/result_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000   114.760    CPU1/ALU/result_reg[6]_i_33_n_1
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.874 r  CPU1/ALU/result_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000   114.874    CPU1/ALU/result_reg[6]_i_28_n_1
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.988 r  CPU1/ALU/result_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000   114.988    CPU1/ALU/result_reg[6]_i_23_n_1
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.102 r  CPU1/ALU/result_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000   115.102    CPU1/ALU/result_reg[6]_i_18_n_1
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.216 r  CPU1/ALU/result_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000   115.216    CPU1/ALU/result_reg[6]_i_13_n_1
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.330 r  CPU1/ALU/result_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000   115.330    CPU1/ALU/result_reg[6]_i_8_n_1
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.444 r  CPU1/ALU/result_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000   115.444    CPU1/ALU/result_reg[6]_i_5_n_1
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.601 r  CPU1/ALU/result_reg[6]_i_4/CO[1]
                         net (fo=36, routed)          2.105   117.706    CPU1/ALU/data3[6]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.329   118.035 r  CPU1/ALU/result_reg[5]_i_45/O
                         net (fo=1, routed)           0.000   118.035    CPU1/ALU/result_reg[5]_i_45_n_1
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   118.585 r  CPU1/ALU/result_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000   118.585    CPU1/ALU/result_reg[5]_i_38_n_1
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.699 r  CPU1/ALU/result_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000   118.699    CPU1/ALU/result_reg[5]_i_33_n_1
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.813 r  CPU1/ALU/result_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000   118.813    CPU1/ALU/result_reg[5]_i_28_n_1
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.927 r  CPU1/ALU/result_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000   118.927    CPU1/ALU/result_reg[5]_i_23_n_1
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.041 r  CPU1/ALU/result_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000   119.041    CPU1/ALU/result_reg[5]_i_18_n_1
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.155 r  CPU1/ALU/result_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000   119.155    CPU1/ALU/result_reg[5]_i_13_n_1
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.269 r  CPU1/ALU/result_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000   119.269    CPU1/ALU/result_reg[5]_i_8_n_1
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.383 r  CPU1/ALU/result_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000   119.383    CPU1/ALU/result_reg[5]_i_5_n_1
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   119.540 r  CPU1/ALU/result_reg[5]_i_4/CO[1]
                         net (fo=36, routed)          2.238   121.777    CPU1/ALU/data3[5]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.329   122.106 r  CPU1/ALU/result_reg[4]_i_47/O
                         net (fo=1, routed)           0.000   122.106    CPU1/ALU/result_reg[4]_i_47_n_1
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   122.639 r  CPU1/ALU/result_reg[4]_i_39/CO[3]
                         net (fo=1, routed)           0.000   122.639    CPU1/ALU/result_reg[4]_i_39_n_1
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.756 r  CPU1/ALU/result_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000   122.756    CPU1/ALU/result_reg[4]_i_34_n_1
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.873 r  CPU1/ALU/result_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000   122.873    CPU1/ALU/result_reg[4]_i_29_n_1
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.990 r  CPU1/ALU/result_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000   122.990    CPU1/ALU/result_reg[4]_i_24_n_1
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.107 r  CPU1/ALU/result_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000   123.107    CPU1/ALU/result_reg[4]_i_19_n_1
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.224 r  CPU1/ALU/result_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000   123.224    CPU1/ALU/result_reg[4]_i_14_n_1
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.341 r  CPU1/ALU/result_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000   123.341    CPU1/ALU/result_reg[4]_i_11_n_1
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.498 r  CPU1/ALU/result_reg[4]_i_10/CO[1]
                         net (fo=36, routed)          2.410   125.909    CPU1/ALU/data3[4]
    SLICE_X29Y5          LUT3 (Prop_lut3_I0_O)        0.332   126.241 r  CPU1/ALU/result_reg[3]_i_53/O
                         net (fo=1, routed)           0.000   126.241    CPU1/ALU/result_reg[3]_i_53_n_1
    SLICE_X29Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.642 r  CPU1/ALU/result_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000   126.642    CPU1/ALU/result_reg[3]_i_48_n_1
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.756 r  CPU1/ALU/result_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000   126.756    CPU1/ALU/result_reg[3]_i_43_n_1
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.870 r  CPU1/ALU/result_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000   126.870    CPU1/ALU/result_reg[3]_i_38_n_1
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.984 r  CPU1/ALU/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000   126.984    CPU1/ALU/result_reg[3]_i_33_n_1
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.098 r  CPU1/ALU/result_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000   127.098    CPU1/ALU/result_reg[3]_i_28_n_1
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.212 r  CPU1/ALU/result_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000   127.212    CPU1/ALU/result_reg[3]_i_23_n_1
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.326 r  CPU1/ALU/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000   127.326    CPU1/ALU/result_reg[3]_i_18_n_1
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.440 r  CPU1/ALU/result_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000   127.440    CPU1/ALU/result_reg[3]_i_7_n_1
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   127.597 r  CPU1/ALU/result_reg[3]_i_4/CO[1]
                         net (fo=36, routed)          1.904   129.500    CPU1/ALU/data3[3]
    SLICE_X32Y4          LUT3 (Prop_lut3_I0_O)        0.329   129.829 r  CPU1/ALU/result_reg[2]_i_45/O
                         net (fo=1, routed)           0.000   129.829    CPU1/ALU/result_reg[2]_i_45_n_1
    SLICE_X32Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.379 r  CPU1/ALU/result_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000   130.379    CPU1/ALU/result_reg[2]_i_38_n_1
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.493 r  CPU1/ALU/result_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000   130.493    CPU1/ALU/result_reg[2]_i_33_n_1
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.607 r  CPU1/ALU/result_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000   130.607    CPU1/ALU/result_reg[2]_i_28_n_1
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.721 r  CPU1/ALU/result_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000   130.721    CPU1/ALU/result_reg[2]_i_23_n_1
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.835 r  CPU1/ALU/result_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000   130.835    CPU1/ALU/result_reg[2]_i_18_n_1
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.949 r  CPU1/ALU/result_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   130.949    CPU1/ALU/result_reg[2]_i_13_n_1
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.063 r  CPU1/ALU/result_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000   131.063    CPU1/ALU/result_reg[2]_i_8_n_1
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.177 r  CPU1/ALU/result_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   131.177    CPU1/ALU/result_reg[2]_i_5_n_1
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   131.334 r  CPU1/ALU/result_reg[2]_i_4/CO[1]
                         net (fo=36, routed)          2.032   133.366    CPU1/ALU/data3[2]
    SLICE_X33Y4          LUT3 (Prop_lut3_I0_O)        0.329   133.695 r  CPU1/ALU/result_reg[1]_i_45/O
                         net (fo=1, routed)           0.000   133.695    CPU1/ALU/result_reg[1]_i_45_n_1
    SLICE_X33Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   134.245 r  CPU1/ALU/result_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000   134.245    CPU1/ALU/result_reg[1]_i_38_n_1
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.359 r  CPU1/ALU/result_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000   134.359    CPU1/ALU/result_reg[1]_i_33_n_1
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.473 r  CPU1/ALU/result_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000   134.473    CPU1/ALU/result_reg[1]_i_28_n_1
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.587 r  CPU1/ALU/result_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000   134.587    CPU1/ALU/result_reg[1]_i_23_n_1
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.701 r  CPU1/ALU/result_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   134.701    CPU1/ALU/result_reg[1]_i_18_n_1
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.815 r  CPU1/ALU/result_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000   134.815    CPU1/ALU/result_reg[1]_i_13_n_1
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.929 r  CPU1/ALU/result_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000   134.929    CPU1/ALU/result_reg[1]_i_8_n_1
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.043 r  CPU1/ALU/result_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000   135.043    CPU1/ALU/result_reg[1]_i_5_n_1
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   135.200 r  CPU1/ALU/result_reg[1]_i_4/CO[1]
                         net (fo=36, routed)          2.280   137.480    CPU1/ALU/data3[1]
    SLICE_X35Y0          LUT3 (Prop_lut3_I0_O)        0.329   137.809 r  CPU1/ALU/result_reg[0]_i_42/O
                         net (fo=1, routed)           0.000   137.809    CPU1/ALU/result_reg[0]_i_42_n_1
    SLICE_X35Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   138.210 r  CPU1/ALU/result_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   138.210    CPU1/ALU/result_reg[0]_i_37_n_1
    SLICE_X35Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.324 r  CPU1/ALU/result_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000   138.324    CPU1/ALU/result_reg[0]_i_32_n_1
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.438 r  CPU1/ALU/result_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000   138.438    CPU1/ALU/result_reg[0]_i_27_n_1
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.552 r  CPU1/ALU/result_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   138.552    CPU1/ALU/result_reg[0]_i_22_n_1
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.666 r  CPU1/ALU/result_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000   138.666    CPU1/ALU/result_reg[0]_i_17_n_1
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.780 r  CPU1/ALU/result_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000   138.780    CPU1/ALU/result_reg[0]_i_12_n_1
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.894 r  CPU1/ALU/result_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   138.894    CPU1/ALU/result_reg[0]_i_7_n_1
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.008 r  CPU1/ALU/result_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000   139.008    CPU1/ALU/result_reg[0]_i_5_n_1
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   139.279 r  CPU1/ALU/result_reg[0]_i_4/CO[0]
                         net (fo=1, routed)           0.949   140.228    CPU1/instruction_memory/data3[0]
    SLICE_X47Y4          LUT6 (Prop_lut6_I0_O)        0.373   140.601 r  CPU1/instruction_memory/result_reg[0]_i_3/O
                         net (fo=1, routed)           0.566   141.167    CPU1/instruction_memory/result_reg[0]_i_3_n_1
    SLICE_X45Y4          LUT5 (Prop_lut5_I4_O)        0.124   141.291 r  CPU1/instruction_memory/result_reg[0]_i_1/O
                         net (fo=1, routed)           0.000   141.291    CPU1/ALU/D[0]
    SLICE_X45Y4          LDCE                                         r  CPU1/ALU/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/ALU/result_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        132.712ns  (logic 56.778ns (42.783%)  route 75.934ns (57.217%))
  Logic Levels:           310  (CARRY4=275 LUT1=1 LUT3=30 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.612     5.133    CPU1/instruction_memory/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[2])
                                                      0.882     6.015 r  CPU1/instruction_memory/instruction_memory_reg/DOBDO[2]
                         net (fo=65, routed)          3.764     9.778    CPU1/instruction_memory/DOBDO[2]
    SLICE_X31Y10         MUXF7 (Prop_muxf7_S_O)       0.276    10.054 f  CPU1/instruction_memory/result0_i_108/O
                         net (fo=1, routed)           0.000    10.054    CPU1/instruction_memory/result0_i_108_n_1
    SLICE_X31Y10         MUXF8 (Prop_muxf8_I1_O)      0.094    10.148 f  CPU1/instruction_memory/result0_i_23/O
                         net (fo=38, routed)          5.471    15.620    CPU1/ALU/result0__0_7
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.316    15.936 r  CPU1/ALU/result_reg[31]_i_77/O
                         net (fo=1, routed)           0.000    15.936    CPU1/ALU/result_reg[31]_i_77_n_1
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.469 r  CPU1/ALU/result_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    16.469    CPU1/ALU/result_reg[31]_i_61_n_1
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.586 r  CPU1/ALU/result_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.586    CPU1/ALU/result_reg[31]_i_52_n_1
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.703 r  CPU1/ALU/result_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.703    CPU1/ALU/result_reg[31]_i_43_n_1
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.820 r  CPU1/ALU/result_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.820    CPU1/ALU/result_reg[31]_i_34_n_1
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.937 r  CPU1/ALU/result_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.937    CPU1/ALU/result_reg[31]_i_25_n_1
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.054 r  CPU1/ALU/result_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.054    CPU1/ALU/result_reg[31]_i_12_n_1
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.308 r  CPU1/ALU/result_reg[31]_i_8/CO[0]
                         net (fo=36, routed)          1.762    19.070    CPU1/ALU/data3[31]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.367    19.437 r  CPU1/ALU/result_reg[30]_i_43/O
                         net (fo=1, routed)           0.000    19.437    CPU1/ALU/result_reg[30]_i_43_n_1
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.838 r  CPU1/ALU/result_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    19.838    CPU1/ALU/result_reg[30]_i_38_n_1
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.952 r  CPU1/ALU/result_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.952    CPU1/ALU/result_reg[30]_i_33_n_1
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.066 r  CPU1/ALU/result_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.066    CPU1/ALU/result_reg[30]_i_28_n_1
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.180 r  CPU1/ALU/result_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.180    CPU1/ALU/result_reg[30]_i_23_n_1
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.294 r  CPU1/ALU/result_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.294    CPU1/ALU/result_reg[30]_i_18_n_1
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.408 r  CPU1/ALU/result_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.408    CPU1/ALU/result_reg[30]_i_13_n_1
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.522 r  CPU1/ALU/result_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.522    CPU1/ALU/result_reg[30]_i_8_n_1
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.636 r  CPU1/ALU/result_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.636    CPU1/ALU/result_reg[30]_i_5_n_1
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.793 r  CPU1/ALU/result_reg[30]_i_4/CO[1]
                         net (fo=36, routed)          2.260    23.053    CPU1/ALU/data3[30]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    23.382 r  CPU1/ALU/result_reg[29]_i_44/O
                         net (fo=1, routed)           0.000    23.382    CPU1/ALU/result_reg[29]_i_44_n_1
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.780 r  CPU1/ALU/result_reg[29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.780    CPU1/ALU/result_reg[29]_i_38_n_1
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.894 r  CPU1/ALU/result_reg[29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.894    CPU1/ALU/result_reg[29]_i_33_n_1
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.008 r  CPU1/ALU/result_reg[29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.008    CPU1/ALU/result_reg[29]_i_28_n_1
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.122 r  CPU1/ALU/result_reg[29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.122    CPU1/ALU/result_reg[29]_i_23_n_1
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.236 r  CPU1/ALU/result_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.236    CPU1/ALU/result_reg[29]_i_18_n_1
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.350 r  CPU1/ALU/result_reg[29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.350    CPU1/ALU/result_reg[29]_i_13_n_1
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.464 r  CPU1/ALU/result_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.464    CPU1/ALU/result_reg[29]_i_8_n_1
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.578 r  CPU1/ALU/result_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.578    CPU1/ALU/result_reg[29]_i_5_n_1
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.735 r  CPU1/ALU/result_reg[29]_i_4/CO[1]
                         net (fo=36, routed)          2.164    26.899    CPU1/ALU/data3[29]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.228 r  CPU1/ALU/result_reg[28]_i_50/O
                         net (fo=1, routed)           0.000    27.228    CPU1/ALU/result_reg[28]_i_50_n_1
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.778 r  CPU1/ALU/result_reg[28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.778    CPU1/ALU/result_reg[28]_i_43_n_1
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.892 r  CPU1/ALU/result_reg[28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.892    CPU1/ALU/result_reg[28]_i_38_n_1
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.006 r  CPU1/ALU/result_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.006    CPU1/ALU/result_reg[28]_i_33_n_1
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.120 r  CPU1/ALU/result_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.120    CPU1/ALU/result_reg[28]_i_28_n_1
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.234 r  CPU1/ALU/result_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.234    CPU1/ALU/result_reg[28]_i_23_n_1
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.348 r  CPU1/ALU/result_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.348    CPU1/ALU/result_reg[28]_i_18_n_1
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.462 r  CPU1/ALU/result_reg[28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.462    CPU1/ALU/result_reg[28]_i_13_n_1
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.576 r  CPU1/ALU/result_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.576    CPU1/ALU/result_reg[28]_i_10_n_1
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.733 r  CPU1/ALU/result_reg[28]_i_9/CO[1]
                         net (fo=36, routed)          2.219    30.952    CPU1/ALU/data3[28]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    31.281 r  CPU1/ALU/result_reg[27]_i_60/O
                         net (fo=1, routed)           0.000    31.281    CPU1/ALU/result_reg[27]_i_60_n_1
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.814 r  CPU1/ALU/result_reg[27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.814    CPU1/ALU/result_reg[27]_i_53_n_1
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.931 r  CPU1/ALU/result_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.931    CPU1/ALU/result_reg[27]_i_48_n_1
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.048 r  CPU1/ALU/result_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.048    CPU1/ALU/result_reg[27]_i_43_n_1
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.165 r  CPU1/ALU/result_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.165    CPU1/ALU/result_reg[27]_i_38_n_1
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.282 r  CPU1/ALU/result_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.282    CPU1/ALU/result_reg[27]_i_33_n_1
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.399 r  CPU1/ALU/result_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.399    CPU1/ALU/result_reg[27]_i_28_n_1
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.516 r  CPU1/ALU/result_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.516    CPU1/ALU/result_reg[27]_i_23_n_1
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.633 r  CPU1/ALU/result_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.633    CPU1/ALU/result_reg[27]_i_8_n_1
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.790 r  CPU1/ALU/result_reg[27]_i_4/CO[1]
                         net (fo=36, routed)          1.797    34.587    CPU1/ALU/data3[27]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    34.919 r  CPU1/ALU/result_reg[26]_i_45/O
                         net (fo=1, routed)           0.000    34.919    CPU1/ALU/result_reg[26]_i_45_n_1
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.469 r  CPU1/ALU/result_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.469    CPU1/ALU/result_reg[26]_i_38_n_1
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.583 r  CPU1/ALU/result_reg[26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.583    CPU1/ALU/result_reg[26]_i_33_n_1
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.697 r  CPU1/ALU/result_reg[26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.697    CPU1/ALU/result_reg[26]_i_28_n_1
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.811 r  CPU1/ALU/result_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.811    CPU1/ALU/result_reg[26]_i_23_n_1
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.925 r  CPU1/ALU/result_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.925    CPU1/ALU/result_reg[26]_i_18_n_1
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.039 r  CPU1/ALU/result_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.039    CPU1/ALU/result_reg[26]_i_13_n_1
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.153 r  CPU1/ALU/result_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.153    CPU1/ALU/result_reg[26]_i_8_n_1
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.267 r  CPU1/ALU/result_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.267    CPU1/ALU/result_reg[26]_i_5_n_1
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.424 r  CPU1/ALU/result_reg[26]_i_4/CO[1]
                         net (fo=36, routed)          2.295    38.719    CPU1/ALU/data3[26]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.329    39.048 r  CPU1/ALU/result_reg[25]_i_43/O
                         net (fo=1, routed)           0.000    39.048    CPU1/ALU/result_reg[25]_i_43_n_1
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.449 r  CPU1/ALU/result_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.449    CPU1/ALU/result_reg[25]_i_38_n_1
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.563 r  CPU1/ALU/result_reg[25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.563    CPU1/ALU/result_reg[25]_i_33_n_1
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.677 r  CPU1/ALU/result_reg[25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.677    CPU1/ALU/result_reg[25]_i_28_n_1
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.791 r  CPU1/ALU/result_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.791    CPU1/ALU/result_reg[25]_i_23_n_1
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.905 r  CPU1/ALU/result_reg[25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.905    CPU1/ALU/result_reg[25]_i_18_n_1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.019 r  CPU1/ALU/result_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.019    CPU1/ALU/result_reg[25]_i_13_n_1
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.133 r  CPU1/ALU/result_reg[25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.133    CPU1/ALU/result_reg[25]_i_8_n_1
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.247 r  CPU1/ALU/result_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.247    CPU1/ALU/result_reg[25]_i_5_n_1
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.404 r  CPU1/ALU/result_reg[25]_i_4/CO[1]
                         net (fo=36, routed)          2.090    42.494    CPU1/ALU/data3[25]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    42.823 r  CPU1/ALU/result_reg[24]_i_48/O
                         net (fo=1, routed)           0.000    42.823    CPU1/ALU/result_reg[24]_i_48_n_1
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    43.199 r  CPU1/ALU/result_reg[24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.199    CPU1/ALU/result_reg[24]_i_43_n_1
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.316 r  CPU1/ALU/result_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.316    CPU1/ALU/result_reg[24]_i_38_n_1
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.433 r  CPU1/ALU/result_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    43.433    CPU1/ALU/result_reg[24]_i_33_n_1
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.550 r  CPU1/ALU/result_reg[24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.550    CPU1/ALU/result_reg[24]_i_28_n_1
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.667 r  CPU1/ALU/result_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.667    CPU1/ALU/result_reg[24]_i_23_n_1
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.784 r  CPU1/ALU/result_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    43.784    CPU1/ALU/result_reg[24]_i_18_n_1
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.901 r  CPU1/ALU/result_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    43.901    CPU1/ALU/result_reg[24]_i_13_n_1
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.018 r  CPU1/ALU/result_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.018    CPU1/ALU/result_reg[24]_i_10_n_1
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.175 r  CPU1/ALU/result_reg[24]_i_9/CO[1]
                         net (fo=36, routed)          2.322    46.496    CPU1/ALU/data3[24]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    46.828 r  CPU1/ALU/result_reg[23]_i_60/O
                         net (fo=1, routed)           0.000    46.828    CPU1/ALU/result_reg[23]_i_60_n_1
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.378 r  CPU1/ALU/result_reg[23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.378    CPU1/ALU/result_reg[23]_i_53_n_1
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.492 r  CPU1/ALU/result_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.492    CPU1/ALU/result_reg[23]_i_48_n_1
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.606 r  CPU1/ALU/result_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.606    CPU1/ALU/result_reg[23]_i_43_n_1
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.720 r  CPU1/ALU/result_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.720    CPU1/ALU/result_reg[23]_i_38_n_1
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.834 r  CPU1/ALU/result_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.834    CPU1/ALU/result_reg[23]_i_33_n_1
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.948 r  CPU1/ALU/result_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.948    CPU1/ALU/result_reg[23]_i_28_n_1
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.062 r  CPU1/ALU/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.062    CPU1/ALU/result_reg[23]_i_23_n_1
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.176 r  CPU1/ALU/result_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    48.176    CPU1/ALU/result_reg[23]_i_8_n_1
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.333 r  CPU1/ALU/result_reg[23]_i_4/CO[1]
                         net (fo=36, routed)          2.435    50.769    CPU1/ALU/data3[23]
    SLICE_X55Y13         LUT3 (Prop_lut3_I0_O)        0.329    51.098 r  CPU1/ALU/result_reg[22]_i_45/O
                         net (fo=1, routed)           0.000    51.098    CPU1/ALU/result_reg[22]_i_45_n_1
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.648 r  CPU1/ALU/result_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.648    CPU1/ALU/result_reg[22]_i_38_n_1
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.762 r  CPU1/ALU/result_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.762    CPU1/ALU/result_reg[22]_i_33_n_1
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.876 r  CPU1/ALU/result_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.876    CPU1/ALU/result_reg[22]_i_28_n_1
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.990 r  CPU1/ALU/result_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.990    CPU1/ALU/result_reg[22]_i_23_n_1
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.104 r  CPU1/ALU/result_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.104    CPU1/ALU/result_reg[22]_i_18_n_1
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.218 r  CPU1/ALU/result_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.218    CPU1/ALU/result_reg[22]_i_13_n_1
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.332 r  CPU1/ALU/result_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.332    CPU1/ALU/result_reg[22]_i_8_n_1
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.446 r  CPU1/ALU/result_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.446    CPU1/ALU/result_reg[22]_i_5_n_1
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.603 r  CPU1/ALU/result_reg[22]_i_4/CO[1]
                         net (fo=36, routed)          2.238    54.841    CPU1/ALU/data3[22]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.329    55.170 r  CPU1/ALU/result_reg[21]_i_45/O
                         net (fo=1, routed)           0.000    55.170    CPU1/ALU/result_reg[21]_i_45_n_1
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.703 r  CPU1/ALU/result_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.703    CPU1/ALU/result_reg[21]_i_38_n_1
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.820 r  CPU1/ALU/result_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.820    CPU1/ALU/result_reg[21]_i_33_n_1
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.937 r  CPU1/ALU/result_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.937    CPU1/ALU/result_reg[21]_i_28_n_1
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.054 r  CPU1/ALU/result_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.054    CPU1/ALU/result_reg[21]_i_23_n_1
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.171 r  CPU1/ALU/result_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.171    CPU1/ALU/result_reg[21]_i_18_n_1
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.288 r  CPU1/ALU/result_reg[21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.288    CPU1/ALU/result_reg[21]_i_13_n_1
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.405 r  CPU1/ALU/result_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.405    CPU1/ALU/result_reg[21]_i_8_n_1
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.522 r  CPU1/ALU/result_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.522    CPU1/ALU/result_reg[21]_i_5_n_1
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.679 r  CPU1/ALU/result_reg[21]_i_4/CO[1]
                         net (fo=36, routed)          2.862    59.541    CPU1/ALU/data3[21]
    SLICE_X57Y11         LUT3 (Prop_lut3_I0_O)        0.332    59.873 r  CPU1/ALU/result_reg[20]_i_48/O
                         net (fo=1, routed)           0.000    59.873    CPU1/ALU/result_reg[20]_i_48_n_1
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.274 r  CPU1/ALU/result_reg[20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    60.274    CPU1/ALU/result_reg[20]_i_43_n_1
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.388 r  CPU1/ALU/result_reg[20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    60.388    CPU1/ALU/result_reg[20]_i_38_n_1
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.502 r  CPU1/ALU/result_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    60.502    CPU1/ALU/result_reg[20]_i_33_n_1
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.616 r  CPU1/ALU/result_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    60.616    CPU1/ALU/result_reg[20]_i_28_n_1
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.730 r  CPU1/ALU/result_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    60.730    CPU1/ALU/result_reg[20]_i_23_n_1
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.844 r  CPU1/ALU/result_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    60.844    CPU1/ALU/result_reg[20]_i_18_n_1
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.958 r  CPU1/ALU/result_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.958    CPU1/ALU/result_reg[20]_i_13_n_1
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.072 r  CPU1/ALU/result_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.072    CPU1/ALU/result_reg[20]_i_10_n_1
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.229 r  CPU1/ALU/result_reg[20]_i_9/CO[1]
                         net (fo=36, routed)          1.885    63.114    CPU1/ALU/data3[20]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    63.443 r  CPU1/ALU/result_reg[19]_i_59/O
                         net (fo=1, routed)           0.000    63.443    CPU1/ALU/result_reg[19]_i_59_n_1
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.976 r  CPU1/ALU/result_reg[19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.976    CPU1/ALU/result_reg[19]_i_52_n_1
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.093 r  CPU1/ALU/result_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.093    CPU1/ALU/result_reg[19]_i_47_n_1
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.210 r  CPU1/ALU/result_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.210    CPU1/ALU/result_reg[19]_i_42_n_1
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.327 r  CPU1/ALU/result_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.327    CPU1/ALU/result_reg[19]_i_37_n_1
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.444 r  CPU1/ALU/result_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.444    CPU1/ALU/result_reg[19]_i_32_n_1
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.561 r  CPU1/ALU/result_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.561    CPU1/ALU/result_reg[19]_i_27_n_1
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.678 r  CPU1/ALU/result_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.678    CPU1/ALU/result_reg[19]_i_22_n_1
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.795 r  CPU1/ALU/result_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.795    CPU1/ALU/result_reg[19]_i_8_n_1
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.952 r  CPU1/ALU/result_reg[19]_i_4/CO[1]
                         net (fo=36, routed)          2.382    67.334    CPU1/ALU/data3[19]
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.332    67.666 r  CPU1/ALU/result_reg[18]_i_45/O
                         net (fo=1, routed)           0.000    67.666    CPU1/ALU/result_reg[18]_i_45_n_1
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.199 r  CPU1/ALU/result_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.199    CPU1/ALU/result_reg[18]_i_38_n_1
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.316 r  CPU1/ALU/result_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.316    CPU1/ALU/result_reg[18]_i_33_n_1
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.433 r  CPU1/ALU/result_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.433    CPU1/ALU/result_reg[18]_i_28_n_1
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.550 r  CPU1/ALU/result_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.550    CPU1/ALU/result_reg[18]_i_23_n_1
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.667 r  CPU1/ALU/result_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    68.667    CPU1/ALU/result_reg[18]_i_18_n_1
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.784 r  CPU1/ALU/result_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.784    CPU1/ALU/result_reg[18]_i_13_n_1
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.901 r  CPU1/ALU/result_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.901    CPU1/ALU/result_reg[18]_i_8_n_1
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.018 r  CPU1/ALU/result_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.018    CPU1/ALU/result_reg[18]_i_5_n_1
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.175 r  CPU1/ALU/result_reg[18]_i_4/CO[1]
                         net (fo=36, routed)          2.371    71.546    CPU1/ALU/data3[18]
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.332    71.878 r  CPU1/ALU/result_reg[17]_i_45/O
                         net (fo=1, routed)           0.000    71.878    CPU1/ALU/result_reg[17]_i_45_n_1
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.428 r  CPU1/ALU/result_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.428    CPU1/ALU/result_reg[17]_i_38_n_1
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.542 r  CPU1/ALU/result_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.542    CPU1/ALU/result_reg[17]_i_33_n_1
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.656 r  CPU1/ALU/result_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.656    CPU1/ALU/result_reg[17]_i_28_n_1
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.770 r  CPU1/ALU/result_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.770    CPU1/ALU/result_reg[17]_i_23_n_1
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.884 r  CPU1/ALU/result_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.884    CPU1/ALU/result_reg[17]_i_18_n_1
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.998 r  CPU1/ALU/result_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    72.998    CPU1/ALU/result_reg[17]_i_13_n_1
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.112 r  CPU1/ALU/result_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.112    CPU1/ALU/result_reg[17]_i_8_n_1
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.226 r  CPU1/ALU/result_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.226    CPU1/ALU/result_reg[17]_i_5_n_1
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.383 r  CPU1/ALU/result_reg[17]_i_4/CO[1]
                         net (fo=36, routed)          2.341    75.724    CPU1/ALU/data3[17]
    SLICE_X52Y2          LUT3 (Prop_lut3_I0_O)        0.329    76.053 r  CPU1/ALU/result_reg[16]_i_48/O
                         net (fo=1, routed)           0.000    76.053    CPU1/ALU/result_reg[16]_i_48_n_1
    SLICE_X52Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    76.429 r  CPU1/ALU/result_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.429    CPU1/ALU/result_reg[16]_i_43_n_1
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.546 r  CPU1/ALU/result_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.546    CPU1/ALU/result_reg[16]_i_38_n_1
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.663 r  CPU1/ALU/result_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.663    CPU1/ALU/result_reg[16]_i_33_n_1
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.780 r  CPU1/ALU/result_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.780    CPU1/ALU/result_reg[16]_i_28_n_1
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.897 r  CPU1/ALU/result_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.897    CPU1/ALU/result_reg[16]_i_23_n_1
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.014 r  CPU1/ALU/result_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    77.014    CPU1/ALU/result_reg[16]_i_18_n_1
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.131 r  CPU1/ALU/result_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.131    CPU1/ALU/result_reg[16]_i_13_n_1
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.248 r  CPU1/ALU/result_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.248    CPU1/ALU/result_reg[16]_i_10_n_1
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.405 r  CPU1/ALU/result_reg[16]_i_9/CO[1]
                         net (fo=36, routed)          2.226    79.631    CPU1/ALU/data3[16]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.332    79.963 r  CPU1/ALU/result_reg[15]_i_50/O
                         net (fo=1, routed)           0.000    79.963    CPU1/ALU/result_reg[15]_i_50_n_1
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    80.361 r  CPU1/ALU/result_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    80.361    CPU1/ALU/result_reg[15]_i_43_n_1
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.475 r  CPU1/ALU/result_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    80.475    CPU1/ALU/result_reg[15]_i_38_n_1
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.589 r  CPU1/ALU/result_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.589    CPU1/ALU/result_reg[15]_i_33_n_1
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.703 r  CPU1/ALU/result_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    80.703    CPU1/ALU/result_reg[15]_i_28_n_1
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.817 r  CPU1/ALU/result_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.817    CPU1/ALU/result_reg[15]_i_23_n_1
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.931 r  CPU1/ALU/result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.931    CPU1/ALU/result_reg[15]_i_18_n_1
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.045 r  CPU1/ALU/result_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    81.045    CPU1/ALU/result_reg[15]_i_7_n_1
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.202 r  CPU1/ALU/result_reg[15]_i_4/CO[1]
                         net (fo=36, routed)          1.968    83.170    CPU1/ALU/data3[15]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.329    83.499 r  CPU1/ALU/result_reg[14]_i_45/O
                         net (fo=1, routed)           0.000    83.499    CPU1/ALU/result_reg[14]_i_45_n_1
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.032 r  CPU1/ALU/result_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    84.032    CPU1/ALU/result_reg[14]_i_38_n_1
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.149 r  CPU1/ALU/result_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    84.149    CPU1/ALU/result_reg[14]_i_33_n_1
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.266 r  CPU1/ALU/result_reg[14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    84.266    CPU1/ALU/result_reg[14]_i_28_n_1
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.383 r  CPU1/ALU/result_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    84.383    CPU1/ALU/result_reg[14]_i_23_n_1
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.500 r  CPU1/ALU/result_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.500    CPU1/ALU/result_reg[14]_i_18_n_1
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.617 r  CPU1/ALU/result_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    84.617    CPU1/ALU/result_reg[14]_i_13_n_1
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.734 r  CPU1/ALU/result_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    84.734    CPU1/ALU/result_reg[14]_i_8_n_1
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.851 r  CPU1/ALU/result_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.851    CPU1/ALU/result_reg[14]_i_5_n_1
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.008 r  CPU1/ALU/result_reg[14]_i_4/CO[1]
                         net (fo=36, routed)          2.203    87.210    CPU1/ALU/data3[14]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.332    87.542 r  CPU1/ALU/result_reg[13]_i_45/O
                         net (fo=1, routed)           0.000    87.542    CPU1/ALU/result_reg[13]_i_45_n_1
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.092 r  CPU1/ALU/result_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.092    CPU1/ALU/result_reg[13]_i_38_n_1
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.206 r  CPU1/ALU/result_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    88.206    CPU1/ALU/result_reg[13]_i_33_n_1
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.320 r  CPU1/ALU/result_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    88.320    CPU1/ALU/result_reg[13]_i_28_n_1
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.434 r  CPU1/ALU/result_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.434    CPU1/ALU/result_reg[13]_i_23_n_1
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.548 r  CPU1/ALU/result_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.548    CPU1/ALU/result_reg[13]_i_18_n_1
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.662 r  CPU1/ALU/result_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    88.662    CPU1/ALU/result_reg[13]_i_13_n_1
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.776 r  CPU1/ALU/result_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    88.776    CPU1/ALU/result_reg[13]_i_8_n_1
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.890 r  CPU1/ALU/result_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.890    CPU1/ALU/result_reg[13]_i_5_n_1
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.047 r  CPU1/ALU/result_reg[13]_i_4/CO[1]
                         net (fo=36, routed)          2.099    91.146    CPU1/ALU/data3[13]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    91.475 r  CPU1/ALU/result_reg[12]_i_48/O
                         net (fo=1, routed)           0.000    91.475    CPU1/ALU/result_reg[12]_i_48_n_1
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    91.876 r  CPU1/ALU/result_reg[12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    91.876    CPU1/ALU/result_reg[12]_i_43_n_1
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.990 r  CPU1/ALU/result_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.990    CPU1/ALU/result_reg[12]_i_38_n_1
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.104 r  CPU1/ALU/result_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    92.104    CPU1/ALU/result_reg[12]_i_33_n_1
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.218 r  CPU1/ALU/result_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    92.218    CPU1/ALU/result_reg[12]_i_28_n_1
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.332 r  CPU1/ALU/result_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.332    CPU1/ALU/result_reg[12]_i_23_n_1
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.446 r  CPU1/ALU/result_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.446    CPU1/ALU/result_reg[12]_i_18_n_1
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.560 r  CPU1/ALU/result_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.560    CPU1/ALU/result_reg[12]_i_13_n_1
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.674 r  CPU1/ALU/result_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.674    CPU1/ALU/result_reg[12]_i_10_n_1
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.831 r  CPU1/ALU/result_reg[12]_i_9/CO[1]
                         net (fo=36, routed)          2.230    95.061    CPU1/ALU/data3[12]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.329    95.390 r  CPU1/ALU/result_reg[11]_i_55/O
                         net (fo=1, routed)           0.000    95.390    CPU1/ALU/result_reg[11]_i_55_n_1
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.923 r  CPU1/ALU/result_reg[11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    95.923    CPU1/ALU/result_reg[11]_i_48_n_1
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.040 r  CPU1/ALU/result_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.040    CPU1/ALU/result_reg[11]_i_43_n_1
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.157 r  CPU1/ALU/result_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    96.157    CPU1/ALU/result_reg[11]_i_38_n_1
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.274 r  CPU1/ALU/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.274    CPU1/ALU/result_reg[11]_i_33_n_1
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.391 r  CPU1/ALU/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.391    CPU1/ALU/result_reg[11]_i_28_n_1
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.508 r  CPU1/ALU/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    96.508    CPU1/ALU/result_reg[11]_i_23_n_1
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.625 r  CPU1/ALU/result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    96.625    CPU1/ALU/result_reg[11]_i_18_n_1
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.742 r  CPU1/ALU/result_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    96.742    CPU1/ALU/result_reg[11]_i_7_n_1
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.899 r  CPU1/ALU/result_reg[11]_i_4/CO[1]
                         net (fo=36, routed)          2.085    98.984    CPU1/ALU/data3[11]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.332    99.316 r  CPU1/ALU/result_reg[10]_i_45/O
                         net (fo=1, routed)           0.000    99.316    CPU1/ALU/result_reg[10]_i_45_n_1
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.866 r  CPU1/ALU/result_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.866    CPU1/ALU/result_reg[10]_i_38_n_1
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.980 r  CPU1/ALU/result_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.980    CPU1/ALU/result_reg[10]_i_33_n_1
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.094 r  CPU1/ALU/result_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000   100.094    CPU1/ALU/result_reg[10]_i_28_n_1
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.208 r  CPU1/ALU/result_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000   100.208    CPU1/ALU/result_reg[10]_i_23_n_1
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.322 r  CPU1/ALU/result_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.322    CPU1/ALU/result_reg[10]_i_18_n_1
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.436 r  CPU1/ALU/result_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000   100.436    CPU1/ALU/result_reg[10]_i_13_n_1
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.550 r  CPU1/ALU/result_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000   100.550    CPU1/ALU/result_reg[10]_i_8_n_1
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.664 r  CPU1/ALU/result_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000   100.664    CPU1/ALU/result_reg[10]_i_5_n_1
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.821 r  CPU1/ALU/result_reg[10]_i_4/CO[1]
                         net (fo=36, routed)          1.597   102.418    CPU1/ALU/data3[10]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329   102.747 r  CPU1/ALU/result_reg[9]_i_45/O
                         net (fo=1, routed)           0.000   102.747    CPU1/ALU/result_reg[9]_i_45_n_1
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.297 r  CPU1/ALU/result_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000   103.297    CPU1/ALU/result_reg[9]_i_38_n_1
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.411 r  CPU1/ALU/result_reg[9]_i_33/CO[3]
                         net (fo=1, routed)           0.000   103.411    CPU1/ALU/result_reg[9]_i_33_n_1
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.525 r  CPU1/ALU/result_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.525    CPU1/ALU/result_reg[9]_i_28_n_1
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.639 r  CPU1/ALU/result_reg[9]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.639    CPU1/ALU/result_reg[9]_i_23_n_1
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.753 r  CPU1/ALU/result_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000   103.753    CPU1/ALU/result_reg[9]_i_18_n_1
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.867 r  CPU1/ALU/result_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000   103.867    CPU1/ALU/result_reg[9]_i_13_n_1
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.981 r  CPU1/ALU/result_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000   103.981    CPU1/ALU/result_reg[9]_i_8_n_1
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.095 r  CPU1/ALU/result_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000   104.095    CPU1/ALU/result_reg[9]_i_5_n_1
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.252 r  CPU1/ALU/result_reg[9]_i_4/CO[1]
                         net (fo=36, routed)          2.203   106.455    CPU1/ALU/data3[9]
    SLICE_X39Y5          LUT3 (Prop_lut3_I0_O)        0.329   106.784 r  CPU1/ALU/result_reg[8]_i_50/O
                         net (fo=1, routed)           0.000   106.784    CPU1/ALU/result_reg[8]_i_50_n_1
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.334 r  CPU1/ALU/result_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000   107.334    CPU1/ALU/result_reg[8]_i_43_n_1
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.448 r  CPU1/ALU/result_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000   107.448    CPU1/ALU/result_reg[8]_i_38_n_1
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.562 r  CPU1/ALU/result_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000   107.562    CPU1/ALU/result_reg[8]_i_33_n_1
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.676 r  CPU1/ALU/result_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000   107.676    CPU1/ALU/result_reg[8]_i_28_n_1
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.790 r  CPU1/ALU/result_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000   107.790    CPU1/ALU/result_reg[8]_i_23_n_1
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.904 r  CPU1/ALU/result_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000   107.904    CPU1/ALU/result_reg[8]_i_18_n_1
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.018 r  CPU1/ALU/result_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000   108.018    CPU1/ALU/result_reg[8]_i_13_n_1
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.132 r  CPU1/ALU/result_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000   108.132    CPU1/ALU/result_reg[8]_i_10_n_1
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.289 r  CPU1/ALU/result_reg[8]_i_9/CO[1]
                         net (fo=36, routed)          1.419   109.708    CPU1/ALU/data3[8]
    SLICE_X38Y5          LUT3 (Prop_lut3_I0_O)        0.329   110.037 r  CPU1/ALU/result_reg[7]_i_55/O
                         net (fo=1, routed)           0.000   110.037    CPU1/ALU/result_reg[7]_i_55_n_1
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.570 r  CPU1/ALU/result_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000   110.570    CPU1/ALU/result_reg[7]_i_48_n_1
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.687 r  CPU1/ALU/result_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000   110.687    CPU1/ALU/result_reg[7]_i_43_n_1
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.804 r  CPU1/ALU/result_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   110.804    CPU1/ALU/result_reg[7]_i_38_n_1
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.921 r  CPU1/ALU/result_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000   110.921    CPU1/ALU/result_reg[7]_i_33_n_1
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.038 r  CPU1/ALU/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000   111.038    CPU1/ALU/result_reg[7]_i_28_n_1
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.155 r  CPU1/ALU/result_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000   111.155    CPU1/ALU/result_reg[7]_i_23_n_1
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.272 r  CPU1/ALU/result_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000   111.272    CPU1/ALU/result_reg[7]_i_18_n_1
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.389 r  CPU1/ALU/result_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000   111.389    CPU1/ALU/result_reg[7]_i_7_n_1
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.546 r  CPU1/ALU/result_reg[7]_i_4/CO[1]
                         net (fo=36, routed)          2.367   113.913    CPU1/ALU/data3[7]
    SLICE_X37Y5          LUT3 (Prop_lut3_I0_O)        0.332   114.245 r  CPU1/ALU/result_reg[6]_i_43/O
                         net (fo=1, routed)           0.000   114.245    CPU1/ALU/result_reg[6]_i_43_n_1
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.646 r  CPU1/ALU/result_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000   114.646    CPU1/ALU/result_reg[6]_i_38_n_1
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.760 r  CPU1/ALU/result_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000   114.760    CPU1/ALU/result_reg[6]_i_33_n_1
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.874 r  CPU1/ALU/result_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000   114.874    CPU1/ALU/result_reg[6]_i_28_n_1
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.988 r  CPU1/ALU/result_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000   114.988    CPU1/ALU/result_reg[6]_i_23_n_1
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.102 r  CPU1/ALU/result_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000   115.102    CPU1/ALU/result_reg[6]_i_18_n_1
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.216 r  CPU1/ALU/result_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000   115.216    CPU1/ALU/result_reg[6]_i_13_n_1
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.330 r  CPU1/ALU/result_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000   115.330    CPU1/ALU/result_reg[6]_i_8_n_1
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.444 r  CPU1/ALU/result_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000   115.444    CPU1/ALU/result_reg[6]_i_5_n_1
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.601 r  CPU1/ALU/result_reg[6]_i_4/CO[1]
                         net (fo=36, routed)          2.105   117.706    CPU1/ALU/data3[6]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.329   118.035 r  CPU1/ALU/result_reg[5]_i_45/O
                         net (fo=1, routed)           0.000   118.035    CPU1/ALU/result_reg[5]_i_45_n_1
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   118.585 r  CPU1/ALU/result_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000   118.585    CPU1/ALU/result_reg[5]_i_38_n_1
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.699 r  CPU1/ALU/result_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000   118.699    CPU1/ALU/result_reg[5]_i_33_n_1
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.813 r  CPU1/ALU/result_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000   118.813    CPU1/ALU/result_reg[5]_i_28_n_1
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.927 r  CPU1/ALU/result_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000   118.927    CPU1/ALU/result_reg[5]_i_23_n_1
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.041 r  CPU1/ALU/result_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000   119.041    CPU1/ALU/result_reg[5]_i_18_n_1
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.155 r  CPU1/ALU/result_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000   119.155    CPU1/ALU/result_reg[5]_i_13_n_1
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.269 r  CPU1/ALU/result_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000   119.269    CPU1/ALU/result_reg[5]_i_8_n_1
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.383 r  CPU1/ALU/result_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000   119.383    CPU1/ALU/result_reg[5]_i_5_n_1
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   119.540 r  CPU1/ALU/result_reg[5]_i_4/CO[1]
                         net (fo=36, routed)          2.238   121.777    CPU1/ALU/data3[5]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.329   122.106 r  CPU1/ALU/result_reg[4]_i_47/O
                         net (fo=1, routed)           0.000   122.106    CPU1/ALU/result_reg[4]_i_47_n_1
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   122.639 r  CPU1/ALU/result_reg[4]_i_39/CO[3]
                         net (fo=1, routed)           0.000   122.639    CPU1/ALU/result_reg[4]_i_39_n_1
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.756 r  CPU1/ALU/result_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000   122.756    CPU1/ALU/result_reg[4]_i_34_n_1
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.873 r  CPU1/ALU/result_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000   122.873    CPU1/ALU/result_reg[4]_i_29_n_1
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.990 r  CPU1/ALU/result_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000   122.990    CPU1/ALU/result_reg[4]_i_24_n_1
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.107 r  CPU1/ALU/result_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000   123.107    CPU1/ALU/result_reg[4]_i_19_n_1
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.224 r  CPU1/ALU/result_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000   123.224    CPU1/ALU/result_reg[4]_i_14_n_1
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.341 r  CPU1/ALU/result_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000   123.341    CPU1/ALU/result_reg[4]_i_11_n_1
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.498 r  CPU1/ALU/result_reg[4]_i_10/CO[1]
                         net (fo=36, routed)          2.410   125.909    CPU1/ALU/data3[4]
    SLICE_X29Y5          LUT3 (Prop_lut3_I0_O)        0.332   126.241 r  CPU1/ALU/result_reg[3]_i_53/O
                         net (fo=1, routed)           0.000   126.241    CPU1/ALU/result_reg[3]_i_53_n_1
    SLICE_X29Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.642 r  CPU1/ALU/result_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000   126.642    CPU1/ALU/result_reg[3]_i_48_n_1
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.756 r  CPU1/ALU/result_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000   126.756    CPU1/ALU/result_reg[3]_i_43_n_1
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.870 r  CPU1/ALU/result_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000   126.870    CPU1/ALU/result_reg[3]_i_38_n_1
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.984 r  CPU1/ALU/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000   126.984    CPU1/ALU/result_reg[3]_i_33_n_1
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.098 r  CPU1/ALU/result_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000   127.098    CPU1/ALU/result_reg[3]_i_28_n_1
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.212 r  CPU1/ALU/result_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000   127.212    CPU1/ALU/result_reg[3]_i_23_n_1
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.326 r  CPU1/ALU/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000   127.326    CPU1/ALU/result_reg[3]_i_18_n_1
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.440 r  CPU1/ALU/result_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000   127.440    CPU1/ALU/result_reg[3]_i_7_n_1
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   127.597 r  CPU1/ALU/result_reg[3]_i_4/CO[1]
                         net (fo=36, routed)          1.904   129.500    CPU1/ALU/data3[3]
    SLICE_X32Y4          LUT3 (Prop_lut3_I0_O)        0.329   129.829 r  CPU1/ALU/result_reg[2]_i_45/O
                         net (fo=1, routed)           0.000   129.829    CPU1/ALU/result_reg[2]_i_45_n_1
    SLICE_X32Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.379 r  CPU1/ALU/result_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000   130.379    CPU1/ALU/result_reg[2]_i_38_n_1
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.493 r  CPU1/ALU/result_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000   130.493    CPU1/ALU/result_reg[2]_i_33_n_1
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.607 r  CPU1/ALU/result_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000   130.607    CPU1/ALU/result_reg[2]_i_28_n_1
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.721 r  CPU1/ALU/result_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000   130.721    CPU1/ALU/result_reg[2]_i_23_n_1
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.835 r  CPU1/ALU/result_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000   130.835    CPU1/ALU/result_reg[2]_i_18_n_1
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.949 r  CPU1/ALU/result_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   130.949    CPU1/ALU/result_reg[2]_i_13_n_1
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.063 r  CPU1/ALU/result_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000   131.063    CPU1/ALU/result_reg[2]_i_8_n_1
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.177 r  CPU1/ALU/result_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   131.177    CPU1/ALU/result_reg[2]_i_5_n_1
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   131.334 r  CPU1/ALU/result_reg[2]_i_4/CO[1]
                         net (fo=36, routed)          2.032   133.366    CPU1/ALU/data3[2]
    SLICE_X33Y4          LUT3 (Prop_lut3_I0_O)        0.329   133.695 r  CPU1/ALU/result_reg[1]_i_45/O
                         net (fo=1, routed)           0.000   133.695    CPU1/ALU/result_reg[1]_i_45_n_1
    SLICE_X33Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   134.245 r  CPU1/ALU/result_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000   134.245    CPU1/ALU/result_reg[1]_i_38_n_1
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.359 r  CPU1/ALU/result_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000   134.359    CPU1/ALU/result_reg[1]_i_33_n_1
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.473 r  CPU1/ALU/result_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000   134.473    CPU1/ALU/result_reg[1]_i_28_n_1
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.587 r  CPU1/ALU/result_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000   134.587    CPU1/ALU/result_reg[1]_i_23_n_1
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.701 r  CPU1/ALU/result_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   134.701    CPU1/ALU/result_reg[1]_i_18_n_1
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.815 r  CPU1/ALU/result_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000   134.815    CPU1/ALU/result_reg[1]_i_13_n_1
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.929 r  CPU1/ALU/result_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000   134.929    CPU1/ALU/result_reg[1]_i_8_n_1
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.043 r  CPU1/ALU/result_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000   135.043    CPU1/ALU/result_reg[1]_i_5_n_1
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   135.200 r  CPU1/ALU/result_reg[1]_i_4/CO[1]
                         net (fo=36, routed)          1.272   136.472    CPU1/instruction_memory/data3[1]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.329   136.801 r  CPU1/instruction_memory/result_reg[1]_i_3/O
                         net (fo=1, routed)           0.920   137.721    CPU1/instruction_memory/result_reg[1]_i_3_n_1
    SLICE_X42Y14         LUT5 (Prop_lut5_I4_O)        0.124   137.845 r  CPU1/instruction_memory/result_reg[1]_i_1/O
                         net (fo=1, routed)           0.000   137.845    CPU1/ALU/D[1]
    SLICE_X42Y14         LDCE                                         r  CPU1/ALU/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/ALU/result_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        130.574ns  (logic 54.944ns (42.079%)  route 75.630ns (57.921%))
  Logic Levels:           300  (CARRY4=266 LUT1=1 LUT3=29 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.612     5.133    CPU1/instruction_memory/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[2])
                                                      0.882     6.015 r  CPU1/instruction_memory/instruction_memory_reg/DOBDO[2]
                         net (fo=65, routed)          3.764     9.778    CPU1/instruction_memory/DOBDO[2]
    SLICE_X31Y10         MUXF7 (Prop_muxf7_S_O)       0.276    10.054 f  CPU1/instruction_memory/result0_i_108/O
                         net (fo=1, routed)           0.000    10.054    CPU1/instruction_memory/result0_i_108_n_1
    SLICE_X31Y10         MUXF8 (Prop_muxf8_I1_O)      0.094    10.148 f  CPU1/instruction_memory/result0_i_23/O
                         net (fo=38, routed)          5.471    15.620    CPU1/ALU/result0__0_7
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.316    15.936 r  CPU1/ALU/result_reg[31]_i_77/O
                         net (fo=1, routed)           0.000    15.936    CPU1/ALU/result_reg[31]_i_77_n_1
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.469 r  CPU1/ALU/result_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    16.469    CPU1/ALU/result_reg[31]_i_61_n_1
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.586 r  CPU1/ALU/result_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.586    CPU1/ALU/result_reg[31]_i_52_n_1
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.703 r  CPU1/ALU/result_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.703    CPU1/ALU/result_reg[31]_i_43_n_1
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.820 r  CPU1/ALU/result_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.820    CPU1/ALU/result_reg[31]_i_34_n_1
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.937 r  CPU1/ALU/result_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.937    CPU1/ALU/result_reg[31]_i_25_n_1
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.054 r  CPU1/ALU/result_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.054    CPU1/ALU/result_reg[31]_i_12_n_1
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.308 r  CPU1/ALU/result_reg[31]_i_8/CO[0]
                         net (fo=36, routed)          1.762    19.070    CPU1/ALU/data3[31]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.367    19.437 r  CPU1/ALU/result_reg[30]_i_43/O
                         net (fo=1, routed)           0.000    19.437    CPU1/ALU/result_reg[30]_i_43_n_1
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.838 r  CPU1/ALU/result_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    19.838    CPU1/ALU/result_reg[30]_i_38_n_1
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.952 r  CPU1/ALU/result_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.952    CPU1/ALU/result_reg[30]_i_33_n_1
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.066 r  CPU1/ALU/result_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.066    CPU1/ALU/result_reg[30]_i_28_n_1
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.180 r  CPU1/ALU/result_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.180    CPU1/ALU/result_reg[30]_i_23_n_1
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.294 r  CPU1/ALU/result_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.294    CPU1/ALU/result_reg[30]_i_18_n_1
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.408 r  CPU1/ALU/result_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.408    CPU1/ALU/result_reg[30]_i_13_n_1
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.522 r  CPU1/ALU/result_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.522    CPU1/ALU/result_reg[30]_i_8_n_1
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.636 r  CPU1/ALU/result_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.636    CPU1/ALU/result_reg[30]_i_5_n_1
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.793 r  CPU1/ALU/result_reg[30]_i_4/CO[1]
                         net (fo=36, routed)          2.260    23.053    CPU1/ALU/data3[30]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    23.382 r  CPU1/ALU/result_reg[29]_i_44/O
                         net (fo=1, routed)           0.000    23.382    CPU1/ALU/result_reg[29]_i_44_n_1
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.780 r  CPU1/ALU/result_reg[29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.780    CPU1/ALU/result_reg[29]_i_38_n_1
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.894 r  CPU1/ALU/result_reg[29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.894    CPU1/ALU/result_reg[29]_i_33_n_1
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.008 r  CPU1/ALU/result_reg[29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.008    CPU1/ALU/result_reg[29]_i_28_n_1
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.122 r  CPU1/ALU/result_reg[29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.122    CPU1/ALU/result_reg[29]_i_23_n_1
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.236 r  CPU1/ALU/result_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.236    CPU1/ALU/result_reg[29]_i_18_n_1
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.350 r  CPU1/ALU/result_reg[29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.350    CPU1/ALU/result_reg[29]_i_13_n_1
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.464 r  CPU1/ALU/result_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.464    CPU1/ALU/result_reg[29]_i_8_n_1
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.578 r  CPU1/ALU/result_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.578    CPU1/ALU/result_reg[29]_i_5_n_1
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.735 r  CPU1/ALU/result_reg[29]_i_4/CO[1]
                         net (fo=36, routed)          2.164    26.899    CPU1/ALU/data3[29]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.228 r  CPU1/ALU/result_reg[28]_i_50/O
                         net (fo=1, routed)           0.000    27.228    CPU1/ALU/result_reg[28]_i_50_n_1
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.778 r  CPU1/ALU/result_reg[28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.778    CPU1/ALU/result_reg[28]_i_43_n_1
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.892 r  CPU1/ALU/result_reg[28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.892    CPU1/ALU/result_reg[28]_i_38_n_1
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.006 r  CPU1/ALU/result_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.006    CPU1/ALU/result_reg[28]_i_33_n_1
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.120 r  CPU1/ALU/result_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.120    CPU1/ALU/result_reg[28]_i_28_n_1
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.234 r  CPU1/ALU/result_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.234    CPU1/ALU/result_reg[28]_i_23_n_1
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.348 r  CPU1/ALU/result_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.348    CPU1/ALU/result_reg[28]_i_18_n_1
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.462 r  CPU1/ALU/result_reg[28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.462    CPU1/ALU/result_reg[28]_i_13_n_1
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.576 r  CPU1/ALU/result_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.576    CPU1/ALU/result_reg[28]_i_10_n_1
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.733 r  CPU1/ALU/result_reg[28]_i_9/CO[1]
                         net (fo=36, routed)          2.219    30.952    CPU1/ALU/data3[28]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    31.281 r  CPU1/ALU/result_reg[27]_i_60/O
                         net (fo=1, routed)           0.000    31.281    CPU1/ALU/result_reg[27]_i_60_n_1
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.814 r  CPU1/ALU/result_reg[27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.814    CPU1/ALU/result_reg[27]_i_53_n_1
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.931 r  CPU1/ALU/result_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.931    CPU1/ALU/result_reg[27]_i_48_n_1
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.048 r  CPU1/ALU/result_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.048    CPU1/ALU/result_reg[27]_i_43_n_1
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.165 r  CPU1/ALU/result_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.165    CPU1/ALU/result_reg[27]_i_38_n_1
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.282 r  CPU1/ALU/result_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.282    CPU1/ALU/result_reg[27]_i_33_n_1
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.399 r  CPU1/ALU/result_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.399    CPU1/ALU/result_reg[27]_i_28_n_1
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.516 r  CPU1/ALU/result_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.516    CPU1/ALU/result_reg[27]_i_23_n_1
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.633 r  CPU1/ALU/result_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.633    CPU1/ALU/result_reg[27]_i_8_n_1
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.790 r  CPU1/ALU/result_reg[27]_i_4/CO[1]
                         net (fo=36, routed)          1.797    34.587    CPU1/ALU/data3[27]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    34.919 r  CPU1/ALU/result_reg[26]_i_45/O
                         net (fo=1, routed)           0.000    34.919    CPU1/ALU/result_reg[26]_i_45_n_1
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.469 r  CPU1/ALU/result_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.469    CPU1/ALU/result_reg[26]_i_38_n_1
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.583 r  CPU1/ALU/result_reg[26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.583    CPU1/ALU/result_reg[26]_i_33_n_1
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.697 r  CPU1/ALU/result_reg[26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.697    CPU1/ALU/result_reg[26]_i_28_n_1
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.811 r  CPU1/ALU/result_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.811    CPU1/ALU/result_reg[26]_i_23_n_1
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.925 r  CPU1/ALU/result_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.925    CPU1/ALU/result_reg[26]_i_18_n_1
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.039 r  CPU1/ALU/result_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.039    CPU1/ALU/result_reg[26]_i_13_n_1
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.153 r  CPU1/ALU/result_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.153    CPU1/ALU/result_reg[26]_i_8_n_1
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.267 r  CPU1/ALU/result_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.267    CPU1/ALU/result_reg[26]_i_5_n_1
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.424 r  CPU1/ALU/result_reg[26]_i_4/CO[1]
                         net (fo=36, routed)          2.295    38.719    CPU1/ALU/data3[26]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.329    39.048 r  CPU1/ALU/result_reg[25]_i_43/O
                         net (fo=1, routed)           0.000    39.048    CPU1/ALU/result_reg[25]_i_43_n_1
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.449 r  CPU1/ALU/result_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.449    CPU1/ALU/result_reg[25]_i_38_n_1
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.563 r  CPU1/ALU/result_reg[25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.563    CPU1/ALU/result_reg[25]_i_33_n_1
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.677 r  CPU1/ALU/result_reg[25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.677    CPU1/ALU/result_reg[25]_i_28_n_1
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.791 r  CPU1/ALU/result_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.791    CPU1/ALU/result_reg[25]_i_23_n_1
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.905 r  CPU1/ALU/result_reg[25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.905    CPU1/ALU/result_reg[25]_i_18_n_1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.019 r  CPU1/ALU/result_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.019    CPU1/ALU/result_reg[25]_i_13_n_1
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.133 r  CPU1/ALU/result_reg[25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.133    CPU1/ALU/result_reg[25]_i_8_n_1
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.247 r  CPU1/ALU/result_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.247    CPU1/ALU/result_reg[25]_i_5_n_1
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.404 r  CPU1/ALU/result_reg[25]_i_4/CO[1]
                         net (fo=36, routed)          2.090    42.494    CPU1/ALU/data3[25]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    42.823 r  CPU1/ALU/result_reg[24]_i_48/O
                         net (fo=1, routed)           0.000    42.823    CPU1/ALU/result_reg[24]_i_48_n_1
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    43.199 r  CPU1/ALU/result_reg[24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.199    CPU1/ALU/result_reg[24]_i_43_n_1
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.316 r  CPU1/ALU/result_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.316    CPU1/ALU/result_reg[24]_i_38_n_1
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.433 r  CPU1/ALU/result_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    43.433    CPU1/ALU/result_reg[24]_i_33_n_1
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.550 r  CPU1/ALU/result_reg[24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.550    CPU1/ALU/result_reg[24]_i_28_n_1
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.667 r  CPU1/ALU/result_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.667    CPU1/ALU/result_reg[24]_i_23_n_1
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.784 r  CPU1/ALU/result_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    43.784    CPU1/ALU/result_reg[24]_i_18_n_1
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.901 r  CPU1/ALU/result_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    43.901    CPU1/ALU/result_reg[24]_i_13_n_1
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.018 r  CPU1/ALU/result_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.018    CPU1/ALU/result_reg[24]_i_10_n_1
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.175 r  CPU1/ALU/result_reg[24]_i_9/CO[1]
                         net (fo=36, routed)          2.322    46.496    CPU1/ALU/data3[24]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    46.828 r  CPU1/ALU/result_reg[23]_i_60/O
                         net (fo=1, routed)           0.000    46.828    CPU1/ALU/result_reg[23]_i_60_n_1
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.378 r  CPU1/ALU/result_reg[23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.378    CPU1/ALU/result_reg[23]_i_53_n_1
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.492 r  CPU1/ALU/result_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.492    CPU1/ALU/result_reg[23]_i_48_n_1
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.606 r  CPU1/ALU/result_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.606    CPU1/ALU/result_reg[23]_i_43_n_1
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.720 r  CPU1/ALU/result_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.720    CPU1/ALU/result_reg[23]_i_38_n_1
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.834 r  CPU1/ALU/result_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.834    CPU1/ALU/result_reg[23]_i_33_n_1
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.948 r  CPU1/ALU/result_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.948    CPU1/ALU/result_reg[23]_i_28_n_1
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.062 r  CPU1/ALU/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.062    CPU1/ALU/result_reg[23]_i_23_n_1
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.176 r  CPU1/ALU/result_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    48.176    CPU1/ALU/result_reg[23]_i_8_n_1
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.333 r  CPU1/ALU/result_reg[23]_i_4/CO[1]
                         net (fo=36, routed)          2.435    50.769    CPU1/ALU/data3[23]
    SLICE_X55Y13         LUT3 (Prop_lut3_I0_O)        0.329    51.098 r  CPU1/ALU/result_reg[22]_i_45/O
                         net (fo=1, routed)           0.000    51.098    CPU1/ALU/result_reg[22]_i_45_n_1
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.648 r  CPU1/ALU/result_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.648    CPU1/ALU/result_reg[22]_i_38_n_1
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.762 r  CPU1/ALU/result_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.762    CPU1/ALU/result_reg[22]_i_33_n_1
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.876 r  CPU1/ALU/result_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.876    CPU1/ALU/result_reg[22]_i_28_n_1
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.990 r  CPU1/ALU/result_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.990    CPU1/ALU/result_reg[22]_i_23_n_1
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.104 r  CPU1/ALU/result_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.104    CPU1/ALU/result_reg[22]_i_18_n_1
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.218 r  CPU1/ALU/result_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.218    CPU1/ALU/result_reg[22]_i_13_n_1
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.332 r  CPU1/ALU/result_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.332    CPU1/ALU/result_reg[22]_i_8_n_1
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.446 r  CPU1/ALU/result_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.446    CPU1/ALU/result_reg[22]_i_5_n_1
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.603 r  CPU1/ALU/result_reg[22]_i_4/CO[1]
                         net (fo=36, routed)          2.238    54.841    CPU1/ALU/data3[22]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.329    55.170 r  CPU1/ALU/result_reg[21]_i_45/O
                         net (fo=1, routed)           0.000    55.170    CPU1/ALU/result_reg[21]_i_45_n_1
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.703 r  CPU1/ALU/result_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.703    CPU1/ALU/result_reg[21]_i_38_n_1
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.820 r  CPU1/ALU/result_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.820    CPU1/ALU/result_reg[21]_i_33_n_1
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.937 r  CPU1/ALU/result_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.937    CPU1/ALU/result_reg[21]_i_28_n_1
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.054 r  CPU1/ALU/result_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.054    CPU1/ALU/result_reg[21]_i_23_n_1
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.171 r  CPU1/ALU/result_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.171    CPU1/ALU/result_reg[21]_i_18_n_1
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.288 r  CPU1/ALU/result_reg[21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.288    CPU1/ALU/result_reg[21]_i_13_n_1
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.405 r  CPU1/ALU/result_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.405    CPU1/ALU/result_reg[21]_i_8_n_1
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.522 r  CPU1/ALU/result_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.522    CPU1/ALU/result_reg[21]_i_5_n_1
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.679 r  CPU1/ALU/result_reg[21]_i_4/CO[1]
                         net (fo=36, routed)          2.862    59.541    CPU1/ALU/data3[21]
    SLICE_X57Y11         LUT3 (Prop_lut3_I0_O)        0.332    59.873 r  CPU1/ALU/result_reg[20]_i_48/O
                         net (fo=1, routed)           0.000    59.873    CPU1/ALU/result_reg[20]_i_48_n_1
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.274 r  CPU1/ALU/result_reg[20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    60.274    CPU1/ALU/result_reg[20]_i_43_n_1
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.388 r  CPU1/ALU/result_reg[20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    60.388    CPU1/ALU/result_reg[20]_i_38_n_1
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.502 r  CPU1/ALU/result_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    60.502    CPU1/ALU/result_reg[20]_i_33_n_1
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.616 r  CPU1/ALU/result_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    60.616    CPU1/ALU/result_reg[20]_i_28_n_1
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.730 r  CPU1/ALU/result_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    60.730    CPU1/ALU/result_reg[20]_i_23_n_1
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.844 r  CPU1/ALU/result_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    60.844    CPU1/ALU/result_reg[20]_i_18_n_1
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.958 r  CPU1/ALU/result_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.958    CPU1/ALU/result_reg[20]_i_13_n_1
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.072 r  CPU1/ALU/result_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.072    CPU1/ALU/result_reg[20]_i_10_n_1
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.229 r  CPU1/ALU/result_reg[20]_i_9/CO[1]
                         net (fo=36, routed)          1.885    63.114    CPU1/ALU/data3[20]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    63.443 r  CPU1/ALU/result_reg[19]_i_59/O
                         net (fo=1, routed)           0.000    63.443    CPU1/ALU/result_reg[19]_i_59_n_1
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.976 r  CPU1/ALU/result_reg[19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.976    CPU1/ALU/result_reg[19]_i_52_n_1
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.093 r  CPU1/ALU/result_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.093    CPU1/ALU/result_reg[19]_i_47_n_1
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.210 r  CPU1/ALU/result_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.210    CPU1/ALU/result_reg[19]_i_42_n_1
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.327 r  CPU1/ALU/result_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.327    CPU1/ALU/result_reg[19]_i_37_n_1
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.444 r  CPU1/ALU/result_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.444    CPU1/ALU/result_reg[19]_i_32_n_1
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.561 r  CPU1/ALU/result_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.561    CPU1/ALU/result_reg[19]_i_27_n_1
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.678 r  CPU1/ALU/result_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.678    CPU1/ALU/result_reg[19]_i_22_n_1
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.795 r  CPU1/ALU/result_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.795    CPU1/ALU/result_reg[19]_i_8_n_1
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.952 r  CPU1/ALU/result_reg[19]_i_4/CO[1]
                         net (fo=36, routed)          2.382    67.334    CPU1/ALU/data3[19]
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.332    67.666 r  CPU1/ALU/result_reg[18]_i_45/O
                         net (fo=1, routed)           0.000    67.666    CPU1/ALU/result_reg[18]_i_45_n_1
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.199 r  CPU1/ALU/result_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.199    CPU1/ALU/result_reg[18]_i_38_n_1
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.316 r  CPU1/ALU/result_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.316    CPU1/ALU/result_reg[18]_i_33_n_1
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.433 r  CPU1/ALU/result_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.433    CPU1/ALU/result_reg[18]_i_28_n_1
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.550 r  CPU1/ALU/result_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.550    CPU1/ALU/result_reg[18]_i_23_n_1
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.667 r  CPU1/ALU/result_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    68.667    CPU1/ALU/result_reg[18]_i_18_n_1
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.784 r  CPU1/ALU/result_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.784    CPU1/ALU/result_reg[18]_i_13_n_1
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.901 r  CPU1/ALU/result_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.901    CPU1/ALU/result_reg[18]_i_8_n_1
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.018 r  CPU1/ALU/result_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.018    CPU1/ALU/result_reg[18]_i_5_n_1
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.175 r  CPU1/ALU/result_reg[18]_i_4/CO[1]
                         net (fo=36, routed)          2.371    71.546    CPU1/ALU/data3[18]
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.332    71.878 r  CPU1/ALU/result_reg[17]_i_45/O
                         net (fo=1, routed)           0.000    71.878    CPU1/ALU/result_reg[17]_i_45_n_1
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.428 r  CPU1/ALU/result_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.428    CPU1/ALU/result_reg[17]_i_38_n_1
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.542 r  CPU1/ALU/result_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.542    CPU1/ALU/result_reg[17]_i_33_n_1
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.656 r  CPU1/ALU/result_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.656    CPU1/ALU/result_reg[17]_i_28_n_1
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.770 r  CPU1/ALU/result_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.770    CPU1/ALU/result_reg[17]_i_23_n_1
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.884 r  CPU1/ALU/result_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.884    CPU1/ALU/result_reg[17]_i_18_n_1
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.998 r  CPU1/ALU/result_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    72.998    CPU1/ALU/result_reg[17]_i_13_n_1
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.112 r  CPU1/ALU/result_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.112    CPU1/ALU/result_reg[17]_i_8_n_1
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.226 r  CPU1/ALU/result_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.226    CPU1/ALU/result_reg[17]_i_5_n_1
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.383 r  CPU1/ALU/result_reg[17]_i_4/CO[1]
                         net (fo=36, routed)          2.341    75.724    CPU1/ALU/data3[17]
    SLICE_X52Y2          LUT3 (Prop_lut3_I0_O)        0.329    76.053 r  CPU1/ALU/result_reg[16]_i_48/O
                         net (fo=1, routed)           0.000    76.053    CPU1/ALU/result_reg[16]_i_48_n_1
    SLICE_X52Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    76.429 r  CPU1/ALU/result_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.429    CPU1/ALU/result_reg[16]_i_43_n_1
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.546 r  CPU1/ALU/result_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.546    CPU1/ALU/result_reg[16]_i_38_n_1
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.663 r  CPU1/ALU/result_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.663    CPU1/ALU/result_reg[16]_i_33_n_1
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.780 r  CPU1/ALU/result_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.780    CPU1/ALU/result_reg[16]_i_28_n_1
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.897 r  CPU1/ALU/result_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.897    CPU1/ALU/result_reg[16]_i_23_n_1
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.014 r  CPU1/ALU/result_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    77.014    CPU1/ALU/result_reg[16]_i_18_n_1
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.131 r  CPU1/ALU/result_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.131    CPU1/ALU/result_reg[16]_i_13_n_1
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.248 r  CPU1/ALU/result_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.248    CPU1/ALU/result_reg[16]_i_10_n_1
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.405 r  CPU1/ALU/result_reg[16]_i_9/CO[1]
                         net (fo=36, routed)          2.226    79.631    CPU1/ALU/data3[16]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.332    79.963 r  CPU1/ALU/result_reg[15]_i_50/O
                         net (fo=1, routed)           0.000    79.963    CPU1/ALU/result_reg[15]_i_50_n_1
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    80.361 r  CPU1/ALU/result_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    80.361    CPU1/ALU/result_reg[15]_i_43_n_1
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.475 r  CPU1/ALU/result_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    80.475    CPU1/ALU/result_reg[15]_i_38_n_1
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.589 r  CPU1/ALU/result_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.589    CPU1/ALU/result_reg[15]_i_33_n_1
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.703 r  CPU1/ALU/result_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    80.703    CPU1/ALU/result_reg[15]_i_28_n_1
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.817 r  CPU1/ALU/result_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.817    CPU1/ALU/result_reg[15]_i_23_n_1
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.931 r  CPU1/ALU/result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.931    CPU1/ALU/result_reg[15]_i_18_n_1
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.045 r  CPU1/ALU/result_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    81.045    CPU1/ALU/result_reg[15]_i_7_n_1
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.202 r  CPU1/ALU/result_reg[15]_i_4/CO[1]
                         net (fo=36, routed)          1.968    83.170    CPU1/ALU/data3[15]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.329    83.499 r  CPU1/ALU/result_reg[14]_i_45/O
                         net (fo=1, routed)           0.000    83.499    CPU1/ALU/result_reg[14]_i_45_n_1
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.032 r  CPU1/ALU/result_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    84.032    CPU1/ALU/result_reg[14]_i_38_n_1
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.149 r  CPU1/ALU/result_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    84.149    CPU1/ALU/result_reg[14]_i_33_n_1
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.266 r  CPU1/ALU/result_reg[14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    84.266    CPU1/ALU/result_reg[14]_i_28_n_1
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.383 r  CPU1/ALU/result_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    84.383    CPU1/ALU/result_reg[14]_i_23_n_1
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.500 r  CPU1/ALU/result_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.500    CPU1/ALU/result_reg[14]_i_18_n_1
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.617 r  CPU1/ALU/result_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    84.617    CPU1/ALU/result_reg[14]_i_13_n_1
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.734 r  CPU1/ALU/result_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    84.734    CPU1/ALU/result_reg[14]_i_8_n_1
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.851 r  CPU1/ALU/result_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.851    CPU1/ALU/result_reg[14]_i_5_n_1
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.008 r  CPU1/ALU/result_reg[14]_i_4/CO[1]
                         net (fo=36, routed)          2.203    87.210    CPU1/ALU/data3[14]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.332    87.542 r  CPU1/ALU/result_reg[13]_i_45/O
                         net (fo=1, routed)           0.000    87.542    CPU1/ALU/result_reg[13]_i_45_n_1
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.092 r  CPU1/ALU/result_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.092    CPU1/ALU/result_reg[13]_i_38_n_1
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.206 r  CPU1/ALU/result_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    88.206    CPU1/ALU/result_reg[13]_i_33_n_1
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.320 r  CPU1/ALU/result_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    88.320    CPU1/ALU/result_reg[13]_i_28_n_1
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.434 r  CPU1/ALU/result_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.434    CPU1/ALU/result_reg[13]_i_23_n_1
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.548 r  CPU1/ALU/result_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.548    CPU1/ALU/result_reg[13]_i_18_n_1
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.662 r  CPU1/ALU/result_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    88.662    CPU1/ALU/result_reg[13]_i_13_n_1
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.776 r  CPU1/ALU/result_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    88.776    CPU1/ALU/result_reg[13]_i_8_n_1
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.890 r  CPU1/ALU/result_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.890    CPU1/ALU/result_reg[13]_i_5_n_1
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.047 r  CPU1/ALU/result_reg[13]_i_4/CO[1]
                         net (fo=36, routed)          2.099    91.146    CPU1/ALU/data3[13]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    91.475 r  CPU1/ALU/result_reg[12]_i_48/O
                         net (fo=1, routed)           0.000    91.475    CPU1/ALU/result_reg[12]_i_48_n_1
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    91.876 r  CPU1/ALU/result_reg[12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    91.876    CPU1/ALU/result_reg[12]_i_43_n_1
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.990 r  CPU1/ALU/result_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.990    CPU1/ALU/result_reg[12]_i_38_n_1
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.104 r  CPU1/ALU/result_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    92.104    CPU1/ALU/result_reg[12]_i_33_n_1
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.218 r  CPU1/ALU/result_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    92.218    CPU1/ALU/result_reg[12]_i_28_n_1
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.332 r  CPU1/ALU/result_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.332    CPU1/ALU/result_reg[12]_i_23_n_1
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.446 r  CPU1/ALU/result_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.446    CPU1/ALU/result_reg[12]_i_18_n_1
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.560 r  CPU1/ALU/result_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.560    CPU1/ALU/result_reg[12]_i_13_n_1
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.674 r  CPU1/ALU/result_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.674    CPU1/ALU/result_reg[12]_i_10_n_1
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.831 r  CPU1/ALU/result_reg[12]_i_9/CO[1]
                         net (fo=36, routed)          2.230    95.061    CPU1/ALU/data3[12]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.329    95.390 r  CPU1/ALU/result_reg[11]_i_55/O
                         net (fo=1, routed)           0.000    95.390    CPU1/ALU/result_reg[11]_i_55_n_1
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.923 r  CPU1/ALU/result_reg[11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    95.923    CPU1/ALU/result_reg[11]_i_48_n_1
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.040 r  CPU1/ALU/result_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.040    CPU1/ALU/result_reg[11]_i_43_n_1
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.157 r  CPU1/ALU/result_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    96.157    CPU1/ALU/result_reg[11]_i_38_n_1
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.274 r  CPU1/ALU/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.274    CPU1/ALU/result_reg[11]_i_33_n_1
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.391 r  CPU1/ALU/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.391    CPU1/ALU/result_reg[11]_i_28_n_1
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.508 r  CPU1/ALU/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    96.508    CPU1/ALU/result_reg[11]_i_23_n_1
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.625 r  CPU1/ALU/result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    96.625    CPU1/ALU/result_reg[11]_i_18_n_1
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.742 r  CPU1/ALU/result_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    96.742    CPU1/ALU/result_reg[11]_i_7_n_1
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.899 r  CPU1/ALU/result_reg[11]_i_4/CO[1]
                         net (fo=36, routed)          2.085    98.984    CPU1/ALU/data3[11]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.332    99.316 r  CPU1/ALU/result_reg[10]_i_45/O
                         net (fo=1, routed)           0.000    99.316    CPU1/ALU/result_reg[10]_i_45_n_1
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.866 r  CPU1/ALU/result_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.866    CPU1/ALU/result_reg[10]_i_38_n_1
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.980 r  CPU1/ALU/result_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.980    CPU1/ALU/result_reg[10]_i_33_n_1
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.094 r  CPU1/ALU/result_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000   100.094    CPU1/ALU/result_reg[10]_i_28_n_1
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.208 r  CPU1/ALU/result_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000   100.208    CPU1/ALU/result_reg[10]_i_23_n_1
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.322 r  CPU1/ALU/result_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.322    CPU1/ALU/result_reg[10]_i_18_n_1
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.436 r  CPU1/ALU/result_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000   100.436    CPU1/ALU/result_reg[10]_i_13_n_1
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.550 r  CPU1/ALU/result_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000   100.550    CPU1/ALU/result_reg[10]_i_8_n_1
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.664 r  CPU1/ALU/result_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000   100.664    CPU1/ALU/result_reg[10]_i_5_n_1
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.821 r  CPU1/ALU/result_reg[10]_i_4/CO[1]
                         net (fo=36, routed)          1.597   102.418    CPU1/ALU/data3[10]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329   102.747 r  CPU1/ALU/result_reg[9]_i_45/O
                         net (fo=1, routed)           0.000   102.747    CPU1/ALU/result_reg[9]_i_45_n_1
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.297 r  CPU1/ALU/result_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000   103.297    CPU1/ALU/result_reg[9]_i_38_n_1
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.411 r  CPU1/ALU/result_reg[9]_i_33/CO[3]
                         net (fo=1, routed)           0.000   103.411    CPU1/ALU/result_reg[9]_i_33_n_1
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.525 r  CPU1/ALU/result_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.525    CPU1/ALU/result_reg[9]_i_28_n_1
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.639 r  CPU1/ALU/result_reg[9]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.639    CPU1/ALU/result_reg[9]_i_23_n_1
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.753 r  CPU1/ALU/result_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000   103.753    CPU1/ALU/result_reg[9]_i_18_n_1
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.867 r  CPU1/ALU/result_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000   103.867    CPU1/ALU/result_reg[9]_i_13_n_1
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.981 r  CPU1/ALU/result_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000   103.981    CPU1/ALU/result_reg[9]_i_8_n_1
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.095 r  CPU1/ALU/result_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000   104.095    CPU1/ALU/result_reg[9]_i_5_n_1
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.252 r  CPU1/ALU/result_reg[9]_i_4/CO[1]
                         net (fo=36, routed)          2.203   106.455    CPU1/ALU/data3[9]
    SLICE_X39Y5          LUT3 (Prop_lut3_I0_O)        0.329   106.784 r  CPU1/ALU/result_reg[8]_i_50/O
                         net (fo=1, routed)           0.000   106.784    CPU1/ALU/result_reg[8]_i_50_n_1
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.334 r  CPU1/ALU/result_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000   107.334    CPU1/ALU/result_reg[8]_i_43_n_1
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.448 r  CPU1/ALU/result_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000   107.448    CPU1/ALU/result_reg[8]_i_38_n_1
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.562 r  CPU1/ALU/result_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000   107.562    CPU1/ALU/result_reg[8]_i_33_n_1
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.676 r  CPU1/ALU/result_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000   107.676    CPU1/ALU/result_reg[8]_i_28_n_1
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.790 r  CPU1/ALU/result_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000   107.790    CPU1/ALU/result_reg[8]_i_23_n_1
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.904 r  CPU1/ALU/result_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000   107.904    CPU1/ALU/result_reg[8]_i_18_n_1
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.018 r  CPU1/ALU/result_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000   108.018    CPU1/ALU/result_reg[8]_i_13_n_1
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.132 r  CPU1/ALU/result_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000   108.132    CPU1/ALU/result_reg[8]_i_10_n_1
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.289 r  CPU1/ALU/result_reg[8]_i_9/CO[1]
                         net (fo=36, routed)          1.419   109.708    CPU1/ALU/data3[8]
    SLICE_X38Y5          LUT3 (Prop_lut3_I0_O)        0.329   110.037 r  CPU1/ALU/result_reg[7]_i_55/O
                         net (fo=1, routed)           0.000   110.037    CPU1/ALU/result_reg[7]_i_55_n_1
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.570 r  CPU1/ALU/result_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000   110.570    CPU1/ALU/result_reg[7]_i_48_n_1
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.687 r  CPU1/ALU/result_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000   110.687    CPU1/ALU/result_reg[7]_i_43_n_1
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.804 r  CPU1/ALU/result_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   110.804    CPU1/ALU/result_reg[7]_i_38_n_1
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.921 r  CPU1/ALU/result_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000   110.921    CPU1/ALU/result_reg[7]_i_33_n_1
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.038 r  CPU1/ALU/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000   111.038    CPU1/ALU/result_reg[7]_i_28_n_1
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.155 r  CPU1/ALU/result_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000   111.155    CPU1/ALU/result_reg[7]_i_23_n_1
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.272 r  CPU1/ALU/result_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000   111.272    CPU1/ALU/result_reg[7]_i_18_n_1
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.389 r  CPU1/ALU/result_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000   111.389    CPU1/ALU/result_reg[7]_i_7_n_1
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.546 r  CPU1/ALU/result_reg[7]_i_4/CO[1]
                         net (fo=36, routed)          2.367   113.913    CPU1/ALU/data3[7]
    SLICE_X37Y5          LUT3 (Prop_lut3_I0_O)        0.332   114.245 r  CPU1/ALU/result_reg[6]_i_43/O
                         net (fo=1, routed)           0.000   114.245    CPU1/ALU/result_reg[6]_i_43_n_1
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.646 r  CPU1/ALU/result_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000   114.646    CPU1/ALU/result_reg[6]_i_38_n_1
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.760 r  CPU1/ALU/result_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000   114.760    CPU1/ALU/result_reg[6]_i_33_n_1
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.874 r  CPU1/ALU/result_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000   114.874    CPU1/ALU/result_reg[6]_i_28_n_1
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.988 r  CPU1/ALU/result_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000   114.988    CPU1/ALU/result_reg[6]_i_23_n_1
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.102 r  CPU1/ALU/result_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000   115.102    CPU1/ALU/result_reg[6]_i_18_n_1
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.216 r  CPU1/ALU/result_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000   115.216    CPU1/ALU/result_reg[6]_i_13_n_1
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.330 r  CPU1/ALU/result_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000   115.330    CPU1/ALU/result_reg[6]_i_8_n_1
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.444 r  CPU1/ALU/result_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000   115.444    CPU1/ALU/result_reg[6]_i_5_n_1
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.601 r  CPU1/ALU/result_reg[6]_i_4/CO[1]
                         net (fo=36, routed)          2.105   117.706    CPU1/ALU/data3[6]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.329   118.035 r  CPU1/ALU/result_reg[5]_i_45/O
                         net (fo=1, routed)           0.000   118.035    CPU1/ALU/result_reg[5]_i_45_n_1
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   118.585 r  CPU1/ALU/result_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000   118.585    CPU1/ALU/result_reg[5]_i_38_n_1
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.699 r  CPU1/ALU/result_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000   118.699    CPU1/ALU/result_reg[5]_i_33_n_1
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.813 r  CPU1/ALU/result_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000   118.813    CPU1/ALU/result_reg[5]_i_28_n_1
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.927 r  CPU1/ALU/result_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000   118.927    CPU1/ALU/result_reg[5]_i_23_n_1
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.041 r  CPU1/ALU/result_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000   119.041    CPU1/ALU/result_reg[5]_i_18_n_1
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.155 r  CPU1/ALU/result_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000   119.155    CPU1/ALU/result_reg[5]_i_13_n_1
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.269 r  CPU1/ALU/result_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000   119.269    CPU1/ALU/result_reg[5]_i_8_n_1
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.383 r  CPU1/ALU/result_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000   119.383    CPU1/ALU/result_reg[5]_i_5_n_1
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   119.540 r  CPU1/ALU/result_reg[5]_i_4/CO[1]
                         net (fo=36, routed)          2.238   121.777    CPU1/ALU/data3[5]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.329   122.106 r  CPU1/ALU/result_reg[4]_i_47/O
                         net (fo=1, routed)           0.000   122.106    CPU1/ALU/result_reg[4]_i_47_n_1
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   122.639 r  CPU1/ALU/result_reg[4]_i_39/CO[3]
                         net (fo=1, routed)           0.000   122.639    CPU1/ALU/result_reg[4]_i_39_n_1
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.756 r  CPU1/ALU/result_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000   122.756    CPU1/ALU/result_reg[4]_i_34_n_1
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.873 r  CPU1/ALU/result_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000   122.873    CPU1/ALU/result_reg[4]_i_29_n_1
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.990 r  CPU1/ALU/result_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000   122.990    CPU1/ALU/result_reg[4]_i_24_n_1
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.107 r  CPU1/ALU/result_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000   123.107    CPU1/ALU/result_reg[4]_i_19_n_1
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.224 r  CPU1/ALU/result_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000   123.224    CPU1/ALU/result_reg[4]_i_14_n_1
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.341 r  CPU1/ALU/result_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000   123.341    CPU1/ALU/result_reg[4]_i_11_n_1
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.498 r  CPU1/ALU/result_reg[4]_i_10/CO[1]
                         net (fo=36, routed)          2.410   125.909    CPU1/ALU/data3[4]
    SLICE_X29Y5          LUT3 (Prop_lut3_I0_O)        0.332   126.241 r  CPU1/ALU/result_reg[3]_i_53/O
                         net (fo=1, routed)           0.000   126.241    CPU1/ALU/result_reg[3]_i_53_n_1
    SLICE_X29Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.642 r  CPU1/ALU/result_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000   126.642    CPU1/ALU/result_reg[3]_i_48_n_1
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.756 r  CPU1/ALU/result_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000   126.756    CPU1/ALU/result_reg[3]_i_43_n_1
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.870 r  CPU1/ALU/result_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000   126.870    CPU1/ALU/result_reg[3]_i_38_n_1
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.984 r  CPU1/ALU/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000   126.984    CPU1/ALU/result_reg[3]_i_33_n_1
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.098 r  CPU1/ALU/result_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000   127.098    CPU1/ALU/result_reg[3]_i_28_n_1
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.212 r  CPU1/ALU/result_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000   127.212    CPU1/ALU/result_reg[3]_i_23_n_1
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.326 r  CPU1/ALU/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000   127.326    CPU1/ALU/result_reg[3]_i_18_n_1
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.440 r  CPU1/ALU/result_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000   127.440    CPU1/ALU/result_reg[3]_i_7_n_1
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   127.597 r  CPU1/ALU/result_reg[3]_i_4/CO[1]
                         net (fo=36, routed)          1.904   129.500    CPU1/ALU/data3[3]
    SLICE_X32Y4          LUT3 (Prop_lut3_I0_O)        0.329   129.829 r  CPU1/ALU/result_reg[2]_i_45/O
                         net (fo=1, routed)           0.000   129.829    CPU1/ALU/result_reg[2]_i_45_n_1
    SLICE_X32Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.379 r  CPU1/ALU/result_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000   130.379    CPU1/ALU/result_reg[2]_i_38_n_1
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.493 r  CPU1/ALU/result_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000   130.493    CPU1/ALU/result_reg[2]_i_33_n_1
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.607 r  CPU1/ALU/result_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000   130.607    CPU1/ALU/result_reg[2]_i_28_n_1
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.721 r  CPU1/ALU/result_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000   130.721    CPU1/ALU/result_reg[2]_i_23_n_1
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.835 r  CPU1/ALU/result_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000   130.835    CPU1/ALU/result_reg[2]_i_18_n_1
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.949 r  CPU1/ALU/result_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   130.949    CPU1/ALU/result_reg[2]_i_13_n_1
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.063 r  CPU1/ALU/result_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000   131.063    CPU1/ALU/result_reg[2]_i_8_n_1
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.177 r  CPU1/ALU/result_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   131.177    CPU1/ALU/result_reg[2]_i_5_n_1
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   131.334 r  CPU1/ALU/result_reg[2]_i_4/CO[1]
                         net (fo=36, routed)          2.069   133.403    CPU1/instruction_memory/data3[2]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.329   133.732 r  CPU1/instruction_memory/result_reg[2]_i_3/O
                         net (fo=1, routed)           0.802   134.534    CPU1/instruction_memory/result_reg[2]_i_3_n_1
    SLICE_X50Y4          LUT5 (Prop_lut5_I4_O)        0.124   134.658 r  CPU1/instruction_memory/result_reg[2]_i_1/O
                         net (fo=1, routed)           1.048   135.706    CPU1/ALU/D[2]
    SLICE_X44Y4          LDCE                                         r  CPU1/ALU/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/ALU/result_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        126.776ns  (logic 53.110ns (41.893%)  route 73.666ns (58.107%))
  Logic Levels:           290  (CARRY4=257 LUT1=1 LUT3=28 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.612     5.133    CPU1/instruction_memory/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[2])
                                                      0.882     6.015 r  CPU1/instruction_memory/instruction_memory_reg/DOBDO[2]
                         net (fo=65, routed)          3.764     9.778    CPU1/instruction_memory/DOBDO[2]
    SLICE_X31Y10         MUXF7 (Prop_muxf7_S_O)       0.276    10.054 f  CPU1/instruction_memory/result0_i_108/O
                         net (fo=1, routed)           0.000    10.054    CPU1/instruction_memory/result0_i_108_n_1
    SLICE_X31Y10         MUXF8 (Prop_muxf8_I1_O)      0.094    10.148 f  CPU1/instruction_memory/result0_i_23/O
                         net (fo=38, routed)          5.471    15.620    CPU1/ALU/result0__0_7
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.316    15.936 r  CPU1/ALU/result_reg[31]_i_77/O
                         net (fo=1, routed)           0.000    15.936    CPU1/ALU/result_reg[31]_i_77_n_1
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.469 r  CPU1/ALU/result_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    16.469    CPU1/ALU/result_reg[31]_i_61_n_1
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.586 r  CPU1/ALU/result_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.586    CPU1/ALU/result_reg[31]_i_52_n_1
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.703 r  CPU1/ALU/result_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.703    CPU1/ALU/result_reg[31]_i_43_n_1
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.820 r  CPU1/ALU/result_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.820    CPU1/ALU/result_reg[31]_i_34_n_1
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.937 r  CPU1/ALU/result_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.937    CPU1/ALU/result_reg[31]_i_25_n_1
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.054 r  CPU1/ALU/result_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.054    CPU1/ALU/result_reg[31]_i_12_n_1
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.308 r  CPU1/ALU/result_reg[31]_i_8/CO[0]
                         net (fo=36, routed)          1.762    19.070    CPU1/ALU/data3[31]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.367    19.437 r  CPU1/ALU/result_reg[30]_i_43/O
                         net (fo=1, routed)           0.000    19.437    CPU1/ALU/result_reg[30]_i_43_n_1
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.838 r  CPU1/ALU/result_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    19.838    CPU1/ALU/result_reg[30]_i_38_n_1
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.952 r  CPU1/ALU/result_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.952    CPU1/ALU/result_reg[30]_i_33_n_1
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.066 r  CPU1/ALU/result_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.066    CPU1/ALU/result_reg[30]_i_28_n_1
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.180 r  CPU1/ALU/result_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.180    CPU1/ALU/result_reg[30]_i_23_n_1
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.294 r  CPU1/ALU/result_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.294    CPU1/ALU/result_reg[30]_i_18_n_1
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.408 r  CPU1/ALU/result_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.408    CPU1/ALU/result_reg[30]_i_13_n_1
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.522 r  CPU1/ALU/result_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.522    CPU1/ALU/result_reg[30]_i_8_n_1
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.636 r  CPU1/ALU/result_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.636    CPU1/ALU/result_reg[30]_i_5_n_1
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.793 r  CPU1/ALU/result_reg[30]_i_4/CO[1]
                         net (fo=36, routed)          2.260    23.053    CPU1/ALU/data3[30]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    23.382 r  CPU1/ALU/result_reg[29]_i_44/O
                         net (fo=1, routed)           0.000    23.382    CPU1/ALU/result_reg[29]_i_44_n_1
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.780 r  CPU1/ALU/result_reg[29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.780    CPU1/ALU/result_reg[29]_i_38_n_1
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.894 r  CPU1/ALU/result_reg[29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.894    CPU1/ALU/result_reg[29]_i_33_n_1
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.008 r  CPU1/ALU/result_reg[29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.008    CPU1/ALU/result_reg[29]_i_28_n_1
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.122 r  CPU1/ALU/result_reg[29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.122    CPU1/ALU/result_reg[29]_i_23_n_1
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.236 r  CPU1/ALU/result_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.236    CPU1/ALU/result_reg[29]_i_18_n_1
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.350 r  CPU1/ALU/result_reg[29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.350    CPU1/ALU/result_reg[29]_i_13_n_1
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.464 r  CPU1/ALU/result_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.464    CPU1/ALU/result_reg[29]_i_8_n_1
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.578 r  CPU1/ALU/result_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.578    CPU1/ALU/result_reg[29]_i_5_n_1
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.735 r  CPU1/ALU/result_reg[29]_i_4/CO[1]
                         net (fo=36, routed)          2.164    26.899    CPU1/ALU/data3[29]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.228 r  CPU1/ALU/result_reg[28]_i_50/O
                         net (fo=1, routed)           0.000    27.228    CPU1/ALU/result_reg[28]_i_50_n_1
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.778 r  CPU1/ALU/result_reg[28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.778    CPU1/ALU/result_reg[28]_i_43_n_1
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.892 r  CPU1/ALU/result_reg[28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.892    CPU1/ALU/result_reg[28]_i_38_n_1
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.006 r  CPU1/ALU/result_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.006    CPU1/ALU/result_reg[28]_i_33_n_1
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.120 r  CPU1/ALU/result_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.120    CPU1/ALU/result_reg[28]_i_28_n_1
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.234 r  CPU1/ALU/result_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.234    CPU1/ALU/result_reg[28]_i_23_n_1
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.348 r  CPU1/ALU/result_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.348    CPU1/ALU/result_reg[28]_i_18_n_1
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.462 r  CPU1/ALU/result_reg[28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.462    CPU1/ALU/result_reg[28]_i_13_n_1
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.576 r  CPU1/ALU/result_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.576    CPU1/ALU/result_reg[28]_i_10_n_1
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.733 r  CPU1/ALU/result_reg[28]_i_9/CO[1]
                         net (fo=36, routed)          2.219    30.952    CPU1/ALU/data3[28]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    31.281 r  CPU1/ALU/result_reg[27]_i_60/O
                         net (fo=1, routed)           0.000    31.281    CPU1/ALU/result_reg[27]_i_60_n_1
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.814 r  CPU1/ALU/result_reg[27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.814    CPU1/ALU/result_reg[27]_i_53_n_1
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.931 r  CPU1/ALU/result_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.931    CPU1/ALU/result_reg[27]_i_48_n_1
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.048 r  CPU1/ALU/result_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.048    CPU1/ALU/result_reg[27]_i_43_n_1
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.165 r  CPU1/ALU/result_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.165    CPU1/ALU/result_reg[27]_i_38_n_1
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.282 r  CPU1/ALU/result_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.282    CPU1/ALU/result_reg[27]_i_33_n_1
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.399 r  CPU1/ALU/result_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.399    CPU1/ALU/result_reg[27]_i_28_n_1
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.516 r  CPU1/ALU/result_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.516    CPU1/ALU/result_reg[27]_i_23_n_1
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.633 r  CPU1/ALU/result_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.633    CPU1/ALU/result_reg[27]_i_8_n_1
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.790 r  CPU1/ALU/result_reg[27]_i_4/CO[1]
                         net (fo=36, routed)          1.797    34.587    CPU1/ALU/data3[27]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    34.919 r  CPU1/ALU/result_reg[26]_i_45/O
                         net (fo=1, routed)           0.000    34.919    CPU1/ALU/result_reg[26]_i_45_n_1
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.469 r  CPU1/ALU/result_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.469    CPU1/ALU/result_reg[26]_i_38_n_1
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.583 r  CPU1/ALU/result_reg[26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.583    CPU1/ALU/result_reg[26]_i_33_n_1
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.697 r  CPU1/ALU/result_reg[26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.697    CPU1/ALU/result_reg[26]_i_28_n_1
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.811 r  CPU1/ALU/result_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.811    CPU1/ALU/result_reg[26]_i_23_n_1
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.925 r  CPU1/ALU/result_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.925    CPU1/ALU/result_reg[26]_i_18_n_1
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.039 r  CPU1/ALU/result_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.039    CPU1/ALU/result_reg[26]_i_13_n_1
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.153 r  CPU1/ALU/result_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.153    CPU1/ALU/result_reg[26]_i_8_n_1
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.267 r  CPU1/ALU/result_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.267    CPU1/ALU/result_reg[26]_i_5_n_1
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.424 r  CPU1/ALU/result_reg[26]_i_4/CO[1]
                         net (fo=36, routed)          2.295    38.719    CPU1/ALU/data3[26]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.329    39.048 r  CPU1/ALU/result_reg[25]_i_43/O
                         net (fo=1, routed)           0.000    39.048    CPU1/ALU/result_reg[25]_i_43_n_1
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.449 r  CPU1/ALU/result_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.449    CPU1/ALU/result_reg[25]_i_38_n_1
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.563 r  CPU1/ALU/result_reg[25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.563    CPU1/ALU/result_reg[25]_i_33_n_1
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.677 r  CPU1/ALU/result_reg[25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.677    CPU1/ALU/result_reg[25]_i_28_n_1
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.791 r  CPU1/ALU/result_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.791    CPU1/ALU/result_reg[25]_i_23_n_1
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.905 r  CPU1/ALU/result_reg[25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.905    CPU1/ALU/result_reg[25]_i_18_n_1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.019 r  CPU1/ALU/result_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.019    CPU1/ALU/result_reg[25]_i_13_n_1
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.133 r  CPU1/ALU/result_reg[25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.133    CPU1/ALU/result_reg[25]_i_8_n_1
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.247 r  CPU1/ALU/result_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.247    CPU1/ALU/result_reg[25]_i_5_n_1
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.404 r  CPU1/ALU/result_reg[25]_i_4/CO[1]
                         net (fo=36, routed)          2.090    42.494    CPU1/ALU/data3[25]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    42.823 r  CPU1/ALU/result_reg[24]_i_48/O
                         net (fo=1, routed)           0.000    42.823    CPU1/ALU/result_reg[24]_i_48_n_1
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    43.199 r  CPU1/ALU/result_reg[24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.199    CPU1/ALU/result_reg[24]_i_43_n_1
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.316 r  CPU1/ALU/result_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.316    CPU1/ALU/result_reg[24]_i_38_n_1
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.433 r  CPU1/ALU/result_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    43.433    CPU1/ALU/result_reg[24]_i_33_n_1
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.550 r  CPU1/ALU/result_reg[24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.550    CPU1/ALU/result_reg[24]_i_28_n_1
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.667 r  CPU1/ALU/result_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.667    CPU1/ALU/result_reg[24]_i_23_n_1
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.784 r  CPU1/ALU/result_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    43.784    CPU1/ALU/result_reg[24]_i_18_n_1
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.901 r  CPU1/ALU/result_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    43.901    CPU1/ALU/result_reg[24]_i_13_n_1
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.018 r  CPU1/ALU/result_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.018    CPU1/ALU/result_reg[24]_i_10_n_1
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.175 r  CPU1/ALU/result_reg[24]_i_9/CO[1]
                         net (fo=36, routed)          2.322    46.496    CPU1/ALU/data3[24]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    46.828 r  CPU1/ALU/result_reg[23]_i_60/O
                         net (fo=1, routed)           0.000    46.828    CPU1/ALU/result_reg[23]_i_60_n_1
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.378 r  CPU1/ALU/result_reg[23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.378    CPU1/ALU/result_reg[23]_i_53_n_1
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.492 r  CPU1/ALU/result_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.492    CPU1/ALU/result_reg[23]_i_48_n_1
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.606 r  CPU1/ALU/result_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.606    CPU1/ALU/result_reg[23]_i_43_n_1
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.720 r  CPU1/ALU/result_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.720    CPU1/ALU/result_reg[23]_i_38_n_1
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.834 r  CPU1/ALU/result_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.834    CPU1/ALU/result_reg[23]_i_33_n_1
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.948 r  CPU1/ALU/result_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.948    CPU1/ALU/result_reg[23]_i_28_n_1
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.062 r  CPU1/ALU/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.062    CPU1/ALU/result_reg[23]_i_23_n_1
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.176 r  CPU1/ALU/result_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    48.176    CPU1/ALU/result_reg[23]_i_8_n_1
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.333 r  CPU1/ALU/result_reg[23]_i_4/CO[1]
                         net (fo=36, routed)          2.435    50.769    CPU1/ALU/data3[23]
    SLICE_X55Y13         LUT3 (Prop_lut3_I0_O)        0.329    51.098 r  CPU1/ALU/result_reg[22]_i_45/O
                         net (fo=1, routed)           0.000    51.098    CPU1/ALU/result_reg[22]_i_45_n_1
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.648 r  CPU1/ALU/result_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.648    CPU1/ALU/result_reg[22]_i_38_n_1
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.762 r  CPU1/ALU/result_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.762    CPU1/ALU/result_reg[22]_i_33_n_1
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.876 r  CPU1/ALU/result_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.876    CPU1/ALU/result_reg[22]_i_28_n_1
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.990 r  CPU1/ALU/result_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.990    CPU1/ALU/result_reg[22]_i_23_n_1
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.104 r  CPU1/ALU/result_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.104    CPU1/ALU/result_reg[22]_i_18_n_1
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.218 r  CPU1/ALU/result_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.218    CPU1/ALU/result_reg[22]_i_13_n_1
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.332 r  CPU1/ALU/result_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.332    CPU1/ALU/result_reg[22]_i_8_n_1
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.446 r  CPU1/ALU/result_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.446    CPU1/ALU/result_reg[22]_i_5_n_1
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.603 r  CPU1/ALU/result_reg[22]_i_4/CO[1]
                         net (fo=36, routed)          2.238    54.841    CPU1/ALU/data3[22]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.329    55.170 r  CPU1/ALU/result_reg[21]_i_45/O
                         net (fo=1, routed)           0.000    55.170    CPU1/ALU/result_reg[21]_i_45_n_1
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.703 r  CPU1/ALU/result_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.703    CPU1/ALU/result_reg[21]_i_38_n_1
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.820 r  CPU1/ALU/result_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.820    CPU1/ALU/result_reg[21]_i_33_n_1
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.937 r  CPU1/ALU/result_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.937    CPU1/ALU/result_reg[21]_i_28_n_1
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.054 r  CPU1/ALU/result_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.054    CPU1/ALU/result_reg[21]_i_23_n_1
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.171 r  CPU1/ALU/result_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.171    CPU1/ALU/result_reg[21]_i_18_n_1
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.288 r  CPU1/ALU/result_reg[21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.288    CPU1/ALU/result_reg[21]_i_13_n_1
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.405 r  CPU1/ALU/result_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.405    CPU1/ALU/result_reg[21]_i_8_n_1
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.522 r  CPU1/ALU/result_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.522    CPU1/ALU/result_reg[21]_i_5_n_1
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.679 r  CPU1/ALU/result_reg[21]_i_4/CO[1]
                         net (fo=36, routed)          2.862    59.541    CPU1/ALU/data3[21]
    SLICE_X57Y11         LUT3 (Prop_lut3_I0_O)        0.332    59.873 r  CPU1/ALU/result_reg[20]_i_48/O
                         net (fo=1, routed)           0.000    59.873    CPU1/ALU/result_reg[20]_i_48_n_1
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.274 r  CPU1/ALU/result_reg[20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    60.274    CPU1/ALU/result_reg[20]_i_43_n_1
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.388 r  CPU1/ALU/result_reg[20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    60.388    CPU1/ALU/result_reg[20]_i_38_n_1
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.502 r  CPU1/ALU/result_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    60.502    CPU1/ALU/result_reg[20]_i_33_n_1
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.616 r  CPU1/ALU/result_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    60.616    CPU1/ALU/result_reg[20]_i_28_n_1
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.730 r  CPU1/ALU/result_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    60.730    CPU1/ALU/result_reg[20]_i_23_n_1
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.844 r  CPU1/ALU/result_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    60.844    CPU1/ALU/result_reg[20]_i_18_n_1
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.958 r  CPU1/ALU/result_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.958    CPU1/ALU/result_reg[20]_i_13_n_1
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.072 r  CPU1/ALU/result_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.072    CPU1/ALU/result_reg[20]_i_10_n_1
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.229 r  CPU1/ALU/result_reg[20]_i_9/CO[1]
                         net (fo=36, routed)          1.885    63.114    CPU1/ALU/data3[20]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    63.443 r  CPU1/ALU/result_reg[19]_i_59/O
                         net (fo=1, routed)           0.000    63.443    CPU1/ALU/result_reg[19]_i_59_n_1
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.976 r  CPU1/ALU/result_reg[19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.976    CPU1/ALU/result_reg[19]_i_52_n_1
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.093 r  CPU1/ALU/result_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.093    CPU1/ALU/result_reg[19]_i_47_n_1
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.210 r  CPU1/ALU/result_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.210    CPU1/ALU/result_reg[19]_i_42_n_1
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.327 r  CPU1/ALU/result_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.327    CPU1/ALU/result_reg[19]_i_37_n_1
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.444 r  CPU1/ALU/result_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.444    CPU1/ALU/result_reg[19]_i_32_n_1
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.561 r  CPU1/ALU/result_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.561    CPU1/ALU/result_reg[19]_i_27_n_1
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.678 r  CPU1/ALU/result_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.678    CPU1/ALU/result_reg[19]_i_22_n_1
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.795 r  CPU1/ALU/result_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.795    CPU1/ALU/result_reg[19]_i_8_n_1
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.952 r  CPU1/ALU/result_reg[19]_i_4/CO[1]
                         net (fo=36, routed)          2.382    67.334    CPU1/ALU/data3[19]
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.332    67.666 r  CPU1/ALU/result_reg[18]_i_45/O
                         net (fo=1, routed)           0.000    67.666    CPU1/ALU/result_reg[18]_i_45_n_1
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.199 r  CPU1/ALU/result_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.199    CPU1/ALU/result_reg[18]_i_38_n_1
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.316 r  CPU1/ALU/result_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.316    CPU1/ALU/result_reg[18]_i_33_n_1
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.433 r  CPU1/ALU/result_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.433    CPU1/ALU/result_reg[18]_i_28_n_1
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.550 r  CPU1/ALU/result_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.550    CPU1/ALU/result_reg[18]_i_23_n_1
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.667 r  CPU1/ALU/result_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    68.667    CPU1/ALU/result_reg[18]_i_18_n_1
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.784 r  CPU1/ALU/result_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.784    CPU1/ALU/result_reg[18]_i_13_n_1
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.901 r  CPU1/ALU/result_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.901    CPU1/ALU/result_reg[18]_i_8_n_1
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.018 r  CPU1/ALU/result_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.018    CPU1/ALU/result_reg[18]_i_5_n_1
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.175 r  CPU1/ALU/result_reg[18]_i_4/CO[1]
                         net (fo=36, routed)          2.371    71.546    CPU1/ALU/data3[18]
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.332    71.878 r  CPU1/ALU/result_reg[17]_i_45/O
                         net (fo=1, routed)           0.000    71.878    CPU1/ALU/result_reg[17]_i_45_n_1
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.428 r  CPU1/ALU/result_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.428    CPU1/ALU/result_reg[17]_i_38_n_1
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.542 r  CPU1/ALU/result_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.542    CPU1/ALU/result_reg[17]_i_33_n_1
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.656 r  CPU1/ALU/result_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.656    CPU1/ALU/result_reg[17]_i_28_n_1
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.770 r  CPU1/ALU/result_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.770    CPU1/ALU/result_reg[17]_i_23_n_1
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.884 r  CPU1/ALU/result_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.884    CPU1/ALU/result_reg[17]_i_18_n_1
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.998 r  CPU1/ALU/result_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    72.998    CPU1/ALU/result_reg[17]_i_13_n_1
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.112 r  CPU1/ALU/result_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.112    CPU1/ALU/result_reg[17]_i_8_n_1
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.226 r  CPU1/ALU/result_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.226    CPU1/ALU/result_reg[17]_i_5_n_1
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.383 r  CPU1/ALU/result_reg[17]_i_4/CO[1]
                         net (fo=36, routed)          2.341    75.724    CPU1/ALU/data3[17]
    SLICE_X52Y2          LUT3 (Prop_lut3_I0_O)        0.329    76.053 r  CPU1/ALU/result_reg[16]_i_48/O
                         net (fo=1, routed)           0.000    76.053    CPU1/ALU/result_reg[16]_i_48_n_1
    SLICE_X52Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    76.429 r  CPU1/ALU/result_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.429    CPU1/ALU/result_reg[16]_i_43_n_1
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.546 r  CPU1/ALU/result_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.546    CPU1/ALU/result_reg[16]_i_38_n_1
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.663 r  CPU1/ALU/result_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.663    CPU1/ALU/result_reg[16]_i_33_n_1
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.780 r  CPU1/ALU/result_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.780    CPU1/ALU/result_reg[16]_i_28_n_1
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.897 r  CPU1/ALU/result_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.897    CPU1/ALU/result_reg[16]_i_23_n_1
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.014 r  CPU1/ALU/result_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    77.014    CPU1/ALU/result_reg[16]_i_18_n_1
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.131 r  CPU1/ALU/result_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.131    CPU1/ALU/result_reg[16]_i_13_n_1
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.248 r  CPU1/ALU/result_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.248    CPU1/ALU/result_reg[16]_i_10_n_1
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.405 r  CPU1/ALU/result_reg[16]_i_9/CO[1]
                         net (fo=36, routed)          2.226    79.631    CPU1/ALU/data3[16]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.332    79.963 r  CPU1/ALU/result_reg[15]_i_50/O
                         net (fo=1, routed)           0.000    79.963    CPU1/ALU/result_reg[15]_i_50_n_1
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    80.361 r  CPU1/ALU/result_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    80.361    CPU1/ALU/result_reg[15]_i_43_n_1
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.475 r  CPU1/ALU/result_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    80.475    CPU1/ALU/result_reg[15]_i_38_n_1
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.589 r  CPU1/ALU/result_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.589    CPU1/ALU/result_reg[15]_i_33_n_1
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.703 r  CPU1/ALU/result_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    80.703    CPU1/ALU/result_reg[15]_i_28_n_1
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.817 r  CPU1/ALU/result_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.817    CPU1/ALU/result_reg[15]_i_23_n_1
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.931 r  CPU1/ALU/result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.931    CPU1/ALU/result_reg[15]_i_18_n_1
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.045 r  CPU1/ALU/result_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    81.045    CPU1/ALU/result_reg[15]_i_7_n_1
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.202 r  CPU1/ALU/result_reg[15]_i_4/CO[1]
                         net (fo=36, routed)          1.968    83.170    CPU1/ALU/data3[15]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.329    83.499 r  CPU1/ALU/result_reg[14]_i_45/O
                         net (fo=1, routed)           0.000    83.499    CPU1/ALU/result_reg[14]_i_45_n_1
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.032 r  CPU1/ALU/result_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    84.032    CPU1/ALU/result_reg[14]_i_38_n_1
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.149 r  CPU1/ALU/result_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    84.149    CPU1/ALU/result_reg[14]_i_33_n_1
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.266 r  CPU1/ALU/result_reg[14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    84.266    CPU1/ALU/result_reg[14]_i_28_n_1
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.383 r  CPU1/ALU/result_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    84.383    CPU1/ALU/result_reg[14]_i_23_n_1
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.500 r  CPU1/ALU/result_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.500    CPU1/ALU/result_reg[14]_i_18_n_1
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.617 r  CPU1/ALU/result_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    84.617    CPU1/ALU/result_reg[14]_i_13_n_1
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.734 r  CPU1/ALU/result_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    84.734    CPU1/ALU/result_reg[14]_i_8_n_1
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.851 r  CPU1/ALU/result_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.851    CPU1/ALU/result_reg[14]_i_5_n_1
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.008 r  CPU1/ALU/result_reg[14]_i_4/CO[1]
                         net (fo=36, routed)          2.203    87.210    CPU1/ALU/data3[14]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.332    87.542 r  CPU1/ALU/result_reg[13]_i_45/O
                         net (fo=1, routed)           0.000    87.542    CPU1/ALU/result_reg[13]_i_45_n_1
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.092 r  CPU1/ALU/result_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.092    CPU1/ALU/result_reg[13]_i_38_n_1
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.206 r  CPU1/ALU/result_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    88.206    CPU1/ALU/result_reg[13]_i_33_n_1
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.320 r  CPU1/ALU/result_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    88.320    CPU1/ALU/result_reg[13]_i_28_n_1
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.434 r  CPU1/ALU/result_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.434    CPU1/ALU/result_reg[13]_i_23_n_1
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.548 r  CPU1/ALU/result_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.548    CPU1/ALU/result_reg[13]_i_18_n_1
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.662 r  CPU1/ALU/result_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    88.662    CPU1/ALU/result_reg[13]_i_13_n_1
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.776 r  CPU1/ALU/result_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    88.776    CPU1/ALU/result_reg[13]_i_8_n_1
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.890 r  CPU1/ALU/result_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.890    CPU1/ALU/result_reg[13]_i_5_n_1
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.047 r  CPU1/ALU/result_reg[13]_i_4/CO[1]
                         net (fo=36, routed)          2.099    91.146    CPU1/ALU/data3[13]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    91.475 r  CPU1/ALU/result_reg[12]_i_48/O
                         net (fo=1, routed)           0.000    91.475    CPU1/ALU/result_reg[12]_i_48_n_1
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    91.876 r  CPU1/ALU/result_reg[12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    91.876    CPU1/ALU/result_reg[12]_i_43_n_1
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.990 r  CPU1/ALU/result_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.990    CPU1/ALU/result_reg[12]_i_38_n_1
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.104 r  CPU1/ALU/result_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    92.104    CPU1/ALU/result_reg[12]_i_33_n_1
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.218 r  CPU1/ALU/result_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    92.218    CPU1/ALU/result_reg[12]_i_28_n_1
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.332 r  CPU1/ALU/result_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.332    CPU1/ALU/result_reg[12]_i_23_n_1
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.446 r  CPU1/ALU/result_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.446    CPU1/ALU/result_reg[12]_i_18_n_1
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.560 r  CPU1/ALU/result_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.560    CPU1/ALU/result_reg[12]_i_13_n_1
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.674 r  CPU1/ALU/result_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.674    CPU1/ALU/result_reg[12]_i_10_n_1
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.831 r  CPU1/ALU/result_reg[12]_i_9/CO[1]
                         net (fo=36, routed)          2.230    95.061    CPU1/ALU/data3[12]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.329    95.390 r  CPU1/ALU/result_reg[11]_i_55/O
                         net (fo=1, routed)           0.000    95.390    CPU1/ALU/result_reg[11]_i_55_n_1
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.923 r  CPU1/ALU/result_reg[11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    95.923    CPU1/ALU/result_reg[11]_i_48_n_1
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.040 r  CPU1/ALU/result_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.040    CPU1/ALU/result_reg[11]_i_43_n_1
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.157 r  CPU1/ALU/result_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    96.157    CPU1/ALU/result_reg[11]_i_38_n_1
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.274 r  CPU1/ALU/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.274    CPU1/ALU/result_reg[11]_i_33_n_1
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.391 r  CPU1/ALU/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.391    CPU1/ALU/result_reg[11]_i_28_n_1
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.508 r  CPU1/ALU/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    96.508    CPU1/ALU/result_reg[11]_i_23_n_1
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.625 r  CPU1/ALU/result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    96.625    CPU1/ALU/result_reg[11]_i_18_n_1
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.742 r  CPU1/ALU/result_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    96.742    CPU1/ALU/result_reg[11]_i_7_n_1
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.899 r  CPU1/ALU/result_reg[11]_i_4/CO[1]
                         net (fo=36, routed)          2.085    98.984    CPU1/ALU/data3[11]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.332    99.316 r  CPU1/ALU/result_reg[10]_i_45/O
                         net (fo=1, routed)           0.000    99.316    CPU1/ALU/result_reg[10]_i_45_n_1
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.866 r  CPU1/ALU/result_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.866    CPU1/ALU/result_reg[10]_i_38_n_1
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.980 r  CPU1/ALU/result_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.980    CPU1/ALU/result_reg[10]_i_33_n_1
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.094 r  CPU1/ALU/result_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000   100.094    CPU1/ALU/result_reg[10]_i_28_n_1
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.208 r  CPU1/ALU/result_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000   100.208    CPU1/ALU/result_reg[10]_i_23_n_1
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.322 r  CPU1/ALU/result_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.322    CPU1/ALU/result_reg[10]_i_18_n_1
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.436 r  CPU1/ALU/result_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000   100.436    CPU1/ALU/result_reg[10]_i_13_n_1
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.550 r  CPU1/ALU/result_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000   100.550    CPU1/ALU/result_reg[10]_i_8_n_1
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.664 r  CPU1/ALU/result_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000   100.664    CPU1/ALU/result_reg[10]_i_5_n_1
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.821 r  CPU1/ALU/result_reg[10]_i_4/CO[1]
                         net (fo=36, routed)          1.597   102.418    CPU1/ALU/data3[10]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329   102.747 r  CPU1/ALU/result_reg[9]_i_45/O
                         net (fo=1, routed)           0.000   102.747    CPU1/ALU/result_reg[9]_i_45_n_1
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.297 r  CPU1/ALU/result_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000   103.297    CPU1/ALU/result_reg[9]_i_38_n_1
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.411 r  CPU1/ALU/result_reg[9]_i_33/CO[3]
                         net (fo=1, routed)           0.000   103.411    CPU1/ALU/result_reg[9]_i_33_n_1
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.525 r  CPU1/ALU/result_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.525    CPU1/ALU/result_reg[9]_i_28_n_1
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.639 r  CPU1/ALU/result_reg[9]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.639    CPU1/ALU/result_reg[9]_i_23_n_1
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.753 r  CPU1/ALU/result_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000   103.753    CPU1/ALU/result_reg[9]_i_18_n_1
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.867 r  CPU1/ALU/result_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000   103.867    CPU1/ALU/result_reg[9]_i_13_n_1
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.981 r  CPU1/ALU/result_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000   103.981    CPU1/ALU/result_reg[9]_i_8_n_1
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.095 r  CPU1/ALU/result_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000   104.095    CPU1/ALU/result_reg[9]_i_5_n_1
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.252 r  CPU1/ALU/result_reg[9]_i_4/CO[1]
                         net (fo=36, routed)          2.203   106.455    CPU1/ALU/data3[9]
    SLICE_X39Y5          LUT3 (Prop_lut3_I0_O)        0.329   106.784 r  CPU1/ALU/result_reg[8]_i_50/O
                         net (fo=1, routed)           0.000   106.784    CPU1/ALU/result_reg[8]_i_50_n_1
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.334 r  CPU1/ALU/result_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000   107.334    CPU1/ALU/result_reg[8]_i_43_n_1
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.448 r  CPU1/ALU/result_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000   107.448    CPU1/ALU/result_reg[8]_i_38_n_1
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.562 r  CPU1/ALU/result_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000   107.562    CPU1/ALU/result_reg[8]_i_33_n_1
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.676 r  CPU1/ALU/result_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000   107.676    CPU1/ALU/result_reg[8]_i_28_n_1
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.790 r  CPU1/ALU/result_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000   107.790    CPU1/ALU/result_reg[8]_i_23_n_1
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.904 r  CPU1/ALU/result_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000   107.904    CPU1/ALU/result_reg[8]_i_18_n_1
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.018 r  CPU1/ALU/result_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000   108.018    CPU1/ALU/result_reg[8]_i_13_n_1
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.132 r  CPU1/ALU/result_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000   108.132    CPU1/ALU/result_reg[8]_i_10_n_1
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.289 r  CPU1/ALU/result_reg[8]_i_9/CO[1]
                         net (fo=36, routed)          1.419   109.708    CPU1/ALU/data3[8]
    SLICE_X38Y5          LUT3 (Prop_lut3_I0_O)        0.329   110.037 r  CPU1/ALU/result_reg[7]_i_55/O
                         net (fo=1, routed)           0.000   110.037    CPU1/ALU/result_reg[7]_i_55_n_1
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.570 r  CPU1/ALU/result_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000   110.570    CPU1/ALU/result_reg[7]_i_48_n_1
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.687 r  CPU1/ALU/result_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000   110.687    CPU1/ALU/result_reg[7]_i_43_n_1
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.804 r  CPU1/ALU/result_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   110.804    CPU1/ALU/result_reg[7]_i_38_n_1
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.921 r  CPU1/ALU/result_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000   110.921    CPU1/ALU/result_reg[7]_i_33_n_1
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.038 r  CPU1/ALU/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000   111.038    CPU1/ALU/result_reg[7]_i_28_n_1
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.155 r  CPU1/ALU/result_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000   111.155    CPU1/ALU/result_reg[7]_i_23_n_1
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.272 r  CPU1/ALU/result_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000   111.272    CPU1/ALU/result_reg[7]_i_18_n_1
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.389 r  CPU1/ALU/result_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000   111.389    CPU1/ALU/result_reg[7]_i_7_n_1
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.546 r  CPU1/ALU/result_reg[7]_i_4/CO[1]
                         net (fo=36, routed)          2.367   113.913    CPU1/ALU/data3[7]
    SLICE_X37Y5          LUT3 (Prop_lut3_I0_O)        0.332   114.245 r  CPU1/ALU/result_reg[6]_i_43/O
                         net (fo=1, routed)           0.000   114.245    CPU1/ALU/result_reg[6]_i_43_n_1
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.646 r  CPU1/ALU/result_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000   114.646    CPU1/ALU/result_reg[6]_i_38_n_1
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.760 r  CPU1/ALU/result_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000   114.760    CPU1/ALU/result_reg[6]_i_33_n_1
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.874 r  CPU1/ALU/result_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000   114.874    CPU1/ALU/result_reg[6]_i_28_n_1
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.988 r  CPU1/ALU/result_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000   114.988    CPU1/ALU/result_reg[6]_i_23_n_1
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.102 r  CPU1/ALU/result_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000   115.102    CPU1/ALU/result_reg[6]_i_18_n_1
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.216 r  CPU1/ALU/result_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000   115.216    CPU1/ALU/result_reg[6]_i_13_n_1
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.330 r  CPU1/ALU/result_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000   115.330    CPU1/ALU/result_reg[6]_i_8_n_1
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.444 r  CPU1/ALU/result_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000   115.444    CPU1/ALU/result_reg[6]_i_5_n_1
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.601 r  CPU1/ALU/result_reg[6]_i_4/CO[1]
                         net (fo=36, routed)          2.105   117.706    CPU1/ALU/data3[6]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.329   118.035 r  CPU1/ALU/result_reg[5]_i_45/O
                         net (fo=1, routed)           0.000   118.035    CPU1/ALU/result_reg[5]_i_45_n_1
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   118.585 r  CPU1/ALU/result_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000   118.585    CPU1/ALU/result_reg[5]_i_38_n_1
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.699 r  CPU1/ALU/result_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000   118.699    CPU1/ALU/result_reg[5]_i_33_n_1
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.813 r  CPU1/ALU/result_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000   118.813    CPU1/ALU/result_reg[5]_i_28_n_1
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.927 r  CPU1/ALU/result_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000   118.927    CPU1/ALU/result_reg[5]_i_23_n_1
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.041 r  CPU1/ALU/result_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000   119.041    CPU1/ALU/result_reg[5]_i_18_n_1
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.155 r  CPU1/ALU/result_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000   119.155    CPU1/ALU/result_reg[5]_i_13_n_1
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.269 r  CPU1/ALU/result_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000   119.269    CPU1/ALU/result_reg[5]_i_8_n_1
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.383 r  CPU1/ALU/result_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000   119.383    CPU1/ALU/result_reg[5]_i_5_n_1
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   119.540 r  CPU1/ALU/result_reg[5]_i_4/CO[1]
                         net (fo=36, routed)          2.238   121.777    CPU1/ALU/data3[5]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.329   122.106 r  CPU1/ALU/result_reg[4]_i_47/O
                         net (fo=1, routed)           0.000   122.106    CPU1/ALU/result_reg[4]_i_47_n_1
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   122.639 r  CPU1/ALU/result_reg[4]_i_39/CO[3]
                         net (fo=1, routed)           0.000   122.639    CPU1/ALU/result_reg[4]_i_39_n_1
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.756 r  CPU1/ALU/result_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000   122.756    CPU1/ALU/result_reg[4]_i_34_n_1
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.873 r  CPU1/ALU/result_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000   122.873    CPU1/ALU/result_reg[4]_i_29_n_1
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.990 r  CPU1/ALU/result_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000   122.990    CPU1/ALU/result_reg[4]_i_24_n_1
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.107 r  CPU1/ALU/result_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000   123.107    CPU1/ALU/result_reg[4]_i_19_n_1
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.224 r  CPU1/ALU/result_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000   123.224    CPU1/ALU/result_reg[4]_i_14_n_1
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.341 r  CPU1/ALU/result_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000   123.341    CPU1/ALU/result_reg[4]_i_11_n_1
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.498 r  CPU1/ALU/result_reg[4]_i_10/CO[1]
                         net (fo=36, routed)          2.410   125.909    CPU1/ALU/data3[4]
    SLICE_X29Y5          LUT3 (Prop_lut3_I0_O)        0.332   126.241 r  CPU1/ALU/result_reg[3]_i_53/O
                         net (fo=1, routed)           0.000   126.241    CPU1/ALU/result_reg[3]_i_53_n_1
    SLICE_X29Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.642 r  CPU1/ALU/result_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000   126.642    CPU1/ALU/result_reg[3]_i_48_n_1
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.756 r  CPU1/ALU/result_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000   126.756    CPU1/ALU/result_reg[3]_i_43_n_1
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.870 r  CPU1/ALU/result_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000   126.870    CPU1/ALU/result_reg[3]_i_38_n_1
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.984 r  CPU1/ALU/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000   126.984    CPU1/ALU/result_reg[3]_i_33_n_1
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.098 r  CPU1/ALU/result_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000   127.098    CPU1/ALU/result_reg[3]_i_28_n_1
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.212 r  CPU1/ALU/result_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000   127.212    CPU1/ALU/result_reg[3]_i_23_n_1
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.326 r  CPU1/ALU/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000   127.326    CPU1/ALU/result_reg[3]_i_18_n_1
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.440 r  CPU1/ALU/result_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000   127.440    CPU1/ALU/result_reg[3]_i_7_n_1
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   127.597 r  CPU1/ALU/result_reg[3]_i_4/CO[1]
                         net (fo=36, routed)          2.476   130.072    CPU1/instruction_memory/data3[3]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.329   130.401 r  CPU1/instruction_memory/result_reg[3]_i_3/O
                         net (fo=1, routed)           1.052   131.453    CPU1/instruction_memory/result_reg[3]_i_3_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I4_O)        0.124   131.577 r  CPU1/instruction_memory/result_reg[3]_i_1/O
                         net (fo=1, routed)           0.331   131.908    CPU1/ALU/D[3]
    SLICE_X45Y4          LDCE                                         r  CPU1/ALU/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/ALU/result_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        123.286ns  (logic 51.425ns (41.712%)  route 71.861ns (58.288%))
  Logic Levels:           280  (CARRY4=248 LUT1=1 LUT3=27 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.612     5.133    CPU1/instruction_memory/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[2])
                                                      0.882     6.015 r  CPU1/instruction_memory/instruction_memory_reg/DOBDO[2]
                         net (fo=65, routed)          3.764     9.778    CPU1/instruction_memory/DOBDO[2]
    SLICE_X31Y10         MUXF7 (Prop_muxf7_S_O)       0.276    10.054 f  CPU1/instruction_memory/result0_i_108/O
                         net (fo=1, routed)           0.000    10.054    CPU1/instruction_memory/result0_i_108_n_1
    SLICE_X31Y10         MUXF8 (Prop_muxf8_I1_O)      0.094    10.148 f  CPU1/instruction_memory/result0_i_23/O
                         net (fo=38, routed)          5.471    15.620    CPU1/ALU/result0__0_7
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.316    15.936 r  CPU1/ALU/result_reg[31]_i_77/O
                         net (fo=1, routed)           0.000    15.936    CPU1/ALU/result_reg[31]_i_77_n_1
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.469 r  CPU1/ALU/result_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    16.469    CPU1/ALU/result_reg[31]_i_61_n_1
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.586 r  CPU1/ALU/result_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.586    CPU1/ALU/result_reg[31]_i_52_n_1
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.703 r  CPU1/ALU/result_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.703    CPU1/ALU/result_reg[31]_i_43_n_1
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.820 r  CPU1/ALU/result_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.820    CPU1/ALU/result_reg[31]_i_34_n_1
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.937 r  CPU1/ALU/result_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.937    CPU1/ALU/result_reg[31]_i_25_n_1
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.054 r  CPU1/ALU/result_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.054    CPU1/ALU/result_reg[31]_i_12_n_1
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.308 r  CPU1/ALU/result_reg[31]_i_8/CO[0]
                         net (fo=36, routed)          1.762    19.070    CPU1/ALU/data3[31]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.367    19.437 r  CPU1/ALU/result_reg[30]_i_43/O
                         net (fo=1, routed)           0.000    19.437    CPU1/ALU/result_reg[30]_i_43_n_1
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.838 r  CPU1/ALU/result_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    19.838    CPU1/ALU/result_reg[30]_i_38_n_1
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.952 r  CPU1/ALU/result_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.952    CPU1/ALU/result_reg[30]_i_33_n_1
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.066 r  CPU1/ALU/result_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.066    CPU1/ALU/result_reg[30]_i_28_n_1
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.180 r  CPU1/ALU/result_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.180    CPU1/ALU/result_reg[30]_i_23_n_1
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.294 r  CPU1/ALU/result_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.294    CPU1/ALU/result_reg[30]_i_18_n_1
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.408 r  CPU1/ALU/result_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.408    CPU1/ALU/result_reg[30]_i_13_n_1
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.522 r  CPU1/ALU/result_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.522    CPU1/ALU/result_reg[30]_i_8_n_1
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.636 r  CPU1/ALU/result_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.636    CPU1/ALU/result_reg[30]_i_5_n_1
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.793 r  CPU1/ALU/result_reg[30]_i_4/CO[1]
                         net (fo=36, routed)          2.260    23.053    CPU1/ALU/data3[30]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    23.382 r  CPU1/ALU/result_reg[29]_i_44/O
                         net (fo=1, routed)           0.000    23.382    CPU1/ALU/result_reg[29]_i_44_n_1
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.780 r  CPU1/ALU/result_reg[29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.780    CPU1/ALU/result_reg[29]_i_38_n_1
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.894 r  CPU1/ALU/result_reg[29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.894    CPU1/ALU/result_reg[29]_i_33_n_1
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.008 r  CPU1/ALU/result_reg[29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.008    CPU1/ALU/result_reg[29]_i_28_n_1
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.122 r  CPU1/ALU/result_reg[29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.122    CPU1/ALU/result_reg[29]_i_23_n_1
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.236 r  CPU1/ALU/result_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.236    CPU1/ALU/result_reg[29]_i_18_n_1
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.350 r  CPU1/ALU/result_reg[29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.350    CPU1/ALU/result_reg[29]_i_13_n_1
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.464 r  CPU1/ALU/result_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.464    CPU1/ALU/result_reg[29]_i_8_n_1
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.578 r  CPU1/ALU/result_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.578    CPU1/ALU/result_reg[29]_i_5_n_1
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.735 r  CPU1/ALU/result_reg[29]_i_4/CO[1]
                         net (fo=36, routed)          2.164    26.899    CPU1/ALU/data3[29]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.228 r  CPU1/ALU/result_reg[28]_i_50/O
                         net (fo=1, routed)           0.000    27.228    CPU1/ALU/result_reg[28]_i_50_n_1
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.778 r  CPU1/ALU/result_reg[28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.778    CPU1/ALU/result_reg[28]_i_43_n_1
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.892 r  CPU1/ALU/result_reg[28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.892    CPU1/ALU/result_reg[28]_i_38_n_1
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.006 r  CPU1/ALU/result_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.006    CPU1/ALU/result_reg[28]_i_33_n_1
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.120 r  CPU1/ALU/result_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.120    CPU1/ALU/result_reg[28]_i_28_n_1
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.234 r  CPU1/ALU/result_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.234    CPU1/ALU/result_reg[28]_i_23_n_1
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.348 r  CPU1/ALU/result_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.348    CPU1/ALU/result_reg[28]_i_18_n_1
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.462 r  CPU1/ALU/result_reg[28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.462    CPU1/ALU/result_reg[28]_i_13_n_1
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.576 r  CPU1/ALU/result_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.576    CPU1/ALU/result_reg[28]_i_10_n_1
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.733 r  CPU1/ALU/result_reg[28]_i_9/CO[1]
                         net (fo=36, routed)          2.219    30.952    CPU1/ALU/data3[28]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    31.281 r  CPU1/ALU/result_reg[27]_i_60/O
                         net (fo=1, routed)           0.000    31.281    CPU1/ALU/result_reg[27]_i_60_n_1
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.814 r  CPU1/ALU/result_reg[27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.814    CPU1/ALU/result_reg[27]_i_53_n_1
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.931 r  CPU1/ALU/result_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.931    CPU1/ALU/result_reg[27]_i_48_n_1
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.048 r  CPU1/ALU/result_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.048    CPU1/ALU/result_reg[27]_i_43_n_1
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.165 r  CPU1/ALU/result_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.165    CPU1/ALU/result_reg[27]_i_38_n_1
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.282 r  CPU1/ALU/result_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.282    CPU1/ALU/result_reg[27]_i_33_n_1
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.399 r  CPU1/ALU/result_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.399    CPU1/ALU/result_reg[27]_i_28_n_1
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.516 r  CPU1/ALU/result_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.516    CPU1/ALU/result_reg[27]_i_23_n_1
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.633 r  CPU1/ALU/result_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.633    CPU1/ALU/result_reg[27]_i_8_n_1
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.790 r  CPU1/ALU/result_reg[27]_i_4/CO[1]
                         net (fo=36, routed)          1.797    34.587    CPU1/ALU/data3[27]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    34.919 r  CPU1/ALU/result_reg[26]_i_45/O
                         net (fo=1, routed)           0.000    34.919    CPU1/ALU/result_reg[26]_i_45_n_1
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.469 r  CPU1/ALU/result_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.469    CPU1/ALU/result_reg[26]_i_38_n_1
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.583 r  CPU1/ALU/result_reg[26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.583    CPU1/ALU/result_reg[26]_i_33_n_1
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.697 r  CPU1/ALU/result_reg[26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.697    CPU1/ALU/result_reg[26]_i_28_n_1
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.811 r  CPU1/ALU/result_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.811    CPU1/ALU/result_reg[26]_i_23_n_1
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.925 r  CPU1/ALU/result_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.925    CPU1/ALU/result_reg[26]_i_18_n_1
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.039 r  CPU1/ALU/result_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.039    CPU1/ALU/result_reg[26]_i_13_n_1
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.153 r  CPU1/ALU/result_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.153    CPU1/ALU/result_reg[26]_i_8_n_1
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.267 r  CPU1/ALU/result_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.267    CPU1/ALU/result_reg[26]_i_5_n_1
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.424 r  CPU1/ALU/result_reg[26]_i_4/CO[1]
                         net (fo=36, routed)          2.295    38.719    CPU1/ALU/data3[26]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.329    39.048 r  CPU1/ALU/result_reg[25]_i_43/O
                         net (fo=1, routed)           0.000    39.048    CPU1/ALU/result_reg[25]_i_43_n_1
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.449 r  CPU1/ALU/result_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.449    CPU1/ALU/result_reg[25]_i_38_n_1
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.563 r  CPU1/ALU/result_reg[25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.563    CPU1/ALU/result_reg[25]_i_33_n_1
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.677 r  CPU1/ALU/result_reg[25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.677    CPU1/ALU/result_reg[25]_i_28_n_1
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.791 r  CPU1/ALU/result_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.791    CPU1/ALU/result_reg[25]_i_23_n_1
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.905 r  CPU1/ALU/result_reg[25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.905    CPU1/ALU/result_reg[25]_i_18_n_1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.019 r  CPU1/ALU/result_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.019    CPU1/ALU/result_reg[25]_i_13_n_1
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.133 r  CPU1/ALU/result_reg[25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.133    CPU1/ALU/result_reg[25]_i_8_n_1
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.247 r  CPU1/ALU/result_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.247    CPU1/ALU/result_reg[25]_i_5_n_1
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.404 r  CPU1/ALU/result_reg[25]_i_4/CO[1]
                         net (fo=36, routed)          2.090    42.494    CPU1/ALU/data3[25]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    42.823 r  CPU1/ALU/result_reg[24]_i_48/O
                         net (fo=1, routed)           0.000    42.823    CPU1/ALU/result_reg[24]_i_48_n_1
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    43.199 r  CPU1/ALU/result_reg[24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.199    CPU1/ALU/result_reg[24]_i_43_n_1
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.316 r  CPU1/ALU/result_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.316    CPU1/ALU/result_reg[24]_i_38_n_1
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.433 r  CPU1/ALU/result_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    43.433    CPU1/ALU/result_reg[24]_i_33_n_1
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.550 r  CPU1/ALU/result_reg[24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.550    CPU1/ALU/result_reg[24]_i_28_n_1
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.667 r  CPU1/ALU/result_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.667    CPU1/ALU/result_reg[24]_i_23_n_1
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.784 r  CPU1/ALU/result_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    43.784    CPU1/ALU/result_reg[24]_i_18_n_1
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.901 r  CPU1/ALU/result_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    43.901    CPU1/ALU/result_reg[24]_i_13_n_1
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.018 r  CPU1/ALU/result_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.018    CPU1/ALU/result_reg[24]_i_10_n_1
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.175 r  CPU1/ALU/result_reg[24]_i_9/CO[1]
                         net (fo=36, routed)          2.322    46.496    CPU1/ALU/data3[24]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    46.828 r  CPU1/ALU/result_reg[23]_i_60/O
                         net (fo=1, routed)           0.000    46.828    CPU1/ALU/result_reg[23]_i_60_n_1
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.378 r  CPU1/ALU/result_reg[23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.378    CPU1/ALU/result_reg[23]_i_53_n_1
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.492 r  CPU1/ALU/result_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.492    CPU1/ALU/result_reg[23]_i_48_n_1
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.606 r  CPU1/ALU/result_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.606    CPU1/ALU/result_reg[23]_i_43_n_1
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.720 r  CPU1/ALU/result_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.720    CPU1/ALU/result_reg[23]_i_38_n_1
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.834 r  CPU1/ALU/result_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.834    CPU1/ALU/result_reg[23]_i_33_n_1
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.948 r  CPU1/ALU/result_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.948    CPU1/ALU/result_reg[23]_i_28_n_1
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.062 r  CPU1/ALU/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.062    CPU1/ALU/result_reg[23]_i_23_n_1
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.176 r  CPU1/ALU/result_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    48.176    CPU1/ALU/result_reg[23]_i_8_n_1
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.333 r  CPU1/ALU/result_reg[23]_i_4/CO[1]
                         net (fo=36, routed)          2.435    50.769    CPU1/ALU/data3[23]
    SLICE_X55Y13         LUT3 (Prop_lut3_I0_O)        0.329    51.098 r  CPU1/ALU/result_reg[22]_i_45/O
                         net (fo=1, routed)           0.000    51.098    CPU1/ALU/result_reg[22]_i_45_n_1
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.648 r  CPU1/ALU/result_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.648    CPU1/ALU/result_reg[22]_i_38_n_1
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.762 r  CPU1/ALU/result_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.762    CPU1/ALU/result_reg[22]_i_33_n_1
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.876 r  CPU1/ALU/result_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.876    CPU1/ALU/result_reg[22]_i_28_n_1
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.990 r  CPU1/ALU/result_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.990    CPU1/ALU/result_reg[22]_i_23_n_1
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.104 r  CPU1/ALU/result_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.104    CPU1/ALU/result_reg[22]_i_18_n_1
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.218 r  CPU1/ALU/result_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.218    CPU1/ALU/result_reg[22]_i_13_n_1
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.332 r  CPU1/ALU/result_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.332    CPU1/ALU/result_reg[22]_i_8_n_1
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.446 r  CPU1/ALU/result_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.446    CPU1/ALU/result_reg[22]_i_5_n_1
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.603 r  CPU1/ALU/result_reg[22]_i_4/CO[1]
                         net (fo=36, routed)          2.238    54.841    CPU1/ALU/data3[22]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.329    55.170 r  CPU1/ALU/result_reg[21]_i_45/O
                         net (fo=1, routed)           0.000    55.170    CPU1/ALU/result_reg[21]_i_45_n_1
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.703 r  CPU1/ALU/result_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.703    CPU1/ALU/result_reg[21]_i_38_n_1
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.820 r  CPU1/ALU/result_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.820    CPU1/ALU/result_reg[21]_i_33_n_1
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.937 r  CPU1/ALU/result_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.937    CPU1/ALU/result_reg[21]_i_28_n_1
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.054 r  CPU1/ALU/result_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.054    CPU1/ALU/result_reg[21]_i_23_n_1
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.171 r  CPU1/ALU/result_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.171    CPU1/ALU/result_reg[21]_i_18_n_1
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.288 r  CPU1/ALU/result_reg[21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.288    CPU1/ALU/result_reg[21]_i_13_n_1
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.405 r  CPU1/ALU/result_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.405    CPU1/ALU/result_reg[21]_i_8_n_1
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.522 r  CPU1/ALU/result_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.522    CPU1/ALU/result_reg[21]_i_5_n_1
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.679 r  CPU1/ALU/result_reg[21]_i_4/CO[1]
                         net (fo=36, routed)          2.862    59.541    CPU1/ALU/data3[21]
    SLICE_X57Y11         LUT3 (Prop_lut3_I0_O)        0.332    59.873 r  CPU1/ALU/result_reg[20]_i_48/O
                         net (fo=1, routed)           0.000    59.873    CPU1/ALU/result_reg[20]_i_48_n_1
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.274 r  CPU1/ALU/result_reg[20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    60.274    CPU1/ALU/result_reg[20]_i_43_n_1
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.388 r  CPU1/ALU/result_reg[20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    60.388    CPU1/ALU/result_reg[20]_i_38_n_1
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.502 r  CPU1/ALU/result_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    60.502    CPU1/ALU/result_reg[20]_i_33_n_1
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.616 r  CPU1/ALU/result_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    60.616    CPU1/ALU/result_reg[20]_i_28_n_1
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.730 r  CPU1/ALU/result_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    60.730    CPU1/ALU/result_reg[20]_i_23_n_1
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.844 r  CPU1/ALU/result_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    60.844    CPU1/ALU/result_reg[20]_i_18_n_1
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.958 r  CPU1/ALU/result_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.958    CPU1/ALU/result_reg[20]_i_13_n_1
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.072 r  CPU1/ALU/result_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.072    CPU1/ALU/result_reg[20]_i_10_n_1
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.229 r  CPU1/ALU/result_reg[20]_i_9/CO[1]
                         net (fo=36, routed)          1.885    63.114    CPU1/ALU/data3[20]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    63.443 r  CPU1/ALU/result_reg[19]_i_59/O
                         net (fo=1, routed)           0.000    63.443    CPU1/ALU/result_reg[19]_i_59_n_1
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.976 r  CPU1/ALU/result_reg[19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.976    CPU1/ALU/result_reg[19]_i_52_n_1
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.093 r  CPU1/ALU/result_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.093    CPU1/ALU/result_reg[19]_i_47_n_1
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.210 r  CPU1/ALU/result_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.210    CPU1/ALU/result_reg[19]_i_42_n_1
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.327 r  CPU1/ALU/result_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.327    CPU1/ALU/result_reg[19]_i_37_n_1
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.444 r  CPU1/ALU/result_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.444    CPU1/ALU/result_reg[19]_i_32_n_1
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.561 r  CPU1/ALU/result_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.561    CPU1/ALU/result_reg[19]_i_27_n_1
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.678 r  CPU1/ALU/result_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.678    CPU1/ALU/result_reg[19]_i_22_n_1
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.795 r  CPU1/ALU/result_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.795    CPU1/ALU/result_reg[19]_i_8_n_1
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.952 r  CPU1/ALU/result_reg[19]_i_4/CO[1]
                         net (fo=36, routed)          2.382    67.334    CPU1/ALU/data3[19]
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.332    67.666 r  CPU1/ALU/result_reg[18]_i_45/O
                         net (fo=1, routed)           0.000    67.666    CPU1/ALU/result_reg[18]_i_45_n_1
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.199 r  CPU1/ALU/result_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.199    CPU1/ALU/result_reg[18]_i_38_n_1
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.316 r  CPU1/ALU/result_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.316    CPU1/ALU/result_reg[18]_i_33_n_1
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.433 r  CPU1/ALU/result_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.433    CPU1/ALU/result_reg[18]_i_28_n_1
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.550 r  CPU1/ALU/result_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.550    CPU1/ALU/result_reg[18]_i_23_n_1
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.667 r  CPU1/ALU/result_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    68.667    CPU1/ALU/result_reg[18]_i_18_n_1
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.784 r  CPU1/ALU/result_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.784    CPU1/ALU/result_reg[18]_i_13_n_1
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.901 r  CPU1/ALU/result_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.901    CPU1/ALU/result_reg[18]_i_8_n_1
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.018 r  CPU1/ALU/result_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.018    CPU1/ALU/result_reg[18]_i_5_n_1
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.175 r  CPU1/ALU/result_reg[18]_i_4/CO[1]
                         net (fo=36, routed)          2.371    71.546    CPU1/ALU/data3[18]
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.332    71.878 r  CPU1/ALU/result_reg[17]_i_45/O
                         net (fo=1, routed)           0.000    71.878    CPU1/ALU/result_reg[17]_i_45_n_1
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.428 r  CPU1/ALU/result_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.428    CPU1/ALU/result_reg[17]_i_38_n_1
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.542 r  CPU1/ALU/result_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.542    CPU1/ALU/result_reg[17]_i_33_n_1
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.656 r  CPU1/ALU/result_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.656    CPU1/ALU/result_reg[17]_i_28_n_1
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.770 r  CPU1/ALU/result_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.770    CPU1/ALU/result_reg[17]_i_23_n_1
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.884 r  CPU1/ALU/result_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.884    CPU1/ALU/result_reg[17]_i_18_n_1
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.998 r  CPU1/ALU/result_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    72.998    CPU1/ALU/result_reg[17]_i_13_n_1
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.112 r  CPU1/ALU/result_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.112    CPU1/ALU/result_reg[17]_i_8_n_1
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.226 r  CPU1/ALU/result_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.226    CPU1/ALU/result_reg[17]_i_5_n_1
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.383 r  CPU1/ALU/result_reg[17]_i_4/CO[1]
                         net (fo=36, routed)          2.341    75.724    CPU1/ALU/data3[17]
    SLICE_X52Y2          LUT3 (Prop_lut3_I0_O)        0.329    76.053 r  CPU1/ALU/result_reg[16]_i_48/O
                         net (fo=1, routed)           0.000    76.053    CPU1/ALU/result_reg[16]_i_48_n_1
    SLICE_X52Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    76.429 r  CPU1/ALU/result_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.429    CPU1/ALU/result_reg[16]_i_43_n_1
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.546 r  CPU1/ALU/result_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.546    CPU1/ALU/result_reg[16]_i_38_n_1
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.663 r  CPU1/ALU/result_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.663    CPU1/ALU/result_reg[16]_i_33_n_1
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.780 r  CPU1/ALU/result_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.780    CPU1/ALU/result_reg[16]_i_28_n_1
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.897 r  CPU1/ALU/result_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.897    CPU1/ALU/result_reg[16]_i_23_n_1
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.014 r  CPU1/ALU/result_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    77.014    CPU1/ALU/result_reg[16]_i_18_n_1
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.131 r  CPU1/ALU/result_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.131    CPU1/ALU/result_reg[16]_i_13_n_1
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.248 r  CPU1/ALU/result_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.248    CPU1/ALU/result_reg[16]_i_10_n_1
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.405 r  CPU1/ALU/result_reg[16]_i_9/CO[1]
                         net (fo=36, routed)          2.226    79.631    CPU1/ALU/data3[16]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.332    79.963 r  CPU1/ALU/result_reg[15]_i_50/O
                         net (fo=1, routed)           0.000    79.963    CPU1/ALU/result_reg[15]_i_50_n_1
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    80.361 r  CPU1/ALU/result_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    80.361    CPU1/ALU/result_reg[15]_i_43_n_1
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.475 r  CPU1/ALU/result_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    80.475    CPU1/ALU/result_reg[15]_i_38_n_1
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.589 r  CPU1/ALU/result_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.589    CPU1/ALU/result_reg[15]_i_33_n_1
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.703 r  CPU1/ALU/result_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    80.703    CPU1/ALU/result_reg[15]_i_28_n_1
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.817 r  CPU1/ALU/result_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.817    CPU1/ALU/result_reg[15]_i_23_n_1
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.931 r  CPU1/ALU/result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.931    CPU1/ALU/result_reg[15]_i_18_n_1
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.045 r  CPU1/ALU/result_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    81.045    CPU1/ALU/result_reg[15]_i_7_n_1
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.202 r  CPU1/ALU/result_reg[15]_i_4/CO[1]
                         net (fo=36, routed)          1.968    83.170    CPU1/ALU/data3[15]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.329    83.499 r  CPU1/ALU/result_reg[14]_i_45/O
                         net (fo=1, routed)           0.000    83.499    CPU1/ALU/result_reg[14]_i_45_n_1
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.032 r  CPU1/ALU/result_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    84.032    CPU1/ALU/result_reg[14]_i_38_n_1
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.149 r  CPU1/ALU/result_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    84.149    CPU1/ALU/result_reg[14]_i_33_n_1
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.266 r  CPU1/ALU/result_reg[14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    84.266    CPU1/ALU/result_reg[14]_i_28_n_1
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.383 r  CPU1/ALU/result_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    84.383    CPU1/ALU/result_reg[14]_i_23_n_1
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.500 r  CPU1/ALU/result_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.500    CPU1/ALU/result_reg[14]_i_18_n_1
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.617 r  CPU1/ALU/result_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    84.617    CPU1/ALU/result_reg[14]_i_13_n_1
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.734 r  CPU1/ALU/result_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    84.734    CPU1/ALU/result_reg[14]_i_8_n_1
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.851 r  CPU1/ALU/result_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.851    CPU1/ALU/result_reg[14]_i_5_n_1
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.008 r  CPU1/ALU/result_reg[14]_i_4/CO[1]
                         net (fo=36, routed)          2.203    87.210    CPU1/ALU/data3[14]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.332    87.542 r  CPU1/ALU/result_reg[13]_i_45/O
                         net (fo=1, routed)           0.000    87.542    CPU1/ALU/result_reg[13]_i_45_n_1
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.092 r  CPU1/ALU/result_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.092    CPU1/ALU/result_reg[13]_i_38_n_1
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.206 r  CPU1/ALU/result_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    88.206    CPU1/ALU/result_reg[13]_i_33_n_1
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.320 r  CPU1/ALU/result_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    88.320    CPU1/ALU/result_reg[13]_i_28_n_1
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.434 r  CPU1/ALU/result_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.434    CPU1/ALU/result_reg[13]_i_23_n_1
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.548 r  CPU1/ALU/result_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.548    CPU1/ALU/result_reg[13]_i_18_n_1
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.662 r  CPU1/ALU/result_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    88.662    CPU1/ALU/result_reg[13]_i_13_n_1
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.776 r  CPU1/ALU/result_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    88.776    CPU1/ALU/result_reg[13]_i_8_n_1
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.890 r  CPU1/ALU/result_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.890    CPU1/ALU/result_reg[13]_i_5_n_1
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.047 r  CPU1/ALU/result_reg[13]_i_4/CO[1]
                         net (fo=36, routed)          2.099    91.146    CPU1/ALU/data3[13]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    91.475 r  CPU1/ALU/result_reg[12]_i_48/O
                         net (fo=1, routed)           0.000    91.475    CPU1/ALU/result_reg[12]_i_48_n_1
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    91.876 r  CPU1/ALU/result_reg[12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    91.876    CPU1/ALU/result_reg[12]_i_43_n_1
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.990 r  CPU1/ALU/result_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.990    CPU1/ALU/result_reg[12]_i_38_n_1
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.104 r  CPU1/ALU/result_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    92.104    CPU1/ALU/result_reg[12]_i_33_n_1
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.218 r  CPU1/ALU/result_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    92.218    CPU1/ALU/result_reg[12]_i_28_n_1
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.332 r  CPU1/ALU/result_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.332    CPU1/ALU/result_reg[12]_i_23_n_1
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.446 r  CPU1/ALU/result_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.446    CPU1/ALU/result_reg[12]_i_18_n_1
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.560 r  CPU1/ALU/result_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.560    CPU1/ALU/result_reg[12]_i_13_n_1
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.674 r  CPU1/ALU/result_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.674    CPU1/ALU/result_reg[12]_i_10_n_1
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.831 r  CPU1/ALU/result_reg[12]_i_9/CO[1]
                         net (fo=36, routed)          2.230    95.061    CPU1/ALU/data3[12]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.329    95.390 r  CPU1/ALU/result_reg[11]_i_55/O
                         net (fo=1, routed)           0.000    95.390    CPU1/ALU/result_reg[11]_i_55_n_1
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.923 r  CPU1/ALU/result_reg[11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    95.923    CPU1/ALU/result_reg[11]_i_48_n_1
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.040 r  CPU1/ALU/result_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.040    CPU1/ALU/result_reg[11]_i_43_n_1
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.157 r  CPU1/ALU/result_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    96.157    CPU1/ALU/result_reg[11]_i_38_n_1
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.274 r  CPU1/ALU/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.274    CPU1/ALU/result_reg[11]_i_33_n_1
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.391 r  CPU1/ALU/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.391    CPU1/ALU/result_reg[11]_i_28_n_1
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.508 r  CPU1/ALU/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    96.508    CPU1/ALU/result_reg[11]_i_23_n_1
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.625 r  CPU1/ALU/result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    96.625    CPU1/ALU/result_reg[11]_i_18_n_1
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.742 r  CPU1/ALU/result_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    96.742    CPU1/ALU/result_reg[11]_i_7_n_1
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.899 r  CPU1/ALU/result_reg[11]_i_4/CO[1]
                         net (fo=36, routed)          2.085    98.984    CPU1/ALU/data3[11]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.332    99.316 r  CPU1/ALU/result_reg[10]_i_45/O
                         net (fo=1, routed)           0.000    99.316    CPU1/ALU/result_reg[10]_i_45_n_1
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.866 r  CPU1/ALU/result_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.866    CPU1/ALU/result_reg[10]_i_38_n_1
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.980 r  CPU1/ALU/result_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.980    CPU1/ALU/result_reg[10]_i_33_n_1
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.094 r  CPU1/ALU/result_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000   100.094    CPU1/ALU/result_reg[10]_i_28_n_1
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.208 r  CPU1/ALU/result_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000   100.208    CPU1/ALU/result_reg[10]_i_23_n_1
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.322 r  CPU1/ALU/result_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.322    CPU1/ALU/result_reg[10]_i_18_n_1
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.436 r  CPU1/ALU/result_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000   100.436    CPU1/ALU/result_reg[10]_i_13_n_1
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.550 r  CPU1/ALU/result_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000   100.550    CPU1/ALU/result_reg[10]_i_8_n_1
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.664 r  CPU1/ALU/result_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000   100.664    CPU1/ALU/result_reg[10]_i_5_n_1
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.821 r  CPU1/ALU/result_reg[10]_i_4/CO[1]
                         net (fo=36, routed)          1.597   102.418    CPU1/ALU/data3[10]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329   102.747 r  CPU1/ALU/result_reg[9]_i_45/O
                         net (fo=1, routed)           0.000   102.747    CPU1/ALU/result_reg[9]_i_45_n_1
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.297 r  CPU1/ALU/result_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000   103.297    CPU1/ALU/result_reg[9]_i_38_n_1
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.411 r  CPU1/ALU/result_reg[9]_i_33/CO[3]
                         net (fo=1, routed)           0.000   103.411    CPU1/ALU/result_reg[9]_i_33_n_1
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.525 r  CPU1/ALU/result_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.525    CPU1/ALU/result_reg[9]_i_28_n_1
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.639 r  CPU1/ALU/result_reg[9]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.639    CPU1/ALU/result_reg[9]_i_23_n_1
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.753 r  CPU1/ALU/result_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000   103.753    CPU1/ALU/result_reg[9]_i_18_n_1
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.867 r  CPU1/ALU/result_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000   103.867    CPU1/ALU/result_reg[9]_i_13_n_1
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.981 r  CPU1/ALU/result_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000   103.981    CPU1/ALU/result_reg[9]_i_8_n_1
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.095 r  CPU1/ALU/result_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000   104.095    CPU1/ALU/result_reg[9]_i_5_n_1
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.252 r  CPU1/ALU/result_reg[9]_i_4/CO[1]
                         net (fo=36, routed)          2.203   106.455    CPU1/ALU/data3[9]
    SLICE_X39Y5          LUT3 (Prop_lut3_I0_O)        0.329   106.784 r  CPU1/ALU/result_reg[8]_i_50/O
                         net (fo=1, routed)           0.000   106.784    CPU1/ALU/result_reg[8]_i_50_n_1
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.334 r  CPU1/ALU/result_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000   107.334    CPU1/ALU/result_reg[8]_i_43_n_1
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.448 r  CPU1/ALU/result_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000   107.448    CPU1/ALU/result_reg[8]_i_38_n_1
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.562 r  CPU1/ALU/result_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000   107.562    CPU1/ALU/result_reg[8]_i_33_n_1
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.676 r  CPU1/ALU/result_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000   107.676    CPU1/ALU/result_reg[8]_i_28_n_1
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.790 r  CPU1/ALU/result_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000   107.790    CPU1/ALU/result_reg[8]_i_23_n_1
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.904 r  CPU1/ALU/result_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000   107.904    CPU1/ALU/result_reg[8]_i_18_n_1
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.018 r  CPU1/ALU/result_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000   108.018    CPU1/ALU/result_reg[8]_i_13_n_1
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.132 r  CPU1/ALU/result_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000   108.132    CPU1/ALU/result_reg[8]_i_10_n_1
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.289 r  CPU1/ALU/result_reg[8]_i_9/CO[1]
                         net (fo=36, routed)          1.419   109.708    CPU1/ALU/data3[8]
    SLICE_X38Y5          LUT3 (Prop_lut3_I0_O)        0.329   110.037 r  CPU1/ALU/result_reg[7]_i_55/O
                         net (fo=1, routed)           0.000   110.037    CPU1/ALU/result_reg[7]_i_55_n_1
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.570 r  CPU1/ALU/result_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000   110.570    CPU1/ALU/result_reg[7]_i_48_n_1
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.687 r  CPU1/ALU/result_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000   110.687    CPU1/ALU/result_reg[7]_i_43_n_1
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.804 r  CPU1/ALU/result_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   110.804    CPU1/ALU/result_reg[7]_i_38_n_1
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.921 r  CPU1/ALU/result_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000   110.921    CPU1/ALU/result_reg[7]_i_33_n_1
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.038 r  CPU1/ALU/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000   111.038    CPU1/ALU/result_reg[7]_i_28_n_1
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.155 r  CPU1/ALU/result_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000   111.155    CPU1/ALU/result_reg[7]_i_23_n_1
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.272 r  CPU1/ALU/result_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000   111.272    CPU1/ALU/result_reg[7]_i_18_n_1
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.389 r  CPU1/ALU/result_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000   111.389    CPU1/ALU/result_reg[7]_i_7_n_1
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.546 r  CPU1/ALU/result_reg[7]_i_4/CO[1]
                         net (fo=36, routed)          2.367   113.913    CPU1/ALU/data3[7]
    SLICE_X37Y5          LUT3 (Prop_lut3_I0_O)        0.332   114.245 r  CPU1/ALU/result_reg[6]_i_43/O
                         net (fo=1, routed)           0.000   114.245    CPU1/ALU/result_reg[6]_i_43_n_1
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.646 r  CPU1/ALU/result_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000   114.646    CPU1/ALU/result_reg[6]_i_38_n_1
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.760 r  CPU1/ALU/result_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000   114.760    CPU1/ALU/result_reg[6]_i_33_n_1
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.874 r  CPU1/ALU/result_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000   114.874    CPU1/ALU/result_reg[6]_i_28_n_1
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.988 r  CPU1/ALU/result_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000   114.988    CPU1/ALU/result_reg[6]_i_23_n_1
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.102 r  CPU1/ALU/result_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000   115.102    CPU1/ALU/result_reg[6]_i_18_n_1
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.216 r  CPU1/ALU/result_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000   115.216    CPU1/ALU/result_reg[6]_i_13_n_1
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.330 r  CPU1/ALU/result_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000   115.330    CPU1/ALU/result_reg[6]_i_8_n_1
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.444 r  CPU1/ALU/result_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000   115.444    CPU1/ALU/result_reg[6]_i_5_n_1
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.601 r  CPU1/ALU/result_reg[6]_i_4/CO[1]
                         net (fo=36, routed)          2.105   117.706    CPU1/ALU/data3[6]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.329   118.035 r  CPU1/ALU/result_reg[5]_i_45/O
                         net (fo=1, routed)           0.000   118.035    CPU1/ALU/result_reg[5]_i_45_n_1
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   118.585 r  CPU1/ALU/result_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000   118.585    CPU1/ALU/result_reg[5]_i_38_n_1
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.699 r  CPU1/ALU/result_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000   118.699    CPU1/ALU/result_reg[5]_i_33_n_1
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.813 r  CPU1/ALU/result_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000   118.813    CPU1/ALU/result_reg[5]_i_28_n_1
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.927 r  CPU1/ALU/result_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000   118.927    CPU1/ALU/result_reg[5]_i_23_n_1
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.041 r  CPU1/ALU/result_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000   119.041    CPU1/ALU/result_reg[5]_i_18_n_1
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.155 r  CPU1/ALU/result_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000   119.155    CPU1/ALU/result_reg[5]_i_13_n_1
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.269 r  CPU1/ALU/result_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000   119.269    CPU1/ALU/result_reg[5]_i_8_n_1
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.383 r  CPU1/ALU/result_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000   119.383    CPU1/ALU/result_reg[5]_i_5_n_1
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   119.540 r  CPU1/ALU/result_reg[5]_i_4/CO[1]
                         net (fo=36, routed)          2.238   121.777    CPU1/ALU/data3[5]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.329   122.106 r  CPU1/ALU/result_reg[4]_i_47/O
                         net (fo=1, routed)           0.000   122.106    CPU1/ALU/result_reg[4]_i_47_n_1
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   122.639 r  CPU1/ALU/result_reg[4]_i_39/CO[3]
                         net (fo=1, routed)           0.000   122.639    CPU1/ALU/result_reg[4]_i_39_n_1
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.756 r  CPU1/ALU/result_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000   122.756    CPU1/ALU/result_reg[4]_i_34_n_1
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.873 r  CPU1/ALU/result_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000   122.873    CPU1/ALU/result_reg[4]_i_29_n_1
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.990 r  CPU1/ALU/result_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000   122.990    CPU1/ALU/result_reg[4]_i_24_n_1
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.107 r  CPU1/ALU/result_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000   123.107    CPU1/ALU/result_reg[4]_i_19_n_1
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.224 r  CPU1/ALU/result_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000   123.224    CPU1/ALU/result_reg[4]_i_14_n_1
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.341 r  CPU1/ALU/result_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000   123.341    CPU1/ALU/result_reg[4]_i_11_n_1
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.498 r  CPU1/ALU/result_reg[4]_i_10/CO[1]
                         net (fo=36, routed)          2.832   126.330    CPU1/instruction_memory/data3[4]
    SLICE_X50Y6          LUT6 (Prop_lut6_I0_O)        0.332   126.662 r  CPU1/instruction_memory/result_reg[4]_i_4/O
                         net (fo=1, routed)           0.833   127.495    CPU1/instruction_memory/result_reg[4]_i_4_n_1
    SLICE_X45Y5          LUT5 (Prop_lut5_I4_O)        0.124   127.619 r  CPU1/instruction_memory/result_reg[4]_i_1/O
                         net (fo=1, routed)           0.799   128.418    CPU1/ALU/D[4]
    SLICE_X47Y5          LDCE                                         r  CPU1/ALU/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/ALU/result_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        119.084ns  (logic 49.701ns (41.736%)  route 69.383ns (58.264%))
  Logic Levels:           271  (CARRY4=240 LUT1=1 LUT3=26 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.612     5.133    CPU1/instruction_memory/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[2])
                                                      0.882     6.015 r  CPU1/instruction_memory/instruction_memory_reg/DOBDO[2]
                         net (fo=65, routed)          3.764     9.778    CPU1/instruction_memory/DOBDO[2]
    SLICE_X31Y10         MUXF7 (Prop_muxf7_S_O)       0.276    10.054 f  CPU1/instruction_memory/result0_i_108/O
                         net (fo=1, routed)           0.000    10.054    CPU1/instruction_memory/result0_i_108_n_1
    SLICE_X31Y10         MUXF8 (Prop_muxf8_I1_O)      0.094    10.148 f  CPU1/instruction_memory/result0_i_23/O
                         net (fo=38, routed)          5.471    15.620    CPU1/ALU/result0__0_7
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.316    15.936 r  CPU1/ALU/result_reg[31]_i_77/O
                         net (fo=1, routed)           0.000    15.936    CPU1/ALU/result_reg[31]_i_77_n_1
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.469 r  CPU1/ALU/result_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    16.469    CPU1/ALU/result_reg[31]_i_61_n_1
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.586 r  CPU1/ALU/result_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.586    CPU1/ALU/result_reg[31]_i_52_n_1
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.703 r  CPU1/ALU/result_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.703    CPU1/ALU/result_reg[31]_i_43_n_1
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.820 r  CPU1/ALU/result_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.820    CPU1/ALU/result_reg[31]_i_34_n_1
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.937 r  CPU1/ALU/result_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.937    CPU1/ALU/result_reg[31]_i_25_n_1
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.054 r  CPU1/ALU/result_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.054    CPU1/ALU/result_reg[31]_i_12_n_1
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.308 r  CPU1/ALU/result_reg[31]_i_8/CO[0]
                         net (fo=36, routed)          1.762    19.070    CPU1/ALU/data3[31]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.367    19.437 r  CPU1/ALU/result_reg[30]_i_43/O
                         net (fo=1, routed)           0.000    19.437    CPU1/ALU/result_reg[30]_i_43_n_1
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.838 r  CPU1/ALU/result_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    19.838    CPU1/ALU/result_reg[30]_i_38_n_1
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.952 r  CPU1/ALU/result_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.952    CPU1/ALU/result_reg[30]_i_33_n_1
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.066 r  CPU1/ALU/result_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.066    CPU1/ALU/result_reg[30]_i_28_n_1
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.180 r  CPU1/ALU/result_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.180    CPU1/ALU/result_reg[30]_i_23_n_1
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.294 r  CPU1/ALU/result_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.294    CPU1/ALU/result_reg[30]_i_18_n_1
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.408 r  CPU1/ALU/result_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.408    CPU1/ALU/result_reg[30]_i_13_n_1
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.522 r  CPU1/ALU/result_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.522    CPU1/ALU/result_reg[30]_i_8_n_1
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.636 r  CPU1/ALU/result_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.636    CPU1/ALU/result_reg[30]_i_5_n_1
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.793 r  CPU1/ALU/result_reg[30]_i_4/CO[1]
                         net (fo=36, routed)          2.260    23.053    CPU1/ALU/data3[30]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    23.382 r  CPU1/ALU/result_reg[29]_i_44/O
                         net (fo=1, routed)           0.000    23.382    CPU1/ALU/result_reg[29]_i_44_n_1
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.780 r  CPU1/ALU/result_reg[29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.780    CPU1/ALU/result_reg[29]_i_38_n_1
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.894 r  CPU1/ALU/result_reg[29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.894    CPU1/ALU/result_reg[29]_i_33_n_1
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.008 r  CPU1/ALU/result_reg[29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.008    CPU1/ALU/result_reg[29]_i_28_n_1
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.122 r  CPU1/ALU/result_reg[29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.122    CPU1/ALU/result_reg[29]_i_23_n_1
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.236 r  CPU1/ALU/result_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.236    CPU1/ALU/result_reg[29]_i_18_n_1
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.350 r  CPU1/ALU/result_reg[29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.350    CPU1/ALU/result_reg[29]_i_13_n_1
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.464 r  CPU1/ALU/result_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.464    CPU1/ALU/result_reg[29]_i_8_n_1
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.578 r  CPU1/ALU/result_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.578    CPU1/ALU/result_reg[29]_i_5_n_1
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.735 r  CPU1/ALU/result_reg[29]_i_4/CO[1]
                         net (fo=36, routed)          2.164    26.899    CPU1/ALU/data3[29]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.228 r  CPU1/ALU/result_reg[28]_i_50/O
                         net (fo=1, routed)           0.000    27.228    CPU1/ALU/result_reg[28]_i_50_n_1
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.778 r  CPU1/ALU/result_reg[28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.778    CPU1/ALU/result_reg[28]_i_43_n_1
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.892 r  CPU1/ALU/result_reg[28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.892    CPU1/ALU/result_reg[28]_i_38_n_1
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.006 r  CPU1/ALU/result_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.006    CPU1/ALU/result_reg[28]_i_33_n_1
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.120 r  CPU1/ALU/result_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.120    CPU1/ALU/result_reg[28]_i_28_n_1
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.234 r  CPU1/ALU/result_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.234    CPU1/ALU/result_reg[28]_i_23_n_1
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.348 r  CPU1/ALU/result_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.348    CPU1/ALU/result_reg[28]_i_18_n_1
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.462 r  CPU1/ALU/result_reg[28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.462    CPU1/ALU/result_reg[28]_i_13_n_1
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.576 r  CPU1/ALU/result_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.576    CPU1/ALU/result_reg[28]_i_10_n_1
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.733 r  CPU1/ALU/result_reg[28]_i_9/CO[1]
                         net (fo=36, routed)          2.219    30.952    CPU1/ALU/data3[28]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    31.281 r  CPU1/ALU/result_reg[27]_i_60/O
                         net (fo=1, routed)           0.000    31.281    CPU1/ALU/result_reg[27]_i_60_n_1
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.814 r  CPU1/ALU/result_reg[27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.814    CPU1/ALU/result_reg[27]_i_53_n_1
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.931 r  CPU1/ALU/result_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.931    CPU1/ALU/result_reg[27]_i_48_n_1
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.048 r  CPU1/ALU/result_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.048    CPU1/ALU/result_reg[27]_i_43_n_1
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.165 r  CPU1/ALU/result_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.165    CPU1/ALU/result_reg[27]_i_38_n_1
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.282 r  CPU1/ALU/result_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.282    CPU1/ALU/result_reg[27]_i_33_n_1
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.399 r  CPU1/ALU/result_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.399    CPU1/ALU/result_reg[27]_i_28_n_1
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.516 r  CPU1/ALU/result_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.516    CPU1/ALU/result_reg[27]_i_23_n_1
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.633 r  CPU1/ALU/result_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.633    CPU1/ALU/result_reg[27]_i_8_n_1
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.790 r  CPU1/ALU/result_reg[27]_i_4/CO[1]
                         net (fo=36, routed)          1.797    34.587    CPU1/ALU/data3[27]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    34.919 r  CPU1/ALU/result_reg[26]_i_45/O
                         net (fo=1, routed)           0.000    34.919    CPU1/ALU/result_reg[26]_i_45_n_1
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.469 r  CPU1/ALU/result_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.469    CPU1/ALU/result_reg[26]_i_38_n_1
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.583 r  CPU1/ALU/result_reg[26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.583    CPU1/ALU/result_reg[26]_i_33_n_1
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.697 r  CPU1/ALU/result_reg[26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.697    CPU1/ALU/result_reg[26]_i_28_n_1
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.811 r  CPU1/ALU/result_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.811    CPU1/ALU/result_reg[26]_i_23_n_1
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.925 r  CPU1/ALU/result_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.925    CPU1/ALU/result_reg[26]_i_18_n_1
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.039 r  CPU1/ALU/result_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.039    CPU1/ALU/result_reg[26]_i_13_n_1
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.153 r  CPU1/ALU/result_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.153    CPU1/ALU/result_reg[26]_i_8_n_1
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.267 r  CPU1/ALU/result_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.267    CPU1/ALU/result_reg[26]_i_5_n_1
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.424 r  CPU1/ALU/result_reg[26]_i_4/CO[1]
                         net (fo=36, routed)          2.295    38.719    CPU1/ALU/data3[26]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.329    39.048 r  CPU1/ALU/result_reg[25]_i_43/O
                         net (fo=1, routed)           0.000    39.048    CPU1/ALU/result_reg[25]_i_43_n_1
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.449 r  CPU1/ALU/result_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.449    CPU1/ALU/result_reg[25]_i_38_n_1
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.563 r  CPU1/ALU/result_reg[25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.563    CPU1/ALU/result_reg[25]_i_33_n_1
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.677 r  CPU1/ALU/result_reg[25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.677    CPU1/ALU/result_reg[25]_i_28_n_1
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.791 r  CPU1/ALU/result_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.791    CPU1/ALU/result_reg[25]_i_23_n_1
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.905 r  CPU1/ALU/result_reg[25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.905    CPU1/ALU/result_reg[25]_i_18_n_1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.019 r  CPU1/ALU/result_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.019    CPU1/ALU/result_reg[25]_i_13_n_1
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.133 r  CPU1/ALU/result_reg[25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.133    CPU1/ALU/result_reg[25]_i_8_n_1
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.247 r  CPU1/ALU/result_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.247    CPU1/ALU/result_reg[25]_i_5_n_1
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.404 r  CPU1/ALU/result_reg[25]_i_4/CO[1]
                         net (fo=36, routed)          2.090    42.494    CPU1/ALU/data3[25]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    42.823 r  CPU1/ALU/result_reg[24]_i_48/O
                         net (fo=1, routed)           0.000    42.823    CPU1/ALU/result_reg[24]_i_48_n_1
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    43.199 r  CPU1/ALU/result_reg[24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.199    CPU1/ALU/result_reg[24]_i_43_n_1
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.316 r  CPU1/ALU/result_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.316    CPU1/ALU/result_reg[24]_i_38_n_1
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.433 r  CPU1/ALU/result_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    43.433    CPU1/ALU/result_reg[24]_i_33_n_1
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.550 r  CPU1/ALU/result_reg[24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.550    CPU1/ALU/result_reg[24]_i_28_n_1
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.667 r  CPU1/ALU/result_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.667    CPU1/ALU/result_reg[24]_i_23_n_1
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.784 r  CPU1/ALU/result_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    43.784    CPU1/ALU/result_reg[24]_i_18_n_1
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.901 r  CPU1/ALU/result_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    43.901    CPU1/ALU/result_reg[24]_i_13_n_1
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.018 r  CPU1/ALU/result_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.018    CPU1/ALU/result_reg[24]_i_10_n_1
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.175 r  CPU1/ALU/result_reg[24]_i_9/CO[1]
                         net (fo=36, routed)          2.322    46.496    CPU1/ALU/data3[24]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    46.828 r  CPU1/ALU/result_reg[23]_i_60/O
                         net (fo=1, routed)           0.000    46.828    CPU1/ALU/result_reg[23]_i_60_n_1
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.378 r  CPU1/ALU/result_reg[23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.378    CPU1/ALU/result_reg[23]_i_53_n_1
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.492 r  CPU1/ALU/result_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.492    CPU1/ALU/result_reg[23]_i_48_n_1
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.606 r  CPU1/ALU/result_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.606    CPU1/ALU/result_reg[23]_i_43_n_1
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.720 r  CPU1/ALU/result_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.720    CPU1/ALU/result_reg[23]_i_38_n_1
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.834 r  CPU1/ALU/result_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.834    CPU1/ALU/result_reg[23]_i_33_n_1
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.948 r  CPU1/ALU/result_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.948    CPU1/ALU/result_reg[23]_i_28_n_1
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.062 r  CPU1/ALU/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.062    CPU1/ALU/result_reg[23]_i_23_n_1
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.176 r  CPU1/ALU/result_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    48.176    CPU1/ALU/result_reg[23]_i_8_n_1
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.333 r  CPU1/ALU/result_reg[23]_i_4/CO[1]
                         net (fo=36, routed)          2.435    50.769    CPU1/ALU/data3[23]
    SLICE_X55Y13         LUT3 (Prop_lut3_I0_O)        0.329    51.098 r  CPU1/ALU/result_reg[22]_i_45/O
                         net (fo=1, routed)           0.000    51.098    CPU1/ALU/result_reg[22]_i_45_n_1
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.648 r  CPU1/ALU/result_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.648    CPU1/ALU/result_reg[22]_i_38_n_1
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.762 r  CPU1/ALU/result_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.762    CPU1/ALU/result_reg[22]_i_33_n_1
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.876 r  CPU1/ALU/result_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.876    CPU1/ALU/result_reg[22]_i_28_n_1
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.990 r  CPU1/ALU/result_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.990    CPU1/ALU/result_reg[22]_i_23_n_1
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.104 r  CPU1/ALU/result_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.104    CPU1/ALU/result_reg[22]_i_18_n_1
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.218 r  CPU1/ALU/result_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.218    CPU1/ALU/result_reg[22]_i_13_n_1
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.332 r  CPU1/ALU/result_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.332    CPU1/ALU/result_reg[22]_i_8_n_1
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.446 r  CPU1/ALU/result_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.446    CPU1/ALU/result_reg[22]_i_5_n_1
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.603 r  CPU1/ALU/result_reg[22]_i_4/CO[1]
                         net (fo=36, routed)          2.238    54.841    CPU1/ALU/data3[22]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.329    55.170 r  CPU1/ALU/result_reg[21]_i_45/O
                         net (fo=1, routed)           0.000    55.170    CPU1/ALU/result_reg[21]_i_45_n_1
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.703 r  CPU1/ALU/result_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.703    CPU1/ALU/result_reg[21]_i_38_n_1
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.820 r  CPU1/ALU/result_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.820    CPU1/ALU/result_reg[21]_i_33_n_1
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.937 r  CPU1/ALU/result_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.937    CPU1/ALU/result_reg[21]_i_28_n_1
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.054 r  CPU1/ALU/result_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.054    CPU1/ALU/result_reg[21]_i_23_n_1
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.171 r  CPU1/ALU/result_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.171    CPU1/ALU/result_reg[21]_i_18_n_1
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.288 r  CPU1/ALU/result_reg[21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.288    CPU1/ALU/result_reg[21]_i_13_n_1
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.405 r  CPU1/ALU/result_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.405    CPU1/ALU/result_reg[21]_i_8_n_1
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.522 r  CPU1/ALU/result_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.522    CPU1/ALU/result_reg[21]_i_5_n_1
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.679 r  CPU1/ALU/result_reg[21]_i_4/CO[1]
                         net (fo=36, routed)          2.862    59.541    CPU1/ALU/data3[21]
    SLICE_X57Y11         LUT3 (Prop_lut3_I0_O)        0.332    59.873 r  CPU1/ALU/result_reg[20]_i_48/O
                         net (fo=1, routed)           0.000    59.873    CPU1/ALU/result_reg[20]_i_48_n_1
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.274 r  CPU1/ALU/result_reg[20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    60.274    CPU1/ALU/result_reg[20]_i_43_n_1
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.388 r  CPU1/ALU/result_reg[20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    60.388    CPU1/ALU/result_reg[20]_i_38_n_1
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.502 r  CPU1/ALU/result_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    60.502    CPU1/ALU/result_reg[20]_i_33_n_1
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.616 r  CPU1/ALU/result_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    60.616    CPU1/ALU/result_reg[20]_i_28_n_1
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.730 r  CPU1/ALU/result_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    60.730    CPU1/ALU/result_reg[20]_i_23_n_1
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.844 r  CPU1/ALU/result_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    60.844    CPU1/ALU/result_reg[20]_i_18_n_1
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.958 r  CPU1/ALU/result_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.958    CPU1/ALU/result_reg[20]_i_13_n_1
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.072 r  CPU1/ALU/result_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.072    CPU1/ALU/result_reg[20]_i_10_n_1
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.229 r  CPU1/ALU/result_reg[20]_i_9/CO[1]
                         net (fo=36, routed)          1.885    63.114    CPU1/ALU/data3[20]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    63.443 r  CPU1/ALU/result_reg[19]_i_59/O
                         net (fo=1, routed)           0.000    63.443    CPU1/ALU/result_reg[19]_i_59_n_1
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.976 r  CPU1/ALU/result_reg[19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.976    CPU1/ALU/result_reg[19]_i_52_n_1
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.093 r  CPU1/ALU/result_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.093    CPU1/ALU/result_reg[19]_i_47_n_1
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.210 r  CPU1/ALU/result_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.210    CPU1/ALU/result_reg[19]_i_42_n_1
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.327 r  CPU1/ALU/result_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.327    CPU1/ALU/result_reg[19]_i_37_n_1
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.444 r  CPU1/ALU/result_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.444    CPU1/ALU/result_reg[19]_i_32_n_1
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.561 r  CPU1/ALU/result_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.561    CPU1/ALU/result_reg[19]_i_27_n_1
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.678 r  CPU1/ALU/result_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.678    CPU1/ALU/result_reg[19]_i_22_n_1
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.795 r  CPU1/ALU/result_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.795    CPU1/ALU/result_reg[19]_i_8_n_1
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.952 r  CPU1/ALU/result_reg[19]_i_4/CO[1]
                         net (fo=36, routed)          2.382    67.334    CPU1/ALU/data3[19]
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.332    67.666 r  CPU1/ALU/result_reg[18]_i_45/O
                         net (fo=1, routed)           0.000    67.666    CPU1/ALU/result_reg[18]_i_45_n_1
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.199 r  CPU1/ALU/result_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.199    CPU1/ALU/result_reg[18]_i_38_n_1
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.316 r  CPU1/ALU/result_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.316    CPU1/ALU/result_reg[18]_i_33_n_1
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.433 r  CPU1/ALU/result_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.433    CPU1/ALU/result_reg[18]_i_28_n_1
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.550 r  CPU1/ALU/result_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.550    CPU1/ALU/result_reg[18]_i_23_n_1
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.667 r  CPU1/ALU/result_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    68.667    CPU1/ALU/result_reg[18]_i_18_n_1
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.784 r  CPU1/ALU/result_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.784    CPU1/ALU/result_reg[18]_i_13_n_1
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.901 r  CPU1/ALU/result_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.901    CPU1/ALU/result_reg[18]_i_8_n_1
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.018 r  CPU1/ALU/result_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.018    CPU1/ALU/result_reg[18]_i_5_n_1
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.175 r  CPU1/ALU/result_reg[18]_i_4/CO[1]
                         net (fo=36, routed)          2.371    71.546    CPU1/ALU/data3[18]
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.332    71.878 r  CPU1/ALU/result_reg[17]_i_45/O
                         net (fo=1, routed)           0.000    71.878    CPU1/ALU/result_reg[17]_i_45_n_1
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.428 r  CPU1/ALU/result_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.428    CPU1/ALU/result_reg[17]_i_38_n_1
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.542 r  CPU1/ALU/result_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.542    CPU1/ALU/result_reg[17]_i_33_n_1
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.656 r  CPU1/ALU/result_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.656    CPU1/ALU/result_reg[17]_i_28_n_1
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.770 r  CPU1/ALU/result_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.770    CPU1/ALU/result_reg[17]_i_23_n_1
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.884 r  CPU1/ALU/result_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.884    CPU1/ALU/result_reg[17]_i_18_n_1
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.998 r  CPU1/ALU/result_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    72.998    CPU1/ALU/result_reg[17]_i_13_n_1
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.112 r  CPU1/ALU/result_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.112    CPU1/ALU/result_reg[17]_i_8_n_1
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.226 r  CPU1/ALU/result_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.226    CPU1/ALU/result_reg[17]_i_5_n_1
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.383 r  CPU1/ALU/result_reg[17]_i_4/CO[1]
                         net (fo=36, routed)          2.341    75.724    CPU1/ALU/data3[17]
    SLICE_X52Y2          LUT3 (Prop_lut3_I0_O)        0.329    76.053 r  CPU1/ALU/result_reg[16]_i_48/O
                         net (fo=1, routed)           0.000    76.053    CPU1/ALU/result_reg[16]_i_48_n_1
    SLICE_X52Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    76.429 r  CPU1/ALU/result_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.429    CPU1/ALU/result_reg[16]_i_43_n_1
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.546 r  CPU1/ALU/result_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.546    CPU1/ALU/result_reg[16]_i_38_n_1
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.663 r  CPU1/ALU/result_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.663    CPU1/ALU/result_reg[16]_i_33_n_1
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.780 r  CPU1/ALU/result_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.780    CPU1/ALU/result_reg[16]_i_28_n_1
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.897 r  CPU1/ALU/result_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.897    CPU1/ALU/result_reg[16]_i_23_n_1
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.014 r  CPU1/ALU/result_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    77.014    CPU1/ALU/result_reg[16]_i_18_n_1
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.131 r  CPU1/ALU/result_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.131    CPU1/ALU/result_reg[16]_i_13_n_1
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.248 r  CPU1/ALU/result_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.248    CPU1/ALU/result_reg[16]_i_10_n_1
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.405 r  CPU1/ALU/result_reg[16]_i_9/CO[1]
                         net (fo=36, routed)          2.226    79.631    CPU1/ALU/data3[16]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.332    79.963 r  CPU1/ALU/result_reg[15]_i_50/O
                         net (fo=1, routed)           0.000    79.963    CPU1/ALU/result_reg[15]_i_50_n_1
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    80.361 r  CPU1/ALU/result_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    80.361    CPU1/ALU/result_reg[15]_i_43_n_1
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.475 r  CPU1/ALU/result_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    80.475    CPU1/ALU/result_reg[15]_i_38_n_1
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.589 r  CPU1/ALU/result_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.589    CPU1/ALU/result_reg[15]_i_33_n_1
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.703 r  CPU1/ALU/result_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    80.703    CPU1/ALU/result_reg[15]_i_28_n_1
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.817 r  CPU1/ALU/result_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.817    CPU1/ALU/result_reg[15]_i_23_n_1
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.931 r  CPU1/ALU/result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.931    CPU1/ALU/result_reg[15]_i_18_n_1
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.045 r  CPU1/ALU/result_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    81.045    CPU1/ALU/result_reg[15]_i_7_n_1
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.202 r  CPU1/ALU/result_reg[15]_i_4/CO[1]
                         net (fo=36, routed)          1.968    83.170    CPU1/ALU/data3[15]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.329    83.499 r  CPU1/ALU/result_reg[14]_i_45/O
                         net (fo=1, routed)           0.000    83.499    CPU1/ALU/result_reg[14]_i_45_n_1
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.032 r  CPU1/ALU/result_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    84.032    CPU1/ALU/result_reg[14]_i_38_n_1
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.149 r  CPU1/ALU/result_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    84.149    CPU1/ALU/result_reg[14]_i_33_n_1
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.266 r  CPU1/ALU/result_reg[14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    84.266    CPU1/ALU/result_reg[14]_i_28_n_1
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.383 r  CPU1/ALU/result_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    84.383    CPU1/ALU/result_reg[14]_i_23_n_1
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.500 r  CPU1/ALU/result_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.500    CPU1/ALU/result_reg[14]_i_18_n_1
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.617 r  CPU1/ALU/result_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    84.617    CPU1/ALU/result_reg[14]_i_13_n_1
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.734 r  CPU1/ALU/result_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    84.734    CPU1/ALU/result_reg[14]_i_8_n_1
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.851 r  CPU1/ALU/result_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.851    CPU1/ALU/result_reg[14]_i_5_n_1
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.008 r  CPU1/ALU/result_reg[14]_i_4/CO[1]
                         net (fo=36, routed)          2.203    87.210    CPU1/ALU/data3[14]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.332    87.542 r  CPU1/ALU/result_reg[13]_i_45/O
                         net (fo=1, routed)           0.000    87.542    CPU1/ALU/result_reg[13]_i_45_n_1
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.092 r  CPU1/ALU/result_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.092    CPU1/ALU/result_reg[13]_i_38_n_1
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.206 r  CPU1/ALU/result_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    88.206    CPU1/ALU/result_reg[13]_i_33_n_1
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.320 r  CPU1/ALU/result_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    88.320    CPU1/ALU/result_reg[13]_i_28_n_1
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.434 r  CPU1/ALU/result_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.434    CPU1/ALU/result_reg[13]_i_23_n_1
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.548 r  CPU1/ALU/result_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.548    CPU1/ALU/result_reg[13]_i_18_n_1
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.662 r  CPU1/ALU/result_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    88.662    CPU1/ALU/result_reg[13]_i_13_n_1
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.776 r  CPU1/ALU/result_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    88.776    CPU1/ALU/result_reg[13]_i_8_n_1
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.890 r  CPU1/ALU/result_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.890    CPU1/ALU/result_reg[13]_i_5_n_1
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.047 r  CPU1/ALU/result_reg[13]_i_4/CO[1]
                         net (fo=36, routed)          2.099    91.146    CPU1/ALU/data3[13]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    91.475 r  CPU1/ALU/result_reg[12]_i_48/O
                         net (fo=1, routed)           0.000    91.475    CPU1/ALU/result_reg[12]_i_48_n_1
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    91.876 r  CPU1/ALU/result_reg[12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    91.876    CPU1/ALU/result_reg[12]_i_43_n_1
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.990 r  CPU1/ALU/result_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.990    CPU1/ALU/result_reg[12]_i_38_n_1
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.104 r  CPU1/ALU/result_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    92.104    CPU1/ALU/result_reg[12]_i_33_n_1
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.218 r  CPU1/ALU/result_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    92.218    CPU1/ALU/result_reg[12]_i_28_n_1
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.332 r  CPU1/ALU/result_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.332    CPU1/ALU/result_reg[12]_i_23_n_1
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.446 r  CPU1/ALU/result_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.446    CPU1/ALU/result_reg[12]_i_18_n_1
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.560 r  CPU1/ALU/result_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.560    CPU1/ALU/result_reg[12]_i_13_n_1
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.674 r  CPU1/ALU/result_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.674    CPU1/ALU/result_reg[12]_i_10_n_1
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.831 r  CPU1/ALU/result_reg[12]_i_9/CO[1]
                         net (fo=36, routed)          2.230    95.061    CPU1/ALU/data3[12]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.329    95.390 r  CPU1/ALU/result_reg[11]_i_55/O
                         net (fo=1, routed)           0.000    95.390    CPU1/ALU/result_reg[11]_i_55_n_1
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.923 r  CPU1/ALU/result_reg[11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    95.923    CPU1/ALU/result_reg[11]_i_48_n_1
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.040 r  CPU1/ALU/result_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.040    CPU1/ALU/result_reg[11]_i_43_n_1
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.157 r  CPU1/ALU/result_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    96.157    CPU1/ALU/result_reg[11]_i_38_n_1
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.274 r  CPU1/ALU/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.274    CPU1/ALU/result_reg[11]_i_33_n_1
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.391 r  CPU1/ALU/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.391    CPU1/ALU/result_reg[11]_i_28_n_1
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.508 r  CPU1/ALU/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    96.508    CPU1/ALU/result_reg[11]_i_23_n_1
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.625 r  CPU1/ALU/result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    96.625    CPU1/ALU/result_reg[11]_i_18_n_1
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.742 r  CPU1/ALU/result_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    96.742    CPU1/ALU/result_reg[11]_i_7_n_1
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.899 r  CPU1/ALU/result_reg[11]_i_4/CO[1]
                         net (fo=36, routed)          2.085    98.984    CPU1/ALU/data3[11]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.332    99.316 r  CPU1/ALU/result_reg[10]_i_45/O
                         net (fo=1, routed)           0.000    99.316    CPU1/ALU/result_reg[10]_i_45_n_1
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.866 r  CPU1/ALU/result_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.866    CPU1/ALU/result_reg[10]_i_38_n_1
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.980 r  CPU1/ALU/result_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.980    CPU1/ALU/result_reg[10]_i_33_n_1
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.094 r  CPU1/ALU/result_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000   100.094    CPU1/ALU/result_reg[10]_i_28_n_1
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.208 r  CPU1/ALU/result_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000   100.208    CPU1/ALU/result_reg[10]_i_23_n_1
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.322 r  CPU1/ALU/result_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.322    CPU1/ALU/result_reg[10]_i_18_n_1
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.436 r  CPU1/ALU/result_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000   100.436    CPU1/ALU/result_reg[10]_i_13_n_1
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.550 r  CPU1/ALU/result_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000   100.550    CPU1/ALU/result_reg[10]_i_8_n_1
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.664 r  CPU1/ALU/result_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000   100.664    CPU1/ALU/result_reg[10]_i_5_n_1
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.821 r  CPU1/ALU/result_reg[10]_i_4/CO[1]
                         net (fo=36, routed)          1.597   102.418    CPU1/ALU/data3[10]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329   102.747 r  CPU1/ALU/result_reg[9]_i_45/O
                         net (fo=1, routed)           0.000   102.747    CPU1/ALU/result_reg[9]_i_45_n_1
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.297 r  CPU1/ALU/result_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000   103.297    CPU1/ALU/result_reg[9]_i_38_n_1
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.411 r  CPU1/ALU/result_reg[9]_i_33/CO[3]
                         net (fo=1, routed)           0.000   103.411    CPU1/ALU/result_reg[9]_i_33_n_1
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.525 r  CPU1/ALU/result_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.525    CPU1/ALU/result_reg[9]_i_28_n_1
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.639 r  CPU1/ALU/result_reg[9]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.639    CPU1/ALU/result_reg[9]_i_23_n_1
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.753 r  CPU1/ALU/result_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000   103.753    CPU1/ALU/result_reg[9]_i_18_n_1
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.867 r  CPU1/ALU/result_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000   103.867    CPU1/ALU/result_reg[9]_i_13_n_1
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.981 r  CPU1/ALU/result_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000   103.981    CPU1/ALU/result_reg[9]_i_8_n_1
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.095 r  CPU1/ALU/result_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000   104.095    CPU1/ALU/result_reg[9]_i_5_n_1
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.252 r  CPU1/ALU/result_reg[9]_i_4/CO[1]
                         net (fo=36, routed)          2.203   106.455    CPU1/ALU/data3[9]
    SLICE_X39Y5          LUT3 (Prop_lut3_I0_O)        0.329   106.784 r  CPU1/ALU/result_reg[8]_i_50/O
                         net (fo=1, routed)           0.000   106.784    CPU1/ALU/result_reg[8]_i_50_n_1
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.334 r  CPU1/ALU/result_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000   107.334    CPU1/ALU/result_reg[8]_i_43_n_1
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.448 r  CPU1/ALU/result_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000   107.448    CPU1/ALU/result_reg[8]_i_38_n_1
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.562 r  CPU1/ALU/result_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000   107.562    CPU1/ALU/result_reg[8]_i_33_n_1
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.676 r  CPU1/ALU/result_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000   107.676    CPU1/ALU/result_reg[8]_i_28_n_1
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.790 r  CPU1/ALU/result_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000   107.790    CPU1/ALU/result_reg[8]_i_23_n_1
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.904 r  CPU1/ALU/result_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000   107.904    CPU1/ALU/result_reg[8]_i_18_n_1
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.018 r  CPU1/ALU/result_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000   108.018    CPU1/ALU/result_reg[8]_i_13_n_1
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.132 r  CPU1/ALU/result_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000   108.132    CPU1/ALU/result_reg[8]_i_10_n_1
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.289 r  CPU1/ALU/result_reg[8]_i_9/CO[1]
                         net (fo=36, routed)          1.419   109.708    CPU1/ALU/data3[8]
    SLICE_X38Y5          LUT3 (Prop_lut3_I0_O)        0.329   110.037 r  CPU1/ALU/result_reg[7]_i_55/O
                         net (fo=1, routed)           0.000   110.037    CPU1/ALU/result_reg[7]_i_55_n_1
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.570 r  CPU1/ALU/result_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000   110.570    CPU1/ALU/result_reg[7]_i_48_n_1
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.687 r  CPU1/ALU/result_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000   110.687    CPU1/ALU/result_reg[7]_i_43_n_1
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.804 r  CPU1/ALU/result_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   110.804    CPU1/ALU/result_reg[7]_i_38_n_1
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.921 r  CPU1/ALU/result_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000   110.921    CPU1/ALU/result_reg[7]_i_33_n_1
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.038 r  CPU1/ALU/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000   111.038    CPU1/ALU/result_reg[7]_i_28_n_1
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.155 r  CPU1/ALU/result_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000   111.155    CPU1/ALU/result_reg[7]_i_23_n_1
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.272 r  CPU1/ALU/result_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000   111.272    CPU1/ALU/result_reg[7]_i_18_n_1
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.389 r  CPU1/ALU/result_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000   111.389    CPU1/ALU/result_reg[7]_i_7_n_1
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.546 r  CPU1/ALU/result_reg[7]_i_4/CO[1]
                         net (fo=36, routed)          2.367   113.913    CPU1/ALU/data3[7]
    SLICE_X37Y5          LUT3 (Prop_lut3_I0_O)        0.332   114.245 r  CPU1/ALU/result_reg[6]_i_43/O
                         net (fo=1, routed)           0.000   114.245    CPU1/ALU/result_reg[6]_i_43_n_1
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.646 r  CPU1/ALU/result_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000   114.646    CPU1/ALU/result_reg[6]_i_38_n_1
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.760 r  CPU1/ALU/result_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000   114.760    CPU1/ALU/result_reg[6]_i_33_n_1
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.874 r  CPU1/ALU/result_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000   114.874    CPU1/ALU/result_reg[6]_i_28_n_1
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.988 r  CPU1/ALU/result_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000   114.988    CPU1/ALU/result_reg[6]_i_23_n_1
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.102 r  CPU1/ALU/result_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000   115.102    CPU1/ALU/result_reg[6]_i_18_n_1
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.216 r  CPU1/ALU/result_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000   115.216    CPU1/ALU/result_reg[6]_i_13_n_1
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.330 r  CPU1/ALU/result_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000   115.330    CPU1/ALU/result_reg[6]_i_8_n_1
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.444 r  CPU1/ALU/result_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000   115.444    CPU1/ALU/result_reg[6]_i_5_n_1
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.601 r  CPU1/ALU/result_reg[6]_i_4/CO[1]
                         net (fo=36, routed)          2.105   117.706    CPU1/ALU/data3[6]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.329   118.035 r  CPU1/ALU/result_reg[5]_i_45/O
                         net (fo=1, routed)           0.000   118.035    CPU1/ALU/result_reg[5]_i_45_n_1
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   118.585 r  CPU1/ALU/result_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000   118.585    CPU1/ALU/result_reg[5]_i_38_n_1
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.699 r  CPU1/ALU/result_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000   118.699    CPU1/ALU/result_reg[5]_i_33_n_1
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.813 r  CPU1/ALU/result_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000   118.813    CPU1/ALU/result_reg[5]_i_28_n_1
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.927 r  CPU1/ALU/result_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000   118.927    CPU1/ALU/result_reg[5]_i_23_n_1
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.041 r  CPU1/ALU/result_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000   119.041    CPU1/ALU/result_reg[5]_i_18_n_1
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.155 r  CPU1/ALU/result_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000   119.155    CPU1/ALU/result_reg[5]_i_13_n_1
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.269 r  CPU1/ALU/result_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000   119.269    CPU1/ALU/result_reg[5]_i_8_n_1
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.383 r  CPU1/ALU/result_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000   119.383    CPU1/ALU/result_reg[5]_i_5_n_1
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   119.540 r  CPU1/ALU/result_reg[5]_i_4/CO[1]
                         net (fo=36, routed)          2.829   122.368    CPU1/instruction_memory/data3[5]
    SLICE_X49Y2          LUT6 (Prop_lut6_I0_O)        0.329   122.697 r  CPU1/instruction_memory/result_reg[5]_i_3/O
                         net (fo=1, routed)           0.149   122.846    CPU1/instruction_memory/result_reg[5]_i_3_n_1
    SLICE_X49Y2          LUT5 (Prop_lut5_I4_O)        0.124   122.970 r  CPU1/instruction_memory/result_reg[5]_i_1/O
                         net (fo=1, routed)           1.246   124.217    CPU1/ALU/D[5]
    SLICE_X44Y4          LDCE                                         r  CPU1/ALU/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/ALU/result_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        114.888ns  (logic 47.867ns (41.664%)  route 67.021ns (58.336%))
  Logic Levels:           261  (CARRY4=231 LUT1=1 LUT3=25 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.612     5.133    CPU1/instruction_memory/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[2])
                                                      0.882     6.015 r  CPU1/instruction_memory/instruction_memory_reg/DOBDO[2]
                         net (fo=65, routed)          3.764     9.778    CPU1/instruction_memory/DOBDO[2]
    SLICE_X31Y10         MUXF7 (Prop_muxf7_S_O)       0.276    10.054 f  CPU1/instruction_memory/result0_i_108/O
                         net (fo=1, routed)           0.000    10.054    CPU1/instruction_memory/result0_i_108_n_1
    SLICE_X31Y10         MUXF8 (Prop_muxf8_I1_O)      0.094    10.148 f  CPU1/instruction_memory/result0_i_23/O
                         net (fo=38, routed)          5.471    15.620    CPU1/ALU/result0__0_7
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.316    15.936 r  CPU1/ALU/result_reg[31]_i_77/O
                         net (fo=1, routed)           0.000    15.936    CPU1/ALU/result_reg[31]_i_77_n_1
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.469 r  CPU1/ALU/result_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    16.469    CPU1/ALU/result_reg[31]_i_61_n_1
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.586 r  CPU1/ALU/result_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.586    CPU1/ALU/result_reg[31]_i_52_n_1
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.703 r  CPU1/ALU/result_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.703    CPU1/ALU/result_reg[31]_i_43_n_1
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.820 r  CPU1/ALU/result_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.820    CPU1/ALU/result_reg[31]_i_34_n_1
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.937 r  CPU1/ALU/result_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.937    CPU1/ALU/result_reg[31]_i_25_n_1
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.054 r  CPU1/ALU/result_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.054    CPU1/ALU/result_reg[31]_i_12_n_1
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.308 r  CPU1/ALU/result_reg[31]_i_8/CO[0]
                         net (fo=36, routed)          1.762    19.070    CPU1/ALU/data3[31]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.367    19.437 r  CPU1/ALU/result_reg[30]_i_43/O
                         net (fo=1, routed)           0.000    19.437    CPU1/ALU/result_reg[30]_i_43_n_1
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.838 r  CPU1/ALU/result_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    19.838    CPU1/ALU/result_reg[30]_i_38_n_1
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.952 r  CPU1/ALU/result_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.952    CPU1/ALU/result_reg[30]_i_33_n_1
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.066 r  CPU1/ALU/result_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.066    CPU1/ALU/result_reg[30]_i_28_n_1
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.180 r  CPU1/ALU/result_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.180    CPU1/ALU/result_reg[30]_i_23_n_1
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.294 r  CPU1/ALU/result_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.294    CPU1/ALU/result_reg[30]_i_18_n_1
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.408 r  CPU1/ALU/result_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.408    CPU1/ALU/result_reg[30]_i_13_n_1
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.522 r  CPU1/ALU/result_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.522    CPU1/ALU/result_reg[30]_i_8_n_1
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.636 r  CPU1/ALU/result_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.636    CPU1/ALU/result_reg[30]_i_5_n_1
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.793 r  CPU1/ALU/result_reg[30]_i_4/CO[1]
                         net (fo=36, routed)          2.260    23.053    CPU1/ALU/data3[30]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    23.382 r  CPU1/ALU/result_reg[29]_i_44/O
                         net (fo=1, routed)           0.000    23.382    CPU1/ALU/result_reg[29]_i_44_n_1
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.780 r  CPU1/ALU/result_reg[29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.780    CPU1/ALU/result_reg[29]_i_38_n_1
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.894 r  CPU1/ALU/result_reg[29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.894    CPU1/ALU/result_reg[29]_i_33_n_1
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.008 r  CPU1/ALU/result_reg[29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.008    CPU1/ALU/result_reg[29]_i_28_n_1
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.122 r  CPU1/ALU/result_reg[29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.122    CPU1/ALU/result_reg[29]_i_23_n_1
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.236 r  CPU1/ALU/result_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.236    CPU1/ALU/result_reg[29]_i_18_n_1
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.350 r  CPU1/ALU/result_reg[29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.350    CPU1/ALU/result_reg[29]_i_13_n_1
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.464 r  CPU1/ALU/result_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.464    CPU1/ALU/result_reg[29]_i_8_n_1
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.578 r  CPU1/ALU/result_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.578    CPU1/ALU/result_reg[29]_i_5_n_1
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.735 r  CPU1/ALU/result_reg[29]_i_4/CO[1]
                         net (fo=36, routed)          2.164    26.899    CPU1/ALU/data3[29]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.228 r  CPU1/ALU/result_reg[28]_i_50/O
                         net (fo=1, routed)           0.000    27.228    CPU1/ALU/result_reg[28]_i_50_n_1
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.778 r  CPU1/ALU/result_reg[28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.778    CPU1/ALU/result_reg[28]_i_43_n_1
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.892 r  CPU1/ALU/result_reg[28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.892    CPU1/ALU/result_reg[28]_i_38_n_1
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.006 r  CPU1/ALU/result_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.006    CPU1/ALU/result_reg[28]_i_33_n_1
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.120 r  CPU1/ALU/result_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.120    CPU1/ALU/result_reg[28]_i_28_n_1
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.234 r  CPU1/ALU/result_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.234    CPU1/ALU/result_reg[28]_i_23_n_1
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.348 r  CPU1/ALU/result_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.348    CPU1/ALU/result_reg[28]_i_18_n_1
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.462 r  CPU1/ALU/result_reg[28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.462    CPU1/ALU/result_reg[28]_i_13_n_1
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.576 r  CPU1/ALU/result_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.576    CPU1/ALU/result_reg[28]_i_10_n_1
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.733 r  CPU1/ALU/result_reg[28]_i_9/CO[1]
                         net (fo=36, routed)          2.219    30.952    CPU1/ALU/data3[28]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    31.281 r  CPU1/ALU/result_reg[27]_i_60/O
                         net (fo=1, routed)           0.000    31.281    CPU1/ALU/result_reg[27]_i_60_n_1
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.814 r  CPU1/ALU/result_reg[27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.814    CPU1/ALU/result_reg[27]_i_53_n_1
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.931 r  CPU1/ALU/result_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.931    CPU1/ALU/result_reg[27]_i_48_n_1
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.048 r  CPU1/ALU/result_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.048    CPU1/ALU/result_reg[27]_i_43_n_1
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.165 r  CPU1/ALU/result_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.165    CPU1/ALU/result_reg[27]_i_38_n_1
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.282 r  CPU1/ALU/result_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.282    CPU1/ALU/result_reg[27]_i_33_n_1
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.399 r  CPU1/ALU/result_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.399    CPU1/ALU/result_reg[27]_i_28_n_1
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.516 r  CPU1/ALU/result_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.516    CPU1/ALU/result_reg[27]_i_23_n_1
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.633 r  CPU1/ALU/result_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.633    CPU1/ALU/result_reg[27]_i_8_n_1
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.790 r  CPU1/ALU/result_reg[27]_i_4/CO[1]
                         net (fo=36, routed)          1.797    34.587    CPU1/ALU/data3[27]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    34.919 r  CPU1/ALU/result_reg[26]_i_45/O
                         net (fo=1, routed)           0.000    34.919    CPU1/ALU/result_reg[26]_i_45_n_1
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.469 r  CPU1/ALU/result_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.469    CPU1/ALU/result_reg[26]_i_38_n_1
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.583 r  CPU1/ALU/result_reg[26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.583    CPU1/ALU/result_reg[26]_i_33_n_1
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.697 r  CPU1/ALU/result_reg[26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.697    CPU1/ALU/result_reg[26]_i_28_n_1
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.811 r  CPU1/ALU/result_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.811    CPU1/ALU/result_reg[26]_i_23_n_1
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.925 r  CPU1/ALU/result_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.925    CPU1/ALU/result_reg[26]_i_18_n_1
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.039 r  CPU1/ALU/result_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.039    CPU1/ALU/result_reg[26]_i_13_n_1
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.153 r  CPU1/ALU/result_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.153    CPU1/ALU/result_reg[26]_i_8_n_1
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.267 r  CPU1/ALU/result_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.267    CPU1/ALU/result_reg[26]_i_5_n_1
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.424 r  CPU1/ALU/result_reg[26]_i_4/CO[1]
                         net (fo=36, routed)          2.295    38.719    CPU1/ALU/data3[26]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.329    39.048 r  CPU1/ALU/result_reg[25]_i_43/O
                         net (fo=1, routed)           0.000    39.048    CPU1/ALU/result_reg[25]_i_43_n_1
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.449 r  CPU1/ALU/result_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.449    CPU1/ALU/result_reg[25]_i_38_n_1
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.563 r  CPU1/ALU/result_reg[25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.563    CPU1/ALU/result_reg[25]_i_33_n_1
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.677 r  CPU1/ALU/result_reg[25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.677    CPU1/ALU/result_reg[25]_i_28_n_1
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.791 r  CPU1/ALU/result_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.791    CPU1/ALU/result_reg[25]_i_23_n_1
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.905 r  CPU1/ALU/result_reg[25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.905    CPU1/ALU/result_reg[25]_i_18_n_1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.019 r  CPU1/ALU/result_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.019    CPU1/ALU/result_reg[25]_i_13_n_1
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.133 r  CPU1/ALU/result_reg[25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.133    CPU1/ALU/result_reg[25]_i_8_n_1
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.247 r  CPU1/ALU/result_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.247    CPU1/ALU/result_reg[25]_i_5_n_1
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.404 r  CPU1/ALU/result_reg[25]_i_4/CO[1]
                         net (fo=36, routed)          2.090    42.494    CPU1/ALU/data3[25]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    42.823 r  CPU1/ALU/result_reg[24]_i_48/O
                         net (fo=1, routed)           0.000    42.823    CPU1/ALU/result_reg[24]_i_48_n_1
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    43.199 r  CPU1/ALU/result_reg[24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.199    CPU1/ALU/result_reg[24]_i_43_n_1
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.316 r  CPU1/ALU/result_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.316    CPU1/ALU/result_reg[24]_i_38_n_1
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.433 r  CPU1/ALU/result_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    43.433    CPU1/ALU/result_reg[24]_i_33_n_1
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.550 r  CPU1/ALU/result_reg[24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.550    CPU1/ALU/result_reg[24]_i_28_n_1
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.667 r  CPU1/ALU/result_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.667    CPU1/ALU/result_reg[24]_i_23_n_1
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.784 r  CPU1/ALU/result_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    43.784    CPU1/ALU/result_reg[24]_i_18_n_1
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.901 r  CPU1/ALU/result_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    43.901    CPU1/ALU/result_reg[24]_i_13_n_1
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.018 r  CPU1/ALU/result_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.018    CPU1/ALU/result_reg[24]_i_10_n_1
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.175 r  CPU1/ALU/result_reg[24]_i_9/CO[1]
                         net (fo=36, routed)          2.322    46.496    CPU1/ALU/data3[24]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    46.828 r  CPU1/ALU/result_reg[23]_i_60/O
                         net (fo=1, routed)           0.000    46.828    CPU1/ALU/result_reg[23]_i_60_n_1
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.378 r  CPU1/ALU/result_reg[23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.378    CPU1/ALU/result_reg[23]_i_53_n_1
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.492 r  CPU1/ALU/result_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.492    CPU1/ALU/result_reg[23]_i_48_n_1
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.606 r  CPU1/ALU/result_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.606    CPU1/ALU/result_reg[23]_i_43_n_1
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.720 r  CPU1/ALU/result_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.720    CPU1/ALU/result_reg[23]_i_38_n_1
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.834 r  CPU1/ALU/result_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.834    CPU1/ALU/result_reg[23]_i_33_n_1
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.948 r  CPU1/ALU/result_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.948    CPU1/ALU/result_reg[23]_i_28_n_1
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.062 r  CPU1/ALU/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.062    CPU1/ALU/result_reg[23]_i_23_n_1
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.176 r  CPU1/ALU/result_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    48.176    CPU1/ALU/result_reg[23]_i_8_n_1
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.333 r  CPU1/ALU/result_reg[23]_i_4/CO[1]
                         net (fo=36, routed)          2.435    50.769    CPU1/ALU/data3[23]
    SLICE_X55Y13         LUT3 (Prop_lut3_I0_O)        0.329    51.098 r  CPU1/ALU/result_reg[22]_i_45/O
                         net (fo=1, routed)           0.000    51.098    CPU1/ALU/result_reg[22]_i_45_n_1
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.648 r  CPU1/ALU/result_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.648    CPU1/ALU/result_reg[22]_i_38_n_1
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.762 r  CPU1/ALU/result_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.762    CPU1/ALU/result_reg[22]_i_33_n_1
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.876 r  CPU1/ALU/result_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.876    CPU1/ALU/result_reg[22]_i_28_n_1
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.990 r  CPU1/ALU/result_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.990    CPU1/ALU/result_reg[22]_i_23_n_1
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.104 r  CPU1/ALU/result_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.104    CPU1/ALU/result_reg[22]_i_18_n_1
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.218 r  CPU1/ALU/result_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.218    CPU1/ALU/result_reg[22]_i_13_n_1
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.332 r  CPU1/ALU/result_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.332    CPU1/ALU/result_reg[22]_i_8_n_1
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.446 r  CPU1/ALU/result_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.446    CPU1/ALU/result_reg[22]_i_5_n_1
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.603 r  CPU1/ALU/result_reg[22]_i_4/CO[1]
                         net (fo=36, routed)          2.238    54.841    CPU1/ALU/data3[22]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.329    55.170 r  CPU1/ALU/result_reg[21]_i_45/O
                         net (fo=1, routed)           0.000    55.170    CPU1/ALU/result_reg[21]_i_45_n_1
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.703 r  CPU1/ALU/result_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.703    CPU1/ALU/result_reg[21]_i_38_n_1
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.820 r  CPU1/ALU/result_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.820    CPU1/ALU/result_reg[21]_i_33_n_1
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.937 r  CPU1/ALU/result_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.937    CPU1/ALU/result_reg[21]_i_28_n_1
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.054 r  CPU1/ALU/result_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.054    CPU1/ALU/result_reg[21]_i_23_n_1
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.171 r  CPU1/ALU/result_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.171    CPU1/ALU/result_reg[21]_i_18_n_1
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.288 r  CPU1/ALU/result_reg[21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.288    CPU1/ALU/result_reg[21]_i_13_n_1
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.405 r  CPU1/ALU/result_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.405    CPU1/ALU/result_reg[21]_i_8_n_1
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.522 r  CPU1/ALU/result_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.522    CPU1/ALU/result_reg[21]_i_5_n_1
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.679 r  CPU1/ALU/result_reg[21]_i_4/CO[1]
                         net (fo=36, routed)          2.862    59.541    CPU1/ALU/data3[21]
    SLICE_X57Y11         LUT3 (Prop_lut3_I0_O)        0.332    59.873 r  CPU1/ALU/result_reg[20]_i_48/O
                         net (fo=1, routed)           0.000    59.873    CPU1/ALU/result_reg[20]_i_48_n_1
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.274 r  CPU1/ALU/result_reg[20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    60.274    CPU1/ALU/result_reg[20]_i_43_n_1
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.388 r  CPU1/ALU/result_reg[20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    60.388    CPU1/ALU/result_reg[20]_i_38_n_1
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.502 r  CPU1/ALU/result_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    60.502    CPU1/ALU/result_reg[20]_i_33_n_1
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.616 r  CPU1/ALU/result_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    60.616    CPU1/ALU/result_reg[20]_i_28_n_1
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.730 r  CPU1/ALU/result_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    60.730    CPU1/ALU/result_reg[20]_i_23_n_1
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.844 r  CPU1/ALU/result_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    60.844    CPU1/ALU/result_reg[20]_i_18_n_1
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.958 r  CPU1/ALU/result_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.958    CPU1/ALU/result_reg[20]_i_13_n_1
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.072 r  CPU1/ALU/result_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.072    CPU1/ALU/result_reg[20]_i_10_n_1
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.229 r  CPU1/ALU/result_reg[20]_i_9/CO[1]
                         net (fo=36, routed)          1.885    63.114    CPU1/ALU/data3[20]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    63.443 r  CPU1/ALU/result_reg[19]_i_59/O
                         net (fo=1, routed)           0.000    63.443    CPU1/ALU/result_reg[19]_i_59_n_1
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.976 r  CPU1/ALU/result_reg[19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.976    CPU1/ALU/result_reg[19]_i_52_n_1
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.093 r  CPU1/ALU/result_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.093    CPU1/ALU/result_reg[19]_i_47_n_1
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.210 r  CPU1/ALU/result_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.210    CPU1/ALU/result_reg[19]_i_42_n_1
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.327 r  CPU1/ALU/result_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.327    CPU1/ALU/result_reg[19]_i_37_n_1
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.444 r  CPU1/ALU/result_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.444    CPU1/ALU/result_reg[19]_i_32_n_1
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.561 r  CPU1/ALU/result_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.561    CPU1/ALU/result_reg[19]_i_27_n_1
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.678 r  CPU1/ALU/result_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.678    CPU1/ALU/result_reg[19]_i_22_n_1
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.795 r  CPU1/ALU/result_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.795    CPU1/ALU/result_reg[19]_i_8_n_1
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.952 r  CPU1/ALU/result_reg[19]_i_4/CO[1]
                         net (fo=36, routed)          2.382    67.334    CPU1/ALU/data3[19]
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.332    67.666 r  CPU1/ALU/result_reg[18]_i_45/O
                         net (fo=1, routed)           0.000    67.666    CPU1/ALU/result_reg[18]_i_45_n_1
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.199 r  CPU1/ALU/result_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.199    CPU1/ALU/result_reg[18]_i_38_n_1
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.316 r  CPU1/ALU/result_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.316    CPU1/ALU/result_reg[18]_i_33_n_1
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.433 r  CPU1/ALU/result_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.433    CPU1/ALU/result_reg[18]_i_28_n_1
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.550 r  CPU1/ALU/result_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.550    CPU1/ALU/result_reg[18]_i_23_n_1
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.667 r  CPU1/ALU/result_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    68.667    CPU1/ALU/result_reg[18]_i_18_n_1
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.784 r  CPU1/ALU/result_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.784    CPU1/ALU/result_reg[18]_i_13_n_1
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.901 r  CPU1/ALU/result_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.901    CPU1/ALU/result_reg[18]_i_8_n_1
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.018 r  CPU1/ALU/result_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.018    CPU1/ALU/result_reg[18]_i_5_n_1
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.175 r  CPU1/ALU/result_reg[18]_i_4/CO[1]
                         net (fo=36, routed)          2.371    71.546    CPU1/ALU/data3[18]
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.332    71.878 r  CPU1/ALU/result_reg[17]_i_45/O
                         net (fo=1, routed)           0.000    71.878    CPU1/ALU/result_reg[17]_i_45_n_1
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.428 r  CPU1/ALU/result_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.428    CPU1/ALU/result_reg[17]_i_38_n_1
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.542 r  CPU1/ALU/result_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.542    CPU1/ALU/result_reg[17]_i_33_n_1
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.656 r  CPU1/ALU/result_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.656    CPU1/ALU/result_reg[17]_i_28_n_1
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.770 r  CPU1/ALU/result_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.770    CPU1/ALU/result_reg[17]_i_23_n_1
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.884 r  CPU1/ALU/result_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.884    CPU1/ALU/result_reg[17]_i_18_n_1
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.998 r  CPU1/ALU/result_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    72.998    CPU1/ALU/result_reg[17]_i_13_n_1
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.112 r  CPU1/ALU/result_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.112    CPU1/ALU/result_reg[17]_i_8_n_1
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.226 r  CPU1/ALU/result_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.226    CPU1/ALU/result_reg[17]_i_5_n_1
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.383 r  CPU1/ALU/result_reg[17]_i_4/CO[1]
                         net (fo=36, routed)          2.341    75.724    CPU1/ALU/data3[17]
    SLICE_X52Y2          LUT3 (Prop_lut3_I0_O)        0.329    76.053 r  CPU1/ALU/result_reg[16]_i_48/O
                         net (fo=1, routed)           0.000    76.053    CPU1/ALU/result_reg[16]_i_48_n_1
    SLICE_X52Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    76.429 r  CPU1/ALU/result_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.429    CPU1/ALU/result_reg[16]_i_43_n_1
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.546 r  CPU1/ALU/result_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.546    CPU1/ALU/result_reg[16]_i_38_n_1
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.663 r  CPU1/ALU/result_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.663    CPU1/ALU/result_reg[16]_i_33_n_1
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.780 r  CPU1/ALU/result_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.780    CPU1/ALU/result_reg[16]_i_28_n_1
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.897 r  CPU1/ALU/result_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.897    CPU1/ALU/result_reg[16]_i_23_n_1
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.014 r  CPU1/ALU/result_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    77.014    CPU1/ALU/result_reg[16]_i_18_n_1
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.131 r  CPU1/ALU/result_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.131    CPU1/ALU/result_reg[16]_i_13_n_1
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.248 r  CPU1/ALU/result_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.248    CPU1/ALU/result_reg[16]_i_10_n_1
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.405 r  CPU1/ALU/result_reg[16]_i_9/CO[1]
                         net (fo=36, routed)          2.226    79.631    CPU1/ALU/data3[16]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.332    79.963 r  CPU1/ALU/result_reg[15]_i_50/O
                         net (fo=1, routed)           0.000    79.963    CPU1/ALU/result_reg[15]_i_50_n_1
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    80.361 r  CPU1/ALU/result_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    80.361    CPU1/ALU/result_reg[15]_i_43_n_1
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.475 r  CPU1/ALU/result_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    80.475    CPU1/ALU/result_reg[15]_i_38_n_1
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.589 r  CPU1/ALU/result_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.589    CPU1/ALU/result_reg[15]_i_33_n_1
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.703 r  CPU1/ALU/result_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    80.703    CPU1/ALU/result_reg[15]_i_28_n_1
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.817 r  CPU1/ALU/result_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.817    CPU1/ALU/result_reg[15]_i_23_n_1
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.931 r  CPU1/ALU/result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.931    CPU1/ALU/result_reg[15]_i_18_n_1
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.045 r  CPU1/ALU/result_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    81.045    CPU1/ALU/result_reg[15]_i_7_n_1
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.202 r  CPU1/ALU/result_reg[15]_i_4/CO[1]
                         net (fo=36, routed)          1.968    83.170    CPU1/ALU/data3[15]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.329    83.499 r  CPU1/ALU/result_reg[14]_i_45/O
                         net (fo=1, routed)           0.000    83.499    CPU1/ALU/result_reg[14]_i_45_n_1
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.032 r  CPU1/ALU/result_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    84.032    CPU1/ALU/result_reg[14]_i_38_n_1
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.149 r  CPU1/ALU/result_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    84.149    CPU1/ALU/result_reg[14]_i_33_n_1
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.266 r  CPU1/ALU/result_reg[14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    84.266    CPU1/ALU/result_reg[14]_i_28_n_1
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.383 r  CPU1/ALU/result_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    84.383    CPU1/ALU/result_reg[14]_i_23_n_1
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.500 r  CPU1/ALU/result_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.500    CPU1/ALU/result_reg[14]_i_18_n_1
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.617 r  CPU1/ALU/result_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    84.617    CPU1/ALU/result_reg[14]_i_13_n_1
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.734 r  CPU1/ALU/result_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    84.734    CPU1/ALU/result_reg[14]_i_8_n_1
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.851 r  CPU1/ALU/result_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.851    CPU1/ALU/result_reg[14]_i_5_n_1
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.008 r  CPU1/ALU/result_reg[14]_i_4/CO[1]
                         net (fo=36, routed)          2.203    87.210    CPU1/ALU/data3[14]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.332    87.542 r  CPU1/ALU/result_reg[13]_i_45/O
                         net (fo=1, routed)           0.000    87.542    CPU1/ALU/result_reg[13]_i_45_n_1
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.092 r  CPU1/ALU/result_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.092    CPU1/ALU/result_reg[13]_i_38_n_1
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.206 r  CPU1/ALU/result_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    88.206    CPU1/ALU/result_reg[13]_i_33_n_1
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.320 r  CPU1/ALU/result_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    88.320    CPU1/ALU/result_reg[13]_i_28_n_1
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.434 r  CPU1/ALU/result_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.434    CPU1/ALU/result_reg[13]_i_23_n_1
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.548 r  CPU1/ALU/result_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.548    CPU1/ALU/result_reg[13]_i_18_n_1
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.662 r  CPU1/ALU/result_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    88.662    CPU1/ALU/result_reg[13]_i_13_n_1
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.776 r  CPU1/ALU/result_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    88.776    CPU1/ALU/result_reg[13]_i_8_n_1
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.890 r  CPU1/ALU/result_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.890    CPU1/ALU/result_reg[13]_i_5_n_1
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.047 r  CPU1/ALU/result_reg[13]_i_4/CO[1]
                         net (fo=36, routed)          2.099    91.146    CPU1/ALU/data3[13]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    91.475 r  CPU1/ALU/result_reg[12]_i_48/O
                         net (fo=1, routed)           0.000    91.475    CPU1/ALU/result_reg[12]_i_48_n_1
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    91.876 r  CPU1/ALU/result_reg[12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    91.876    CPU1/ALU/result_reg[12]_i_43_n_1
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.990 r  CPU1/ALU/result_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.990    CPU1/ALU/result_reg[12]_i_38_n_1
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.104 r  CPU1/ALU/result_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    92.104    CPU1/ALU/result_reg[12]_i_33_n_1
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.218 r  CPU1/ALU/result_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    92.218    CPU1/ALU/result_reg[12]_i_28_n_1
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.332 r  CPU1/ALU/result_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.332    CPU1/ALU/result_reg[12]_i_23_n_1
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.446 r  CPU1/ALU/result_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.446    CPU1/ALU/result_reg[12]_i_18_n_1
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.560 r  CPU1/ALU/result_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.560    CPU1/ALU/result_reg[12]_i_13_n_1
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.674 r  CPU1/ALU/result_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.674    CPU1/ALU/result_reg[12]_i_10_n_1
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.831 r  CPU1/ALU/result_reg[12]_i_9/CO[1]
                         net (fo=36, routed)          2.230    95.061    CPU1/ALU/data3[12]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.329    95.390 r  CPU1/ALU/result_reg[11]_i_55/O
                         net (fo=1, routed)           0.000    95.390    CPU1/ALU/result_reg[11]_i_55_n_1
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.923 r  CPU1/ALU/result_reg[11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    95.923    CPU1/ALU/result_reg[11]_i_48_n_1
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.040 r  CPU1/ALU/result_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.040    CPU1/ALU/result_reg[11]_i_43_n_1
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.157 r  CPU1/ALU/result_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    96.157    CPU1/ALU/result_reg[11]_i_38_n_1
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.274 r  CPU1/ALU/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.274    CPU1/ALU/result_reg[11]_i_33_n_1
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.391 r  CPU1/ALU/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.391    CPU1/ALU/result_reg[11]_i_28_n_1
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.508 r  CPU1/ALU/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    96.508    CPU1/ALU/result_reg[11]_i_23_n_1
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.625 r  CPU1/ALU/result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    96.625    CPU1/ALU/result_reg[11]_i_18_n_1
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.742 r  CPU1/ALU/result_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    96.742    CPU1/ALU/result_reg[11]_i_7_n_1
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.899 r  CPU1/ALU/result_reg[11]_i_4/CO[1]
                         net (fo=36, routed)          2.085    98.984    CPU1/ALU/data3[11]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.332    99.316 r  CPU1/ALU/result_reg[10]_i_45/O
                         net (fo=1, routed)           0.000    99.316    CPU1/ALU/result_reg[10]_i_45_n_1
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.866 r  CPU1/ALU/result_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.866    CPU1/ALU/result_reg[10]_i_38_n_1
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.980 r  CPU1/ALU/result_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.980    CPU1/ALU/result_reg[10]_i_33_n_1
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.094 r  CPU1/ALU/result_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000   100.094    CPU1/ALU/result_reg[10]_i_28_n_1
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.208 r  CPU1/ALU/result_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000   100.208    CPU1/ALU/result_reg[10]_i_23_n_1
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.322 r  CPU1/ALU/result_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.322    CPU1/ALU/result_reg[10]_i_18_n_1
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.436 r  CPU1/ALU/result_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000   100.436    CPU1/ALU/result_reg[10]_i_13_n_1
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.550 r  CPU1/ALU/result_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000   100.550    CPU1/ALU/result_reg[10]_i_8_n_1
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.664 r  CPU1/ALU/result_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000   100.664    CPU1/ALU/result_reg[10]_i_5_n_1
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.821 r  CPU1/ALU/result_reg[10]_i_4/CO[1]
                         net (fo=36, routed)          1.597   102.418    CPU1/ALU/data3[10]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329   102.747 r  CPU1/ALU/result_reg[9]_i_45/O
                         net (fo=1, routed)           0.000   102.747    CPU1/ALU/result_reg[9]_i_45_n_1
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.297 r  CPU1/ALU/result_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000   103.297    CPU1/ALU/result_reg[9]_i_38_n_1
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.411 r  CPU1/ALU/result_reg[9]_i_33/CO[3]
                         net (fo=1, routed)           0.000   103.411    CPU1/ALU/result_reg[9]_i_33_n_1
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.525 r  CPU1/ALU/result_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.525    CPU1/ALU/result_reg[9]_i_28_n_1
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.639 r  CPU1/ALU/result_reg[9]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.639    CPU1/ALU/result_reg[9]_i_23_n_1
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.753 r  CPU1/ALU/result_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000   103.753    CPU1/ALU/result_reg[9]_i_18_n_1
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.867 r  CPU1/ALU/result_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000   103.867    CPU1/ALU/result_reg[9]_i_13_n_1
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.981 r  CPU1/ALU/result_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000   103.981    CPU1/ALU/result_reg[9]_i_8_n_1
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.095 r  CPU1/ALU/result_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000   104.095    CPU1/ALU/result_reg[9]_i_5_n_1
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.252 r  CPU1/ALU/result_reg[9]_i_4/CO[1]
                         net (fo=36, routed)          2.203   106.455    CPU1/ALU/data3[9]
    SLICE_X39Y5          LUT3 (Prop_lut3_I0_O)        0.329   106.784 r  CPU1/ALU/result_reg[8]_i_50/O
                         net (fo=1, routed)           0.000   106.784    CPU1/ALU/result_reg[8]_i_50_n_1
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.334 r  CPU1/ALU/result_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000   107.334    CPU1/ALU/result_reg[8]_i_43_n_1
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.448 r  CPU1/ALU/result_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000   107.448    CPU1/ALU/result_reg[8]_i_38_n_1
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.562 r  CPU1/ALU/result_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000   107.562    CPU1/ALU/result_reg[8]_i_33_n_1
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.676 r  CPU1/ALU/result_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000   107.676    CPU1/ALU/result_reg[8]_i_28_n_1
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.790 r  CPU1/ALU/result_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000   107.790    CPU1/ALU/result_reg[8]_i_23_n_1
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.904 r  CPU1/ALU/result_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000   107.904    CPU1/ALU/result_reg[8]_i_18_n_1
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.018 r  CPU1/ALU/result_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000   108.018    CPU1/ALU/result_reg[8]_i_13_n_1
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.132 r  CPU1/ALU/result_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000   108.132    CPU1/ALU/result_reg[8]_i_10_n_1
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.289 r  CPU1/ALU/result_reg[8]_i_9/CO[1]
                         net (fo=36, routed)          1.419   109.708    CPU1/ALU/data3[8]
    SLICE_X38Y5          LUT3 (Prop_lut3_I0_O)        0.329   110.037 r  CPU1/ALU/result_reg[7]_i_55/O
                         net (fo=1, routed)           0.000   110.037    CPU1/ALU/result_reg[7]_i_55_n_1
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.570 r  CPU1/ALU/result_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000   110.570    CPU1/ALU/result_reg[7]_i_48_n_1
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.687 r  CPU1/ALU/result_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000   110.687    CPU1/ALU/result_reg[7]_i_43_n_1
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.804 r  CPU1/ALU/result_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   110.804    CPU1/ALU/result_reg[7]_i_38_n_1
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.921 r  CPU1/ALU/result_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000   110.921    CPU1/ALU/result_reg[7]_i_33_n_1
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.038 r  CPU1/ALU/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000   111.038    CPU1/ALU/result_reg[7]_i_28_n_1
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.155 r  CPU1/ALU/result_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000   111.155    CPU1/ALU/result_reg[7]_i_23_n_1
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.272 r  CPU1/ALU/result_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000   111.272    CPU1/ALU/result_reg[7]_i_18_n_1
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.389 r  CPU1/ALU/result_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000   111.389    CPU1/ALU/result_reg[7]_i_7_n_1
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.546 r  CPU1/ALU/result_reg[7]_i_4/CO[1]
                         net (fo=36, routed)          2.367   113.913    CPU1/ALU/data3[7]
    SLICE_X37Y5          LUT3 (Prop_lut3_I0_O)        0.332   114.245 r  CPU1/ALU/result_reg[6]_i_43/O
                         net (fo=1, routed)           0.000   114.245    CPU1/ALU/result_reg[6]_i_43_n_1
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.646 r  CPU1/ALU/result_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000   114.646    CPU1/ALU/result_reg[6]_i_38_n_1
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.760 r  CPU1/ALU/result_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000   114.760    CPU1/ALU/result_reg[6]_i_33_n_1
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.874 r  CPU1/ALU/result_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000   114.874    CPU1/ALU/result_reg[6]_i_28_n_1
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.988 r  CPU1/ALU/result_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000   114.988    CPU1/ALU/result_reg[6]_i_23_n_1
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.102 r  CPU1/ALU/result_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000   115.102    CPU1/ALU/result_reg[6]_i_18_n_1
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.216 r  CPU1/ALU/result_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000   115.216    CPU1/ALU/result_reg[6]_i_13_n_1
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.330 r  CPU1/ALU/result_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000   115.330    CPU1/ALU/result_reg[6]_i_8_n_1
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.444 r  CPU1/ALU/result_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000   115.444    CPU1/ALU/result_reg[6]_i_5_n_1
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.601 r  CPU1/ALU/result_reg[6]_i_4/CO[1]
                         net (fo=36, routed)          2.509   118.110    CPU1/instruction_memory/data3[6]
    SLICE_X50Y6          LUT6 (Prop_lut6_I0_O)        0.329   118.439 r  CPU1/instruction_memory/result_reg[6]_i_3/O
                         net (fo=1, routed)           0.867   119.306    CPU1/instruction_memory/result_reg[6]_i_3_n_1
    SLICE_X45Y4          LUT5 (Prop_lut5_I4_O)        0.124   119.430 r  CPU1/instruction_memory/result_reg[6]_i_1/O
                         net (fo=1, routed)           0.591   120.020    CPU1/ALU/D[6]
    SLICE_X45Y4          LDCE                                         r  CPU1/ALU/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/ALU/result_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        110.572ns  (logic 46.182ns (41.766%)  route 64.390ns (58.234%))
  Logic Levels:           251  (CARRY4=222 LUT1=1 LUT3=24 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.612     5.133    CPU1/instruction_memory/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[2])
                                                      0.882     6.015 r  CPU1/instruction_memory/instruction_memory_reg/DOBDO[2]
                         net (fo=65, routed)          3.764     9.778    CPU1/instruction_memory/DOBDO[2]
    SLICE_X31Y10         MUXF7 (Prop_muxf7_S_O)       0.276    10.054 f  CPU1/instruction_memory/result0_i_108/O
                         net (fo=1, routed)           0.000    10.054    CPU1/instruction_memory/result0_i_108_n_1
    SLICE_X31Y10         MUXF8 (Prop_muxf8_I1_O)      0.094    10.148 f  CPU1/instruction_memory/result0_i_23/O
                         net (fo=38, routed)          5.471    15.620    CPU1/ALU/result0__0_7
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.316    15.936 r  CPU1/ALU/result_reg[31]_i_77/O
                         net (fo=1, routed)           0.000    15.936    CPU1/ALU/result_reg[31]_i_77_n_1
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.469 r  CPU1/ALU/result_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    16.469    CPU1/ALU/result_reg[31]_i_61_n_1
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.586 r  CPU1/ALU/result_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.586    CPU1/ALU/result_reg[31]_i_52_n_1
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.703 r  CPU1/ALU/result_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.703    CPU1/ALU/result_reg[31]_i_43_n_1
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.820 r  CPU1/ALU/result_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.820    CPU1/ALU/result_reg[31]_i_34_n_1
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.937 r  CPU1/ALU/result_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.937    CPU1/ALU/result_reg[31]_i_25_n_1
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.054 r  CPU1/ALU/result_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.054    CPU1/ALU/result_reg[31]_i_12_n_1
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.308 r  CPU1/ALU/result_reg[31]_i_8/CO[0]
                         net (fo=36, routed)          1.762    19.070    CPU1/ALU/data3[31]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.367    19.437 r  CPU1/ALU/result_reg[30]_i_43/O
                         net (fo=1, routed)           0.000    19.437    CPU1/ALU/result_reg[30]_i_43_n_1
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.838 r  CPU1/ALU/result_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    19.838    CPU1/ALU/result_reg[30]_i_38_n_1
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.952 r  CPU1/ALU/result_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.952    CPU1/ALU/result_reg[30]_i_33_n_1
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.066 r  CPU1/ALU/result_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.066    CPU1/ALU/result_reg[30]_i_28_n_1
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.180 r  CPU1/ALU/result_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.180    CPU1/ALU/result_reg[30]_i_23_n_1
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.294 r  CPU1/ALU/result_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.294    CPU1/ALU/result_reg[30]_i_18_n_1
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.408 r  CPU1/ALU/result_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.408    CPU1/ALU/result_reg[30]_i_13_n_1
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.522 r  CPU1/ALU/result_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.522    CPU1/ALU/result_reg[30]_i_8_n_1
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.636 r  CPU1/ALU/result_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.636    CPU1/ALU/result_reg[30]_i_5_n_1
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.793 r  CPU1/ALU/result_reg[30]_i_4/CO[1]
                         net (fo=36, routed)          2.260    23.053    CPU1/ALU/data3[30]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    23.382 r  CPU1/ALU/result_reg[29]_i_44/O
                         net (fo=1, routed)           0.000    23.382    CPU1/ALU/result_reg[29]_i_44_n_1
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.780 r  CPU1/ALU/result_reg[29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.780    CPU1/ALU/result_reg[29]_i_38_n_1
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.894 r  CPU1/ALU/result_reg[29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.894    CPU1/ALU/result_reg[29]_i_33_n_1
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.008 r  CPU1/ALU/result_reg[29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.008    CPU1/ALU/result_reg[29]_i_28_n_1
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.122 r  CPU1/ALU/result_reg[29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.122    CPU1/ALU/result_reg[29]_i_23_n_1
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.236 r  CPU1/ALU/result_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.236    CPU1/ALU/result_reg[29]_i_18_n_1
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.350 r  CPU1/ALU/result_reg[29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.350    CPU1/ALU/result_reg[29]_i_13_n_1
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.464 r  CPU1/ALU/result_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.464    CPU1/ALU/result_reg[29]_i_8_n_1
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.578 r  CPU1/ALU/result_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.578    CPU1/ALU/result_reg[29]_i_5_n_1
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.735 r  CPU1/ALU/result_reg[29]_i_4/CO[1]
                         net (fo=36, routed)          2.164    26.899    CPU1/ALU/data3[29]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.228 r  CPU1/ALU/result_reg[28]_i_50/O
                         net (fo=1, routed)           0.000    27.228    CPU1/ALU/result_reg[28]_i_50_n_1
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.778 r  CPU1/ALU/result_reg[28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.778    CPU1/ALU/result_reg[28]_i_43_n_1
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.892 r  CPU1/ALU/result_reg[28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.892    CPU1/ALU/result_reg[28]_i_38_n_1
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.006 r  CPU1/ALU/result_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.006    CPU1/ALU/result_reg[28]_i_33_n_1
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.120 r  CPU1/ALU/result_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.120    CPU1/ALU/result_reg[28]_i_28_n_1
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.234 r  CPU1/ALU/result_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.234    CPU1/ALU/result_reg[28]_i_23_n_1
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.348 r  CPU1/ALU/result_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.348    CPU1/ALU/result_reg[28]_i_18_n_1
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.462 r  CPU1/ALU/result_reg[28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.462    CPU1/ALU/result_reg[28]_i_13_n_1
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.576 r  CPU1/ALU/result_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.576    CPU1/ALU/result_reg[28]_i_10_n_1
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.733 r  CPU1/ALU/result_reg[28]_i_9/CO[1]
                         net (fo=36, routed)          2.219    30.952    CPU1/ALU/data3[28]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    31.281 r  CPU1/ALU/result_reg[27]_i_60/O
                         net (fo=1, routed)           0.000    31.281    CPU1/ALU/result_reg[27]_i_60_n_1
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.814 r  CPU1/ALU/result_reg[27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.814    CPU1/ALU/result_reg[27]_i_53_n_1
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.931 r  CPU1/ALU/result_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.931    CPU1/ALU/result_reg[27]_i_48_n_1
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.048 r  CPU1/ALU/result_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.048    CPU1/ALU/result_reg[27]_i_43_n_1
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.165 r  CPU1/ALU/result_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.165    CPU1/ALU/result_reg[27]_i_38_n_1
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.282 r  CPU1/ALU/result_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.282    CPU1/ALU/result_reg[27]_i_33_n_1
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.399 r  CPU1/ALU/result_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.399    CPU1/ALU/result_reg[27]_i_28_n_1
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.516 r  CPU1/ALU/result_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.516    CPU1/ALU/result_reg[27]_i_23_n_1
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.633 r  CPU1/ALU/result_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.633    CPU1/ALU/result_reg[27]_i_8_n_1
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.790 r  CPU1/ALU/result_reg[27]_i_4/CO[1]
                         net (fo=36, routed)          1.797    34.587    CPU1/ALU/data3[27]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    34.919 r  CPU1/ALU/result_reg[26]_i_45/O
                         net (fo=1, routed)           0.000    34.919    CPU1/ALU/result_reg[26]_i_45_n_1
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.469 r  CPU1/ALU/result_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.469    CPU1/ALU/result_reg[26]_i_38_n_1
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.583 r  CPU1/ALU/result_reg[26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.583    CPU1/ALU/result_reg[26]_i_33_n_1
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.697 r  CPU1/ALU/result_reg[26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.697    CPU1/ALU/result_reg[26]_i_28_n_1
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.811 r  CPU1/ALU/result_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.811    CPU1/ALU/result_reg[26]_i_23_n_1
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.925 r  CPU1/ALU/result_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.925    CPU1/ALU/result_reg[26]_i_18_n_1
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.039 r  CPU1/ALU/result_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.039    CPU1/ALU/result_reg[26]_i_13_n_1
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.153 r  CPU1/ALU/result_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.153    CPU1/ALU/result_reg[26]_i_8_n_1
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.267 r  CPU1/ALU/result_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.267    CPU1/ALU/result_reg[26]_i_5_n_1
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.424 r  CPU1/ALU/result_reg[26]_i_4/CO[1]
                         net (fo=36, routed)          2.295    38.719    CPU1/ALU/data3[26]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.329    39.048 r  CPU1/ALU/result_reg[25]_i_43/O
                         net (fo=1, routed)           0.000    39.048    CPU1/ALU/result_reg[25]_i_43_n_1
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.449 r  CPU1/ALU/result_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.449    CPU1/ALU/result_reg[25]_i_38_n_1
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.563 r  CPU1/ALU/result_reg[25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.563    CPU1/ALU/result_reg[25]_i_33_n_1
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.677 r  CPU1/ALU/result_reg[25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.677    CPU1/ALU/result_reg[25]_i_28_n_1
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.791 r  CPU1/ALU/result_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.791    CPU1/ALU/result_reg[25]_i_23_n_1
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.905 r  CPU1/ALU/result_reg[25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.905    CPU1/ALU/result_reg[25]_i_18_n_1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.019 r  CPU1/ALU/result_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.019    CPU1/ALU/result_reg[25]_i_13_n_1
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.133 r  CPU1/ALU/result_reg[25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.133    CPU1/ALU/result_reg[25]_i_8_n_1
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.247 r  CPU1/ALU/result_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.247    CPU1/ALU/result_reg[25]_i_5_n_1
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.404 r  CPU1/ALU/result_reg[25]_i_4/CO[1]
                         net (fo=36, routed)          2.090    42.494    CPU1/ALU/data3[25]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    42.823 r  CPU1/ALU/result_reg[24]_i_48/O
                         net (fo=1, routed)           0.000    42.823    CPU1/ALU/result_reg[24]_i_48_n_1
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    43.199 r  CPU1/ALU/result_reg[24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.199    CPU1/ALU/result_reg[24]_i_43_n_1
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.316 r  CPU1/ALU/result_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.316    CPU1/ALU/result_reg[24]_i_38_n_1
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.433 r  CPU1/ALU/result_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    43.433    CPU1/ALU/result_reg[24]_i_33_n_1
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.550 r  CPU1/ALU/result_reg[24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.550    CPU1/ALU/result_reg[24]_i_28_n_1
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.667 r  CPU1/ALU/result_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.667    CPU1/ALU/result_reg[24]_i_23_n_1
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.784 r  CPU1/ALU/result_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    43.784    CPU1/ALU/result_reg[24]_i_18_n_1
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.901 r  CPU1/ALU/result_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    43.901    CPU1/ALU/result_reg[24]_i_13_n_1
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.018 r  CPU1/ALU/result_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.018    CPU1/ALU/result_reg[24]_i_10_n_1
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.175 r  CPU1/ALU/result_reg[24]_i_9/CO[1]
                         net (fo=36, routed)          2.322    46.496    CPU1/ALU/data3[24]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    46.828 r  CPU1/ALU/result_reg[23]_i_60/O
                         net (fo=1, routed)           0.000    46.828    CPU1/ALU/result_reg[23]_i_60_n_1
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.378 r  CPU1/ALU/result_reg[23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.378    CPU1/ALU/result_reg[23]_i_53_n_1
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.492 r  CPU1/ALU/result_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.492    CPU1/ALU/result_reg[23]_i_48_n_1
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.606 r  CPU1/ALU/result_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.606    CPU1/ALU/result_reg[23]_i_43_n_1
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.720 r  CPU1/ALU/result_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.720    CPU1/ALU/result_reg[23]_i_38_n_1
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.834 r  CPU1/ALU/result_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.834    CPU1/ALU/result_reg[23]_i_33_n_1
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.948 r  CPU1/ALU/result_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.948    CPU1/ALU/result_reg[23]_i_28_n_1
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.062 r  CPU1/ALU/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.062    CPU1/ALU/result_reg[23]_i_23_n_1
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.176 r  CPU1/ALU/result_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    48.176    CPU1/ALU/result_reg[23]_i_8_n_1
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.333 r  CPU1/ALU/result_reg[23]_i_4/CO[1]
                         net (fo=36, routed)          2.435    50.769    CPU1/ALU/data3[23]
    SLICE_X55Y13         LUT3 (Prop_lut3_I0_O)        0.329    51.098 r  CPU1/ALU/result_reg[22]_i_45/O
                         net (fo=1, routed)           0.000    51.098    CPU1/ALU/result_reg[22]_i_45_n_1
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.648 r  CPU1/ALU/result_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.648    CPU1/ALU/result_reg[22]_i_38_n_1
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.762 r  CPU1/ALU/result_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.762    CPU1/ALU/result_reg[22]_i_33_n_1
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.876 r  CPU1/ALU/result_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.876    CPU1/ALU/result_reg[22]_i_28_n_1
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.990 r  CPU1/ALU/result_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.990    CPU1/ALU/result_reg[22]_i_23_n_1
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.104 r  CPU1/ALU/result_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.104    CPU1/ALU/result_reg[22]_i_18_n_1
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.218 r  CPU1/ALU/result_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.218    CPU1/ALU/result_reg[22]_i_13_n_1
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.332 r  CPU1/ALU/result_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.332    CPU1/ALU/result_reg[22]_i_8_n_1
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.446 r  CPU1/ALU/result_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.446    CPU1/ALU/result_reg[22]_i_5_n_1
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.603 r  CPU1/ALU/result_reg[22]_i_4/CO[1]
                         net (fo=36, routed)          2.238    54.841    CPU1/ALU/data3[22]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.329    55.170 r  CPU1/ALU/result_reg[21]_i_45/O
                         net (fo=1, routed)           0.000    55.170    CPU1/ALU/result_reg[21]_i_45_n_1
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.703 r  CPU1/ALU/result_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.703    CPU1/ALU/result_reg[21]_i_38_n_1
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.820 r  CPU1/ALU/result_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.820    CPU1/ALU/result_reg[21]_i_33_n_1
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.937 r  CPU1/ALU/result_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.937    CPU1/ALU/result_reg[21]_i_28_n_1
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.054 r  CPU1/ALU/result_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.054    CPU1/ALU/result_reg[21]_i_23_n_1
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.171 r  CPU1/ALU/result_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.171    CPU1/ALU/result_reg[21]_i_18_n_1
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.288 r  CPU1/ALU/result_reg[21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.288    CPU1/ALU/result_reg[21]_i_13_n_1
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.405 r  CPU1/ALU/result_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.405    CPU1/ALU/result_reg[21]_i_8_n_1
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.522 r  CPU1/ALU/result_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.522    CPU1/ALU/result_reg[21]_i_5_n_1
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.679 r  CPU1/ALU/result_reg[21]_i_4/CO[1]
                         net (fo=36, routed)          2.862    59.541    CPU1/ALU/data3[21]
    SLICE_X57Y11         LUT3 (Prop_lut3_I0_O)        0.332    59.873 r  CPU1/ALU/result_reg[20]_i_48/O
                         net (fo=1, routed)           0.000    59.873    CPU1/ALU/result_reg[20]_i_48_n_1
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.274 r  CPU1/ALU/result_reg[20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    60.274    CPU1/ALU/result_reg[20]_i_43_n_1
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.388 r  CPU1/ALU/result_reg[20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    60.388    CPU1/ALU/result_reg[20]_i_38_n_1
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.502 r  CPU1/ALU/result_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    60.502    CPU1/ALU/result_reg[20]_i_33_n_1
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.616 r  CPU1/ALU/result_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    60.616    CPU1/ALU/result_reg[20]_i_28_n_1
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.730 r  CPU1/ALU/result_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    60.730    CPU1/ALU/result_reg[20]_i_23_n_1
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.844 r  CPU1/ALU/result_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    60.844    CPU1/ALU/result_reg[20]_i_18_n_1
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.958 r  CPU1/ALU/result_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.958    CPU1/ALU/result_reg[20]_i_13_n_1
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.072 r  CPU1/ALU/result_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.072    CPU1/ALU/result_reg[20]_i_10_n_1
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.229 r  CPU1/ALU/result_reg[20]_i_9/CO[1]
                         net (fo=36, routed)          1.885    63.114    CPU1/ALU/data3[20]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    63.443 r  CPU1/ALU/result_reg[19]_i_59/O
                         net (fo=1, routed)           0.000    63.443    CPU1/ALU/result_reg[19]_i_59_n_1
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.976 r  CPU1/ALU/result_reg[19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.976    CPU1/ALU/result_reg[19]_i_52_n_1
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.093 r  CPU1/ALU/result_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.093    CPU1/ALU/result_reg[19]_i_47_n_1
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.210 r  CPU1/ALU/result_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.210    CPU1/ALU/result_reg[19]_i_42_n_1
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.327 r  CPU1/ALU/result_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.327    CPU1/ALU/result_reg[19]_i_37_n_1
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.444 r  CPU1/ALU/result_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.444    CPU1/ALU/result_reg[19]_i_32_n_1
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.561 r  CPU1/ALU/result_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.561    CPU1/ALU/result_reg[19]_i_27_n_1
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.678 r  CPU1/ALU/result_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.678    CPU1/ALU/result_reg[19]_i_22_n_1
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.795 r  CPU1/ALU/result_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.795    CPU1/ALU/result_reg[19]_i_8_n_1
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.952 r  CPU1/ALU/result_reg[19]_i_4/CO[1]
                         net (fo=36, routed)          2.382    67.334    CPU1/ALU/data3[19]
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.332    67.666 r  CPU1/ALU/result_reg[18]_i_45/O
                         net (fo=1, routed)           0.000    67.666    CPU1/ALU/result_reg[18]_i_45_n_1
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.199 r  CPU1/ALU/result_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.199    CPU1/ALU/result_reg[18]_i_38_n_1
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.316 r  CPU1/ALU/result_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.316    CPU1/ALU/result_reg[18]_i_33_n_1
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.433 r  CPU1/ALU/result_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.433    CPU1/ALU/result_reg[18]_i_28_n_1
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.550 r  CPU1/ALU/result_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.550    CPU1/ALU/result_reg[18]_i_23_n_1
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.667 r  CPU1/ALU/result_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    68.667    CPU1/ALU/result_reg[18]_i_18_n_1
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.784 r  CPU1/ALU/result_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.784    CPU1/ALU/result_reg[18]_i_13_n_1
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.901 r  CPU1/ALU/result_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.901    CPU1/ALU/result_reg[18]_i_8_n_1
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.018 r  CPU1/ALU/result_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.018    CPU1/ALU/result_reg[18]_i_5_n_1
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.175 r  CPU1/ALU/result_reg[18]_i_4/CO[1]
                         net (fo=36, routed)          2.371    71.546    CPU1/ALU/data3[18]
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.332    71.878 r  CPU1/ALU/result_reg[17]_i_45/O
                         net (fo=1, routed)           0.000    71.878    CPU1/ALU/result_reg[17]_i_45_n_1
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.428 r  CPU1/ALU/result_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.428    CPU1/ALU/result_reg[17]_i_38_n_1
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.542 r  CPU1/ALU/result_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.542    CPU1/ALU/result_reg[17]_i_33_n_1
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.656 r  CPU1/ALU/result_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.656    CPU1/ALU/result_reg[17]_i_28_n_1
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.770 r  CPU1/ALU/result_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.770    CPU1/ALU/result_reg[17]_i_23_n_1
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.884 r  CPU1/ALU/result_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.884    CPU1/ALU/result_reg[17]_i_18_n_1
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.998 r  CPU1/ALU/result_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    72.998    CPU1/ALU/result_reg[17]_i_13_n_1
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.112 r  CPU1/ALU/result_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.112    CPU1/ALU/result_reg[17]_i_8_n_1
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.226 r  CPU1/ALU/result_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.226    CPU1/ALU/result_reg[17]_i_5_n_1
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.383 r  CPU1/ALU/result_reg[17]_i_4/CO[1]
                         net (fo=36, routed)          2.341    75.724    CPU1/ALU/data3[17]
    SLICE_X52Y2          LUT3 (Prop_lut3_I0_O)        0.329    76.053 r  CPU1/ALU/result_reg[16]_i_48/O
                         net (fo=1, routed)           0.000    76.053    CPU1/ALU/result_reg[16]_i_48_n_1
    SLICE_X52Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    76.429 r  CPU1/ALU/result_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.429    CPU1/ALU/result_reg[16]_i_43_n_1
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.546 r  CPU1/ALU/result_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.546    CPU1/ALU/result_reg[16]_i_38_n_1
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.663 r  CPU1/ALU/result_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.663    CPU1/ALU/result_reg[16]_i_33_n_1
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.780 r  CPU1/ALU/result_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.780    CPU1/ALU/result_reg[16]_i_28_n_1
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.897 r  CPU1/ALU/result_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.897    CPU1/ALU/result_reg[16]_i_23_n_1
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.014 r  CPU1/ALU/result_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    77.014    CPU1/ALU/result_reg[16]_i_18_n_1
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.131 r  CPU1/ALU/result_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.131    CPU1/ALU/result_reg[16]_i_13_n_1
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.248 r  CPU1/ALU/result_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.248    CPU1/ALU/result_reg[16]_i_10_n_1
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.405 r  CPU1/ALU/result_reg[16]_i_9/CO[1]
                         net (fo=36, routed)          2.226    79.631    CPU1/ALU/data3[16]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.332    79.963 r  CPU1/ALU/result_reg[15]_i_50/O
                         net (fo=1, routed)           0.000    79.963    CPU1/ALU/result_reg[15]_i_50_n_1
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    80.361 r  CPU1/ALU/result_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    80.361    CPU1/ALU/result_reg[15]_i_43_n_1
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.475 r  CPU1/ALU/result_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    80.475    CPU1/ALU/result_reg[15]_i_38_n_1
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.589 r  CPU1/ALU/result_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.589    CPU1/ALU/result_reg[15]_i_33_n_1
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.703 r  CPU1/ALU/result_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    80.703    CPU1/ALU/result_reg[15]_i_28_n_1
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.817 r  CPU1/ALU/result_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.817    CPU1/ALU/result_reg[15]_i_23_n_1
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.931 r  CPU1/ALU/result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.931    CPU1/ALU/result_reg[15]_i_18_n_1
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.045 r  CPU1/ALU/result_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    81.045    CPU1/ALU/result_reg[15]_i_7_n_1
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.202 r  CPU1/ALU/result_reg[15]_i_4/CO[1]
                         net (fo=36, routed)          1.968    83.170    CPU1/ALU/data3[15]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.329    83.499 r  CPU1/ALU/result_reg[14]_i_45/O
                         net (fo=1, routed)           0.000    83.499    CPU1/ALU/result_reg[14]_i_45_n_1
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.032 r  CPU1/ALU/result_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    84.032    CPU1/ALU/result_reg[14]_i_38_n_1
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.149 r  CPU1/ALU/result_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    84.149    CPU1/ALU/result_reg[14]_i_33_n_1
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.266 r  CPU1/ALU/result_reg[14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    84.266    CPU1/ALU/result_reg[14]_i_28_n_1
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.383 r  CPU1/ALU/result_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    84.383    CPU1/ALU/result_reg[14]_i_23_n_1
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.500 r  CPU1/ALU/result_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.500    CPU1/ALU/result_reg[14]_i_18_n_1
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.617 r  CPU1/ALU/result_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    84.617    CPU1/ALU/result_reg[14]_i_13_n_1
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.734 r  CPU1/ALU/result_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    84.734    CPU1/ALU/result_reg[14]_i_8_n_1
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.851 r  CPU1/ALU/result_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.851    CPU1/ALU/result_reg[14]_i_5_n_1
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.008 r  CPU1/ALU/result_reg[14]_i_4/CO[1]
                         net (fo=36, routed)          2.203    87.210    CPU1/ALU/data3[14]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.332    87.542 r  CPU1/ALU/result_reg[13]_i_45/O
                         net (fo=1, routed)           0.000    87.542    CPU1/ALU/result_reg[13]_i_45_n_1
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.092 r  CPU1/ALU/result_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.092    CPU1/ALU/result_reg[13]_i_38_n_1
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.206 r  CPU1/ALU/result_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    88.206    CPU1/ALU/result_reg[13]_i_33_n_1
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.320 r  CPU1/ALU/result_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    88.320    CPU1/ALU/result_reg[13]_i_28_n_1
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.434 r  CPU1/ALU/result_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.434    CPU1/ALU/result_reg[13]_i_23_n_1
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.548 r  CPU1/ALU/result_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.548    CPU1/ALU/result_reg[13]_i_18_n_1
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.662 r  CPU1/ALU/result_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    88.662    CPU1/ALU/result_reg[13]_i_13_n_1
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.776 r  CPU1/ALU/result_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    88.776    CPU1/ALU/result_reg[13]_i_8_n_1
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.890 r  CPU1/ALU/result_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.890    CPU1/ALU/result_reg[13]_i_5_n_1
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.047 r  CPU1/ALU/result_reg[13]_i_4/CO[1]
                         net (fo=36, routed)          2.099    91.146    CPU1/ALU/data3[13]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    91.475 r  CPU1/ALU/result_reg[12]_i_48/O
                         net (fo=1, routed)           0.000    91.475    CPU1/ALU/result_reg[12]_i_48_n_1
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    91.876 r  CPU1/ALU/result_reg[12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    91.876    CPU1/ALU/result_reg[12]_i_43_n_1
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.990 r  CPU1/ALU/result_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.990    CPU1/ALU/result_reg[12]_i_38_n_1
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.104 r  CPU1/ALU/result_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    92.104    CPU1/ALU/result_reg[12]_i_33_n_1
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.218 r  CPU1/ALU/result_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    92.218    CPU1/ALU/result_reg[12]_i_28_n_1
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.332 r  CPU1/ALU/result_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.332    CPU1/ALU/result_reg[12]_i_23_n_1
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.446 r  CPU1/ALU/result_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.446    CPU1/ALU/result_reg[12]_i_18_n_1
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.560 r  CPU1/ALU/result_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.560    CPU1/ALU/result_reg[12]_i_13_n_1
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.674 r  CPU1/ALU/result_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.674    CPU1/ALU/result_reg[12]_i_10_n_1
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.831 r  CPU1/ALU/result_reg[12]_i_9/CO[1]
                         net (fo=36, routed)          2.230    95.061    CPU1/ALU/data3[12]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.329    95.390 r  CPU1/ALU/result_reg[11]_i_55/O
                         net (fo=1, routed)           0.000    95.390    CPU1/ALU/result_reg[11]_i_55_n_1
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.923 r  CPU1/ALU/result_reg[11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    95.923    CPU1/ALU/result_reg[11]_i_48_n_1
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.040 r  CPU1/ALU/result_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.040    CPU1/ALU/result_reg[11]_i_43_n_1
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.157 r  CPU1/ALU/result_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    96.157    CPU1/ALU/result_reg[11]_i_38_n_1
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.274 r  CPU1/ALU/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.274    CPU1/ALU/result_reg[11]_i_33_n_1
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.391 r  CPU1/ALU/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.391    CPU1/ALU/result_reg[11]_i_28_n_1
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.508 r  CPU1/ALU/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    96.508    CPU1/ALU/result_reg[11]_i_23_n_1
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.625 r  CPU1/ALU/result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    96.625    CPU1/ALU/result_reg[11]_i_18_n_1
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.742 r  CPU1/ALU/result_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    96.742    CPU1/ALU/result_reg[11]_i_7_n_1
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.899 r  CPU1/ALU/result_reg[11]_i_4/CO[1]
                         net (fo=36, routed)          2.085    98.984    CPU1/ALU/data3[11]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.332    99.316 r  CPU1/ALU/result_reg[10]_i_45/O
                         net (fo=1, routed)           0.000    99.316    CPU1/ALU/result_reg[10]_i_45_n_1
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.866 r  CPU1/ALU/result_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.866    CPU1/ALU/result_reg[10]_i_38_n_1
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.980 r  CPU1/ALU/result_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.980    CPU1/ALU/result_reg[10]_i_33_n_1
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.094 r  CPU1/ALU/result_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000   100.094    CPU1/ALU/result_reg[10]_i_28_n_1
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.208 r  CPU1/ALU/result_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000   100.208    CPU1/ALU/result_reg[10]_i_23_n_1
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.322 r  CPU1/ALU/result_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.322    CPU1/ALU/result_reg[10]_i_18_n_1
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.436 r  CPU1/ALU/result_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000   100.436    CPU1/ALU/result_reg[10]_i_13_n_1
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.550 r  CPU1/ALU/result_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000   100.550    CPU1/ALU/result_reg[10]_i_8_n_1
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.664 r  CPU1/ALU/result_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000   100.664    CPU1/ALU/result_reg[10]_i_5_n_1
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.821 r  CPU1/ALU/result_reg[10]_i_4/CO[1]
                         net (fo=36, routed)          1.597   102.418    CPU1/ALU/data3[10]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329   102.747 r  CPU1/ALU/result_reg[9]_i_45/O
                         net (fo=1, routed)           0.000   102.747    CPU1/ALU/result_reg[9]_i_45_n_1
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.297 r  CPU1/ALU/result_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000   103.297    CPU1/ALU/result_reg[9]_i_38_n_1
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.411 r  CPU1/ALU/result_reg[9]_i_33/CO[3]
                         net (fo=1, routed)           0.000   103.411    CPU1/ALU/result_reg[9]_i_33_n_1
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.525 r  CPU1/ALU/result_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.525    CPU1/ALU/result_reg[9]_i_28_n_1
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.639 r  CPU1/ALU/result_reg[9]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.639    CPU1/ALU/result_reg[9]_i_23_n_1
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.753 r  CPU1/ALU/result_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000   103.753    CPU1/ALU/result_reg[9]_i_18_n_1
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.867 r  CPU1/ALU/result_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000   103.867    CPU1/ALU/result_reg[9]_i_13_n_1
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.981 r  CPU1/ALU/result_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000   103.981    CPU1/ALU/result_reg[9]_i_8_n_1
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.095 r  CPU1/ALU/result_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000   104.095    CPU1/ALU/result_reg[9]_i_5_n_1
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.252 r  CPU1/ALU/result_reg[9]_i_4/CO[1]
                         net (fo=36, routed)          2.203   106.455    CPU1/ALU/data3[9]
    SLICE_X39Y5          LUT3 (Prop_lut3_I0_O)        0.329   106.784 r  CPU1/ALU/result_reg[8]_i_50/O
                         net (fo=1, routed)           0.000   106.784    CPU1/ALU/result_reg[8]_i_50_n_1
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.334 r  CPU1/ALU/result_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000   107.334    CPU1/ALU/result_reg[8]_i_43_n_1
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.448 r  CPU1/ALU/result_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000   107.448    CPU1/ALU/result_reg[8]_i_38_n_1
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.562 r  CPU1/ALU/result_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000   107.562    CPU1/ALU/result_reg[8]_i_33_n_1
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.676 r  CPU1/ALU/result_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000   107.676    CPU1/ALU/result_reg[8]_i_28_n_1
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.790 r  CPU1/ALU/result_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000   107.790    CPU1/ALU/result_reg[8]_i_23_n_1
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.904 r  CPU1/ALU/result_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000   107.904    CPU1/ALU/result_reg[8]_i_18_n_1
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.018 r  CPU1/ALU/result_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000   108.018    CPU1/ALU/result_reg[8]_i_13_n_1
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.132 r  CPU1/ALU/result_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000   108.132    CPU1/ALU/result_reg[8]_i_10_n_1
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.289 r  CPU1/ALU/result_reg[8]_i_9/CO[1]
                         net (fo=36, routed)          1.419   109.708    CPU1/ALU/data3[8]
    SLICE_X38Y5          LUT3 (Prop_lut3_I0_O)        0.329   110.037 r  CPU1/ALU/result_reg[7]_i_55/O
                         net (fo=1, routed)           0.000   110.037    CPU1/ALU/result_reg[7]_i_55_n_1
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.570 r  CPU1/ALU/result_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000   110.570    CPU1/ALU/result_reg[7]_i_48_n_1
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.687 r  CPU1/ALU/result_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000   110.687    CPU1/ALU/result_reg[7]_i_43_n_1
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.804 r  CPU1/ALU/result_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   110.804    CPU1/ALU/result_reg[7]_i_38_n_1
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.921 r  CPU1/ALU/result_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000   110.921    CPU1/ALU/result_reg[7]_i_33_n_1
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.038 r  CPU1/ALU/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000   111.038    CPU1/ALU/result_reg[7]_i_28_n_1
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.155 r  CPU1/ALU/result_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000   111.155    CPU1/ALU/result_reg[7]_i_23_n_1
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.272 r  CPU1/ALU/result_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000   111.272    CPU1/ALU/result_reg[7]_i_18_n_1
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   111.389 r  CPU1/ALU/result_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000   111.389    CPU1/ALU/result_reg[7]_i_7_n_1
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.546 r  CPU1/ALU/result_reg[7]_i_4/CO[1]
                         net (fo=36, routed)          2.403   113.949    CPU1/instruction_memory/data3[7]
    SLICE_X50Y6          LUT6 (Prop_lut6_I0_O)        0.332   114.281 r  CPU1/instruction_memory/result_reg[7]_i_3/O
                         net (fo=1, routed)           1.300   115.581    CPU1/instruction_memory/result_reg[7]_i_3_n_1
    SLICE_X43Y14         LUT5 (Prop_lut5_I4_O)        0.124   115.705 r  CPU1/instruction_memory/result_reg[7]_i_1/O
                         net (fo=1, routed)           0.000   115.705    CPU1/ALU/D[7]
    SLICE_X43Y14         LDCE                                         r  CPU1/ALU/result_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/ALU/result_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        107.186ns  (logic 44.341ns (41.368%)  route 62.845ns (58.632%))
  Logic Levels:           241  (CARRY4=213 LUT1=1 LUT3=23 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.612     5.133    CPU1/instruction_memory/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[2])
                                                      0.882     6.015 r  CPU1/instruction_memory/instruction_memory_reg/DOBDO[2]
                         net (fo=65, routed)          3.764     9.778    CPU1/instruction_memory/DOBDO[2]
    SLICE_X31Y10         MUXF7 (Prop_muxf7_S_O)       0.276    10.054 f  CPU1/instruction_memory/result0_i_108/O
                         net (fo=1, routed)           0.000    10.054    CPU1/instruction_memory/result0_i_108_n_1
    SLICE_X31Y10         MUXF8 (Prop_muxf8_I1_O)      0.094    10.148 f  CPU1/instruction_memory/result0_i_23/O
                         net (fo=38, routed)          5.471    15.620    CPU1/ALU/result0__0_7
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.316    15.936 r  CPU1/ALU/result_reg[31]_i_77/O
                         net (fo=1, routed)           0.000    15.936    CPU1/ALU/result_reg[31]_i_77_n_1
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.469 r  CPU1/ALU/result_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    16.469    CPU1/ALU/result_reg[31]_i_61_n_1
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.586 r  CPU1/ALU/result_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.586    CPU1/ALU/result_reg[31]_i_52_n_1
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.703 r  CPU1/ALU/result_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.703    CPU1/ALU/result_reg[31]_i_43_n_1
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.820 r  CPU1/ALU/result_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.820    CPU1/ALU/result_reg[31]_i_34_n_1
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.937 r  CPU1/ALU/result_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.937    CPU1/ALU/result_reg[31]_i_25_n_1
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.054 r  CPU1/ALU/result_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.054    CPU1/ALU/result_reg[31]_i_12_n_1
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.308 r  CPU1/ALU/result_reg[31]_i_8/CO[0]
                         net (fo=36, routed)          1.762    19.070    CPU1/ALU/data3[31]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.367    19.437 r  CPU1/ALU/result_reg[30]_i_43/O
                         net (fo=1, routed)           0.000    19.437    CPU1/ALU/result_reg[30]_i_43_n_1
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.838 r  CPU1/ALU/result_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    19.838    CPU1/ALU/result_reg[30]_i_38_n_1
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.952 r  CPU1/ALU/result_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.952    CPU1/ALU/result_reg[30]_i_33_n_1
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.066 r  CPU1/ALU/result_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.066    CPU1/ALU/result_reg[30]_i_28_n_1
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.180 r  CPU1/ALU/result_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.180    CPU1/ALU/result_reg[30]_i_23_n_1
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.294 r  CPU1/ALU/result_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.294    CPU1/ALU/result_reg[30]_i_18_n_1
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.408 r  CPU1/ALU/result_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.408    CPU1/ALU/result_reg[30]_i_13_n_1
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.522 r  CPU1/ALU/result_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.522    CPU1/ALU/result_reg[30]_i_8_n_1
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.636 r  CPU1/ALU/result_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.636    CPU1/ALU/result_reg[30]_i_5_n_1
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.793 r  CPU1/ALU/result_reg[30]_i_4/CO[1]
                         net (fo=36, routed)          2.260    23.053    CPU1/ALU/data3[30]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    23.382 r  CPU1/ALU/result_reg[29]_i_44/O
                         net (fo=1, routed)           0.000    23.382    CPU1/ALU/result_reg[29]_i_44_n_1
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.780 r  CPU1/ALU/result_reg[29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.780    CPU1/ALU/result_reg[29]_i_38_n_1
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.894 r  CPU1/ALU/result_reg[29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.894    CPU1/ALU/result_reg[29]_i_33_n_1
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.008 r  CPU1/ALU/result_reg[29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.008    CPU1/ALU/result_reg[29]_i_28_n_1
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.122 r  CPU1/ALU/result_reg[29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.122    CPU1/ALU/result_reg[29]_i_23_n_1
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.236 r  CPU1/ALU/result_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.236    CPU1/ALU/result_reg[29]_i_18_n_1
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.350 r  CPU1/ALU/result_reg[29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.350    CPU1/ALU/result_reg[29]_i_13_n_1
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.464 r  CPU1/ALU/result_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.464    CPU1/ALU/result_reg[29]_i_8_n_1
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.578 r  CPU1/ALU/result_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.578    CPU1/ALU/result_reg[29]_i_5_n_1
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.735 r  CPU1/ALU/result_reg[29]_i_4/CO[1]
                         net (fo=36, routed)          2.164    26.899    CPU1/ALU/data3[29]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.228 r  CPU1/ALU/result_reg[28]_i_50/O
                         net (fo=1, routed)           0.000    27.228    CPU1/ALU/result_reg[28]_i_50_n_1
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.778 r  CPU1/ALU/result_reg[28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.778    CPU1/ALU/result_reg[28]_i_43_n_1
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.892 r  CPU1/ALU/result_reg[28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.892    CPU1/ALU/result_reg[28]_i_38_n_1
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.006 r  CPU1/ALU/result_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.006    CPU1/ALU/result_reg[28]_i_33_n_1
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.120 r  CPU1/ALU/result_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.120    CPU1/ALU/result_reg[28]_i_28_n_1
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.234 r  CPU1/ALU/result_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.234    CPU1/ALU/result_reg[28]_i_23_n_1
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.348 r  CPU1/ALU/result_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.348    CPU1/ALU/result_reg[28]_i_18_n_1
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.462 r  CPU1/ALU/result_reg[28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.462    CPU1/ALU/result_reg[28]_i_13_n_1
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.576 r  CPU1/ALU/result_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.576    CPU1/ALU/result_reg[28]_i_10_n_1
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.733 r  CPU1/ALU/result_reg[28]_i_9/CO[1]
                         net (fo=36, routed)          2.219    30.952    CPU1/ALU/data3[28]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    31.281 r  CPU1/ALU/result_reg[27]_i_60/O
                         net (fo=1, routed)           0.000    31.281    CPU1/ALU/result_reg[27]_i_60_n_1
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.814 r  CPU1/ALU/result_reg[27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.814    CPU1/ALU/result_reg[27]_i_53_n_1
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.931 r  CPU1/ALU/result_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.931    CPU1/ALU/result_reg[27]_i_48_n_1
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.048 r  CPU1/ALU/result_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.048    CPU1/ALU/result_reg[27]_i_43_n_1
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.165 r  CPU1/ALU/result_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.165    CPU1/ALU/result_reg[27]_i_38_n_1
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.282 r  CPU1/ALU/result_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.282    CPU1/ALU/result_reg[27]_i_33_n_1
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.399 r  CPU1/ALU/result_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.399    CPU1/ALU/result_reg[27]_i_28_n_1
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.516 r  CPU1/ALU/result_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.516    CPU1/ALU/result_reg[27]_i_23_n_1
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.633 r  CPU1/ALU/result_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.633    CPU1/ALU/result_reg[27]_i_8_n_1
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.790 r  CPU1/ALU/result_reg[27]_i_4/CO[1]
                         net (fo=36, routed)          1.797    34.587    CPU1/ALU/data3[27]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    34.919 r  CPU1/ALU/result_reg[26]_i_45/O
                         net (fo=1, routed)           0.000    34.919    CPU1/ALU/result_reg[26]_i_45_n_1
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.469 r  CPU1/ALU/result_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.469    CPU1/ALU/result_reg[26]_i_38_n_1
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.583 r  CPU1/ALU/result_reg[26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.583    CPU1/ALU/result_reg[26]_i_33_n_1
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.697 r  CPU1/ALU/result_reg[26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.697    CPU1/ALU/result_reg[26]_i_28_n_1
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.811 r  CPU1/ALU/result_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.811    CPU1/ALU/result_reg[26]_i_23_n_1
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.925 r  CPU1/ALU/result_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.925    CPU1/ALU/result_reg[26]_i_18_n_1
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.039 r  CPU1/ALU/result_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.039    CPU1/ALU/result_reg[26]_i_13_n_1
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.153 r  CPU1/ALU/result_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.153    CPU1/ALU/result_reg[26]_i_8_n_1
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.267 r  CPU1/ALU/result_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.267    CPU1/ALU/result_reg[26]_i_5_n_1
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.424 r  CPU1/ALU/result_reg[26]_i_4/CO[1]
                         net (fo=36, routed)          2.295    38.719    CPU1/ALU/data3[26]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.329    39.048 r  CPU1/ALU/result_reg[25]_i_43/O
                         net (fo=1, routed)           0.000    39.048    CPU1/ALU/result_reg[25]_i_43_n_1
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.449 r  CPU1/ALU/result_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.449    CPU1/ALU/result_reg[25]_i_38_n_1
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.563 r  CPU1/ALU/result_reg[25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.563    CPU1/ALU/result_reg[25]_i_33_n_1
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.677 r  CPU1/ALU/result_reg[25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.677    CPU1/ALU/result_reg[25]_i_28_n_1
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.791 r  CPU1/ALU/result_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.791    CPU1/ALU/result_reg[25]_i_23_n_1
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.905 r  CPU1/ALU/result_reg[25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.905    CPU1/ALU/result_reg[25]_i_18_n_1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.019 r  CPU1/ALU/result_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.019    CPU1/ALU/result_reg[25]_i_13_n_1
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.133 r  CPU1/ALU/result_reg[25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.133    CPU1/ALU/result_reg[25]_i_8_n_1
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.247 r  CPU1/ALU/result_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.247    CPU1/ALU/result_reg[25]_i_5_n_1
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.404 r  CPU1/ALU/result_reg[25]_i_4/CO[1]
                         net (fo=36, routed)          2.090    42.494    CPU1/ALU/data3[25]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    42.823 r  CPU1/ALU/result_reg[24]_i_48/O
                         net (fo=1, routed)           0.000    42.823    CPU1/ALU/result_reg[24]_i_48_n_1
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    43.199 r  CPU1/ALU/result_reg[24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.199    CPU1/ALU/result_reg[24]_i_43_n_1
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.316 r  CPU1/ALU/result_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.316    CPU1/ALU/result_reg[24]_i_38_n_1
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.433 r  CPU1/ALU/result_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    43.433    CPU1/ALU/result_reg[24]_i_33_n_1
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.550 r  CPU1/ALU/result_reg[24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.550    CPU1/ALU/result_reg[24]_i_28_n_1
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.667 r  CPU1/ALU/result_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.667    CPU1/ALU/result_reg[24]_i_23_n_1
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.784 r  CPU1/ALU/result_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    43.784    CPU1/ALU/result_reg[24]_i_18_n_1
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.901 r  CPU1/ALU/result_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    43.901    CPU1/ALU/result_reg[24]_i_13_n_1
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.018 r  CPU1/ALU/result_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.018    CPU1/ALU/result_reg[24]_i_10_n_1
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.175 r  CPU1/ALU/result_reg[24]_i_9/CO[1]
                         net (fo=36, routed)          2.322    46.496    CPU1/ALU/data3[24]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    46.828 r  CPU1/ALU/result_reg[23]_i_60/O
                         net (fo=1, routed)           0.000    46.828    CPU1/ALU/result_reg[23]_i_60_n_1
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.378 r  CPU1/ALU/result_reg[23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.378    CPU1/ALU/result_reg[23]_i_53_n_1
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.492 r  CPU1/ALU/result_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.492    CPU1/ALU/result_reg[23]_i_48_n_1
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.606 r  CPU1/ALU/result_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.606    CPU1/ALU/result_reg[23]_i_43_n_1
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.720 r  CPU1/ALU/result_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.720    CPU1/ALU/result_reg[23]_i_38_n_1
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.834 r  CPU1/ALU/result_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.834    CPU1/ALU/result_reg[23]_i_33_n_1
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.948 r  CPU1/ALU/result_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.948    CPU1/ALU/result_reg[23]_i_28_n_1
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.062 r  CPU1/ALU/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.062    CPU1/ALU/result_reg[23]_i_23_n_1
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.176 r  CPU1/ALU/result_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    48.176    CPU1/ALU/result_reg[23]_i_8_n_1
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.333 r  CPU1/ALU/result_reg[23]_i_4/CO[1]
                         net (fo=36, routed)          2.435    50.769    CPU1/ALU/data3[23]
    SLICE_X55Y13         LUT3 (Prop_lut3_I0_O)        0.329    51.098 r  CPU1/ALU/result_reg[22]_i_45/O
                         net (fo=1, routed)           0.000    51.098    CPU1/ALU/result_reg[22]_i_45_n_1
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.648 r  CPU1/ALU/result_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.648    CPU1/ALU/result_reg[22]_i_38_n_1
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.762 r  CPU1/ALU/result_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.762    CPU1/ALU/result_reg[22]_i_33_n_1
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.876 r  CPU1/ALU/result_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.876    CPU1/ALU/result_reg[22]_i_28_n_1
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.990 r  CPU1/ALU/result_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.990    CPU1/ALU/result_reg[22]_i_23_n_1
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.104 r  CPU1/ALU/result_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.104    CPU1/ALU/result_reg[22]_i_18_n_1
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.218 r  CPU1/ALU/result_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.218    CPU1/ALU/result_reg[22]_i_13_n_1
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.332 r  CPU1/ALU/result_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.332    CPU1/ALU/result_reg[22]_i_8_n_1
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.446 r  CPU1/ALU/result_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.446    CPU1/ALU/result_reg[22]_i_5_n_1
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.603 r  CPU1/ALU/result_reg[22]_i_4/CO[1]
                         net (fo=36, routed)          2.238    54.841    CPU1/ALU/data3[22]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.329    55.170 r  CPU1/ALU/result_reg[21]_i_45/O
                         net (fo=1, routed)           0.000    55.170    CPU1/ALU/result_reg[21]_i_45_n_1
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.703 r  CPU1/ALU/result_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.703    CPU1/ALU/result_reg[21]_i_38_n_1
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.820 r  CPU1/ALU/result_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.820    CPU1/ALU/result_reg[21]_i_33_n_1
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.937 r  CPU1/ALU/result_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.937    CPU1/ALU/result_reg[21]_i_28_n_1
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.054 r  CPU1/ALU/result_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.054    CPU1/ALU/result_reg[21]_i_23_n_1
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.171 r  CPU1/ALU/result_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.171    CPU1/ALU/result_reg[21]_i_18_n_1
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.288 r  CPU1/ALU/result_reg[21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.288    CPU1/ALU/result_reg[21]_i_13_n_1
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.405 r  CPU1/ALU/result_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.405    CPU1/ALU/result_reg[21]_i_8_n_1
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.522 r  CPU1/ALU/result_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.522    CPU1/ALU/result_reg[21]_i_5_n_1
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.679 r  CPU1/ALU/result_reg[21]_i_4/CO[1]
                         net (fo=36, routed)          2.862    59.541    CPU1/ALU/data3[21]
    SLICE_X57Y11         LUT3 (Prop_lut3_I0_O)        0.332    59.873 r  CPU1/ALU/result_reg[20]_i_48/O
                         net (fo=1, routed)           0.000    59.873    CPU1/ALU/result_reg[20]_i_48_n_1
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.274 r  CPU1/ALU/result_reg[20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    60.274    CPU1/ALU/result_reg[20]_i_43_n_1
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.388 r  CPU1/ALU/result_reg[20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    60.388    CPU1/ALU/result_reg[20]_i_38_n_1
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.502 r  CPU1/ALU/result_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    60.502    CPU1/ALU/result_reg[20]_i_33_n_1
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.616 r  CPU1/ALU/result_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    60.616    CPU1/ALU/result_reg[20]_i_28_n_1
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.730 r  CPU1/ALU/result_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    60.730    CPU1/ALU/result_reg[20]_i_23_n_1
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.844 r  CPU1/ALU/result_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    60.844    CPU1/ALU/result_reg[20]_i_18_n_1
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.958 r  CPU1/ALU/result_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.958    CPU1/ALU/result_reg[20]_i_13_n_1
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.072 r  CPU1/ALU/result_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.072    CPU1/ALU/result_reg[20]_i_10_n_1
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.229 r  CPU1/ALU/result_reg[20]_i_9/CO[1]
                         net (fo=36, routed)          1.885    63.114    CPU1/ALU/data3[20]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    63.443 r  CPU1/ALU/result_reg[19]_i_59/O
                         net (fo=1, routed)           0.000    63.443    CPU1/ALU/result_reg[19]_i_59_n_1
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.976 r  CPU1/ALU/result_reg[19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.976    CPU1/ALU/result_reg[19]_i_52_n_1
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.093 r  CPU1/ALU/result_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.093    CPU1/ALU/result_reg[19]_i_47_n_1
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.210 r  CPU1/ALU/result_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.210    CPU1/ALU/result_reg[19]_i_42_n_1
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.327 r  CPU1/ALU/result_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.327    CPU1/ALU/result_reg[19]_i_37_n_1
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.444 r  CPU1/ALU/result_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.444    CPU1/ALU/result_reg[19]_i_32_n_1
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.561 r  CPU1/ALU/result_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.561    CPU1/ALU/result_reg[19]_i_27_n_1
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.678 r  CPU1/ALU/result_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.678    CPU1/ALU/result_reg[19]_i_22_n_1
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.795 r  CPU1/ALU/result_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.795    CPU1/ALU/result_reg[19]_i_8_n_1
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.952 r  CPU1/ALU/result_reg[19]_i_4/CO[1]
                         net (fo=36, routed)          2.382    67.334    CPU1/ALU/data3[19]
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.332    67.666 r  CPU1/ALU/result_reg[18]_i_45/O
                         net (fo=1, routed)           0.000    67.666    CPU1/ALU/result_reg[18]_i_45_n_1
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.199 r  CPU1/ALU/result_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.199    CPU1/ALU/result_reg[18]_i_38_n_1
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.316 r  CPU1/ALU/result_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.316    CPU1/ALU/result_reg[18]_i_33_n_1
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.433 r  CPU1/ALU/result_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.433    CPU1/ALU/result_reg[18]_i_28_n_1
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.550 r  CPU1/ALU/result_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.550    CPU1/ALU/result_reg[18]_i_23_n_1
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.667 r  CPU1/ALU/result_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    68.667    CPU1/ALU/result_reg[18]_i_18_n_1
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.784 r  CPU1/ALU/result_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.784    CPU1/ALU/result_reg[18]_i_13_n_1
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.901 r  CPU1/ALU/result_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.901    CPU1/ALU/result_reg[18]_i_8_n_1
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.018 r  CPU1/ALU/result_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.018    CPU1/ALU/result_reg[18]_i_5_n_1
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.175 r  CPU1/ALU/result_reg[18]_i_4/CO[1]
                         net (fo=36, routed)          2.371    71.546    CPU1/ALU/data3[18]
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.332    71.878 r  CPU1/ALU/result_reg[17]_i_45/O
                         net (fo=1, routed)           0.000    71.878    CPU1/ALU/result_reg[17]_i_45_n_1
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.428 r  CPU1/ALU/result_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.428    CPU1/ALU/result_reg[17]_i_38_n_1
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.542 r  CPU1/ALU/result_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.542    CPU1/ALU/result_reg[17]_i_33_n_1
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.656 r  CPU1/ALU/result_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.656    CPU1/ALU/result_reg[17]_i_28_n_1
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.770 r  CPU1/ALU/result_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.770    CPU1/ALU/result_reg[17]_i_23_n_1
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.884 r  CPU1/ALU/result_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.884    CPU1/ALU/result_reg[17]_i_18_n_1
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.998 r  CPU1/ALU/result_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    72.998    CPU1/ALU/result_reg[17]_i_13_n_1
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.112 r  CPU1/ALU/result_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.112    CPU1/ALU/result_reg[17]_i_8_n_1
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.226 r  CPU1/ALU/result_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.226    CPU1/ALU/result_reg[17]_i_5_n_1
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.383 r  CPU1/ALU/result_reg[17]_i_4/CO[1]
                         net (fo=36, routed)          2.341    75.724    CPU1/ALU/data3[17]
    SLICE_X52Y2          LUT3 (Prop_lut3_I0_O)        0.329    76.053 r  CPU1/ALU/result_reg[16]_i_48/O
                         net (fo=1, routed)           0.000    76.053    CPU1/ALU/result_reg[16]_i_48_n_1
    SLICE_X52Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    76.429 r  CPU1/ALU/result_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.429    CPU1/ALU/result_reg[16]_i_43_n_1
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.546 r  CPU1/ALU/result_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.546    CPU1/ALU/result_reg[16]_i_38_n_1
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.663 r  CPU1/ALU/result_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.663    CPU1/ALU/result_reg[16]_i_33_n_1
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.780 r  CPU1/ALU/result_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.780    CPU1/ALU/result_reg[16]_i_28_n_1
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.897 r  CPU1/ALU/result_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.897    CPU1/ALU/result_reg[16]_i_23_n_1
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.014 r  CPU1/ALU/result_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    77.014    CPU1/ALU/result_reg[16]_i_18_n_1
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.131 r  CPU1/ALU/result_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.131    CPU1/ALU/result_reg[16]_i_13_n_1
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.248 r  CPU1/ALU/result_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.248    CPU1/ALU/result_reg[16]_i_10_n_1
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.405 r  CPU1/ALU/result_reg[16]_i_9/CO[1]
                         net (fo=36, routed)          2.226    79.631    CPU1/ALU/data3[16]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.332    79.963 r  CPU1/ALU/result_reg[15]_i_50/O
                         net (fo=1, routed)           0.000    79.963    CPU1/ALU/result_reg[15]_i_50_n_1
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    80.361 r  CPU1/ALU/result_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    80.361    CPU1/ALU/result_reg[15]_i_43_n_1
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.475 r  CPU1/ALU/result_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    80.475    CPU1/ALU/result_reg[15]_i_38_n_1
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.589 r  CPU1/ALU/result_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.589    CPU1/ALU/result_reg[15]_i_33_n_1
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.703 r  CPU1/ALU/result_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    80.703    CPU1/ALU/result_reg[15]_i_28_n_1
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.817 r  CPU1/ALU/result_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.817    CPU1/ALU/result_reg[15]_i_23_n_1
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.931 r  CPU1/ALU/result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.931    CPU1/ALU/result_reg[15]_i_18_n_1
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.045 r  CPU1/ALU/result_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    81.045    CPU1/ALU/result_reg[15]_i_7_n_1
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.202 r  CPU1/ALU/result_reg[15]_i_4/CO[1]
                         net (fo=36, routed)          1.968    83.170    CPU1/ALU/data3[15]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.329    83.499 r  CPU1/ALU/result_reg[14]_i_45/O
                         net (fo=1, routed)           0.000    83.499    CPU1/ALU/result_reg[14]_i_45_n_1
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.032 r  CPU1/ALU/result_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    84.032    CPU1/ALU/result_reg[14]_i_38_n_1
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.149 r  CPU1/ALU/result_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    84.149    CPU1/ALU/result_reg[14]_i_33_n_1
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.266 r  CPU1/ALU/result_reg[14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    84.266    CPU1/ALU/result_reg[14]_i_28_n_1
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.383 r  CPU1/ALU/result_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    84.383    CPU1/ALU/result_reg[14]_i_23_n_1
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.500 r  CPU1/ALU/result_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.500    CPU1/ALU/result_reg[14]_i_18_n_1
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.617 r  CPU1/ALU/result_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    84.617    CPU1/ALU/result_reg[14]_i_13_n_1
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.734 r  CPU1/ALU/result_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    84.734    CPU1/ALU/result_reg[14]_i_8_n_1
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.851 r  CPU1/ALU/result_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.851    CPU1/ALU/result_reg[14]_i_5_n_1
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.008 r  CPU1/ALU/result_reg[14]_i_4/CO[1]
                         net (fo=36, routed)          2.203    87.210    CPU1/ALU/data3[14]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.332    87.542 r  CPU1/ALU/result_reg[13]_i_45/O
                         net (fo=1, routed)           0.000    87.542    CPU1/ALU/result_reg[13]_i_45_n_1
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.092 r  CPU1/ALU/result_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.092    CPU1/ALU/result_reg[13]_i_38_n_1
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.206 r  CPU1/ALU/result_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    88.206    CPU1/ALU/result_reg[13]_i_33_n_1
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.320 r  CPU1/ALU/result_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    88.320    CPU1/ALU/result_reg[13]_i_28_n_1
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.434 r  CPU1/ALU/result_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.434    CPU1/ALU/result_reg[13]_i_23_n_1
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.548 r  CPU1/ALU/result_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.548    CPU1/ALU/result_reg[13]_i_18_n_1
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.662 r  CPU1/ALU/result_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    88.662    CPU1/ALU/result_reg[13]_i_13_n_1
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.776 r  CPU1/ALU/result_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    88.776    CPU1/ALU/result_reg[13]_i_8_n_1
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.890 r  CPU1/ALU/result_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.890    CPU1/ALU/result_reg[13]_i_5_n_1
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.047 r  CPU1/ALU/result_reg[13]_i_4/CO[1]
                         net (fo=36, routed)          2.099    91.146    CPU1/ALU/data3[13]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    91.475 r  CPU1/ALU/result_reg[12]_i_48/O
                         net (fo=1, routed)           0.000    91.475    CPU1/ALU/result_reg[12]_i_48_n_1
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    91.876 r  CPU1/ALU/result_reg[12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    91.876    CPU1/ALU/result_reg[12]_i_43_n_1
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.990 r  CPU1/ALU/result_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.990    CPU1/ALU/result_reg[12]_i_38_n_1
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.104 r  CPU1/ALU/result_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    92.104    CPU1/ALU/result_reg[12]_i_33_n_1
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.218 r  CPU1/ALU/result_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    92.218    CPU1/ALU/result_reg[12]_i_28_n_1
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.332 r  CPU1/ALU/result_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.332    CPU1/ALU/result_reg[12]_i_23_n_1
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.446 r  CPU1/ALU/result_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.446    CPU1/ALU/result_reg[12]_i_18_n_1
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.560 r  CPU1/ALU/result_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.560    CPU1/ALU/result_reg[12]_i_13_n_1
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.674 r  CPU1/ALU/result_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.674    CPU1/ALU/result_reg[12]_i_10_n_1
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.831 r  CPU1/ALU/result_reg[12]_i_9/CO[1]
                         net (fo=36, routed)          2.230    95.061    CPU1/ALU/data3[12]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.329    95.390 r  CPU1/ALU/result_reg[11]_i_55/O
                         net (fo=1, routed)           0.000    95.390    CPU1/ALU/result_reg[11]_i_55_n_1
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.923 r  CPU1/ALU/result_reg[11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    95.923    CPU1/ALU/result_reg[11]_i_48_n_1
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.040 r  CPU1/ALU/result_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.040    CPU1/ALU/result_reg[11]_i_43_n_1
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.157 r  CPU1/ALU/result_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    96.157    CPU1/ALU/result_reg[11]_i_38_n_1
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.274 r  CPU1/ALU/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.274    CPU1/ALU/result_reg[11]_i_33_n_1
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.391 r  CPU1/ALU/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.391    CPU1/ALU/result_reg[11]_i_28_n_1
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.508 r  CPU1/ALU/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    96.508    CPU1/ALU/result_reg[11]_i_23_n_1
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.625 r  CPU1/ALU/result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    96.625    CPU1/ALU/result_reg[11]_i_18_n_1
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.742 r  CPU1/ALU/result_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    96.742    CPU1/ALU/result_reg[11]_i_7_n_1
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.899 r  CPU1/ALU/result_reg[11]_i_4/CO[1]
                         net (fo=36, routed)          2.085    98.984    CPU1/ALU/data3[11]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.332    99.316 r  CPU1/ALU/result_reg[10]_i_45/O
                         net (fo=1, routed)           0.000    99.316    CPU1/ALU/result_reg[10]_i_45_n_1
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.866 r  CPU1/ALU/result_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.866    CPU1/ALU/result_reg[10]_i_38_n_1
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.980 r  CPU1/ALU/result_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.980    CPU1/ALU/result_reg[10]_i_33_n_1
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.094 r  CPU1/ALU/result_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000   100.094    CPU1/ALU/result_reg[10]_i_28_n_1
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.208 r  CPU1/ALU/result_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000   100.208    CPU1/ALU/result_reg[10]_i_23_n_1
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.322 r  CPU1/ALU/result_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.322    CPU1/ALU/result_reg[10]_i_18_n_1
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.436 r  CPU1/ALU/result_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000   100.436    CPU1/ALU/result_reg[10]_i_13_n_1
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.550 r  CPU1/ALU/result_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000   100.550    CPU1/ALU/result_reg[10]_i_8_n_1
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.664 r  CPU1/ALU/result_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000   100.664    CPU1/ALU/result_reg[10]_i_5_n_1
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.821 r  CPU1/ALU/result_reg[10]_i_4/CO[1]
                         net (fo=36, routed)          1.597   102.418    CPU1/ALU/data3[10]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329   102.747 r  CPU1/ALU/result_reg[9]_i_45/O
                         net (fo=1, routed)           0.000   102.747    CPU1/ALU/result_reg[9]_i_45_n_1
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.297 r  CPU1/ALU/result_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000   103.297    CPU1/ALU/result_reg[9]_i_38_n_1
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.411 r  CPU1/ALU/result_reg[9]_i_33/CO[3]
                         net (fo=1, routed)           0.000   103.411    CPU1/ALU/result_reg[9]_i_33_n_1
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.525 r  CPU1/ALU/result_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.525    CPU1/ALU/result_reg[9]_i_28_n_1
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.639 r  CPU1/ALU/result_reg[9]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.639    CPU1/ALU/result_reg[9]_i_23_n_1
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.753 r  CPU1/ALU/result_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000   103.753    CPU1/ALU/result_reg[9]_i_18_n_1
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.867 r  CPU1/ALU/result_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000   103.867    CPU1/ALU/result_reg[9]_i_13_n_1
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.981 r  CPU1/ALU/result_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000   103.981    CPU1/ALU/result_reg[9]_i_8_n_1
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.095 r  CPU1/ALU/result_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000   104.095    CPU1/ALU/result_reg[9]_i_5_n_1
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.252 r  CPU1/ALU/result_reg[9]_i_4/CO[1]
                         net (fo=36, routed)          2.203   106.455    CPU1/ALU/data3[9]
    SLICE_X39Y5          LUT3 (Prop_lut3_I0_O)        0.329   106.784 r  CPU1/ALU/result_reg[8]_i_50/O
                         net (fo=1, routed)           0.000   106.784    CPU1/ALU/result_reg[8]_i_50_n_1
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.334 r  CPU1/ALU/result_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000   107.334    CPU1/ALU/result_reg[8]_i_43_n_1
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.448 r  CPU1/ALU/result_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000   107.448    CPU1/ALU/result_reg[8]_i_38_n_1
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.562 r  CPU1/ALU/result_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000   107.562    CPU1/ALU/result_reg[8]_i_33_n_1
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.676 r  CPU1/ALU/result_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000   107.676    CPU1/ALU/result_reg[8]_i_28_n_1
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.790 r  CPU1/ALU/result_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000   107.790    CPU1/ALU/result_reg[8]_i_23_n_1
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.904 r  CPU1/ALU/result_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000   107.904    CPU1/ALU/result_reg[8]_i_18_n_1
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.018 r  CPU1/ALU/result_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000   108.018    CPU1/ALU/result_reg[8]_i_13_n_1
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.132 r  CPU1/ALU/result_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000   108.132    CPU1/ALU/result_reg[8]_i_10_n_1
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.289 r  CPU1/ALU/result_reg[8]_i_9/CO[1]
                         net (fo=36, routed)          1.565   109.853    CPU1/instruction_memory/data3[8]
    SLICE_X50Y6          LUT6 (Prop_lut6_I0_O)        0.329   110.182 r  CPU1/instruction_memory/result_reg[8]_i_4/O
                         net (fo=1, routed)           0.955   111.138    CPU1/instruction_memory/result_reg[8]_i_4_n_1
    SLICE_X47Y4          LUT5 (Prop_lut5_I4_O)        0.124   111.262 r  CPU1/instruction_memory/result_reg[8]_i_1/O
                         net (fo=1, routed)           1.057   112.319    CPU1/ALU/D[8]
    SLICE_X51Y4          LDCE                                         r  CPU1/ALU/result_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/ALU/result_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        102.570ns  (logic 42.507ns (41.442%)  route 60.063ns (58.558%))
  Logic Levels:           231  (CARRY4=204 LUT1=1 LUT3=22 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.612     5.133    CPU1/instruction_memory/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[2])
                                                      0.882     6.015 r  CPU1/instruction_memory/instruction_memory_reg/DOBDO[2]
                         net (fo=65, routed)          3.764     9.778    CPU1/instruction_memory/DOBDO[2]
    SLICE_X31Y10         MUXF7 (Prop_muxf7_S_O)       0.276    10.054 f  CPU1/instruction_memory/result0_i_108/O
                         net (fo=1, routed)           0.000    10.054    CPU1/instruction_memory/result0_i_108_n_1
    SLICE_X31Y10         MUXF8 (Prop_muxf8_I1_O)      0.094    10.148 f  CPU1/instruction_memory/result0_i_23/O
                         net (fo=38, routed)          5.471    15.620    CPU1/ALU/result0__0_7
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.316    15.936 r  CPU1/ALU/result_reg[31]_i_77/O
                         net (fo=1, routed)           0.000    15.936    CPU1/ALU/result_reg[31]_i_77_n_1
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.469 r  CPU1/ALU/result_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    16.469    CPU1/ALU/result_reg[31]_i_61_n_1
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.586 r  CPU1/ALU/result_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.586    CPU1/ALU/result_reg[31]_i_52_n_1
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.703 r  CPU1/ALU/result_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.703    CPU1/ALU/result_reg[31]_i_43_n_1
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.820 r  CPU1/ALU/result_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.820    CPU1/ALU/result_reg[31]_i_34_n_1
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.937 r  CPU1/ALU/result_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.937    CPU1/ALU/result_reg[31]_i_25_n_1
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.054 r  CPU1/ALU/result_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.054    CPU1/ALU/result_reg[31]_i_12_n_1
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.308 r  CPU1/ALU/result_reg[31]_i_8/CO[0]
                         net (fo=36, routed)          1.762    19.070    CPU1/ALU/data3[31]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.367    19.437 r  CPU1/ALU/result_reg[30]_i_43/O
                         net (fo=1, routed)           0.000    19.437    CPU1/ALU/result_reg[30]_i_43_n_1
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.838 r  CPU1/ALU/result_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    19.838    CPU1/ALU/result_reg[30]_i_38_n_1
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.952 r  CPU1/ALU/result_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.952    CPU1/ALU/result_reg[30]_i_33_n_1
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.066 r  CPU1/ALU/result_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.066    CPU1/ALU/result_reg[30]_i_28_n_1
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.180 r  CPU1/ALU/result_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.180    CPU1/ALU/result_reg[30]_i_23_n_1
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.294 r  CPU1/ALU/result_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.294    CPU1/ALU/result_reg[30]_i_18_n_1
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.408 r  CPU1/ALU/result_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.408    CPU1/ALU/result_reg[30]_i_13_n_1
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.522 r  CPU1/ALU/result_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.522    CPU1/ALU/result_reg[30]_i_8_n_1
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.636 r  CPU1/ALU/result_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.636    CPU1/ALU/result_reg[30]_i_5_n_1
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.793 r  CPU1/ALU/result_reg[30]_i_4/CO[1]
                         net (fo=36, routed)          2.260    23.053    CPU1/ALU/data3[30]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    23.382 r  CPU1/ALU/result_reg[29]_i_44/O
                         net (fo=1, routed)           0.000    23.382    CPU1/ALU/result_reg[29]_i_44_n_1
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.780 r  CPU1/ALU/result_reg[29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.780    CPU1/ALU/result_reg[29]_i_38_n_1
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.894 r  CPU1/ALU/result_reg[29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.894    CPU1/ALU/result_reg[29]_i_33_n_1
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.008 r  CPU1/ALU/result_reg[29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.008    CPU1/ALU/result_reg[29]_i_28_n_1
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.122 r  CPU1/ALU/result_reg[29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.122    CPU1/ALU/result_reg[29]_i_23_n_1
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.236 r  CPU1/ALU/result_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.236    CPU1/ALU/result_reg[29]_i_18_n_1
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.350 r  CPU1/ALU/result_reg[29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.350    CPU1/ALU/result_reg[29]_i_13_n_1
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.464 r  CPU1/ALU/result_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.464    CPU1/ALU/result_reg[29]_i_8_n_1
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.578 r  CPU1/ALU/result_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.578    CPU1/ALU/result_reg[29]_i_5_n_1
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.735 r  CPU1/ALU/result_reg[29]_i_4/CO[1]
                         net (fo=36, routed)          2.164    26.899    CPU1/ALU/data3[29]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.228 r  CPU1/ALU/result_reg[28]_i_50/O
                         net (fo=1, routed)           0.000    27.228    CPU1/ALU/result_reg[28]_i_50_n_1
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.778 r  CPU1/ALU/result_reg[28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.778    CPU1/ALU/result_reg[28]_i_43_n_1
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.892 r  CPU1/ALU/result_reg[28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.892    CPU1/ALU/result_reg[28]_i_38_n_1
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.006 r  CPU1/ALU/result_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.006    CPU1/ALU/result_reg[28]_i_33_n_1
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.120 r  CPU1/ALU/result_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.120    CPU1/ALU/result_reg[28]_i_28_n_1
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.234 r  CPU1/ALU/result_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.234    CPU1/ALU/result_reg[28]_i_23_n_1
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.348 r  CPU1/ALU/result_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.348    CPU1/ALU/result_reg[28]_i_18_n_1
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.462 r  CPU1/ALU/result_reg[28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.462    CPU1/ALU/result_reg[28]_i_13_n_1
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.576 r  CPU1/ALU/result_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.576    CPU1/ALU/result_reg[28]_i_10_n_1
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.733 r  CPU1/ALU/result_reg[28]_i_9/CO[1]
                         net (fo=36, routed)          2.219    30.952    CPU1/ALU/data3[28]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    31.281 r  CPU1/ALU/result_reg[27]_i_60/O
                         net (fo=1, routed)           0.000    31.281    CPU1/ALU/result_reg[27]_i_60_n_1
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.814 r  CPU1/ALU/result_reg[27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.814    CPU1/ALU/result_reg[27]_i_53_n_1
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.931 r  CPU1/ALU/result_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.931    CPU1/ALU/result_reg[27]_i_48_n_1
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.048 r  CPU1/ALU/result_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.048    CPU1/ALU/result_reg[27]_i_43_n_1
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.165 r  CPU1/ALU/result_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.165    CPU1/ALU/result_reg[27]_i_38_n_1
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.282 r  CPU1/ALU/result_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.282    CPU1/ALU/result_reg[27]_i_33_n_1
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.399 r  CPU1/ALU/result_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.399    CPU1/ALU/result_reg[27]_i_28_n_1
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.516 r  CPU1/ALU/result_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.516    CPU1/ALU/result_reg[27]_i_23_n_1
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.633 r  CPU1/ALU/result_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.633    CPU1/ALU/result_reg[27]_i_8_n_1
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.790 r  CPU1/ALU/result_reg[27]_i_4/CO[1]
                         net (fo=36, routed)          1.797    34.587    CPU1/ALU/data3[27]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    34.919 r  CPU1/ALU/result_reg[26]_i_45/O
                         net (fo=1, routed)           0.000    34.919    CPU1/ALU/result_reg[26]_i_45_n_1
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.469 r  CPU1/ALU/result_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.469    CPU1/ALU/result_reg[26]_i_38_n_1
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.583 r  CPU1/ALU/result_reg[26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.583    CPU1/ALU/result_reg[26]_i_33_n_1
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.697 r  CPU1/ALU/result_reg[26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.697    CPU1/ALU/result_reg[26]_i_28_n_1
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.811 r  CPU1/ALU/result_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.811    CPU1/ALU/result_reg[26]_i_23_n_1
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.925 r  CPU1/ALU/result_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.925    CPU1/ALU/result_reg[26]_i_18_n_1
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.039 r  CPU1/ALU/result_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.039    CPU1/ALU/result_reg[26]_i_13_n_1
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.153 r  CPU1/ALU/result_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.153    CPU1/ALU/result_reg[26]_i_8_n_1
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.267 r  CPU1/ALU/result_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.267    CPU1/ALU/result_reg[26]_i_5_n_1
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.424 r  CPU1/ALU/result_reg[26]_i_4/CO[1]
                         net (fo=36, routed)          2.295    38.719    CPU1/ALU/data3[26]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.329    39.048 r  CPU1/ALU/result_reg[25]_i_43/O
                         net (fo=1, routed)           0.000    39.048    CPU1/ALU/result_reg[25]_i_43_n_1
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.449 r  CPU1/ALU/result_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.449    CPU1/ALU/result_reg[25]_i_38_n_1
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.563 r  CPU1/ALU/result_reg[25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.563    CPU1/ALU/result_reg[25]_i_33_n_1
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.677 r  CPU1/ALU/result_reg[25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.677    CPU1/ALU/result_reg[25]_i_28_n_1
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.791 r  CPU1/ALU/result_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.791    CPU1/ALU/result_reg[25]_i_23_n_1
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.905 r  CPU1/ALU/result_reg[25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.905    CPU1/ALU/result_reg[25]_i_18_n_1
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.019 r  CPU1/ALU/result_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.019    CPU1/ALU/result_reg[25]_i_13_n_1
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.133 r  CPU1/ALU/result_reg[25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.133    CPU1/ALU/result_reg[25]_i_8_n_1
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.247 r  CPU1/ALU/result_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.247    CPU1/ALU/result_reg[25]_i_5_n_1
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.404 r  CPU1/ALU/result_reg[25]_i_4/CO[1]
                         net (fo=36, routed)          2.090    42.494    CPU1/ALU/data3[25]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    42.823 r  CPU1/ALU/result_reg[24]_i_48/O
                         net (fo=1, routed)           0.000    42.823    CPU1/ALU/result_reg[24]_i_48_n_1
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    43.199 r  CPU1/ALU/result_reg[24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.199    CPU1/ALU/result_reg[24]_i_43_n_1
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.316 r  CPU1/ALU/result_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.316    CPU1/ALU/result_reg[24]_i_38_n_1
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.433 r  CPU1/ALU/result_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    43.433    CPU1/ALU/result_reg[24]_i_33_n_1
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.550 r  CPU1/ALU/result_reg[24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.550    CPU1/ALU/result_reg[24]_i_28_n_1
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.667 r  CPU1/ALU/result_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    43.667    CPU1/ALU/result_reg[24]_i_23_n_1
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.784 r  CPU1/ALU/result_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    43.784    CPU1/ALU/result_reg[24]_i_18_n_1
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.901 r  CPU1/ALU/result_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    43.901    CPU1/ALU/result_reg[24]_i_13_n_1
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.018 r  CPU1/ALU/result_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.018    CPU1/ALU/result_reg[24]_i_10_n_1
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.175 r  CPU1/ALU/result_reg[24]_i_9/CO[1]
                         net (fo=36, routed)          2.322    46.496    CPU1/ALU/data3[24]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    46.828 r  CPU1/ALU/result_reg[23]_i_60/O
                         net (fo=1, routed)           0.000    46.828    CPU1/ALU/result_reg[23]_i_60_n_1
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.378 r  CPU1/ALU/result_reg[23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.378    CPU1/ALU/result_reg[23]_i_53_n_1
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.492 r  CPU1/ALU/result_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.492    CPU1/ALU/result_reg[23]_i_48_n_1
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.606 r  CPU1/ALU/result_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.606    CPU1/ALU/result_reg[23]_i_43_n_1
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.720 r  CPU1/ALU/result_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.720    CPU1/ALU/result_reg[23]_i_38_n_1
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.834 r  CPU1/ALU/result_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.834    CPU1/ALU/result_reg[23]_i_33_n_1
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.948 r  CPU1/ALU/result_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.948    CPU1/ALU/result_reg[23]_i_28_n_1
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.062 r  CPU1/ALU/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.062    CPU1/ALU/result_reg[23]_i_23_n_1
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.176 r  CPU1/ALU/result_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    48.176    CPU1/ALU/result_reg[23]_i_8_n_1
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.333 r  CPU1/ALU/result_reg[23]_i_4/CO[1]
                         net (fo=36, routed)          2.435    50.769    CPU1/ALU/data3[23]
    SLICE_X55Y13         LUT3 (Prop_lut3_I0_O)        0.329    51.098 r  CPU1/ALU/result_reg[22]_i_45/O
                         net (fo=1, routed)           0.000    51.098    CPU1/ALU/result_reg[22]_i_45_n_1
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.648 r  CPU1/ALU/result_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.648    CPU1/ALU/result_reg[22]_i_38_n_1
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.762 r  CPU1/ALU/result_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.762    CPU1/ALU/result_reg[22]_i_33_n_1
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.876 r  CPU1/ALU/result_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.876    CPU1/ALU/result_reg[22]_i_28_n_1
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.990 r  CPU1/ALU/result_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.990    CPU1/ALU/result_reg[22]_i_23_n_1
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.104 r  CPU1/ALU/result_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.104    CPU1/ALU/result_reg[22]_i_18_n_1
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.218 r  CPU1/ALU/result_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.218    CPU1/ALU/result_reg[22]_i_13_n_1
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.332 r  CPU1/ALU/result_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.332    CPU1/ALU/result_reg[22]_i_8_n_1
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.446 r  CPU1/ALU/result_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.446    CPU1/ALU/result_reg[22]_i_5_n_1
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.603 r  CPU1/ALU/result_reg[22]_i_4/CO[1]
                         net (fo=36, routed)          2.238    54.841    CPU1/ALU/data3[22]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.329    55.170 r  CPU1/ALU/result_reg[21]_i_45/O
                         net (fo=1, routed)           0.000    55.170    CPU1/ALU/result_reg[21]_i_45_n_1
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.703 r  CPU1/ALU/result_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.703    CPU1/ALU/result_reg[21]_i_38_n_1
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.820 r  CPU1/ALU/result_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.820    CPU1/ALU/result_reg[21]_i_33_n_1
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.937 r  CPU1/ALU/result_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.937    CPU1/ALU/result_reg[21]_i_28_n_1
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.054 r  CPU1/ALU/result_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.054    CPU1/ALU/result_reg[21]_i_23_n_1
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.171 r  CPU1/ALU/result_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.171    CPU1/ALU/result_reg[21]_i_18_n_1
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.288 r  CPU1/ALU/result_reg[21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.288    CPU1/ALU/result_reg[21]_i_13_n_1
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.405 r  CPU1/ALU/result_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.405    CPU1/ALU/result_reg[21]_i_8_n_1
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.522 r  CPU1/ALU/result_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.522    CPU1/ALU/result_reg[21]_i_5_n_1
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.679 r  CPU1/ALU/result_reg[21]_i_4/CO[1]
                         net (fo=36, routed)          2.862    59.541    CPU1/ALU/data3[21]
    SLICE_X57Y11         LUT3 (Prop_lut3_I0_O)        0.332    59.873 r  CPU1/ALU/result_reg[20]_i_48/O
                         net (fo=1, routed)           0.000    59.873    CPU1/ALU/result_reg[20]_i_48_n_1
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.274 r  CPU1/ALU/result_reg[20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    60.274    CPU1/ALU/result_reg[20]_i_43_n_1
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.388 r  CPU1/ALU/result_reg[20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    60.388    CPU1/ALU/result_reg[20]_i_38_n_1
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.502 r  CPU1/ALU/result_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    60.502    CPU1/ALU/result_reg[20]_i_33_n_1
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.616 r  CPU1/ALU/result_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    60.616    CPU1/ALU/result_reg[20]_i_28_n_1
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.730 r  CPU1/ALU/result_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    60.730    CPU1/ALU/result_reg[20]_i_23_n_1
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.844 r  CPU1/ALU/result_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    60.844    CPU1/ALU/result_reg[20]_i_18_n_1
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.958 r  CPU1/ALU/result_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.958    CPU1/ALU/result_reg[20]_i_13_n_1
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.072 r  CPU1/ALU/result_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.072    CPU1/ALU/result_reg[20]_i_10_n_1
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.229 r  CPU1/ALU/result_reg[20]_i_9/CO[1]
                         net (fo=36, routed)          1.885    63.114    CPU1/ALU/data3[20]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    63.443 r  CPU1/ALU/result_reg[19]_i_59/O
                         net (fo=1, routed)           0.000    63.443    CPU1/ALU/result_reg[19]_i_59_n_1
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.976 r  CPU1/ALU/result_reg[19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.976    CPU1/ALU/result_reg[19]_i_52_n_1
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.093 r  CPU1/ALU/result_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.093    CPU1/ALU/result_reg[19]_i_47_n_1
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.210 r  CPU1/ALU/result_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.210    CPU1/ALU/result_reg[19]_i_42_n_1
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.327 r  CPU1/ALU/result_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.327    CPU1/ALU/result_reg[19]_i_37_n_1
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.444 r  CPU1/ALU/result_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.444    CPU1/ALU/result_reg[19]_i_32_n_1
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.561 r  CPU1/ALU/result_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.561    CPU1/ALU/result_reg[19]_i_27_n_1
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.678 r  CPU1/ALU/result_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.678    CPU1/ALU/result_reg[19]_i_22_n_1
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.795 r  CPU1/ALU/result_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.795    CPU1/ALU/result_reg[19]_i_8_n_1
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.952 r  CPU1/ALU/result_reg[19]_i_4/CO[1]
                         net (fo=36, routed)          2.382    67.334    CPU1/ALU/data3[19]
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.332    67.666 r  CPU1/ALU/result_reg[18]_i_45/O
                         net (fo=1, routed)           0.000    67.666    CPU1/ALU/result_reg[18]_i_45_n_1
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.199 r  CPU1/ALU/result_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.199    CPU1/ALU/result_reg[18]_i_38_n_1
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.316 r  CPU1/ALU/result_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.316    CPU1/ALU/result_reg[18]_i_33_n_1
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.433 r  CPU1/ALU/result_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.433    CPU1/ALU/result_reg[18]_i_28_n_1
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.550 r  CPU1/ALU/result_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.550    CPU1/ALU/result_reg[18]_i_23_n_1
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.667 r  CPU1/ALU/result_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    68.667    CPU1/ALU/result_reg[18]_i_18_n_1
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.784 r  CPU1/ALU/result_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.784    CPU1/ALU/result_reg[18]_i_13_n_1
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.901 r  CPU1/ALU/result_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.901    CPU1/ALU/result_reg[18]_i_8_n_1
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.018 r  CPU1/ALU/result_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.018    CPU1/ALU/result_reg[18]_i_5_n_1
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.175 r  CPU1/ALU/result_reg[18]_i_4/CO[1]
                         net (fo=36, routed)          2.371    71.546    CPU1/ALU/data3[18]
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.332    71.878 r  CPU1/ALU/result_reg[17]_i_45/O
                         net (fo=1, routed)           0.000    71.878    CPU1/ALU/result_reg[17]_i_45_n_1
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.428 r  CPU1/ALU/result_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.428    CPU1/ALU/result_reg[17]_i_38_n_1
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.542 r  CPU1/ALU/result_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.542    CPU1/ALU/result_reg[17]_i_33_n_1
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.656 r  CPU1/ALU/result_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.656    CPU1/ALU/result_reg[17]_i_28_n_1
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.770 r  CPU1/ALU/result_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.770    CPU1/ALU/result_reg[17]_i_23_n_1
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.884 r  CPU1/ALU/result_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.884    CPU1/ALU/result_reg[17]_i_18_n_1
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.998 r  CPU1/ALU/result_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    72.998    CPU1/ALU/result_reg[17]_i_13_n_1
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.112 r  CPU1/ALU/result_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.112    CPU1/ALU/result_reg[17]_i_8_n_1
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.226 r  CPU1/ALU/result_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.226    CPU1/ALU/result_reg[17]_i_5_n_1
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.383 r  CPU1/ALU/result_reg[17]_i_4/CO[1]
                         net (fo=36, routed)          2.341    75.724    CPU1/ALU/data3[17]
    SLICE_X52Y2          LUT3 (Prop_lut3_I0_O)        0.329    76.053 r  CPU1/ALU/result_reg[16]_i_48/O
                         net (fo=1, routed)           0.000    76.053    CPU1/ALU/result_reg[16]_i_48_n_1
    SLICE_X52Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    76.429 r  CPU1/ALU/result_reg[16]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.429    CPU1/ALU/result_reg[16]_i_43_n_1
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.546 r  CPU1/ALU/result_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.546    CPU1/ALU/result_reg[16]_i_38_n_1
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.663 r  CPU1/ALU/result_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.663    CPU1/ALU/result_reg[16]_i_33_n_1
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.780 r  CPU1/ALU/result_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.780    CPU1/ALU/result_reg[16]_i_28_n_1
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.897 r  CPU1/ALU/result_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.897    CPU1/ALU/result_reg[16]_i_23_n_1
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.014 r  CPU1/ALU/result_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    77.014    CPU1/ALU/result_reg[16]_i_18_n_1
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.131 r  CPU1/ALU/result_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.131    CPU1/ALU/result_reg[16]_i_13_n_1
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.248 r  CPU1/ALU/result_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.248    CPU1/ALU/result_reg[16]_i_10_n_1
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.405 r  CPU1/ALU/result_reg[16]_i_9/CO[1]
                         net (fo=36, routed)          2.226    79.631    CPU1/ALU/data3[16]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.332    79.963 r  CPU1/ALU/result_reg[15]_i_50/O
                         net (fo=1, routed)           0.000    79.963    CPU1/ALU/result_reg[15]_i_50_n_1
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    80.361 r  CPU1/ALU/result_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    80.361    CPU1/ALU/result_reg[15]_i_43_n_1
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.475 r  CPU1/ALU/result_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    80.475    CPU1/ALU/result_reg[15]_i_38_n_1
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.589 r  CPU1/ALU/result_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.589    CPU1/ALU/result_reg[15]_i_33_n_1
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.703 r  CPU1/ALU/result_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    80.703    CPU1/ALU/result_reg[15]_i_28_n_1
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.817 r  CPU1/ALU/result_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.817    CPU1/ALU/result_reg[15]_i_23_n_1
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.931 r  CPU1/ALU/result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.931    CPU1/ALU/result_reg[15]_i_18_n_1
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.045 r  CPU1/ALU/result_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    81.045    CPU1/ALU/result_reg[15]_i_7_n_1
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.202 r  CPU1/ALU/result_reg[15]_i_4/CO[1]
                         net (fo=36, routed)          1.968    83.170    CPU1/ALU/data3[15]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.329    83.499 r  CPU1/ALU/result_reg[14]_i_45/O
                         net (fo=1, routed)           0.000    83.499    CPU1/ALU/result_reg[14]_i_45_n_1
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.032 r  CPU1/ALU/result_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    84.032    CPU1/ALU/result_reg[14]_i_38_n_1
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.149 r  CPU1/ALU/result_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    84.149    CPU1/ALU/result_reg[14]_i_33_n_1
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.266 r  CPU1/ALU/result_reg[14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    84.266    CPU1/ALU/result_reg[14]_i_28_n_1
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.383 r  CPU1/ALU/result_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    84.383    CPU1/ALU/result_reg[14]_i_23_n_1
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.500 r  CPU1/ALU/result_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.500    CPU1/ALU/result_reg[14]_i_18_n_1
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.617 r  CPU1/ALU/result_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    84.617    CPU1/ALU/result_reg[14]_i_13_n_1
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.734 r  CPU1/ALU/result_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    84.734    CPU1/ALU/result_reg[14]_i_8_n_1
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.851 r  CPU1/ALU/result_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.851    CPU1/ALU/result_reg[14]_i_5_n_1
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.008 r  CPU1/ALU/result_reg[14]_i_4/CO[1]
                         net (fo=36, routed)          2.203    87.210    CPU1/ALU/data3[14]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.332    87.542 r  CPU1/ALU/result_reg[13]_i_45/O
                         net (fo=1, routed)           0.000    87.542    CPU1/ALU/result_reg[13]_i_45_n_1
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.092 r  CPU1/ALU/result_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.092    CPU1/ALU/result_reg[13]_i_38_n_1
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.206 r  CPU1/ALU/result_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    88.206    CPU1/ALU/result_reg[13]_i_33_n_1
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.320 r  CPU1/ALU/result_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    88.320    CPU1/ALU/result_reg[13]_i_28_n_1
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.434 r  CPU1/ALU/result_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.434    CPU1/ALU/result_reg[13]_i_23_n_1
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.548 r  CPU1/ALU/result_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.548    CPU1/ALU/result_reg[13]_i_18_n_1
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.662 r  CPU1/ALU/result_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    88.662    CPU1/ALU/result_reg[13]_i_13_n_1
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.776 r  CPU1/ALU/result_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    88.776    CPU1/ALU/result_reg[13]_i_8_n_1
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.890 r  CPU1/ALU/result_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.890    CPU1/ALU/result_reg[13]_i_5_n_1
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.047 r  CPU1/ALU/result_reg[13]_i_4/CO[1]
                         net (fo=36, routed)          2.099    91.146    CPU1/ALU/data3[13]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    91.475 r  CPU1/ALU/result_reg[12]_i_48/O
                         net (fo=1, routed)           0.000    91.475    CPU1/ALU/result_reg[12]_i_48_n_1
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    91.876 r  CPU1/ALU/result_reg[12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    91.876    CPU1/ALU/result_reg[12]_i_43_n_1
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.990 r  CPU1/ALU/result_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.990    CPU1/ALU/result_reg[12]_i_38_n_1
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.104 r  CPU1/ALU/result_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    92.104    CPU1/ALU/result_reg[12]_i_33_n_1
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.218 r  CPU1/ALU/result_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    92.218    CPU1/ALU/result_reg[12]_i_28_n_1
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.332 r  CPU1/ALU/result_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.332    CPU1/ALU/result_reg[12]_i_23_n_1
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.446 r  CPU1/ALU/result_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.446    CPU1/ALU/result_reg[12]_i_18_n_1
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.560 r  CPU1/ALU/result_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.560    CPU1/ALU/result_reg[12]_i_13_n_1
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.674 r  CPU1/ALU/result_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.674    CPU1/ALU/result_reg[12]_i_10_n_1
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.831 r  CPU1/ALU/result_reg[12]_i_9/CO[1]
                         net (fo=36, routed)          2.230    95.061    CPU1/ALU/data3[12]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.329    95.390 r  CPU1/ALU/result_reg[11]_i_55/O
                         net (fo=1, routed)           0.000    95.390    CPU1/ALU/result_reg[11]_i_55_n_1
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.923 r  CPU1/ALU/result_reg[11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    95.923    CPU1/ALU/result_reg[11]_i_48_n_1
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.040 r  CPU1/ALU/result_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.040    CPU1/ALU/result_reg[11]_i_43_n_1
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.157 r  CPU1/ALU/result_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    96.157    CPU1/ALU/result_reg[11]_i_38_n_1
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.274 r  CPU1/ALU/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.274    CPU1/ALU/result_reg[11]_i_33_n_1
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.391 r  CPU1/ALU/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    96.391    CPU1/ALU/result_reg[11]_i_28_n_1
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.508 r  CPU1/ALU/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    96.508    CPU1/ALU/result_reg[11]_i_23_n_1
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.625 r  CPU1/ALU/result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    96.625    CPU1/ALU/result_reg[11]_i_18_n_1
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.742 r  CPU1/ALU/result_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    96.742    CPU1/ALU/result_reg[11]_i_7_n_1
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.899 r  CPU1/ALU/result_reg[11]_i_4/CO[1]
                         net (fo=36, routed)          2.085    98.984    CPU1/ALU/data3[11]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.332    99.316 r  CPU1/ALU/result_reg[10]_i_45/O
                         net (fo=1, routed)           0.000    99.316    CPU1/ALU/result_reg[10]_i_45_n_1
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.866 r  CPU1/ALU/result_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.866    CPU1/ALU/result_reg[10]_i_38_n_1
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.980 r  CPU1/ALU/result_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.980    CPU1/ALU/result_reg[10]_i_33_n_1
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.094 r  CPU1/ALU/result_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000   100.094    CPU1/ALU/result_reg[10]_i_28_n_1
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.208 r  CPU1/ALU/result_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000   100.208    CPU1/ALU/result_reg[10]_i_23_n_1
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.322 r  CPU1/ALU/result_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.322    CPU1/ALU/result_reg[10]_i_18_n_1
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.436 r  CPU1/ALU/result_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000   100.436    CPU1/ALU/result_reg[10]_i_13_n_1
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.550 r  CPU1/ALU/result_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000   100.550    CPU1/ALU/result_reg[10]_i_8_n_1
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.664 r  CPU1/ALU/result_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000   100.664    CPU1/ALU/result_reg[10]_i_5_n_1
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.821 r  CPU1/ALU/result_reg[10]_i_4/CO[1]
                         net (fo=36, routed)          1.597   102.418    CPU1/ALU/data3[10]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329   102.747 r  CPU1/ALU/result_reg[9]_i_45/O
                         net (fo=1, routed)           0.000   102.747    CPU1/ALU/result_reg[9]_i_45_n_1
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.297 r  CPU1/ALU/result_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000   103.297    CPU1/ALU/result_reg[9]_i_38_n_1
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.411 r  CPU1/ALU/result_reg[9]_i_33/CO[3]
                         net (fo=1, routed)           0.000   103.411    CPU1/ALU/result_reg[9]_i_33_n_1
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.525 r  CPU1/ALU/result_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.525    CPU1/ALU/result_reg[9]_i_28_n_1
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.639 r  CPU1/ALU/result_reg[9]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.639    CPU1/ALU/result_reg[9]_i_23_n_1
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.753 r  CPU1/ALU/result_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000   103.753    CPU1/ALU/result_reg[9]_i_18_n_1
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.867 r  CPU1/ALU/result_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000   103.867    CPU1/ALU/result_reg[9]_i_13_n_1
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.981 r  CPU1/ALU/result_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000   103.981    CPU1/ALU/result_reg[9]_i_8_n_1
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.095 r  CPU1/ALU/result_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000   104.095    CPU1/ALU/result_reg[9]_i_5_n_1
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.252 r  CPU1/ALU/result_reg[9]_i_4/CO[1]
                         net (fo=36, routed)          1.325   105.577    CPU1/instruction_memory/data3[9]
    SLICE_X50Y7          LUT6 (Prop_lut6_I0_O)        0.329   105.906 r  CPU1/instruction_memory/result_reg[9]_i_3/O
                         net (fo=1, routed)           0.907   106.813    CPU1/instruction_memory/result_reg[9]_i_3_n_1
    SLICE_X45Y7          LUT5 (Prop_lut5_I4_O)        0.124   106.937 r  CPU1/instruction_memory/result_reg[9]_i_1/O
                         net (fo=1, routed)           0.765   107.702    CPU1/ALU/D[9]
    SLICE_X38Y6          LDCE                                         r  CPU1/ALU/result_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/ALU/result_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.885ns  (logic 0.249ns (28.125%)  route 0.636ns (71.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.601     1.484    CPU1/instruction_memory/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[10])
                                                      0.204     1.688 r  CPU1/instruction_memory/instruction_memory_reg/DOBDO[10]
                         net (fo=34, routed)          0.424     2.112    CPU1/instruction_memory/DOBDO[10]
    SLICE_X41Y5          LUT5 (Prop_lut5_I3_O)        0.045     2.157 r  CPU1/instruction_memory/result_reg[12]_i_1/O
                         net (fo=1, routed)           0.212     2.370    CPU1/ALU/D[12]
    SLICE_X40Y6          LDCE                                         r  CPU1/ALU/result_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/ALU/result_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.887ns  (logic 0.249ns (28.076%)  route 0.638ns (71.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.601     1.484    CPU1/instruction_memory/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[10])
                                                      0.204     1.688 r  CPU1/instruction_memory/instruction_memory_reg/DOBDO[10]
                         net (fo=34, routed)          0.527     2.215    CPU1/instruction_memory/DOBDO[10]
    SLICE_X45Y5          LUT5 (Prop_lut5_I3_O)        0.045     2.260 r  CPU1/instruction_memory/result_reg[3]_i_1/O
                         net (fo=1, routed)           0.111     2.371    CPU1/ALU/D[3]
    SLICE_X45Y4          LDCE                                         r  CPU1/ALU/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/ALU/result_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.930ns  (logic 0.249ns (26.785%)  route 0.681ns (73.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.601     1.484    CPU1/instruction_memory/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[10])
                                                      0.204     1.688 r  CPU1/instruction_memory/instruction_memory_reg/DOBDO[10]
                         net (fo=34, routed)          0.681     2.369    CPU1/instruction_memory/DOBDO[10]
    SLICE_X45Y4          LUT5 (Prop_lut5_I3_O)        0.045     2.414 r  CPU1/instruction_memory/result_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.414    CPU1/ALU/D[0]
    SLICE_X45Y4          LDCE                                         r  CPU1/ALU/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU1/register_reg[9][15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/ALU/result_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.999ns  (logic 0.321ns (32.126%)  route 0.678ns (67.874%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.555     1.438    CPU1/clk_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  CPU1/register_reg[9][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  CPU1/register_reg[9][15]/Q
                         net (fo=3, routed)           0.123     1.702    CPU1/instruction_memory/result0_12[15]
    SLICE_X36Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.747 r  CPU1/instruction_memory/result0__0_i_23/O
                         net (fo=1, routed)           0.059     1.806    CPU1/instruction_memory/result0__0_i_23_n_1
    SLICE_X36Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.851 r  CPU1/instruction_memory/result0__0_i_2/O
                         net (fo=12, routed)          0.357     2.207    CPU1/instruction_memory/instruction_memory_reg_17
    SLICE_X46Y13         LUT4 (Prop_lut4_I3_O)        0.045     2.252 r  CPU1/instruction_memory/result_reg[15]_i_2/O
                         net (fo=1, routed)           0.140     2.392    CPU1/instruction_memory/result_reg[15]_i_2_n_1
    SLICE_X46Y13         LUT5 (Prop_lut5_I2_O)        0.045     2.437 r  CPU1/instruction_memory/result_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     2.437    CPU1/ALU/D[15]
    SLICE_X46Y13         LDCE                                         r  CPU1/ALU/result_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/ALU/result_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.979ns  (logic 0.249ns (25.426%)  route 0.730ns (74.574%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.601     1.484    CPU1/instruction_memory/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[12])
                                                      0.204     1.688 r  CPU1/instruction_memory/instruction_memory_reg/DOBDO[12]
                         net (fo=34, routed)          0.574     2.263    CPU1/instruction_memory/DOBDO[12]
    SLICE_X35Y11         LUT5 (Prop_lut5_I1_O)        0.045     2.308 r  CPU1/instruction_memory/result_reg[23]_i_1/O
                         net (fo=1, routed)           0.156     2.464    CPU1/ALU/D[23]
    SLICE_X32Y12         LDCE                                         r  CPU1/ALU/result_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/ALU/result_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 0.249ns (24.403%)  route 0.771ns (75.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.601     1.484    CPU1/instruction_memory/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[12])
                                                      0.204     1.688 r  CPU1/instruction_memory/instruction_memory_reg/DOBDO[12]
                         net (fo=34, routed)          0.508     2.197    CPU1/instruction_memory/DOBDO[12]
    SLICE_X45Y7          LUT5 (Prop_lut5_I1_O)        0.045     2.242 r  CPU1/instruction_memory/result_reg[9]_i_1/O
                         net (fo=1, routed)           0.263     2.505    CPU1/ALU/D[9]
    SLICE_X38Y6          LDCE                                         r  CPU1/ALU/result_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/ALU/result_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 0.249ns (24.346%)  route 0.774ns (75.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.601     1.484    CPU1/instruction_memory/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[10])
                                                      0.204     1.688 r  CPU1/instruction_memory/instruction_memory_reg/DOBDO[10]
                         net (fo=34, routed)          0.344     2.032    CPU1/instruction_memory/DOBDO[10]
    SLICE_X50Y4          LUT5 (Prop_lut5_I3_O)        0.045     2.077 r  CPU1/instruction_memory/result_reg[2]_i_1/O
                         net (fo=1, routed)           0.430     2.507    CPU1/ALU/D[2]
    SLICE_X44Y4          LDCE                                         r  CPU1/ALU/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/ALU/result_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.038ns  (logic 0.249ns (23.985%)  route 0.789ns (76.015%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.601     1.484    CPU1/instruction_memory/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[10])
                                                      0.204     1.688 r  CPU1/instruction_memory/instruction_memory_reg/DOBDO[10]
                         net (fo=34, routed)          0.597     2.285    CPU1/instruction_memory/DOBDO[10]
    SLICE_X45Y4          LUT5 (Prop_lut5_I3_O)        0.045     2.330 r  CPU1/instruction_memory/result_reg[6]_i_1/O
                         net (fo=1, routed)           0.193     2.523    CPU1/ALU/D[6]
    SLICE_X45Y4          LDCE                                         r  CPU1/ALU/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/ALU/result_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.041ns  (logic 0.249ns (23.926%)  route 0.792ns (76.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.601     1.484    CPU1/instruction_memory/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  CPU1/instruction_memory/instruction_memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[10])
                                                      0.204     1.688 r  CPU1/instruction_memory/instruction_memory_reg/DOBDO[10]
                         net (fo=34, routed)          0.526     2.214    CPU1/instruction_memory/DOBDO[10]
    SLICE_X45Y5          LUT5 (Prop_lut5_I3_O)        0.045     2.259 r  CPU1/instruction_memory/result_reg[4]_i_1/O
                         net (fo=1, routed)           0.266     2.525    CPU1/ALU/D[4]
    SLICE_X47Y5          LDCE                                         r  CPU1/ALU/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU1/register_reg[10][26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU1/ALU/result_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.109ns  (logic 0.321ns (28.941%)  route 0.788ns (71.059%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.555     1.438    CPU1/clk_IBUF_BUFG
    SLICE_X41Y19         FDRE                                         r  CPU1/register_reg[10][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  CPU1/register_reg[10][26]/Q
                         net (fo=3, routed)           0.175     1.754    CPU1/instruction_memory/result0_11[26]
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.799 r  CPU1/instruction_memory/result0_i_54/O
                         net (fo=1, routed)           0.059     1.859    CPU1/instruction_memory/result0_i_54_n_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.904 r  CPU1/instruction_memory/result0_i_6/O
                         net (fo=11, routed)          0.502     2.406    CPU1/instruction_memory/instruction_memory_reg_6
    SLICE_X49Y14         LUT4 (Prop_lut4_I3_O)        0.045     2.451 r  CPU1/instruction_memory/result_reg[26]_i_2/O
                         net (fo=1, routed)           0.051     2.502    CPU1/instruction_memory/result_reg[26]_i_2_n_1
    SLICE_X49Y14         LUT5 (Prop_lut5_I2_O)        0.045     2.547 r  CPU1/instruction_memory/result_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     2.547    CPU1/ALU/D[26]
    SLICE_X49Y14         LDCE                                         r  CPU1/ALU/result_reg[26]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           979 Endpoints
Min Delay           979 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU1/register_reg[2][16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.227ns  (logic 1.689ns (18.307%)  route 7.538ns (81.693%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=78, routed)          3.092     4.533    CPU1/instruction_memory/reset_IBUF
    SLICE_X31Y3          LUT2 (Prop_lut2_I1_O)        0.124     4.657 r  CPU1/instruction_memory/memory_function_code[3]_i_1/O
                         net (fo=180, routed)         2.115     6.773    CPU1/instruction_memory_n_49
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  CPU1/register[2][31]_i_1/O
                         net (fo=32, routed)          2.331     9.227    CPU1/register[2][31]_i_1_n_1
    SLICE_X56Y2          FDRE                                         r  CPU1/register_reg[2][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.454     4.795    CPU1/clk_IBUF_BUFG
    SLICE_X56Y2          FDRE                                         r  CPU1/register_reg[2][16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU1/register_reg[2][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.227ns  (logic 1.689ns (18.307%)  route 7.538ns (81.693%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=78, routed)          3.092     4.533    CPU1/instruction_memory/reset_IBUF
    SLICE_X31Y3          LUT2 (Prop_lut2_I1_O)        0.124     4.657 r  CPU1/instruction_memory/memory_function_code[3]_i_1/O
                         net (fo=180, routed)         2.115     6.773    CPU1/instruction_memory_n_49
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  CPU1/register[2][31]_i_1/O
                         net (fo=32, routed)          2.331     9.227    CPU1/register[2][31]_i_1_n_1
    SLICE_X56Y2          FDRE                                         r  CPU1/register_reg[2][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.454     4.795    CPU1/clk_IBUF_BUFG
    SLICE_X56Y2          FDRE                                         r  CPU1/register_reg[2][8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU1/register_reg[2][19]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.123ns  (logic 1.689ns (18.518%)  route 7.433ns (81.482%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=78, routed)          3.092     4.533    CPU1/instruction_memory/reset_IBUF
    SLICE_X31Y3          LUT2 (Prop_lut2_I1_O)        0.124     4.657 r  CPU1/instruction_memory/memory_function_code[3]_i_1/O
                         net (fo=180, routed)         2.115     6.773    CPU1/instruction_memory_n_49
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  CPU1/register[2][31]_i_1/O
                         net (fo=32, routed)          2.226     9.123    CPU1/register[2][31]_i_1_n_1
    SLICE_X55Y21         FDRE                                         r  CPU1/register_reg[2][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.440     4.781    CPU1/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  CPU1/register_reg[2][19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU1/register_reg[2][27]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.955ns  (logic 1.689ns (18.865%)  route 7.265ns (81.135%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=78, routed)          3.092     4.533    CPU1/instruction_memory/reset_IBUF
    SLICE_X31Y3          LUT2 (Prop_lut2_I1_O)        0.124     4.657 r  CPU1/instruction_memory/memory_function_code[3]_i_1/O
                         net (fo=180, routed)         2.115     6.773    CPU1/instruction_memory_n_49
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  CPU1/register[2][31]_i_1/O
                         net (fo=32, routed)          2.058     8.955    CPU1/register[2][31]_i_1_n_1
    SLICE_X56Y10         FDRE                                         r  CPU1/register_reg[2][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.451     4.792    CPU1/clk_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  CPU1/register_reg[2][27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU1/register_reg[2][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.910ns  (logic 1.689ns (18.959%)  route 7.221ns (81.041%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=78, routed)          3.092     4.533    CPU1/instruction_memory/reset_IBUF
    SLICE_X31Y3          LUT2 (Prop_lut2_I1_O)        0.124     4.657 r  CPU1/instruction_memory/memory_function_code[3]_i_1/O
                         net (fo=180, routed)         2.115     6.773    CPU1/instruction_memory_n_49
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  CPU1/register[2][31]_i_1/O
                         net (fo=32, routed)          2.013     8.910    CPU1/register[2][31]_i_1_n_1
    SLICE_X52Y1          FDRE                                         r  CPU1/register_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.453     4.794    CPU1/clk_IBUF_BUFG
    SLICE_X52Y1          FDRE                                         r  CPU1/register_reg[2][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU1/register_reg[2][20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.874ns  (logic 1.689ns (19.036%)  route 7.185ns (80.964%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=78, routed)          3.092     4.533    CPU1/instruction_memory/reset_IBUF
    SLICE_X31Y3          LUT2 (Prop_lut2_I1_O)        0.124     4.657 r  CPU1/instruction_memory/memory_function_code[3]_i_1/O
                         net (fo=180, routed)         2.115     6.773    CPU1/instruction_memory_n_49
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  CPU1/register[2][31]_i_1/O
                         net (fo=32, routed)          1.978     8.874    CPU1/register[2][31]_i_1_n_1
    SLICE_X49Y1          FDRE                                         r  CPU1/register_reg[2][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.452     4.793    CPU1/clk_IBUF_BUFG
    SLICE_X49Y1          FDRE                                         r  CPU1/register_reg[2][20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU1/register_reg[2][21]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.817ns  (logic 1.689ns (19.160%)  route 7.127ns (80.840%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=78, routed)          3.092     4.533    CPU1/instruction_memory/reset_IBUF
    SLICE_X31Y3          LUT2 (Prop_lut2_I1_O)        0.124     4.657 r  CPU1/instruction_memory/memory_function_code[3]_i_1/O
                         net (fo=180, routed)         2.115     6.773    CPU1/instruction_memory_n_49
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  CPU1/register[2][31]_i_1/O
                         net (fo=32, routed)          1.920     8.817    CPU1/register[2][31]_i_1_n_1
    SLICE_X52Y20         FDRE                                         r  CPU1/register_reg[2][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.441     4.782    CPU1/clk_IBUF_BUFG
    SLICE_X52Y20         FDRE                                         r  CPU1/register_reg[2][21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU1/register_reg[2][22]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.643ns  (logic 1.689ns (19.546%)  route 6.954ns (80.454%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=78, routed)          3.092     4.533    CPU1/instruction_memory/reset_IBUF
    SLICE_X31Y3          LUT2 (Prop_lut2_I1_O)        0.124     4.657 r  CPU1/instruction_memory/memory_function_code[3]_i_1/O
                         net (fo=180, routed)         2.115     6.773    CPU1/instruction_memory_n_49
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  CPU1/register[2][31]_i_1/O
                         net (fo=32, routed)          1.746     8.643    CPU1/register[2][31]_i_1_n_1
    SLICE_X46Y4          FDRE                                         r  CPU1/register_reg[2][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.448     4.789    CPU1/clk_IBUF_BUFG
    SLICE_X46Y4          FDRE                                         r  CPU1/register_reg[2][22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU1/register_reg[2][18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.641ns  (logic 1.689ns (19.550%)  route 6.951ns (80.450%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=78, routed)          3.092     4.533    CPU1/instruction_memory/reset_IBUF
    SLICE_X31Y3          LUT2 (Prop_lut2_I1_O)        0.124     4.657 r  CPU1/instruction_memory/memory_function_code[3]_i_1/O
                         net (fo=180, routed)         2.115     6.773    CPU1/instruction_memory_n_49
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  CPU1/register[2][31]_i_1/O
                         net (fo=32, routed)          1.744     8.641    CPU1/register[2][31]_i_1_n_1
    SLICE_X46Y1          FDRE                                         r  CPU1/register_reg[2][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.449     4.790    CPU1/clk_IBUF_BUFG
    SLICE_X46Y1          FDRE                                         r  CPU1/register_reg[2][18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU1/register_reg[2][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.558ns  (logic 1.689ns (19.739%)  route 6.869ns (80.261%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=78, routed)          3.092     4.533    CPU1/instruction_memory/reset_IBUF
    SLICE_X31Y3          LUT2 (Prop_lut2_I1_O)        0.124     4.657 r  CPU1/instruction_memory/memory_function_code[3]_i_1/O
                         net (fo=180, routed)         2.115     6.773    CPU1/instruction_memory_n_49
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  CPU1/register[2][31]_i_1/O
                         net (fo=32, routed)          1.662     8.558    CPU1/register[2][31]_i_1_n_1
    SLICE_X41Y3          FDRE                                         r  CPU1/register_reg[2][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.447     4.788    CPU1/clk_IBUF_BUFG
    SLICE_X41Y3          FDRE                                         r  CPU1/register_reg[2][10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU1/ALU/result_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            CPU1/memory_result_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.158ns (63.427%)  route 0.091ns (36.573%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y14         LDCE                         0.000     0.000 r  CPU1/ALU/result_reg[30]/G
    SLICE_X47Y14         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CPU1/ALU/result_reg[30]/Q
                         net (fo=1, routed)           0.091     0.249    CPU1/execute_result[30]
    SLICE_X46Y14         FDRE                                         r  CPU1/memory_result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.829     1.956    CPU1/clk_IBUF_BUFG
    SLICE_X46Y14         FDRE                                         r  CPU1/memory_result_reg[30]/C

Slack:                    inf
  Source:                 CPU1/ALU/result_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            CPU1/memory_result_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.158ns (53.710%)  route 0.136ns (46.290%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          LDCE                         0.000     0.000 r  CPU1/ALU/result_reg[16]/G
    SLICE_X51Y8          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CPU1/ALU/result_reg[16]/Q
                         net (fo=1, routed)           0.136     0.294    CPU1/execute_result[16]
    SLICE_X51Y7          FDRE                                         r  CPU1/memory_result_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.836     1.963    CPU1/clk_IBUF_BUFG
    SLICE_X51Y7          FDRE                                         r  CPU1/memory_result_reg[16]/C

Slack:                    inf
  Source:                 CPU1/ALU/result_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            CPU1/memory_result_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.158ns (53.572%)  route 0.137ns (46.428%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          LDCE                         0.000     0.000 r  CPU1/ALU/result_reg[12]/G
    SLICE_X40Y6          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CPU1/ALU/result_reg[12]/Q
                         net (fo=1, routed)           0.137     0.295    CPU1/execute_result[12]
    SLICE_X41Y6          FDRE                                         r  CPU1/memory_result_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.833     1.960    CPU1/clk_IBUF_BUFG
    SLICE_X41Y6          FDRE                                         r  CPU1/memory_result_reg[12]/C

Slack:                    inf
  Source:                 CPU1/ALU/result_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            CPU1/memory_result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.158ns (53.180%)  route 0.139ns (46.820%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          LDCE                         0.000     0.000 r  CPU1/ALU/result_reg[4]/G
    SLICE_X47Y5          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CPU1/ALU/result_reg[4]/Q
                         net (fo=1, routed)           0.139     0.297    CPU1/execute_result[4]
    SLICE_X46Y5          FDRE                                         r  CPU1/memory_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.834     1.961    CPU1/clk_IBUF_BUFG
    SLICE_X46Y5          FDRE                                         r  CPU1/memory_result_reg[4]/C

Slack:                    inf
  Source:                 CPU1/ALU/result_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            CPU1/memory_result_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.158ns (53.168%)  route 0.139ns (46.832%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          LDCE                         0.000     0.000 r  CPU1/ALU/result_reg[22]/G
    SLICE_X51Y8          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CPU1/ALU/result_reg[22]/Q
                         net (fo=1, routed)           0.139     0.297    CPU1/execute_result[22]
    SLICE_X51Y7          FDRE                                         r  CPU1/memory_result_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.836     1.963    CPU1/clk_IBUF_BUFG
    SLICE_X51Y7          FDRE                                         r  CPU1/memory_result_reg[22]/C

Slack:                    inf
  Source:                 CPU1/ALU/result_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            CPU1/memory_result_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.158ns (51.133%)  route 0.151ns (48.867%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          LDCE                         0.000     0.000 r  CPU1/ALU/result_reg[11]/G
    SLICE_X40Y9          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CPU1/ALU/result_reg[11]/Q
                         net (fo=1, routed)           0.151     0.309    CPU1/execute_result[11]
    SLICE_X37Y9          FDRE                                         r  CPU1/memory_result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.831     1.958    CPU1/clk_IBUF_BUFG
    SLICE_X37Y9          FDRE                                         r  CPU1/memory_result_reg[11]/C

Slack:                    inf
  Source:                 CPU1/ALU/result_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            CPU1/memory_result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.158ns (50.843%)  route 0.153ns (49.157%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          LDCE                         0.000     0.000 r  CPU1/ALU/result_reg[2]/G
    SLICE_X44Y4          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CPU1/ALU/result_reg[2]/Q
                         net (fo=1, routed)           0.153     0.311    CPU1/execute_result[2]
    SLICE_X44Y5          FDRE                                         r  CPU1/memory_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.834     1.961    CPU1/clk_IBUF_BUFG
    SLICE_X44Y5          FDRE                                         r  CPU1/memory_result_reg[2]/C

Slack:                    inf
  Source:                 CPU1/ALU/result_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            CPU1/memory_result_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.178ns (56.850%)  route 0.135ns (43.150%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         LDCE                         0.000     0.000 r  CPU1/ALU/result_reg[21]/G
    SLICE_X52Y13         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  CPU1/ALU/result_reg[21]/Q
                         net (fo=1, routed)           0.135     0.313    CPU1/execute_result[21]
    SLICE_X53Y13         FDRE                                         r  CPU1/memory_result_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.832     1.959    CPU1/clk_IBUF_BUFG
    SLICE_X53Y13         FDRE                                         r  CPU1/memory_result_reg[21]/C

Slack:                    inf
  Source:                 CPU1/ALU/result_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            CPU1/memory_result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.178ns (55.811%)  route 0.141ns (44.189%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          LDCE                         0.000     0.000 r  CPU1/ALU/result_reg[9]/G
    SLICE_X38Y6          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  CPU1/ALU/result_reg[9]/Q
                         net (fo=1, routed)           0.141     0.319    CPU1/execute_result[9]
    SLICE_X36Y6          FDRE                                         r  CPU1/memory_result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.832     1.959    CPU1/clk_IBUF_BUFG
    SLICE_X36Y6          FDRE                                         r  CPU1/memory_result_reg[9]/C

Slack:                    inf
  Source:                 CPU1/ALU/result_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            CPU1/memory_result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.178ns (55.085%)  route 0.145ns (44.915%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         LDCE                         0.000     0.000 r  CPU1/ALU/result_reg[1]/G
    SLICE_X42Y14         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  CPU1/ALU/result_reg[1]/Q
                         net (fo=1, routed)           0.145     0.323    CPU1/execute_result[1]
    SLICE_X42Y13         FDRE                                         r  CPU1/memory_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.828     1.955    CPU1/clk_IBUF_BUFG
    SLICE_X42Y13         FDRE                                         r  CPU1/memory_result_reg[1]/C





