<root><simulation><result_generated_time />2023-05-13 01:18:00<layer><layer_spec />{'B': 1, 'K': 1280, 'C': 320, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />20070400<total_data_size_element />{'W': 409600, 'I': 15680, 'O': 62720}<total_data_reuse />{'W': 49, 'I': 1280.0, 'O': 320}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_2', 'FY_3', 'K_4']}, {'Row': ['C_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [56, 1, 1], 'O': [112, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 7)]], [[('C', 2), ('FY', 1), ('K', 16)], [('C', 4)]], [], []]<I />[[[('K', 16)], []], [[('C', 2), ('FY', 1)], [('C', 4), ('OY', 7)]], [], []]<O />[[[('C', 2), ('FY', 1)], [('C', 4)]], [[('K', 16)], [('OY', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('C', 2), ('C', 2), ('OX', 7)], [('K', 4), ('C', 2), ('K', 4), ('K', 5), ('C', 5)], []]<I />[[('C', 2), ('C', 2), ('OX', 7), ('K', 4), ('C', 2), ('K', 4), ('K', 5)], [('C', 5)], []]<O />[[('C', 2), ('C', 2)], [('OX', 7), ('K', 4), ('C', 2), ('K', 4), ('K', 5), ('C', 5)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [7.0, 7, 1, 1], 'I': [16.0, 80.0, 1.0, 1.0], 'O': [8.0, 4, 10, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [32, 3276800, 3276800], 'I': [448, 125440, 125440], 'O': [8, 501760, 501760], 'O_partial': [8, 501760, 0], 'O_final': [0, 0, 501760]}<actual_mem_utilization_individual />{'W': [0.06, 0.1, 0.0], 'I': [0.88, 0.0, 0.0], 'O': [0.02, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.12, 0.0], 'I': [0.88, 0.12, 0.0], 'O': [0.02, 0.12, 0.0]}<effective_mem_size_bit />{'W': [32, 819200, 3276800], 'I': [448, 25088, 125440], 'O': [8, 501760, 501760], 'O_partial': [8, 501760, 0], 'O_final': [0, 0, 501760]}<total_unit_count />{'W': [896, 128, 1, 1], 'I': [896, 56, 1, 1], 'O': [896, 112, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [56, 56, 1, 1], 'O': [112, 112, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2867200, 409600], [409600, 409600], [409600, 0]]<I />[[1254400, 15680], [15680, 15680], [15680, 0]]<O />[[(2446080, 2508800), (627200, 564480)], [(564480, 627200), (62720, 0)], [(0, 62720), (0, 0)]]<O_partial />[[(2446080, 2508800), (627200, 564480)], [(564480, 627200), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (62720, 0)], [(0, 62720), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[358400, 51200], [6400, 6400], [1600, 0]]<I />[[156800, 1960], [245, 245], [61, 0]]<O />[[(305760, 313600), (78400, 70560)], [(8820, 9800), (980, 0)], [(0, 245), (0, 0)]]<O_partial />[([305760, 313600], [78400, 70560]), ([8820, 9800], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [980, 0]), ([0, 245], [0, 0])]</mem_access_count_word><mac_count><active />20070400<idle />2867200</mac_count></basic_info><energy><total_energy />44023514.1<mem_energy_breakdown><W />[139.1, 1268.4, 2131.0]<I />[53.4, 48.6, 81.6]<O />[269.1, 1942.2, 326.3]</mem_energy_breakdown><MAC_energy><active_MAC />43873894.4<idle_MAC />143360.0<total />44017254.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6746<utilization_without_data_loading />0.875<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.771<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />29053<latency_cycle_without_data_loading />22400<ideal_computing_cycle />22400<data_loading><load_cycle_total />6653<load_cycle_individual />{'W': [8, 6400, 0], 'I': [49, 245, 0]}<load_cycle_combined />{'W': 6400, 'I': 245}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-22399], [-22372, -15980], [-22400, -22400]], 'I': [[-22399], [-868, -700], [-22400, -22400]], 'O': [[-22400], [-22400, -11200], [-21420, -22155]]}<mem_stall_cycle_shared />{'W': [[-22399], [-22372, 0], [0, 0]], 'I': [[-22399], [-868, 0], [0, 0]], 'O': [[-22400], [-22400, -11200], [-21420, -22155]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 3276800, 3276800], 'I': [448, 125440, 125440], 'O': [8, 501760, 501760], 'O_partial': [8, 501760, 0], 'O_final': [0, 0, 501760]}<data_size_each_level_total />{'W': [4096, 3276800, 3276800], 'I': [25088, 125440, 125440], 'O': [896, 501760, 501760]}<loop_cycles_each_level />{'W': [28, 22400, 22400], 'I': [4480, 22400, 22400], 'O': [4, 22400, 22400]}<top_ir_loop_size />{'W': [7, 1, 1], 'I': [20, 1, 1], 'O': [4, 5, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [146.3, 146.3], [146.3, 146.3]], 'I': [[8.0, 0.1], [5.6, 5.6], [5.6, 5.6]], 'O': [[8.0, 2.0], [224.0, 22.4], [22.4, 22.4]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1024.0, 146.3], [146.3, 146.3]], 'I': [[8.0, 2.0], [112.0, 5.6], [5.6, 5.6]], 'O': [[8.0, 8.0], [896.0, 112.0], [112.0, 22.4]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [146.3, 146.3], [146.3, 0]], 'I': [[8.0, 2.0], [112.0, 5.6], [5.6, 0]], 'O': [[8.0, 2.0], [224.0, 22.4], [22.4, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [504.7, 375.9], [151.9, 22.4]], 'I': [[8.0, 2.0], [504.7, 375.9], [151.9, 22.4]], 'O': [[8.0, 2.0], [504.7, 375.9], [151.9, 22.4]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 22400], [28, 28, 800], [22400, 22400, 1]], 'I': [[1, 1, 22400], [224, 4480, 5], [22400, 22400, 1]], 'O': [[1, 1, 22400], [4, 4, 5600], [22400, 22400, 1]]}<trans_time_real />{'W': [[0, 1, 22400], [[0, 28, 800], [8, 28, 800]], [[6400, 22400, 1], [1600, 22400, 1]]], 'I': [[0, 1, 22400], [[7, 4480, 5], [49, 4480, 5]], [[245, 22400, 1], [61, 22400, 1]]], 'O': [[0, 1, 22400], [[0, 4, 5600], [2, 4, 5600]], [[980, 22400, 1], [245, 22400, 1]]]}<single_stall_cycle />{'W': [[-1], [-28, -20], [-16000, -20800]], 'I': [[-1], [-217, -175], [-22155, -22339]], 'O': [[-1], [-4, -2], [-21420, -22155]]}<single_stall_count />{'W': [22399, 799, 0], 'I': [22399, 4, 0], 'O': [22400, 5600, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [980, 0]}, 1: {'W': [6392, 0], 'I': [196, 0], 'O': [11200, 980]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-22400, -22400], [-21420, -22400]], 1: [[-4612, -22400], [-11200, -21420]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.5<mem_area />120.5<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>