$comment
	File created using the following command:
		vcd file registres.msim.vcd -direction
$end
$date
	Wed Feb 28 09:39:55 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module registres_vhd_vec_tst $end
$var wire 1 ! Aux_1_N1 [7] $end
$var wire 1 " Aux_1_N1 [6] $end
$var wire 1 # Aux_1_N1 [5] $end
$var wire 1 $ Aux_1_N1 [4] $end
$var wire 1 % Aux_1_N1 [3] $end
$var wire 1 & Aux_1_N1 [2] $end
$var wire 1 ' Aux_1_N1 [1] $end
$var wire 1 ( Aux_1_N1 [0] $end
$var wire 1 ) Aux_1_N2 [7] $end
$var wire 1 * Aux_1_N2 [6] $end
$var wire 1 + Aux_1_N2 [5] $end
$var wire 1 , Aux_1_N2 [4] $end
$var wire 1 - Aux_1_N2 [3] $end
$var wire 1 . Aux_1_N2 [2] $end
$var wire 1 / Aux_1_N2 [1] $end
$var wire 1 0 Aux_1_N2 [0] $end
$var wire 1 1 Aux_1_N3 [7] $end
$var wire 1 2 Aux_1_N3 [6] $end
$var wire 1 3 Aux_1_N3 [5] $end
$var wire 1 4 Aux_1_N3 [4] $end
$var wire 1 5 Aux_1_N3 [3] $end
$var wire 1 6 Aux_1_N3 [2] $end
$var wire 1 7 Aux_1_N3 [1] $end
$var wire 1 8 Aux_1_N3 [0] $end
$var wire 1 9 Aux_Result [8] $end
$var wire 1 : Aux_Result [7] $end
$var wire 1 ; Aux_Result [6] $end
$var wire 1 < Aux_Result [5] $end
$var wire 1 = Aux_Result [4] $end
$var wire 1 > Aux_Result [3] $end
$var wire 1 ? Aux_Result [2] $end
$var wire 1 @ Aux_Result [1] $end
$var wire 1 A Aux_Result [0] $end
$var wire 1 B DataIn [7] $end
$var wire 1 C DataIn [6] $end
$var wire 1 D DataIn [5] $end
$var wire 1 E DataIn [4] $end
$var wire 1 F DataIn [3] $end
$var wire 1 G DataIn [2] $end
$var wire 1 H DataIn [1] $end
$var wire 1 I DataIn [0] $end
$var wire 1 J DataOut $end
$var wire 1 K Enter $end
$var wire 1 L Op [1] $end
$var wire 1 M Op [0] $end
$var wire 1 N PCI $end
$var wire 1 O Send $end
$var wire 1 P Tx $end

$scope module i1 $end
$var wire 1 Q gnd $end
$var wire 1 R vcc $end
$var wire 1 S unknown $end
$var wire 1 T devoe $end
$var wire 1 U devclrn $end
$var wire 1 V devpor $end
$var wire 1 W ww_devoe $end
$var wire 1 X ww_devclrn $end
$var wire 1 Y ww_devpor $end
$var wire 1 Z ww_DataOut $end
$var wire 1 [ ww_PCI $end
$var wire 1 \ ww_Send $end
$var wire 1 ] ww_Enter $end
$var wire 1 ^ ww_DataIn [7] $end
$var wire 1 _ ww_DataIn [6] $end
$var wire 1 ` ww_DataIn [5] $end
$var wire 1 a ww_DataIn [4] $end
$var wire 1 b ww_DataIn [3] $end
$var wire 1 c ww_DataIn [2] $end
$var wire 1 d ww_DataIn [1] $end
$var wire 1 e ww_DataIn [0] $end
$var wire 1 f ww_Op [1] $end
$var wire 1 g ww_Op [0] $end
$var wire 1 h ww_Tx $end
$var wire 1 i ww_Aux_1_N1 [7] $end
$var wire 1 j ww_Aux_1_N1 [6] $end
$var wire 1 k ww_Aux_1_N1 [5] $end
$var wire 1 l ww_Aux_1_N1 [4] $end
$var wire 1 m ww_Aux_1_N1 [3] $end
$var wire 1 n ww_Aux_1_N1 [2] $end
$var wire 1 o ww_Aux_1_N1 [1] $end
$var wire 1 p ww_Aux_1_N1 [0] $end
$var wire 1 q ww_Aux_1_N2 [7] $end
$var wire 1 r ww_Aux_1_N2 [6] $end
$var wire 1 s ww_Aux_1_N2 [5] $end
$var wire 1 t ww_Aux_1_N2 [4] $end
$var wire 1 u ww_Aux_1_N2 [3] $end
$var wire 1 v ww_Aux_1_N2 [2] $end
$var wire 1 w ww_Aux_1_N2 [1] $end
$var wire 1 x ww_Aux_1_N2 [0] $end
$var wire 1 y ww_Aux_1_N3 [7] $end
$var wire 1 z ww_Aux_1_N3 [6] $end
$var wire 1 { ww_Aux_1_N3 [5] $end
$var wire 1 | ww_Aux_1_N3 [4] $end
$var wire 1 } ww_Aux_1_N3 [3] $end
$var wire 1 ~ ww_Aux_1_N3 [2] $end
$var wire 1 !! ww_Aux_1_N3 [1] $end
$var wire 1 "! ww_Aux_1_N3 [0] $end
$var wire 1 #! ww_Aux_Result [8] $end
$var wire 1 $! ww_Aux_Result [7] $end
$var wire 1 %! ww_Aux_Result [6] $end
$var wire 1 &! ww_Aux_Result [5] $end
$var wire 1 '! ww_Aux_Result [4] $end
$var wire 1 (! ww_Aux_Result [3] $end
$var wire 1 )! ww_Aux_Result [2] $end
$var wire 1 *! ww_Aux_Result [1] $end
$var wire 1 +! ww_Aux_Result [0] $end
$var wire 1 ,! \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 -! \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 .! \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 /! \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 0! \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 1! \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 2! \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 3! \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 4! \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 5! \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 6! \PCI~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 7! \PCI~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 8! \PCI~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 9! \PCI~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 :! \Send~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 ;! \Send~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 <! \Send~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 =! \Send~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 >! \Enter~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 ?! \Enter~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 @! \Enter~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 A! \Enter~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 B! \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 C! \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 D! \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 E! \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 F! \DataOut~output_o\ $end
$var wire 1 G! \Tx~output_o\ $end
$var wire 1 H! \Aux_1_N1[7]~output_o\ $end
$var wire 1 I! \Aux_1_N1[6]~output_o\ $end
$var wire 1 J! \Aux_1_N1[5]~output_o\ $end
$var wire 1 K! \Aux_1_N1[4]~output_o\ $end
$var wire 1 L! \Aux_1_N1[3]~output_o\ $end
$var wire 1 M! \Aux_1_N1[2]~output_o\ $end
$var wire 1 N! \Aux_1_N1[1]~output_o\ $end
$var wire 1 O! \Aux_1_N1[0]~output_o\ $end
$var wire 1 P! \Aux_1_N2[7]~output_o\ $end
$var wire 1 Q! \Aux_1_N2[6]~output_o\ $end
$var wire 1 R! \Aux_1_N2[5]~output_o\ $end
$var wire 1 S! \Aux_1_N2[4]~output_o\ $end
$var wire 1 T! \Aux_1_N2[3]~output_o\ $end
$var wire 1 U! \Aux_1_N2[2]~output_o\ $end
$var wire 1 V! \Aux_1_N2[1]~output_o\ $end
$var wire 1 W! \Aux_1_N2[0]~output_o\ $end
$var wire 1 X! \Aux_1_N3[7]~output_o\ $end
$var wire 1 Y! \Aux_1_N3[6]~output_o\ $end
$var wire 1 Z! \Aux_1_N3[5]~output_o\ $end
$var wire 1 [! \Aux_1_N3[4]~output_o\ $end
$var wire 1 \! \Aux_1_N3[3]~output_o\ $end
$var wire 1 ]! \Aux_1_N3[2]~output_o\ $end
$var wire 1 ^! \Aux_1_N3[1]~output_o\ $end
$var wire 1 _! \Aux_1_N3[0]~output_o\ $end
$var wire 1 `! \Aux_Result[8]~output_o\ $end
$var wire 1 a! \Aux_Result[7]~output_o\ $end
$var wire 1 b! \Aux_Result[6]~output_o\ $end
$var wire 1 c! \Aux_Result[5]~output_o\ $end
$var wire 1 d! \Aux_Result[4]~output_o\ $end
$var wire 1 e! \Aux_Result[3]~output_o\ $end
$var wire 1 f! \Aux_Result[2]~output_o\ $end
$var wire 1 g! \Aux_Result[1]~output_o\ $end
$var wire 1 h! \Aux_Result[0]~output_o\ $end
$var wire 1 i! \Send~input_o\ $end
$var wire 1 j! \Send~inputclkctrl_outclk\ $end
$var wire 1 k! \Op[1]~input_o\ $end
$var wire 1 l! \Op[0]~input_o\ $end
$var wire 1 m! \Enter~input_o\ $end
$var wire 1 n! \Enter~inputclkctrl_outclk\ $end
$var wire 1 o! \DataIn[7]~input_o\ $end
$var wire 1 p! \PCI~input_o\ $end
$var wire 1 q! \PCI~inputclkctrl_outclk\ $end
$var wire 1 r! \DataIn[6]~input_o\ $end
$var wire 1 s! \DataIn[5]~input_o\ $end
$var wire 1 t! \DataIn[4]~input_o\ $end
$var wire 1 u! \DataIn[3]~input_o\ $end
$var wire 1 v! \DataIn[2]~input_o\ $end
$var wire 1 w! \DataIn[1]~input_o\ $end
$var wire 1 x! \DataIn[0]~input_o\ $end
$var wire 1 y! \inst3|LessThan1~1_cout\ $end
$var wire 1 z! \inst3|LessThan1~3_cout\ $end
$var wire 1 {! \inst3|LessThan1~5_cout\ $end
$var wire 1 |! \inst3|LessThan1~7_cout\ $end
$var wire 1 }! \inst3|LessThan1~9_cout\ $end
$var wire 1 ~! \inst3|LessThan1~11_cout\ $end
$var wire 1 !" \inst3|LessThan1~13_cout\ $end
$var wire 1 "" \inst3|LessThan1~14_combout\ $end
$var wire 1 #" \inst3|LessThan0~1_cout\ $end
$var wire 1 $" \inst3|LessThan0~3_cout\ $end
$var wire 1 %" \inst3|LessThan0~5_cout\ $end
$var wire 1 &" \inst3|LessThan0~7_cout\ $end
$var wire 1 '" \inst3|LessThan0~9_cout\ $end
$var wire 1 (" \inst3|LessThan0~11_cout\ $end
$var wire 1 )" \inst3|LessThan0~13_cout\ $end
$var wire 1 *" \inst3|LessThan0~14_combout\ $end
$var wire 1 +" \inst3|LessThan5~1_cout\ $end
$var wire 1 ," \inst3|LessThan5~3_cout\ $end
$var wire 1 -" \inst3|LessThan5~5_cout\ $end
$var wire 1 ." \inst3|LessThan5~7_cout\ $end
$var wire 1 /" \inst3|LessThan5~9_cout\ $end
$var wire 1 0" \inst3|LessThan5~11_cout\ $end
$var wire 1 1" \inst3|LessThan5~13_cout\ $end
$var wire 1 2" \inst3|LessThan5~14_combout\ $end
$var wire 1 3" \inst3|Result[8]~1_combout\ $end
$var wire 1 4" \inst3|LessThan4~1_cout\ $end
$var wire 1 5" \inst3|LessThan4~3_cout\ $end
$var wire 1 6" \inst3|LessThan4~5_cout\ $end
$var wire 1 7" \inst3|LessThan4~7_cout\ $end
$var wire 1 8" \inst3|LessThan4~9_cout\ $end
$var wire 1 9" \inst3|LessThan4~11_cout\ $end
$var wire 1 :" \inst3|LessThan4~13_cout\ $end
$var wire 1 ;" \inst3|LessThan4~14_combout\ $end
$var wire 1 <" \inst3|LessThan3~1_cout\ $end
$var wire 1 =" \inst3|LessThan3~3_cout\ $end
$var wire 1 >" \inst3|LessThan3~5_cout\ $end
$var wire 1 ?" \inst3|LessThan3~7_cout\ $end
$var wire 1 @" \inst3|LessThan3~9_cout\ $end
$var wire 1 A" \inst3|LessThan3~11_cout\ $end
$var wire 1 B" \inst3|LessThan3~13_cout\ $end
$var wire 1 C" \inst3|LessThan3~14_combout\ $end
$var wire 1 D" \inst3|LessThan2~1_cout\ $end
$var wire 1 E" \inst3|LessThan2~3_cout\ $end
$var wire 1 F" \inst3|LessThan2~5_cout\ $end
$var wire 1 G" \inst3|LessThan2~7_cout\ $end
$var wire 1 H" \inst3|LessThan2~9_cout\ $end
$var wire 1 I" \inst3|LessThan2~11_cout\ $end
$var wire 1 J" \inst3|LessThan2~13_cout\ $end
$var wire 1 K" \inst3|LessThan2~14_combout\ $end
$var wire 1 L" \inst3|Result[8]~2_combout\ $end
$var wire 1 M" \inst3|Result[8]~3_combout\ $end
$var wire 1 N" \inst3|Result[8]~4_combout\ $end
$var wire 1 O" \inst3|Result[8]~5_combout\ $end
$var wire 1 P" \inst|inst2|Q_reg[7]~1_combout\ $end
$var wire 1 Q" \inst3|signed_max_ext[7]~0_combout\ $end
$var wire 1 R" \inst3|signed_max_ext[7]~1_combout\ $end
$var wire 1 S" \inst3|signed_min_ext[7]~0_combout\ $end
$var wire 1 T" \inst3|signed_min_ext[7]~1_combout\ $end
$var wire 1 U" \inst3|signed_min[6]~0_combout\ $end
$var wire 1 V" \inst3|signed_min[6]~1_combout\ $end
$var wire 1 W" \inst3|signed_max[6]~0_combout\ $end
$var wire 1 X" \inst3|signed_max[6]~1_combout\ $end
$var wire 1 Y" \inst3|signed_min[5]~2_combout\ $end
$var wire 1 Z" \inst3|signed_min[5]~3_combout\ $end
$var wire 1 [" \inst3|signed_max[5]~2_combout\ $end
$var wire 1 \" \inst3|signed_max[5]~3_combout\ $end
$var wire 1 ]" \inst3|signed_min[4]~4_combout\ $end
$var wire 1 ^" \inst3|signed_min[4]~5_combout\ $end
$var wire 1 _" \inst3|signed_max[4]~4_combout\ $end
$var wire 1 `" \inst3|signed_max[4]~5_combout\ $end
$var wire 1 a" \inst3|signed_min[3]~6_combout\ $end
$var wire 1 b" \inst3|signed_min[3]~7_combout\ $end
$var wire 1 c" \inst3|signed_max[3]~6_combout\ $end
$var wire 1 d" \inst3|signed_max[3]~7_combout\ $end
$var wire 1 e" \inst3|signed_min[2]~8_combout\ $end
$var wire 1 f" \inst3|signed_min[2]~9_combout\ $end
$var wire 1 g" \inst3|signed_max[2]~8_combout\ $end
$var wire 1 h" \inst3|signed_max[2]~9_combout\ $end
$var wire 1 i" \inst3|signed_max[1]~10_combout\ $end
$var wire 1 j" \inst3|signed_max[1]~11_combout\ $end
$var wire 1 k" \inst3|signed_min[1]~10_combout\ $end
$var wire 1 l" \inst3|signed_min[1]~11_combout\ $end
$var wire 1 m" \inst3|signed_min[0]~12_combout\ $end
$var wire 1 n" \inst3|signed_min[0]~13_combout\ $end
$var wire 1 o" \inst3|signed_max[0]~12_combout\ $end
$var wire 1 p" \inst3|signed_max[0]~13_combout\ $end
$var wire 1 q" \inst3|Add0~1_cout\ $end
$var wire 1 r" \inst3|signed_suma[1]~1\ $end
$var wire 1 s" \inst3|signed_suma[2]~3\ $end
$var wire 1 t" \inst3|signed_suma[3]~5\ $end
$var wire 1 u" \inst3|signed_suma[4]~7\ $end
$var wire 1 v" \inst3|signed_suma[5]~9\ $end
$var wire 1 w" \inst3|signed_suma[6]~11\ $end
$var wire 1 x" \inst3|signed_suma[7]~13\ $end
$var wire 1 y" \inst3|signed_suma_2[7]~0_combout\ $end
$var wire 1 z" \inst3|signed_resta[0]~1\ $end
$var wire 1 {" \inst3|signed_resta[1]~3\ $end
$var wire 1 |" \inst3|signed_resta[2]~5\ $end
$var wire 1 }" \inst3|signed_resta[3]~7\ $end
$var wire 1 ~" \inst3|signed_resta[4]~9\ $end
$var wire 1 !# \inst3|signed_resta[5]~11\ $end
$var wire 1 "# \inst3|signed_resta[6]~13\ $end
$var wire 1 ## \inst3|signed_resta[7]~14_combout\ $end
$var wire 1 $# \inst|inst2|Q_reg[7]~0_combout\ $end
$var wire 1 %# \inst|inst2|Q_reg[7]~feeder_combout\ $end
$var wire 1 &# \inst|inst|inst|Q_reg[0]~3_combout\ $end
$var wire 1 '# \inst|inst|inst|Q_reg[3]~0_combout\ $end
$var wire 1 (# \inst|inst|inst2~combout\ $end
$var wire 1 )# \inst|inst|inst|Q_reg[1]~2_combout\ $end
$var wire 1 *# \inst|inst|inst|Q_reg[2]~1_combout\ $end
$var wire 1 +# \inst|inst|inst4~0_combout\ $end
$var wire 1 ,# \inst3|signed_resta[7]~15\ $end
$var wire 1 -# \inst3|signed_resta[8]~16_combout\ $end
$var wire 1 .# \inst3|Result[8]~0_combout\ $end
$var wire 1 /# \inst|inst2|Q_reg~9_combout\ $end
$var wire 1 0# \inst3|Result[6]~7_combout\ $end
$var wire 1 1# \inst3|signed_suma[7]~12_combout\ $end
$var wire 1 2# \inst3|signed_resta[6]~12_combout\ $end
$var wire 1 3# \inst3|Result[6]~8_combout\ $end
$var wire 1 4# \inst|inst2|Q_reg~8_combout\ $end
$var wire 1 5# \inst3|Result[5]~9_combout\ $end
$var wire 1 6# \inst3|signed_resta[5]~10_combout\ $end
$var wire 1 7# \inst3|signed_suma[6]~10_combout\ $end
$var wire 1 8# \inst3|Result[5]~10_combout\ $end
$var wire 1 9# \inst|inst2|Q_reg~7_combout\ $end
$var wire 1 :# \inst3|signed_resta[4]~8_combout\ $end
$var wire 1 ;# \inst3|signed_suma[5]~8_combout\ $end
$var wire 1 <# \inst3|Result[4]~11_combout\ $end
$var wire 1 =# \inst3|Result[4]~12_combout\ $end
$var wire 1 ># \inst|inst2|Q_reg~6_combout\ $end
$var wire 1 ?# \inst3|Result[3]~13_combout\ $end
$var wire 1 @# \inst3|signed_resta[3]~6_combout\ $end
$var wire 1 A# \inst3|signed_suma[4]~6_combout\ $end
$var wire 1 B# \inst3|Result[3]~14_combout\ $end
$var wire 1 C# \inst|inst2|Q_reg~5_combout\ $end
$var wire 1 D# \inst3|signed_resta[2]~4_combout\ $end
$var wire 1 E# \inst3|signed_suma[3]~4_combout\ $end
$var wire 1 F# \inst3|Result[2]~15_combout\ $end
$var wire 1 G# \inst3|Result[2]~16_combout\ $end
$var wire 1 H# \inst|inst2|Q_reg~4_combout\ $end
$var wire 1 I# \inst3|Result[1]~17_combout\ $end
$var wire 1 J# \inst3|signed_suma[2]~2_combout\ $end
$var wire 1 K# \inst3|signed_resta[1]~2_combout\ $end
$var wire 1 L# \inst3|Result[1]~18_combout\ $end
$var wire 1 M# \inst|inst2|Q_reg~3_combout\ $end
$var wire 1 N# \inst3|signed_resta[0]~0_combout\ $end
$var wire 1 O# \inst3|signed_suma[1]~0_combout\ $end
$var wire 1 P# \inst3|Result[0]~19_combout\ $end
$var wire 1 Q# \inst3|Result[0]~20_combout\ $end
$var wire 1 R# \inst|inst2|Q_reg~2_combout\ $end
$var wire 1 S# \inst3|Result[8]~6_combout\ $end
$var wire 1 T# \inst|inst2|Q_reg\ [8] $end
$var wire 1 U# \inst|inst2|Q_reg\ [7] $end
$var wire 1 V# \inst|inst2|Q_reg\ [6] $end
$var wire 1 W# \inst|inst2|Q_reg\ [5] $end
$var wire 1 X# \inst|inst2|Q_reg\ [4] $end
$var wire 1 Y# \inst|inst2|Q_reg\ [3] $end
$var wire 1 Z# \inst|inst2|Q_reg\ [2] $end
$var wire 1 [# \inst|inst2|Q_reg\ [1] $end
$var wire 1 \# \inst|inst2|Q_reg\ [0] $end
$var wire 1 ]# \inst2|inst1|Q\ [7] $end
$var wire 1 ^# \inst2|inst1|Q\ [6] $end
$var wire 1 _# \inst2|inst1|Q\ [5] $end
$var wire 1 `# \inst2|inst1|Q\ [4] $end
$var wire 1 a# \inst2|inst1|Q\ [3] $end
$var wire 1 b# \inst2|inst1|Q\ [2] $end
$var wire 1 c# \inst2|inst1|Q\ [1] $end
$var wire 1 d# \inst2|inst1|Q\ [0] $end
$var wire 1 e# \inst|inst|inst|Q_reg\ [3] $end
$var wire 1 f# \inst|inst|inst|Q_reg\ [2] $end
$var wire 1 g# \inst|inst|inst|Q_reg\ [1] $end
$var wire 1 h# \inst|inst|inst|Q_reg\ [0] $end
$var wire 1 i# \inst2|inst|Q\ [7] $end
$var wire 1 j# \inst2|inst|Q\ [6] $end
$var wire 1 k# \inst2|inst|Q\ [5] $end
$var wire 1 l# \inst2|inst|Q\ [4] $end
$var wire 1 m# \inst2|inst|Q\ [3] $end
$var wire 1 n# \inst2|inst|Q\ [2] $end
$var wire 1 o# \inst2|inst|Q\ [1] $end
$var wire 1 p# \inst2|inst|Q\ [0] $end
$var wire 1 q# \inst2|inst2|Q\ [7] $end
$var wire 1 r# \inst2|inst2|Q\ [6] $end
$var wire 1 s# \inst2|inst2|Q\ [5] $end
$var wire 1 t# \inst2|inst2|Q\ [4] $end
$var wire 1 u# \inst2|inst2|Q\ [3] $end
$var wire 1 v# \inst2|inst2|Q\ [2] $end
$var wire 1 w# \inst2|inst2|Q\ [1] $end
$var wire 1 x# \inst2|inst2|Q\ [0] $end
$var wire 1 y# \ALT_INV_PCI~inputclkctrl_outclk\ $end
$var wire 1 z# \inst|inst|ALT_INV_inst2~combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0J
0K
1N
0O
0P
0Q
1R
xS
1T
1U
1V
1W
1X
1Y
0Z
1[
0\
0]
0h
0B!
zC!
zD!
zE!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
1p!
1q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
1z!
0{!
1|!
0}!
1~!
0!"
0""
0#"
1$"
0%"
1&"
0'"
1("
0)"
0*"
0+"
1,"
0-"
1."
0/"
10"
01"
02"
03"
04"
15"
06"
17"
08"
19"
0:"
0;"
0<"
1="
0>"
1?"
0@"
1A"
0B"
0C"
0D"
1E"
0F"
1G"
0H"
1I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
1r"
0s"
1t"
0u"
1v"
0w"
1x"
0y"
1z"
0{"
1|"
0}"
1~"
0!#
1"#
0##
0$#
0%#
1&#
0'#
1(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0y#
0z#
0B
0C
0D
0E
0F
0G
0H
0I
0L
0M
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
1:!
1;!
1<!
0=!
1>!
1?!
1@!
0A!
16!
17!
18!
19!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
$end
#10000
1D
1E
1F
0N
1b
1a
1`
0[
0p!
1s!
1t!
1u!
09!
0(#
1z#
0q!
1y#
#30000
1K
1]
1m!
1A!
1n!
1k#
1l#
1m#
1L!
1K!
1J!
0?"
0G"
1@"
1H"
0A"
0I"
1m
1l
1k
1J"
1B"
1%
1$
1#
1C"
1K"
1L"
1\"
1`"
1d"
1E#
1@#
1?#
1A#
1:#
1<#
1;#
16#
15#
1M"
1N"
18#
1=#
1B#
1e!
1d!
1c!
1C#
1>#
19#
1(!
1'!
1&!
1>
1=
1<
#40000
0K
0]
0m!
0A!
0n!
#50000
0F
1B
1C
1H
1d
0b
1_
1^
1o!
1r!
0u!
1w!
#60000
1K
1]
1m!
1A!
1n!
1i#
1j#
1_#
1`#
0m#
1a#
1o#
1N!
1T!
0L!
1S!
1R!
1I!
1H!
0="
0E"
1j"
0|!
0&"
1?"
1G"
0d"
1}!
0~!
1X"
1*"
12"
0C"
0K"
1O"
1R"
1o
1u
0m
1t
1s
1j
1i
11#
1y"
1##
1-#
1P"
1/#
1S#
0L"
0R"
0X"
0\"
0`"
0j"
1T"
1V"
1Z"
1^"
1l"
17#
12#
10#
1!"
0E#
0@#
0?#
0H"
1'"
1O#
1K#
1I#
1F"
1>"
1'
0%
1"
1!
1-
1,
1+
1`!
0?"
1L#
0("
1I"
0B#
1""
1{"
0I#
0~"
0<#
1!#
05#
0"#
00#
1,#
0M"
0N"
1$#
13#
1#!
1b!
1a!
0e!
1g!
14#
1%#
0O"
0-#
03#
0##
08#
02#
0=#
06#
0L#
1D#
0|"
13"
1["
1_"
1c"
0C#
1M#
19
1%!
1$!
0(!
1*!
0g!
0d!
0c!
0b!
1d"
1`"
1\"
1N"
1@#
1}"
0M#
0>#
09#
04#
0P"
0/#
0S#
1@
0>
1;
1:
0*!
0'!
0&!
0%!
0`!
0$#
0;#
0v"
16#
15#
0A#
1u"
1<#
1E#
0@#
0}"
1?#
0@
0=
0<
0;
0#!
0a!
0:#
1~"
1=#
1;#
1B#
18#
07#
1w"
0%#
09
0$!
1c!
1e!
1d!
01#
0x"
19#
1C#
1>#
06#
0!#
0:
1&!
1(!
1'!
12#
0y"
1>
1=
1<
#70000
0K
0]
0m!
0A!
0n!
#80000
0B
0C
0H
0E
1G
1I
1e
0d
1c
0a
0_
0^
0o!
0r!
0t!
1v!
0w!
1x!
#90000
1K
1]
1m!
1A!
1n!
0i#
1]#
0j#
1^#
1s#
0l#
1t#
0a#
1u#
1n#
0o#
1c#
1p#
1O!
1V!
0N!
1M!
1\!
0T!
1[!
0K!
1Z!
1Q!
0I!
1P!
0H!
1<"
1D"
1n"
0z!
1i"
0$"
1="
1E"
0l"
1f"
0."
1?"
1|!
1&"
07"
0G"
1a"
0c"
1]"
1/"
0@"
0^"
1Y"
1W"
1)"
0J"
0V"
0""
1;"
1Q"
0*"
02"
1C"
1K"
1O"
0T"
1p
1w
0o
1n
1}
0u
1|
0l
1{
1r
0j
1q
0i
11#
1x"
1y"
1##
1-#
1P"
1/#
1S#
0`"
1h"
1p"
0f"
0n"
1L"
1S"
1U"
0a"
1k"
03"
0Q"
0W"
1c"
0i"
17#
0w"
02#
1"#
1A#
0u"
1:#
1A"
00"
1^"
0d"
1b"
18"
0}!
1J#
0D#
0O#
0K#
0{"
1{!
1N#
0z"
0="
1(
0'
1&
0$
0"
0!
1/
0-
1*
1)
15
14
13
1`!
1K#
1{"
1~!
09"
1}"
0?#
11"
0B"
0;#
0##
0,#
01#
1l"
0b"
1V"
1T"
1M"
1z"
1P#
1D#
1|"
1F#
0~"
0<#
1$#
0y"
1#!
1a!
1%#
0=#
16#
1!#
1G#
1Q#
0O"
11#
1y"
1##
1,#
07#
1w"
12#
0"#
0E#
0}"
1O#
0C"
12"
0B#
0:#
0D#
19
1$!
0e!
1h!
1f!
0d!
0C#
0L"
1`"
1d"
0h"
0p"
1:#
0##
01#
0x"
0-#
0P"
0/#
0S#
1R#
1H#
02#
0>#
1:
0(!
1+!
1)!
0'!
0`!
0y"
0$#
0N#
0P#
0J#
1D#
0|"
0F#
1E#
1@#
1?#
0A#
1u"
0:#
1~"
1<#
0M"
0N"
1A
1?
0>
0=
0#!
0a!
06#
0!#
1=#
1;#
1B#
0@#
0G#
0Q#
0%#
09
0$!
0h!
0f!
1e!
1d!
0R#
0H#
1C#
1>#
12#
0:
0+!
0)!
1(!
1'!
0A
0?
1>
1=
#100000
0K
0]
0m!
0A!
0n!
#110000
1H
0G
1F
0D
1d
0c
1b
0`
0s!
1u!
0v!
1w!
#120000
0H
1G
0I
1O
0e
0d
1c
1\
1i!
1v!
0w!
0x!
1=!
1j!
1h#
1W#
1X#
1Y#
0&#
1)#
1+#
1G!
09#
1H#
1h
1P
#130000
1I
0O
1e
0\
0i!
1x!
0=!
0j!
#140000
0I
1O
1H
0e
1d
1\
1i!
1w!
0x!
1=!
1j!
0h#
1g#
0W#
1Z#
1M#
0>#
1&#
#150000
1I
0O
1e
0\
0i!
1x!
0=!
0j!
#160000
0I
1O
0H
0G
0F
1E
0e
0d
0c
0b
1a
1\
1i!
1t!
0u!
0v!
0w!
0x!
1=!
1j!
1h#
0X#
1[#
1R#
0C#
0&#
0)#
1*#
#170000
1I
0O
1e
0\
0i!
1x!
0=!
0j!
#180000
0I
1O
1H
0e
1d
1\
1i!
1w!
0x!
1=!
1j!
0h#
0g#
1f#
0Y#
1\#
1F!
0H#
1&#
1Z
1J
#190000
1I
0O
1e
0\
0i!
1x!
0=!
0j!
#200000
0I
1O
0H
1G
0e
0d
1c
1\
1i!
1v!
0w!
0x!
1=!
1j!
1h#
0Z#
0M#
0&#
1)#
#210000
1I
0O
1e
0\
0i!
1x!
0=!
0j!
#220000
0I
1O
0G
0E
0e
0c
0a
1\
1i!
0t!
0v!
0x!
1=!
1j!
0h#
1g#
0[#
0R#
1&#
#230000
0O
0\
0i!
0=!
0j!
#240000
1O
1\
1i!
1=!
1j!
1h#
0\#
0F!
0&#
1'#
0)#
0*#
0Z
0J
#250000
0O
0\
0i!
0=!
0j!
#260000
1O
1\
1i!
1=!
1j!
1e#
0h#
0g#
0f#
1&#
#270000
0O
0\
0i!
0=!
0j!
#280000
1O
1\
1i!
1=!
1j!
1h#
0&#
1(#
1)#
0z#
0e#
0h#
1&#
0)#
0'#
0(#
0+#
1z#
0G!
19#
1>#
1C#
0h
0P
#290000
0O
0\
0i!
0=!
0j!
#350000
