// Seed: 4096320535
module module_0;
  assign module_2.id_9 = 0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    input wire id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri1 id_5,
    inout supply1 id_6,
    input tri0 id_7,
    input wand id_8,
    input tri0 id_9,
    output supply0 id_10,
    input supply1 id_11,
    input tri1 id_12,
    id_14
);
  wor id_15 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  assign id_1 = -1;
  reg id_2, id_3, id_4, id_5, id_6 = {~id_1{-1'b0}};
  always if (-1) id_4 <= 1;
  wire id_7, id_8;
  reg  id_9 = id_3;
  wire id_10;
  module_0 modCall_1 ();
endmodule
