<?xml version="1.0"?>
<architecture>
  <models>
    <model name="stratixiv_lcell_comb">
      <input_ports>
        <port name="dataa"/>
        <port name="datab"/>
        <port name="datac"/>
        <port name="datad"/>
        <port name="datae"/>
        <port name="dataf"/>
        <port name="datag"/>
        <port name="cin"/>
        <port name="sharein"/>
      </input_ports>
      <output_ports>
        <port name="combout"/>
        <port name="sumout"/>
        <port name="cout"/>
        <port name="shareout"/>
      </output_ports>
    </model>
    <model name="dffeas">
      <input_ports>
        <port name="clk"/>
        <port name="ena"/>
        <port name="prn"/>
        <port name="clrn"/>
        <port name="asdata"/>
        <port name="aload"/>
        <port name="sload"/>
        <port name="sclr"/>
        <port name="d"/>
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="q"/>
      </output_ports>
    </model>

    <model name="stratixiv_mac_mult">
      <input_ports>
        <port name="dataa"/>
        <port name="datab"/>
        <port name="signa"/>
        <port name="signb"/>
        <port name="ena"/>
        <port name="clk"/>
        <port name="aclr"/>
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="scanouta"/>
        <port name="dataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_mac_out">
      <input_ports>
        <port name="dataa"/> <!-- 36 -->
        <port name="datab"/> <!-- 36 -->
        <port name="datac"/> <!-- 36 -->
        <port name="datad"/> <!-- 36 -->
        <port name="signa"/>
        <port name="signb"/>
        <port name="chainin"/> <!-- 44 -->
        <port name="round"/>
        <port name="saturate"/>
        <port name="zeroacc"/>
        <port name="roundchainout"/>
        <port name="saturatechainout"/>
        <port name="zerochainout"/>
        <port name="zeroloopback"/>
        <port name="rotate"/>
        <port name="shiftright"/>
        <port name="ena"/> <!-- 4 -->
        <port name="clk"/> <!-- 4 -->
        <port name="aclr"/> <!-- 4 -->
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="loopbackout"/> <!-- 18 -->
        <port name="dataout"/> <!-- 72 -->
        <port name="overflow"/>
        <port name="saturatechainoutoverflow"/>
        <port name="dftout"/>
      </output_ports>
    </model>
    <model name="stratixiv_mac_out.opmode{output_only}">
      <input_ports>
        <port name="dataa"/>
        <port name="round"/>
        <port name="saturate"/>
        <port name="ena"/>
        <port name="clk"/>
        <port name="aclr"/>
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="dataout"/>
        <port name="dftout"/>
      </output_ports>
    </model>
    <model name="stratixiv_mac_out.opmode{one_level_adder}">
      <input_ports>
        <port name="dataa"/>
        <port name="datab"/>
        <port name="signa"/>
        <port name="signb"/>
        <port name="round"/>
        <port name="saturate"/>
        <port name="ena"/>
        <port name="clk"/>
        <port name="aclr"/>
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="dataout"/>
        <port name="dftout"/>
      </output_ports>
    </model>
    <model name="stratixiv_mac_out.opmode{loopback}">
      <input_ports>
        <port name="dataa"/>
        <port name="datab"/>
        <port name="signa"/>
        <port name="signb"/>
        <port name="round"/>
        <port name="saturate"/>
        <port name="zeroloopback"/>
        <port name="ena"/>
        <port name="clk"/>
        <port name="aclr"/>
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="loopbackout"/>
        <port name="dataout"/>
        <port name="dftout"/>
      </output_ports>
    </model>
    <model name="stratixiv_mac_out.opmode{accumulator}">
      <input_ports>
        <port name="dataa"/>
        <port name="datab"/>
        <port name="datac"/>
        <port name="datad"/>
        <port name="signa"/>
        <port name="signb"/>
        <port name="round"/>
        <port name="saturate"/>
        <port name="zeroacc"/>
        <port name="ena"/>
        <port name="clk"/>
        <port name="aclr"/>
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="dataout"/>
        <port name="overflow"/>
        <port name="dftout"/>
      </output_ports>
    </model>
    <model name="stratixiv_mac_out.opmode{two_level_adder}">
      <input_ports>
        <port name="dataa"/>
        <port name="datab"/>
        <port name="datac"/>
        <port name="datad"/>
        <port name="signa"/>
        <port name="signb"/>
        <port name="round"/>
        <port name="saturate"/>
        <port name="ena"/>
        <port name="clk"/>
        <port name="aclr"/>
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="dataout"/>
        <port name="overflow"/>
        <port name="dftout"/>
      </output_ports>
    </model>
    <model name="stratixiv_mac_out.opmode{accumulator_chain_out}">
      <input_ports>
        <port name="dataa"/>
        <port name="datab"/>
        <port name="datac"/>
        <port name="datad"/>
        <port name="signa"/>
        <port name="signb"/>
        <port name="chainin"/>
        <port name="round"/>
        <port name="saturate"/>
        <port name="zeroacc"/>
        <port name="roundchainout"/>
        <port name="saturatechainout"/>
        <port name="zerochainout"/>
        <port name="ena"/>
        <port name="clk"/>
        <port name="aclr"/>
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="dataout"/>
        <port name="overflow"/>
        <port name="saturatechainoutoverflow"/>
        <port name="dftout"/>
      </output_ports>
    </model>
    <model name="stratixiv_mac_out.opmode{two_level_adder_chain_out}">
      <input_ports>
        <port name="dataa"/>
        <port name="datab"/>
        <port name="datac"/>
        <port name="datad"/>
        <port name="signa"/>
        <port name="signb"/>
        <port name="chainin"/>
        <port name="round"/>
        <port name="saturate"/>
        <port name="roundchainout"/>
        <port name="saturatechainout"/>
        <port name="zerochainout"/>
        <port name="ena"/>
        <port name="clk"/>
        <port name="aclr"/>
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="dataout"/>
        <port name="overflow"/>
        <port name="saturatechainoutoverflow"/>
        <port name="dftout"/>
      </output_ports>
    </model>
    <model name="stratixiv_mac_out.opmode{36_bit_multiply}">
      <input_ports>
        <port name="dataa"/>
        <port name="datab"/>
        <port name="datac"/>
        <port name="datad"/>
        <port name="signa"/>
        <port name="signb"/>
        <port name="ena"/>
        <port name="clk"/>
        <port name="aclr"/>
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="dataout"/>
        <port name="dftout"/>
      </output_ports>
    </model>
    <model name="stratixiv_mac_out.opmode{shift}">
      <input_ports>
        <port name="dataa"/>
        <port name="datab"/>
        <port name="datac"/>
        <port name="datad"/>
        <port name="signa"/>
        <port name="signb"/>
        <port name="rotate"/>
        <port name="shiftright"/>
        <port name="ena"/>
        <port name="clk"/>
        <port name="aclr"/>
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="dataout"/>
        <port name="dftout"/>
      </output_ports>
    </model>
    <model name="stratixiv_mac_out.opmode{double}">
      <input_ports>
        <port name="dataa"/>
        <port name="datab"/>
        <port name="datac"/>
        <port name="datad"/>
        <port name="signa"/>
        <port name="signb"/>
        <port name="ena"/>
        <port name="clk"/>
        <port name="aclr"/>
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="dataout"/>
        <port name="dftout"/>
      </output_ports>
    </model>

    <model name="stratixiv_mlab_cell">
      <input_ports>
        <port name="clk0"/>
        <port name="ena0"/>
        <port name="portaaddr"/>
        <port name="portabyteenamasks"/>
        <port name="portadatain"/>
        <port name="portbaddr"/>
      </input_ports>
      <output_ports>
        <port name="portbdataout"/>
      </output_ports>
    </model>

    <model name="stratixiv_pll">
      <input_ports>
        <port name="areset"/>
        <port name="clkswitch"/>
        <port name="configupdate"/>
        <port name="fbin"/>
        <port name="inclk"/>
        <port name="pfdena"/>
        <port name="phasecounterselect"/>
        <port name="phasestep"/>
        <port name="phaseupdown"/>
        <port name="scanclk"/>
        <port name="scanclkena"/>
        <port name="scandata"/>
      </input_ports>
      <output_ports>
        <port name="activeclock"/>
        <port name="clk"/>
        <port name="clkbad"/>
        <port name="fbout"/>
        <port name="locked"/>
        <port name="phasedone"/>
        <port name="scandataout"/>
        <port name="scandone"/>
        <port name="vcooverrange"/>
        <port name="vcounderrange"/>
      </output_ports>
    </model>
    <model name="stratixiv_pll.opmode{normal}">
      <input_ports>
        <port name="areset"/>
        <port name="clkswitch"/>
        <port name="configupdate"/>
        <port name="fbin"/>
        <port name="inclk"/>
        <port name="pfdena"/>
        <port name="phasecounterselect"/>
        <port name="phasestep"/>
        <port name="phaseupdown"/>
        <port name="scanclk"/>
        <port name="scanclkena"/>
        <port name="scandata"/>
      </input_ports>
      <output_ports>
        <port name="activeclock"/>
        <port name="clk"/>
        <port name="clkbad"/>
        <port name="fbout"/>
        <port name="locked"/>
        <port name="phasedone"/>
        <port name="scandataout"/>
        <port name="scandone"/>
        <port name="vcooverrange"/>
        <port name="vcounderrange"/>
      </output_ports>
    </model>
    <model name="stratixiv_pll.opmode{no_compensation}">
      <input_ports>
        <port name="areset"/>
        <port name="clkswitch"/>
        <port name="configupdate"/>
        <port name="fbin"/>
        <port name="inclk"/>
        <port name="pfdena"/>
        <port name="phasecounterselect"/>
        <port name="phasestep"/>
        <port name="phaseupdown"/>
        <port name="scanclk"/>
        <port name="scanclkena"/>
        <port name="scandata"/>
      </input_ports>
      <output_ports>
        <port name="activeclock"/>
        <port name="clk"/>
        <port name="clkbad"/>
        <port name="fbout"/>
        <port name="locked"/>
        <port name="phasedone"/>
        <port name="scandataout"/>
        <port name="scandone"/>
        <port name="vcooverrange"/>
        <port name="vcounderrange"/>
      </output_ports>
    </model>

    <model name="stratixiv_io_obuf">
      <input_ports>
        <port name="i"/>
        <port name="oe"/>
        <port name="dynamicterminationcontrol"/>
        <port name="seriesterminationcontrol"/>
        <port name="parallelterminationcontrol"/>
      </input_ports>
      <output_ports>
        <port name="o"/>
        <port name="obar"/>
      </output_ports>
    </model>
    <model name="stratixiv_io_ibuf">
      <input_ports>
        <port name="i"/>
        <port name="ibar"/>
      </input_ports>
      <output_ports>
        <port name="o"/>
      </output_ports>
    </model>
    <model name="stratixiv_ddio_out">
      <input_ports>
        <port name="datainlo"/>
        <port name="datainhi"/>
        <port name="clk"/>
        <port name="clkhi"/>
        <port name="clklo"/>
        <port name="muxsel"/>
        <port name="ena"/>
        <port name="areset"/>
        <port name="sreset"/>
      </input_ports>
      <output_ports>
        <port name="dataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ddio_oe">
      <input_ports>
        <port name="oe"/>
        <port name="clk"/>
        <port name="ena"/>
        <port name="areset"/>
        <port name="sreset"/>
      </input_ports>
      <output_ports>
        <port name="dataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ddio_in">
      <input_ports>
        <port name="datain"/>
        <port name="clk"/>
        <port name="clkn"/>
        <port name="ena"/>
        <port name="areset"/>
        <port name="sreset"/>
      </input_ports>
      <output_ports>
        <port name="regoutlo"/>
        <port name="regouthi"/>
      </output_ports>
    </model>
    <model name="stratixiv_delay_chain">
      <input_ports>
        <port name="datain"/>
        <port name="delayctrlin"/>
        <port name="finedelayctrlin"/>
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="dataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_dll">
      <input_ports>
        <port name="clk"/>
        <port name="aload"/>
        <port name="upndnin"/>
        <port name="upndninclkena"/>
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="offsetdelayctrlout"/>
        <port name="offsetdelayctrlclkout"/>
        <port name="delayctrlout"/>
        <port name="dqsupdate"/>
        <port name="upndnout"/>
      </output_ports>
    </model>
    <model name="stratixiv_dqs_config">
      <input_ports>
        <port name="datain"/>
        <port name="clk"/>
        <port name="ena"/>
        <port name="update"/>
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="dqsbusoutdelaysetting"/>
        <port name="dqsinputphasesetting"/>
        <port name="dqsenablectrlphasesetting"/>
        <port name="dqsoutputphasesetting"/>
        <port name="dqoutputphasesetting"/>
        <port name="resyncinputphasesetting"/>
        <port name="dividerphasesetting"/>
        <port name="enaoctcycledelaysetting"/>
        <port name="enainputcycledelaysetting"/>
        <port name="enaoutputcycledelaysetting"/>
        <port name="dqsenabledelaysetting"/>
        <port name="octdelaysetting1"/>
        <port name="octdelaysetting2"/>
        <port name="enadataoutbypass"/>
        <port name="enadqsenablephasetransferreg"/>
        <port name="enaoctphasetransferreg"/>
        <port name="enaoutputphasetransferreg"/>
        <port name="enainputphasetransferreg"/>
        <port name="resyncinputphaseinvert"/>
        <port name="dqsenablectrlphaseinvert"/>
        <port name="dqoutputphaseinvert"/>
        <port name="dqsoutputphaseinvert"/>
        <port name="dqsbusoutfinedelaysetting"/>
        <port name="dqsenablefinedelaysetting"/>
        <port name="dataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_dqs_delay_chain">
      <input_ports>
        <port name="dqsin"/>
        <port name="delayctrlin"/>
        <port name="offsetctrlin"/>
        <port name="dqsupdateen"/>
        <port name="phasectrlin"/>
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="dqsbusout"/>
        <port name="dffin"/>
      </output_ports>
    </model>
    <model name="stratixiv_dqs_enable">
      <input_ports>
        <port name="dqsin"/>
        <port name="dqsenable"/>
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="dqsbusout"/>
      </output_ports>
    </model>
    <model name="stratixiv_dqs_enable_ctrl">
      <input_ports>
        <port name="dqsenablein"/>
        <port name="clk"/>
        <port name="delayctrlin"/>
        <port name="phasectrlin"/>
        <port name="enaphasetransferreg"/>
        <port name="phaseinvertctrl"/>
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="dqsenableout"/>
        <port name="dffin"/>
        <port name="dffextenddqsenable"/>
      </output_ports>
    </model>
    <model name="stratixiv_io_config">
      <input_ports>
        <port name="datain"/>
        <port name="clk"/>
        <port name="ena"/>
        <port name="update"/>
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="padtoinputregisterdelaysetting"/>
        <port name="outputdelaysetting1"/>
        <port name="outputdelaysetting2"/>
        <port name="dataout"/>
        <port name="dutycycledelaymode"/>
        <port name="dutycycledelaysettings"/>
        <port name="outputfinedelaysetting1"/>
        <port name="outputfinedelaysetting2"/>
        <port name="outputonlydelaysetting2"/>
        <port name="outputonlyfinedelaysetting2"/>
        <port name="padtoinputregisterfinedelaysetting"/>
      </output_ports>
    </model>
    <model name="stratixiv_pseudo_diff_out">
      <input_ports>
        <port name="i"/>
      </input_ports>
      <output_ports>
        <port name="o"/>
        <port name="obar"/>
      </output_ports>
    </model>
    <model name="stratixiv_termination">
      <input_ports>
        <port name="otherserializerenable"/>
        <port name="rdn"/>
        <port name="rup"/>
        <port name="scanen"/>
        <port name="scanin"/>
        <port name="serializerenable"/>
        <port name="terminationclear"/>
        <port name="terminationclock"/>
        <port name="terminationcontrolin"/>
        <port name="terminationenable"/>
        <port name="devpor"/>
        <port name="devclrn"/>
      </input_ports>
      <output_ports>
        <port name="incrdn"/>
        <port name="incrup"/>
        <port name="scanout"/>
        <port name="serializerenableout"/>
        <port name="shiftregisterprobe"/>
        <port name="terminationcontrol"/>
        <port name="terminationcontrolprobe"/>
      </output_ports>
    </model>
    <model name="stratixiv_termination_logic">
      <input_ports>
        <port name="serialloadenable"/>
        <port name="terminationclock"/>
        <port name="parallelloadenable"/>
        <port name="terminationdata"/>
        <port name="devpor"/>
        <port name="devclrn"/>
      </input_ports>
      <output_ports>
        <port name="seriesterminationcontrol"/>
        <port name="parallelterminationcontrol"/>
      </output_ports>
    </model>
    <model name="stratixiv_input_phase_alignment">
      <input_ports>
        <port name="datain"/>
        <port name="clk"/>
        <port name="delayctrlin"/>
        <port name="phasectrlin"/>
        <port name="areset"/>
        <port name="enainputcycledelay"/>
        <port name="enaphasetransferreg"/>
        <port name="phaseinvertctrl"/>
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="dataout"/>
        <port name="dffin"/>
        <port name="dff1t"/>
      </output_ports>
    </model>
    <model name="stratixiv_output_phase_alignment">
      <input_ports>
        <port name="datain"/>
        <port name="clk"/>
        <port name="delayctrlin"/>
        <port name="phasectrlin"/>
        <port name="areset"/>
        <port name="enaoutputcycledelay"/>
        <port name="enaphasetransferreg"/>
        <port name="phaseinvertctrl"/>
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="dataout"/>
        <port name="dffin"/>
        <port name="dff1t"/>
      </output_ports>
    </model>
    <model name="stratixiv_output_phase_alignment.opmode{ddio_out}">
      <input_ports>
        <port name="datain"/>
        <port name="clk"/>
        <port name="delayctrlin"/>
        <port name="phasectrlin"/>
        <port name="areset"/>
        <port name="enaoutputcycledelay"/>
        <port name="enaphasetransferreg"/>
        <port name="phaseinvertctrl"/>
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="dataout"/>
        <port name="dffin"/>
        <port name="dff1t"/>
      </output_ports>
    </model>
    <model name="stratixiv_output_phase_alignment.opmode{ddio_in}">
      <input_ports>
        <port name="datain"/>
        <port name="clk"/>
        <port name="delayctrlin"/>
        <port name="phasectrlin"/>
        <port name="areset"/>
        <port name="enaoutputcycledelay"/>
        <port name="enaphasetransferreg"/>
        <port name="phaseinvertctrl"/>
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="dataout"/>
        <port name="dffin"/>
        <port name="dff1t"/>
      </output_ports>
    </model>
    <model name="stratixiv_output_phase_alignment.opmode{oe}">
      <input_ports>
        <port name="datain"/>
        <port name="clk"/>
        <port name="delayctrlin"/>
        <port name="phasectrlin"/>
        <port name="areset"/>
        <port name="enaoutputcycledelay"/>
        <port name="enaphasetransferreg"/>
        <port name="phaseinvertctrl"/>
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="dataout"/>
        <port name="dffin"/>
        <port name="dff1t"/>
      </output_ports>
    </model>
    <model name="stratixiv_output_phase_alignment.opmode{rtena}">
      <input_ports>
        <port name="datain"/>
        <port name="clk"/>
        <port name="delayctrlin"/>
        <port name="phasectrlin"/>
        <port name="areset"/>
        <port name="enaoutputcycledelay"/>
        <port name="enaphasetransferreg"/>
        <port name="phaseinvertctrl"/>
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="dataout"/>
        <port name="dffin"/>
        <port name="dff1t"/>
      </output_ports>
    </model>

    <model name="stratixiv_tsdblock">
      <input_ports>
        <port name="clk"/>
        <port name="ce"/>
        <port name="clr"/>
        <port name="fdbkctrlfromcore"/>
        <port name="compouttest"/>
        <port name="offset"/>
        <port name="testin"/>
      </input_ports>
      <output_ports>
        <port name="tsdcaldone"/>
        <port name="tsdcompout"/>
        <port name="tsdcalo"/>
        <port name="offsettout"/>
      </output_ports>
    </model>

    <model name="stratixiv_ram_block.opmode{dual_port}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portabyteenamasks"/>
        <port name="clk1"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbre"/>
        <port name="clk0"/>
        <port name="portawe"/>
        <port name="portbaddrstall"/>
        <port name="portbaddr"/>
      </input_ports>
      <output_ports>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{bidir_dual_port}">
      <input_ports>
        <port name="portadatain"/>
        <port name="portare"/>
        <port name="clr0"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbaddr"/>
        <port name="portbre"/>
        <port name="clr1"/>
        <port name="portbbyteenamasks"/>
        <port name="portbwe"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portbaddrstall"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
        <port name="portbdatain"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{dual_port}.port_a_address_width{14}.port_b_address_width{14}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portabyteenamasks"/>
        <port name="clk1"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbre"/>
        <port name="clk0"/>
        <port name="portawe"/>
        <port name="portbaddrstall"/>
        <port name="portbaddr"/>
      </input_ports>
      <output_ports>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{dual_port}.port_a_address_width{13}.port_b_address_width{13}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portabyteenamasks"/>
        <port name="clk1"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbre"/>
        <port name="clk0"/>
        <port name="portawe"/>
        <port name="portbaddrstall"/>
        <port name="portbaddr"/>
      </input_ports>
      <output_ports>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{dual_port}.port_a_address_width{12}.port_b_address_width{12}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portabyteenamasks"/>
        <port name="clk1"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbre"/>
        <port name="clk0"/>
        <port name="portawe"/>
        <port name="portbaddrstall"/>
        <port name="portbaddr"/>
      </input_ports>
      <output_ports>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{dual_port}.port_a_address_width{11}.port_b_address_width{11}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portabyteenamasks"/>
        <port name="clk1"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbre"/>
        <port name="clk0"/>
        <port name="portawe"/>
        <port name="portbaddrstall"/>
        <port name="portbaddr"/>
      </input_ports>
      <output_ports>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{dual_port}.port_a_address_width{10}.port_b_address_width{10}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portabyteenamasks"/>
        <port name="clk1"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbre"/>
        <port name="clk0"/>
        <port name="portawe"/>
        <port name="portbaddrstall"/>
        <port name="portbaddr"/>
      </input_ports>
      <output_ports>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{dual_port}.port_a_address_width{9}.port_b_address_width{9}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portabyteenamasks"/>
        <port name="clk1"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbre"/>
        <port name="clk0"/>
        <port name="portawe"/>
        <port name="portbaddrstall"/>
        <port name="portbaddr"/>
      </input_ports>
      <output_ports>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{dual_port}.port_a_address_width{8}.port_b_address_width{8}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portabyteenamasks"/>
        <port name="clk1"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbre"/>
        <port name="clk0"/>
        <port name="portawe"/>
        <port name="portbaddrstall"/>
        <port name="portbaddr"/>
      </input_ports>
      <output_ports>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{dual_port}.port_a_address_width{7}.port_b_address_width{7}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portabyteenamasks"/>
        <port name="clk1"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbre"/>
        <port name="clk0"/>
        <port name="portawe"/>
        <port name="portbaddrstall"/>
        <port name="portbaddr"/>
      </input_ports>
      <output_ports>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{dual_port}.port_a_address_width{6}.port_b_address_width{6}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portabyteenamasks"/>
        <port name="clk1"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbre"/>
        <port name="clk0"/>
        <port name="portawe"/>
        <port name="portbaddrstall"/>
        <port name="portbaddr"/>
      </input_ports>
      <output_ports>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{dual_port}.port_a_address_width{5}.port_b_address_width{5}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portabyteenamasks"/>
        <port name="clk1"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbre"/>
        <port name="clk0"/>
        <port name="portawe"/>
        <port name="portbaddrstall"/>
        <port name="portbaddr"/>
      </input_ports>
      <output_ports>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{dual_port}.port_a_address_width{4}.port_b_address_width{4}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portabyteenamasks"/>
        <port name="clk1"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbre"/>
        <port name="clk0"/>
        <port name="portawe"/>
        <port name="portbaddrstall"/>
        <port name="portbaddr"/>
      </input_ports>
      <output_ports>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{dual_port}.port_a_address_width{3}.port_b_address_width{3}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portabyteenamasks"/>
        <port name="clk1"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbre"/>
        <port name="clk0"/>
        <port name="portawe"/>
        <port name="portbaddrstall"/>
        <port name="portbaddr"/>
      </input_ports>
      <output_ports>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{dual_port}.port_a_address_width{2}.port_b_address_width{2}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portabyteenamasks"/>
        <port name="clk1"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbre"/>
        <port name="clk0"/>
        <port name="portawe"/>
        <port name="portbaddrstall"/>
        <port name="portbaddr"/>
      </input_ports>
      <output_ports>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{dual_port}.port_a_address_width{1}.port_b_address_width{1}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portabyteenamasks"/>
        <port name="clk1"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbre"/>
        <port name="clk0"/>
        <port name="portawe"/>
        <port name="portbaddrstall"/>
        <port name="portbaddr"/>
      </input_ports>
      <output_ports>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{dual_port}.port_a_address_width{0}.port_b_address_width{0}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portabyteenamasks"/>
        <port name="clk1"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbre"/>
        <port name="clk0"/>
        <port name="portawe"/>
        <port name="portbaddrstall"/>
        <port name="portbaddr"/>
      </input_ports>
      <output_ports>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{14}.port_b_address_width{14}">
      <input_ports>
        <port name="portadatain"/>
        <port name="portare"/>
        <port name="clr0"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbaddr"/>
        <port name="portbre"/>
        <port name="clr1"/>
        <port name="portbbyteenamasks"/>
        <port name="portbwe"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portbaddrstall"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
        <port name="portbdatain"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{13}.port_b_address_width{13}">
      <input_ports>
        <port name="portadatain"/>
        <port name="portare"/>
        <port name="clr0"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbaddr"/>
        <port name="portbre"/>
        <port name="clr1"/>
        <port name="portbbyteenamasks"/>
        <port name="portbwe"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portbaddrstall"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
        <port name="portbdatain"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{12}.port_b_address_width{12}">
      <input_ports>
        <port name="portadatain"/>
        <port name="portare"/>
        <port name="clr0"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbaddr"/>
        <port name="portbre"/>
        <port name="clr1"/>
        <port name="portbbyteenamasks"/>
        <port name="portbwe"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portbaddrstall"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
        <port name="portbdatain"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{11}.port_b_address_width{11}">
      <input_ports>
        <port name="portadatain"/>
        <port name="portare"/>
        <port name="clr0"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbaddr"/>
        <port name="portbre"/>
        <port name="clr1"/>
        <port name="portbbyteenamasks"/>
        <port name="portbwe"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portbaddrstall"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
        <port name="portbdatain"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{10}.port_b_address_width{10}">
      <input_ports>
        <port name="portadatain"/>
        <port name="portare"/>
        <port name="clr0"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbaddr"/>
        <port name="portbre"/>
        <port name="clr1"/>
        <port name="portbbyteenamasks"/>
        <port name="portbwe"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portbaddrstall"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
        <port name="portbdatain"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{9}.port_b_address_width{9}">
      <input_ports>
        <port name="portadatain"/>
        <port name="portare"/>
        <port name="clr0"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbaddr"/>
        <port name="portbre"/>
        <port name="clr1"/>
        <port name="portbbyteenamasks"/>
        <port name="portbwe"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portbaddrstall"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
        <port name="portbdatain"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{8}.port_b_address_width{8}">
      <input_ports>
        <port name="portadatain"/>
        <port name="portare"/>
        <port name="clr0"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbaddr"/>
        <port name="portbre"/>
        <port name="clr1"/>
        <port name="portbbyteenamasks"/>
        <port name="portbwe"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portbaddrstall"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
        <port name="portbdatain"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{7}.port_b_address_width{7}">
      <input_ports>
        <port name="portadatain"/>
        <port name="portare"/>
        <port name="clr0"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbaddr"/>
        <port name="portbre"/>
        <port name="clr1"/>
        <port name="portbbyteenamasks"/>
        <port name="portbwe"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portbaddrstall"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
        <port name="portbdatain"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{6}.port_b_address_width{6}">
      <input_ports>
        <port name="portadatain"/>
        <port name="portare"/>
        <port name="clr0"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbaddr"/>
        <port name="portbre"/>
        <port name="clr1"/>
        <port name="portbbyteenamasks"/>
        <port name="portbwe"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portbaddrstall"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
        <port name="portbdatain"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{5}.port_b_address_width{5}">
      <input_ports>
        <port name="portadatain"/>
        <port name="portare"/>
        <port name="clr0"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbaddr"/>
        <port name="portbre"/>
        <port name="clr1"/>
        <port name="portbbyteenamasks"/>
        <port name="portbwe"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portbaddrstall"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
        <port name="portbdatain"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{4}.port_b_address_width{4}">
      <input_ports>
        <port name="portadatain"/>
        <port name="portare"/>
        <port name="clr0"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbaddr"/>
        <port name="portbre"/>
        <port name="clr1"/>
        <port name="portbbyteenamasks"/>
        <port name="portbwe"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portbaddrstall"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
        <port name="portbdatain"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{3}.port_b_address_width{3}">
      <input_ports>
        <port name="portadatain"/>
        <port name="portare"/>
        <port name="clr0"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbaddr"/>
        <port name="portbre"/>
        <port name="clr1"/>
        <port name="portbbyteenamasks"/>
        <port name="portbwe"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portbaddrstall"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
        <port name="portbdatain"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{2}.port_b_address_width{2}">
      <input_ports>
        <port name="portadatain"/>
        <port name="portare"/>
        <port name="clr0"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbaddr"/>
        <port name="portbre"/>
        <port name="clr1"/>
        <port name="portbbyteenamasks"/>
        <port name="portbwe"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portbaddrstall"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
        <port name="portbdatain"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{1}.port_b_address_width{1}">
      <input_ports>
        <port name="portadatain"/>
        <port name="portare"/>
        <port name="clr0"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbaddr"/>
        <port name="portbre"/>
        <port name="clr1"/>
        <port name="portbbyteenamasks"/>
        <port name="portbwe"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portbaddrstall"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
        <port name="portbdatain"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{0}.port_b_address_width{0}">
      <input_ports>
        <port name="portadatain"/>
        <port name="portare"/>
        <port name="clr0"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="portbaddr"/>
        <port name="portbre"/>
        <port name="clr1"/>
        <port name="portbbyteenamasks"/>
        <port name="portbwe"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portbaddrstall"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
        <port name="portbdatain"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
        <port name="portbdataout"/>
        <port name="eccstatus"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{single_port}.port_a_address_width{14}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portare"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{single_port}.port_a_address_width{13}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portare"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{single_port}.port_a_address_width{12}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portare"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{single_port}.port_a_address_width{11}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portare"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{single_port}.port_a_address_width{10}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portare"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{single_port}.port_a_address_width{9}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portare"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{single_port}.port_a_address_width{8}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portare"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{single_port}.port_a_address_width{7}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portare"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{single_port}.port_a_address_width{6}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portare"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{single_port}.port_a_address_width{5}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portare"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{single_port}.port_a_address_width{4}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portare"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{single_port}.port_a_address_width{3}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portare"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{single_port}.port_a_address_width{2}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portare"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{single_port}.port_a_address_width{1}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portare"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{single_port}.port_a_address_width{0}">
      <input_ports>
        <port name="portadatain"/>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portare"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="clk0"/>
        <port name="clk1"/>
        <port name="portabyteenamasks"/>
        <port name="portawe"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{rom}.port_a_address_width{14}">
      <input_ports>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portare"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="clk0"/>
        <port name="clk1"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{rom}.port_a_address_width{13}">
      <input_ports>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portare"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="clk0"/>
        <port name="clk1"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{rom}.port_a_address_width{12}">
      <input_ports>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portare"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="clk0"/>
        <port name="clk1"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{rom}.port_a_address_width{11}">
      <input_ports>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portare"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="clk0"/>
        <port name="clk1"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{rom}.port_a_address_width{10}">
      <input_ports>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portare"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="clk0"/>
        <port name="clk1"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{rom}.port_a_address_width{9}">
      <input_ports>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portare"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="clk0"/>
        <port name="clk1"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{rom}.port_a_address_width{8}">
      <input_ports>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portare"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="clk0"/>
        <port name="clk1"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{rom}.port_a_address_width{7}">
      <input_ports>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portare"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="clk0"/>
        <port name="clk1"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{rom}.port_a_address_width{6}">
      <input_ports>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portare"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="clk0"/>
        <port name="clk1"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{rom}.port_a_address_width{5}">
      <input_ports>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portare"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="clk0"/>
        <port name="clk1"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{rom}.port_a_address_width{4}">
      <input_ports>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portare"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="clk0"/>
        <port name="clk1"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{rom}.port_a_address_width{3}">
      <input_ports>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portare"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="clk0"/>
        <port name="clk1"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{rom}.port_a_address_width{2}">
      <input_ports>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portare"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="clk0"/>
        <port name="clk1"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{rom}.port_a_address_width{1}">
      <input_ports>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portare"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="clk0"/>
        <port name="clk1"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
      </output_ports>
    </model>
    <model name="stratixiv_ram_block.opmode{rom}.port_a_address_width{0}">
      <input_ports>
        <port name="clr1"/>
        <port name="clr0"/>
        <port name="portare"/>
        <port name="ena2"/>
        <port name="ena3"/>
        <port name="ena0"/>
        <port name="ena1"/>
        <port name="portaaddrstall"/>
        <port name="portaaddr"/>
        <port name="clk0"/>
        <port name="clk1"/>
      </input_ports>
      <output_ports>
        <port name="portadataout"/>
      </output_ports>
    </model>
  </models>
  <layout auto="1.35"/>
  <device>
    <sizing R_minW_nmos="4220.930176" R_minW_pmos="11207.599609" ipin_mux_trans_size="1.299940"/>
    <timing C_ipin_cblock="0.000000e+00" T_ipin_cblock="8.582000e-11"/>
    <area grid_logic_tile_area="0.0"/>
    <chan_width_distr>
      <io width="1.000000"/>
      <x distr="uniform" peak="1.000000"/>
      <y distr="uniform" peak="1.000000"/>
    </chan_width_distr>
    <switch_block fs="3" type="wilton"/>
  </device>
  <switchlist>
    <switch Cin="0.000000e+00" Cout="0.000000e+00" R="0.000000" Tdel="8.972000e-11" buf_size="32.753502" mux_trans_size="2.183570" name="0" type="mux"/>
  </switchlist>
  <segmentlist>
    <segment Cmetal="0.000000e+00" Rmetal="0.000000" freq="87.000000" length="4" type="unidir">
      <mux name="0"/>
      <sb type="pattern">1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1</cb>
    </segment>
    <segment Cmetal="0.000000e+00" Rmetal="0.000000" freq="13.000000" length="16" type="unidir">
      <mux name="0"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
  </segmentlist>
  <complexblocklist>
    <pb_type capacity="4" name="io">
      <input name="inpad" num_pins="1"/>
      <input name="core_in" num_pins="50" equivalent="false"/>
      <output name="core_out" num_pins="60" equivalent="false"/>
      <output name="outpad" num_pins="1"/>
      <clock name="clock" num_pins="1"/>
      <mode name="io">
        <pb_type name="pad" num_pb="1">
          <output name="recieve_off_chip" num_pins="1"/>
          <input name="drive_off_chip" num_pins="1"/>
          <mode name="inpad">
            <pb_type blif_model=".input" name="inpad" num_pb="1">
              <output name="inpad" num_pins="1"/>
            </pb_type>
            <interconnect>
              <direct input="inpad.inpad" name="inpad" output="pad.recieve_off_chip"/>
            </interconnect>
          </mode>
          <mode name="outpad">
            <pb_type blif_model=".output" name="outpad" num_pb="1">
              <input name="outpad" num_pins="1"/>
            </pb_type>
            <interconnect>
              <direct input="pad.drive_off_chip" name="outpad" output="outpad.outpad"/>
            </interconnect>
          </mode>
        </pb_type>
        <pb_type name="io_cell" num_pb="5">
          <input name="data_in" num_pins="32"/>
          <output name="data_out" num_pins="50"/>
          <mode name="stratixiv_io_ibuf">
            <pb_type blif_model=".subckt stratixiv_io_ibuf" name="stratixiv_io_ibuf" num_pb="1">
              <input name="i" num_pins="1"/>
              <input name="ibar" num_pins="1"/>
              <output name="o" num_pins="1"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_io_ibuf.i stratixiv_io_ibuf.ibar"/>
              <complete input="stratixiv_io_ibuf.o" name="data_out" output="io_cell.data_out"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_io_obuf">
            <pb_type blif_model=".subckt stratixiv_io_obuf" name="stratixiv_io_obuf" num_pb="1">
              <input name="i" num_pins="1"/>
              <input name="oe" num_pins="1"/>
              <input name="dynamicterminationcontrol" num_pins="1"/>
              <input name="seriesterminationcontrol" num_pins="14"/>
              <input name="parallelterminationcontrol" num_pins="14"/>
              <output name="o" num_pins="1"/>
              <output name="obar" num_pins="1"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_io_obuf.i stratixiv_io_obuf.oe stratixiv_io_obuf.dynamicterminationcontrol stratixiv_io_obuf.seriesterminationcontrol stratixiv_io_obuf.parallelterminationcontrol"/>
              <complete input="stratixiv_io_obuf.o stratixiv_io_obuf.obar" name="data_out" output="io_cell.data_out"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_ddio_out">
            <pb_type blif_model=".subckt stratixiv_ddio_out" name="stratixiv_ddio_out" num_pb="1">
              <input name="datainlo" num_pins="1"/>
              <input name="datainhi" num_pins="1"/>
              <input name="clk" num_pins="1"/>
              <input name="clkhi" num_pins="1"/>
              <input name="clklo" num_pins="1"/>
              <input name="muxsel" num_pins="1"/>
              <input name="ena" num_pins="1"/>
              <input name="areset" num_pins="1"/>
              <input name="sreset" num_pins="1"/>
              <output name="dataout" num_pins="1"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_ddio_out.datainlo stratixiv_ddio_out.datainhi stratixiv_ddio_out.clk stratixiv_ddio_out.clkhi stratixiv_ddio_out.clklo stratixiv_ddio_out.muxsel stratixiv_ddio_out.ena stratixiv_ddio_out.areset stratixiv_ddio_out.sreset"/>
              <complete input="stratixiv_ddio_out.dataout" name="data_out" output="io_cell.data_out"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_ddio_oe">
            <pb_type blif_model=".subckt stratixiv_ddio_oe" name="stratixiv_ddio_oe" num_pb="1">
              <input name="oe" num_pins="1"/>
              <input name="clk" num_pins="1"/>
              <input name="ena" num_pins="1"/>
              <input name="areset" num_pins="1"/>
              <input name="sreset" num_pins="1"/>
              <output name="dataout" num_pins="1"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_ddio_oe.oe stratixiv_ddio_oe.clk stratixiv_ddio_oe.ena stratixiv_ddio_oe.areset stratixiv_ddio_oe.sreset"/>
              <complete input="stratixiv_ddio_oe.dataout" name="data_out" output="io_cell.data_out"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_ddio_in">
            <pb_type blif_model=".subckt stratixiv_ddio_in" name="stratixiv_ddio_in" num_pb="1">
              <input name="datain" num_pins="1"/>
              <input name="clk" num_pins="1"/>
              <input name="clkn" num_pins="1"/>
              <input name="ena" num_pins="1"/>
              <input name="areset" num_pins="1"/>
              <input name="sreset" num_pins="1"/>
              <output name="regoutlo" num_pins="1"/>
              <output name="regouthi" num_pins="1"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_ddio_in.datain stratixiv_ddio_in.clk stratixiv_ddio_in.clkn stratixiv_ddio_in.ena stratixiv_ddio_in.areset stratixiv_ddio_in.sreset"/>
              <complete input="stratixiv_ddio_in.regoutlo stratixiv_ddio_in.regouthi" name="data_out" output="io_cell.data_out"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_delay_chain">
            <pb_type blif_model=".subckt stratixiv_delay_chain" name="stratixiv_delay_chain" num_pb="1">
              <input name="datain" num_pins="1"/>
              <input name="delayctrlin" num_pins="4"/>
              <input name="finedelayctrlin" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <output name="dataout" num_pins="1"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_delay_chain.datain stratixiv_delay_chain.delayctrlin stratixiv_delay_chain.finedelayctrlin stratixiv_delay_chain.devclrn stratixiv_delay_chain.devpor"/>
              <complete input="stratixiv_delay_chain.dataout" name="data_out" output="io_cell.data_out"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_dll">
            <pb_type blif_model=".subckt stratixiv_dll" name="stratixiv_dll" num_pb="1">
              <input name="clk" num_pins="1"/>
              <input name="aload" num_pins="1"/>
              <input name="upndnin" num_pins="1"/>
              <input name="upndninclkena" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <output name="offsetdelayctrlout" num_pins="6"/>
              <output name="offsetdelayctrlclkout" num_pins="1"/>
              <output name="delayctrlout" num_pins="6"/>
              <output name="dqsupdate" num_pins="1"/>
              <output name="upndnout" num_pins="1"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_dll.clk stratixiv_dll.aload stratixiv_dll.upndnin stratixiv_dll.upndninclkena stratixiv_dll.devclrn stratixiv_dll.devpor"/>
              <complete input="stratixiv_dll.offsetdelayctrlout stratixiv_dll.offsetdelayctrlclkout stratixiv_dll.delayctrlout stratixiv_dll.dqsupdate stratixiv_dll.upndnout" name="data_out" output="io_cell.data_out"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_dqs_config">
            <pb_type blif_model=".subckt stratixiv_dqs_config" name="stratixiv_dqs_config" num_pb="1">
              <input name="datain" num_pins="1"/>
              <input name="clk" num_pins="1"/>
              <input name="ena" num_pins="1"/>
              <input name="update" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <output name="dqsbusoutdelaysetting" num_pins="4"/>
              <output name="dqsinputphasesetting" num_pins="3"/>
              <output name="dqsenablectrlphasesetting" num_pins="4"/>
              <output name="dqsoutputphasesetting" num_pins="4"/>
              <output name="dqoutputphasesetting" num_pins="4"/>
              <output name="resyncinputphasesetting" num_pins="4"/>
              <output name="dividerphasesetting" num_pins="1"/>
              <output name="enaoctcycledelaysetting" num_pins="1"/>
              <output name="enainputcycledelaysetting" num_pins="1"/>
              <output name="enaoutputcycledelaysetting" num_pins="1"/>
              <output name="dqsenabledelaysetting" num_pins="3"/>
              <output name="octdelaysetting1" num_pins="4"/>
              <output name="octdelaysetting2" num_pins="3"/>
              <output name="enadataoutbypass" num_pins="1"/>
              <output name="enadqsenablephasetransferreg" num_pins="1"/>
              <output name="enaoctphasetransferreg" num_pins="1"/>
              <output name="enaoutputphasetransferreg" num_pins="1"/>
              <output name="enainputphasetransferreg" num_pins="1"/>
              <output name="resyncinputphaseinvert" num_pins="1"/>
              <output name="dqsenablectrlphaseinvert" num_pins="1"/>
              <output name="dqoutputphaseinvert" num_pins="1"/>
              <output name="dqsoutputphaseinvert" num_pins="1"/>
              <output name="dqsbusoutfinedelaysetting" num_pins="1"/>
              <output name="dqsenablefinedelaysetting" num_pins="1"/>
              <output name="dataout" num_pins="1"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_dqs_config.datain stratixiv_dqs_config.clk stratixiv_dqs_config.ena stratixiv_dqs_config.update stratixiv_dqs_config.devclrn stratixiv_dqs_config.devpor"/>
              <complete input="stratixiv_dqs_config.dqsbusoutdelaysetting stratixiv_dqs_config.dqsinputphasesetting stratixiv_dqs_config.dqsenablectrlphasesetting stratixiv_dqs_config.dqsoutputphasesetting stratixiv_dqs_config.dqoutputphasesetting stratixiv_dqs_config.resyncinputphasesetting stratixiv_dqs_config.dividerphasesetting stratixiv_dqs_config.enaoctcycledelaysetting stratixiv_dqs_config.enainputcycledelaysetting stratixiv_dqs_config.enaoutputcycledelaysetting stratixiv_dqs_config.dqsenabledelaysetting stratixiv_dqs_config.octdelaysetting1 stratixiv_dqs_config.octdelaysetting2 stratixiv_dqs_config.enadataoutbypass stratixiv_dqs_config.enadqsenablephasetransferreg stratixiv_dqs_config.enaoctphasetransferreg stratixiv_dqs_config.enaoutputphasetransferreg stratixiv_dqs_config.enainputphasetransferreg stratixiv_dqs_config.resyncinputphaseinvert stratixiv_dqs_config.dqsenablectrlphaseinvert stratixiv_dqs_config.dqoutputphaseinvert stratixiv_dqs_config.dqsoutputphaseinvert stratixiv_dqs_config.dqsbusoutfinedelaysetting stratixiv_dqs_config.dqsenablefinedelaysetting stratixiv_dqs_config.dataout" name="data_out" output="io_cell.data_out"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_dqs_delay_chain">
            <pb_type blif_model=".subckt stratixiv_dqs_delay_chain" name="stratixiv_dqs_delay_chain" num_pb="1">
              <input name="dqsin" num_pins="1"/>
              <input name="delayctrlin" num_pins="6"/>
              <input name="offsetctrlin" num_pins="6"/>
              <input name="dqsupdateen" num_pins="1"/>
              <input name="phasectrlin" num_pins="3"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <output name="dqsbusout" num_pins="1"/>
              <output name="dffin" num_pins="1"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_dqs_delay_chain.dqsin stratixiv_dqs_delay_chain.delayctrlin stratixiv_dqs_delay_chain.offsetctrlin stratixiv_dqs_delay_chain.dqsupdateen stratixiv_dqs_delay_chain.phasectrlin stratixiv_dqs_delay_chain.devclrn stratixiv_dqs_delay_chain.devpor"/>
              <complete input="stratixiv_dqs_delay_chain.dqsbusout stratixiv_dqs_delay_chain.dffin" name="data_out" output="io_cell.data_out"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_dqs_enable">
            <pb_type blif_model=".subckt stratixiv_dqs_enable" name="stratixiv_dqs_enable" num_pb="1">
              <input name="dqsin" num_pins="1"/>
              <input name="dqsenable" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <output name="dqsbusout" num_pins="1"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_dqs_enable.dqsin stratixiv_dqs_enable.dqsenable stratixiv_dqs_enable.devclrn stratixiv_dqs_enable.devpor"/>
              <complete input="stratixiv_dqs_enable.dqsbusout" name="data_out" output="io_cell.data_out"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_dqs_enable_ctrl">
            <pb_type blif_model=".subckt stratixiv_dqs_enable_ctrl" name="stratixiv_dqs_enable_ctrl" num_pb="1">
              <input name="dqsenablein" num_pins="1"/>
              <input name="clk" num_pins="1"/>
              <input name="delayctrlin" num_pins="6"/>
              <input name="phasectrlin" num_pins="4"/>
              <input name="enaphasetransferreg" num_pins="1"/>
              <input name="phaseinvertctrl" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <output name="dqsenableout" num_pins="1"/>
              <output name="dffin" num_pins="1"/>
              <output name="dffextenddqsenable" num_pins="1"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_dqs_enable_ctrl.dqsenablein stratixiv_dqs_enable_ctrl.clk stratixiv_dqs_enable_ctrl.delayctrlin stratixiv_dqs_enable_ctrl.phasectrlin stratixiv_dqs_enable_ctrl.enaphasetransferreg stratixiv_dqs_enable_ctrl.phaseinvertctrl stratixiv_dqs_enable_ctrl.devclrn stratixiv_dqs_enable_ctrl.devpor"/>
              <complete input="stratixiv_dqs_enable_ctrl.dqsenableout stratixiv_dqs_enable_ctrl.dffin stratixiv_dqs_enable_ctrl.dffextenddqsenable" name="data_out" output="io_cell.data_out"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_io_config">
            <pb_type blif_model=".subckt stratixiv_io_config" name="stratixiv_io_config" num_pb="1">
              <input name="datain" num_pins="1"/>
              <input name="clk" num_pins="1"/>
              <input name="ena" num_pins="1"/>
              <input name="update" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <output name="padtoinputregisterdelaysetting" num_pins="4"/>
              <output name="outputdelaysetting1" num_pins="4"/>
              <output name="outputdelaysetting2" num_pins="3"/>
              <output name="dataout" num_pins="1"/>
              <output name="dutycycledelaymode" num_pins="1"/>
              <output name="dutycycledelaysettings" num_pins="4"/>
              <output name="outputfinedelaysetting1" num_pins="1"/>
              <output name="outputfinedelaysetting2" num_pins="1"/>
              <output name="outputonlydelaysetting2" num_pins="3"/>
              <output name="outputonlyfinedelaysetting2" num_pins="1"/>
              <output name="padtoinputregisterfinedelaysetting" num_pins="1"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_io_config.datain stratixiv_io_config.clk stratixiv_io_config.ena stratixiv_io_config.update stratixiv_io_config.devclrn stratixiv_io_config.devpor"/>
              <complete input="stratixiv_io_config.padtoinputregisterdelaysetting stratixiv_io_config.outputdelaysetting1 stratixiv_io_config.outputdelaysetting2 stratixiv_io_config.dataout stratixiv_io_config.dutycycledelaymode stratixiv_io_config.dutycycledelaysettings stratixiv_io_config.outputfinedelaysetting1 stratixiv_io_config.outputfinedelaysetting2 stratixiv_io_config.outputonlydelaysetting2 stratixiv_io_config.outputonlyfinedelaysetting2 stratixiv_io_config.padtoinputregisterfinedelaysetting" name="data_out" output="io_cell.data_out"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_pseudo_diff_out">
            <pb_type blif_model=".subckt stratixiv_pseudo_diff_out" name="stratixiv_pseudo_diff_out" num_pb="1">
              <input name="i" num_pins="1"/>
              <output name="o" num_pins="1"/>
              <output name="obar" num_pins="1"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_pseudo_diff_out.i"/>
              <complete input="stratixiv_pseudo_diff_out.o stratixiv_pseudo_diff_out.obar" name="data_out" output="io_cell.data_out"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_termination">
            <pb_type blif_model=".subckt stratixiv_termination" name="stratixiv_termination" num_pb="1">
              <input name="otherserializerenable" num_pins="9"/>
              <input name="rdn" num_pins="1"/>
              <input name="rup" num_pins="1"/>
              <input name="scanen" num_pins="1"/>
              <input name="scanin" num_pins="1"/>
              <input name="serializerenable" num_pins="1"/>
              <input name="terminationclear" num_pins="1"/>
              <input name="terminationclock" num_pins="1"/>
              <input name="terminationcontrolin" num_pins="1"/>
              <input name="terminationenable" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <output name="incrdn" num_pins="1"/>
              <output name="incrup" num_pins="1"/>
              <output name="scanout" num_pins="1"/>
              <output name="serializerenableout" num_pins="1"/>
              <output name="shiftregisterprobe" num_pins="1"/>
              <output name="terminationcontrol" num_pins="1"/>
              <output name="terminationcontrolprobe" num_pins="1"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_termination.otherserializerenable stratixiv_termination.rdn stratixiv_termination.rup stratixiv_termination.scanen stratixiv_termination.scanin stratixiv_termination.serializerenable stratixiv_termination.terminationclear stratixiv_termination.terminationclock stratixiv_termination.terminationcontrolin stratixiv_termination.terminationenable stratixiv_termination.devpor stratixiv_termination.devclrn"/>
              <complete input="stratixiv_termination.incrdn stratixiv_termination.incrup stratixiv_termination.scanout stratixiv_termination.serializerenableout stratixiv_termination.shiftregisterprobe stratixiv_termination.terminationcontrol stratixiv_termination.terminationcontrolprobe" name="data_out" output="io_cell.data_out"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_termination_logic">
            <pb_type blif_model=".subckt stratixiv_termination_logic" name="stratixiv_termination_logic" num_pb="1">
              <input name="serialloadenable" num_pins="1"/>
              <input name="terminationclock" num_pins="1"/>
              <input name="parallelloadenable" num_pins="1"/>
              <input name="terminationdata" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <output name="seriesterminationcontrol" num_pins="14"/>
              <output name="parallelterminationcontrol" num_pins="14"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_termination_logic.serialloadenable stratixiv_termination_logic.terminationclock stratixiv_termination_logic.parallelloadenable stratixiv_termination_logic.terminationdata stratixiv_termination_logic.devpor stratixiv_termination_logic.devclrn"/>
              <complete input="stratixiv_termination_logic.seriesterminationcontrol stratixiv_termination_logic.parallelterminationcontrol" name="data_out" output="io_cell.data_out"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_input_phase_alignment">
            <pb_type blif_model=".subckt stratixiv_input_phase_alignment" name="stratixiv_input_phase_alignment" num_pb="1">
              <input name="datain" num_pins="1"/>
              <input name="clk" num_pins="1"/>
              <input name="delayctrlin" num_pins="6"/>
              <input name="phasectrlin" num_pins="4"/>
              <input name="areset" num_pins="1"/>
              <input name="enainputcycledelay" num_pins="1"/>
              <input name="enaphasetransferreg" num_pins="1"/>
              <input name="phaseinvertctrl" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <output name="dataout" num_pins="1"/>
              <output name="dffin" num_pins="1"/>
              <output name="dff1t" num_pins="1"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_input_phase_alignment.datain stratixiv_input_phase_alignment.clk stratixiv_input_phase_alignment.delayctrlin stratixiv_input_phase_alignment.phasectrlin stratixiv_input_phase_alignment.areset stratixiv_input_phase_alignment.enainputcycledelay stratixiv_input_phase_alignment.enaphasetransferreg stratixiv_input_phase_alignment.phaseinvertctrl stratixiv_input_phase_alignment.devclrn stratixiv_input_phase_alignment.devpor"/>
              <complete input="stratixiv_input_phase_alignment.dataout stratixiv_input_phase_alignment.dffin stratixiv_input_phase_alignment.dff1t" name="data_out" output="io_cell.data_out"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_output_phase_alignment">
            <pb_type blif_model=".subckt stratixiv_output_phase_alignment" name="stratixiv_output_phase_alignment" num_pb="1">
              <input name="datain" num_pins="2"/>
              <input name="clk" num_pins="1"/>
              <input name="delayctrlin" num_pins="6"/>
              <input name="phasectrlin" num_pins="4"/>
              <input name="areset" num_pins="1"/>
              <input name="enaoutputcycledelay" num_pins="1"/>
              <input name="enaphasetransferreg" num_pins="1"/>
              <input name="phaseinvertctrl" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <output name="dataout" num_pins="1"/>
              <output name="dffin" num_pins="1"/>
              <output name="dff1t" num_pins="1"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_output_phase_alignment.datain stratixiv_output_phase_alignment.clk stratixiv_output_phase_alignment.delayctrlin stratixiv_output_phase_alignment.phasectrlin stratixiv_output_phase_alignment.areset stratixiv_output_phase_alignment.enaoutputcycledelay stratixiv_output_phase_alignment.enaphasetransferreg stratixiv_output_phase_alignment.phaseinvertctrl stratixiv_output_phase_alignment.devclrn stratixiv_output_phase_alignment.devpor"/>
              <complete input="stratixiv_output_phase_alignment.dataout stratixiv_output_phase_alignment.dffin stratixiv_output_phase_alignment.dff1t" name="data_out" output="io_cell.data_out"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_output_phase_alignment_ddio_out">
            <pb_type blif_model=".subckt stratixiv_output_phase_alignment.opmode{ddio_out}" name="stratixiv_output_phase_alignment_ddio_out" num_pb="1">
              <input name="datain" num_pins="2"/>
              <input name="clk" num_pins="1"/>
              <input name="delayctrlin" num_pins="6"/>
              <input name="phasectrlin" num_pins="4"/>
              <input name="areset" num_pins="1"/>
              <input name="enaoutputcycledelay" num_pins="1"/>
              <input name="enaphasetransferreg" num_pins="1"/>
              <input name="phaseinvertctrl" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <output name="dataout" num_pins="1"/>
              <output name="dffin" num_pins="1"/>
              <output name="dff1t" num_pins="1"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_output_phase_alignment_ddio_out.datain stratixiv_output_phase_alignment_ddio_out.clk stratixiv_output_phase_alignment_ddio_out.delayctrlin stratixiv_output_phase_alignment_ddio_out.phasectrlin stratixiv_output_phase_alignment_ddio_out.areset stratixiv_output_phase_alignment_ddio_out.enaoutputcycledelay stratixiv_output_phase_alignment_ddio_out.enaphasetransferreg stratixiv_output_phase_alignment_ddio_out.phaseinvertctrl stratixiv_output_phase_alignment_ddio_out.devclrn stratixiv_output_phase_alignment_ddio_out.devpor"/>
              <complete input="stratixiv_output_phase_alignment_ddio_out.dataout stratixiv_output_phase_alignment_ddio_out.dffin stratixiv_output_phase_alignment_ddio_out.dff1t" name="data_out" output="io_cell.data_out"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_output_phase_alignment_ddio_in">
            <pb_type blif_model=".subckt stratixiv_output_phase_alignment.opmode{ddio_in}" name="stratixiv_output_phase_alignment_ddio_in" num_pb="1">
              <input name="datain" num_pins="2"/>
              <input name="clk" num_pins="1"/>
              <input name="delayctrlin" num_pins="6"/>
              <input name="phasectrlin" num_pins="4"/>
              <input name="areset" num_pins="1"/>
              <input name="enaoutputcycledelay" num_pins="1"/>
              <input name="enaphasetransferreg" num_pins="1"/>
              <input name="phaseinvertctrl" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <output name="dataout" num_pins="1"/>
              <output name="dffin" num_pins="1"/>
              <output name="dff1t" num_pins="1"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_output_phase_alignment_ddio_in.datain stratixiv_output_phase_alignment_ddio_in.clk stratixiv_output_phase_alignment_ddio_in.delayctrlin stratixiv_output_phase_alignment_ddio_in.phasectrlin stratixiv_output_phase_alignment_ddio_in.areset stratixiv_output_phase_alignment_ddio_in.enaoutputcycledelay stratixiv_output_phase_alignment_ddio_in.enaphasetransferreg stratixiv_output_phase_alignment_ddio_in.phaseinvertctrl stratixiv_output_phase_alignment_ddio_in.devclrn stratixiv_output_phase_alignment_ddio_in.devpor"/>
              <complete input="stratixiv_output_phase_alignment_ddio_in.dataout stratixiv_output_phase_alignment_ddio_in.dffin stratixiv_output_phase_alignment_ddio_in.dff1t" name="data_out" output="io_cell.data_out"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_output_phase_alignment_ddio_oe">
            <pb_type blif_model=".subckt stratixiv_output_phase_alignment.opmode{oe}" name="stratixiv_output_phase_alignment_ddio_oe" num_pb="1">
              <input name="datain" num_pins="2"/>
              <input name="clk" num_pins="1"/>
              <input name="delayctrlin" num_pins="6"/>
              <input name="phasectrlin" num_pins="4"/>
              <input name="areset" num_pins="1"/>
              <input name="enaoutputcycledelay" num_pins="1"/>
              <input name="enaphasetransferreg" num_pins="1"/>
              <input name="phaseinvertctrl" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <output name="dataout" num_pins="1"/>
              <output name="dffin" num_pins="1"/>
              <output name="dff1t" num_pins="1"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_output_phase_alignment_ddio_oe.datain stratixiv_output_phase_alignment_ddio_oe.clk stratixiv_output_phase_alignment_ddio_oe.delayctrlin stratixiv_output_phase_alignment_ddio_oe.phasectrlin stratixiv_output_phase_alignment_ddio_oe.areset stratixiv_output_phase_alignment_ddio_oe.enaoutputcycledelay stratixiv_output_phase_alignment_ddio_oe.enaphasetransferreg stratixiv_output_phase_alignment_ddio_oe.phaseinvertctrl stratixiv_output_phase_alignment_ddio_oe.devclrn stratixiv_output_phase_alignment_ddio_oe.devpor"/>
              <complete input="stratixiv_output_phase_alignment_ddio_oe.dataout stratixiv_output_phase_alignment_ddio_oe.dffin stratixiv_output_phase_alignment_ddio_oe.dff1t" name="data_out" output="io_cell.data_out"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_output_phase_alignment_rtena">
            <pb_type blif_model=".subckt stratixiv_output_phase_alignment.opmode{rtena}" name="stratixiv_output_phase_alignment_rtena" num_pb="1">
              <input name="datain" num_pins="2"/>
              <input name="clk" num_pins="1"/>
              <input name="delayctrlin" num_pins="6"/>
              <input name="phasectrlin" num_pins="4"/>
              <input name="areset" num_pins="1"/>
              <input name="enaoutputcycledelay" num_pins="1"/>
              <input name="enaphasetransferreg" num_pins="1"/>
              <input name="phaseinvertctrl" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <output name="dataout" num_pins="1"/>
              <output name="dffin" num_pins="1"/>
              <output name="dff1t" num_pins="1"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_output_phase_alignment_rtena.datain stratixiv_output_phase_alignment_rtena.clk stratixiv_output_phase_alignment_rtena.delayctrlin stratixiv_output_phase_alignment_rtena.phasectrlin stratixiv_output_phase_alignment_rtena.areset stratixiv_output_phase_alignment_rtena.enaoutputcycledelay stratixiv_output_phase_alignment_rtena.enaphasetransferreg stratixiv_output_phase_alignment_rtena.phaseinvertctrl stratixiv_output_phase_alignment_rtena.devclrn stratixiv_output_phase_alignment_rtena.devpor"/>
              <complete input="stratixiv_output_phase_alignment_rtena.dataout stratixiv_output_phase_alignment_rtena.dffin stratixiv_output_phase_alignment_rtena.dff1t" name="data_out" output="io_cell.data_out"/>
            </interconnect>
          </mode>
          <mode name="stratixiv_tsdblock">
            <pb_type blif_model=".subckt stratixiv_tsdblock" name="stratixiv_tsdblock" num_pb="1">
              <input name="clk" num_pins="1"/>
              <input name="ce" num_pins="1"/>
              <input name="clr" num_pins="1"/>
              <input name="fdbkctrlfromcore" num_pins="1"/>
              <input name="compouttest" num_pins="1"/>
              <input name="offset" num_pins="6"/>
              <input name="testin" num_pins="8"/>
              <output name="tsdcaldone" num_pins="1"/>
              <output name="tsdcompout" num_pins="1"/>
              <output name="tsdcalo" num_pins="8"/>
              <output name="offsettout" num_pins="6"/>
            </pb_type>
            <interconnect>
              <complete input="io_cell.data_in" name="data_in" output="stratixiv_tsdblock.clk stratixiv_tsdblock.ce stratixiv_tsdblock.clr stratixiv_tsdblock.fdbkctrlfromcore stratixiv_tsdblock.compouttest stratixiv_tsdblock.offset stratixiv_tsdblock.testin"/>
              <complete input="stratixiv_tsdblock.tsdcaldone stratixiv_tsdblock.tsdcompout stratixiv_tsdblock.tsdcalo stratixiv_tsdblock.offsettout" name="data_out" output="io_cell.data_out"/>
            </interconnect>
          </mode>
        </pb_type>
        <interconnect>
          <complete input="io.core_in io.inpad io.clock io_cell[4:0].data_out" name="io_cell_inputs" output="io_cell[4:0].data_in"/>
          <complete input="io_cell[4:0].data_out" name="io_cell_outputs" output="io.core_out io.outpad"/>
          <complete input="io_cell.data_out io.core_in io.inpad" name="drive_off_chip" output="pad.drive_off_chip"/>
          <complete input="pad.recieve_off_chip" name="recieve_off_chip" output="io_cell[4:0].data_in io.core_out io.outpad"/>
        </interconnect>
      </mode>
      <fc default_in_type="frac" default_in_val="0.055" default_out_type="frac" default_out_val="0.100"/>
      <pinlocations pattern="custom">
        <loc side="left">  io.inpad io.core_in io.core_out io.outpad io.clock</loc>
        <loc side="top">   io.inpad io.core_in io.core_out io.outpad io.clock</loc>
        <loc side="right"> io.inpad io.core_in io.core_out io.outpad io.clock</loc>
        <loc side="bottom">io.inpad io.core_in io.core_out io.outpad io.clock</loc>
      </pinlocations>
      <gridlocations>
        <loc priority="100" type="perimeter"/>
      </gridlocations>
    </pb_type>
    <pb_type height="1" name="PLL">
      <input name="in_signal" num_pins="14"/>
      <input name="in_clock" num_pins="2"/>
      <output name="out_clock" num_pins="10"/>
      <output name="out_signal" num_pins="10"/>
      <mode name="NO_OP">
        <pb_type blif_model=".subckt stratixiv_pll" name="pll_no_op" num_pb="1">
          <input name="areset" num_pins="1"/>
          <input name="clkswitch" num_pins="1"/>
          <input name="configupdate" num_pins="1"/>
          <input name="fbin" num_pins="1"/>
          <input name="pfdena" num_pins="1"/>
          <input name="phasecounterselect" num_pins="4"/>
          <input name="phasestep" num_pins="1"/>
          <input name="phaseupdown" num_pins="1"/>
          <input name="scanclk" num_pins="1"/>
          <input name="scanclkena" num_pins="1"/>
          <input name="scandata" num_pins="1"/>
          <input name="inclk" num_pins="2"/>
          <output name="activeclock" num_pins="1"/>
          <output name="clkbad" num_pins="2"/>
          <output name="fbout" num_pins="1"/>
          <output name="locked" num_pins="1"/>
          <output name="phasedone" num_pins="1"/>
          <output name="scandataout" num_pins="1"/>
          <output name="scandone" num_pins="1"/>
          <output name="vcooverrange" num_pins="1"/>
          <output name="vcounderrange" num_pins="1"/>
          <output name="clk" num_pins="10"/>
        </pb_type>
        <interconnect>
          <direct input="PLL.in_signal[0]" name="pll_signal_in0" output="pll_no_op.areset"/>
          <direct input="PLL.in_signal[1]" name="pll_signal_in1" output="pll_no_op.clkswitch"/>
          <direct input="PLL.in_signal[2]" name="pll_signal_in2" output="pll_no_op.configupdate"/>
          <direct input="PLL.in_signal[3]" name="pll_signal_in3" output="pll_no_op.fbin"/>
          <direct input="PLL.in_signal[4]" name="pll_signal_in4" output="pll_no_op.pfdena"/>
          <direct input="PLL.in_signal[8:5]" name="pll_signal_in5" output="pll_no_op.phasecounterselect"/>
          <direct input="PLL.in_signal[9]" name="pll_signal_in6" output="pll_no_op.phasestep"/>
          <direct input="PLL.in_signal[10]" name="pll_signal_in7" output="pll_no_op.phaseupdown"/>
          <direct input="PLL.in_signal[11]" name="pll_signal_in8" output="pll_no_op.scanclk"/>
          <direct input="PLL.in_signal[12]" name="pll_signal_in9" output="pll_no_op.scanclkena"/>
          <direct input="PLL.in_signal[13]" name="pll_signal_in10" output="pll_no_op.scandata"/>
          <direct input="PLL.in_clock" name="pll_clk_in" output="pll_no_op.inclk"/>
          <direct input="pll_no_op.activeclock" name="pll_signal_out0" output="PLL.out_signal[0]"/>
          <direct input="pll_no_op.clkbad" name="pll_signal_out1" output="PLL.out_signal[2:1]"/>
          <direct input="pll_no_op.fbout" name="pll_signal_out2" output="PLL.out_signal[3]"/>
          <direct input="pll_no_op.locked" name="pll_signal_out3" output="PLL.out_signal[4]"/>
          <direct input="pll_no_op.phasedone" name="pll_signal_out4" output="PLL.out_signal[5]"/>
          <direct input="pll_no_op.scandataout" name="pll_signal_out5" output="PLL.out_signal[6]"/>
          <direct input="pll_no_op.scandone" name="pll_signal_out6" output="PLL.out_signal[7]"/>
          <direct input="pll_no_op.vcooverrange" name="pll_signal_out7" output="PLL.out_signal[8]"/>
          <direct input="pll_no_op.vcounderrange" name="pll_signal_out8" output="PLL.out_signal[9]"/>
          <direct input="pll_no_op.clk" name="pll_clk_out" output="PLL.out_clock"/>
        </interconnect>
      </mode>
      <mode name="normal">
        <pb_type blif_model=".subckt stratixiv_pll.opmode{normal}" name="pll_normal" num_pb="1">
          <input name="areset" num_pins="1"/>
          <input name="clkswitch" num_pins="1"/>
          <input name="configupdate" num_pins="1"/>
          <input name="fbin" num_pins="1"/>
          <input name="pfdena" num_pins="1"/>
          <input name="phasecounterselect" num_pins="4"/>
          <input name="phasestep" num_pins="1"/>
          <input name="phaseupdown" num_pins="1"/>
          <input name="scanclk" num_pins="1"/>
          <input name="scanclkena" num_pins="1"/>
          <input name="scandata" num_pins="1"/>
          <input name="inclk" num_pins="2"/>
          <output name="activeclock" num_pins="1"/>
          <output name="clkbad" num_pins="2"/>
          <output name="fbout" num_pins="1"/>
          <output name="locked" num_pins="1"/>
          <output name="phasedone" num_pins="1"/>
          <output name="scandataout" num_pins="1"/>
          <output name="scandone" num_pins="1"/>
          <output name="vcooverrange" num_pins="1"/>
          <output name="vcounderrange" num_pins="1"/>
          <output name="clk" num_pins="10"/>
        </pb_type>
        <interconnect>
          <direct input="PLL.in_signal[0]" name="pll_signal_in0" output="pll_normal.areset"/>
          <direct input="PLL.in_signal[1]" name="pll_signal_in1" output="pll_normal.clkswitch"/>
          <direct input="PLL.in_signal[2]" name="pll_signal_in2" output="pll_normal.configupdate"/>
          <direct input="PLL.in_signal[3]" name="pll_signal_in3" output="pll_normal.fbin"/>
          <direct input="PLL.in_signal[4]" name="pll_signal_in4" output="pll_normal.pfdena"/>
          <direct input="PLL.in_signal[8:5]" name="pll_signal_in5" output="pll_normal.phasecounterselect"/>
          <direct input="PLL.in_signal[9]" name="pll_signal_in6" output="pll_normal.phasestep"/>
          <direct input="PLL.in_signal[10]" name="pll_signal_in7" output="pll_normal.phaseupdown"/>
          <direct input="PLL.in_signal[11]" name="pll_signal_in8" output="pll_normal.scanclk"/>
          <direct input="PLL.in_signal[12]" name="pll_signal_in9" output="pll_normal.scanclkena"/>
          <direct input="PLL.in_signal[13]" name="pll_signal_in10" output="pll_normal.scandata"/>
          <direct input="PLL.in_clock" name="pll_clk_in" output="pll_normal.inclk"/>
          <direct input="pll_normal.activeclock" name="pll_signal_out0" output="PLL.out_signal[0]"/>
          <direct input="pll_normal.clkbad" name="pll_signal_out1" output="PLL.out_signal[2:1]"/>
          <direct input="pll_normal.fbout" name="pll_signal_out2" output="PLL.out_signal[3]"/>
          <direct input="pll_normal.locked" name="pll_signal_out3" output="PLL.out_signal[4]"/>
          <direct input="pll_normal.phasedone" name="pll_signal_out4" output="PLL.out_signal[5]"/>
          <direct input="pll_normal.scandataout" name="pll_signal_out5" output="PLL.out_signal[6]"/>
          <direct input="pll_normal.scandone" name="pll_signal_out6" output="PLL.out_signal[7]"/>
          <direct input="pll_normal.vcooverrange" name="pll_signal_out7" output="PLL.out_signal[8]"/>
          <direct input="pll_normal.vcounderrange" name="pll_signal_out8" output="PLL.out_signal[9]"/>
          <direct input="pll_normal.clk" name="pll_clk_out" output="PLL.out_clock"/>
        </interconnect>
      </mode>
      <mode name="no_compensation">
        <pb_type blif_model=".subckt stratixiv_pll.opmode{no_compensation}" name="pll_no_compensation" num_pb="1">
          <input name="areset" num_pins="1"/>
          <input name="clkswitch" num_pins="1"/>
          <input name="configupdate" num_pins="1"/>
          <input name="fbin" num_pins="1"/>
          <input name="pfdena" num_pins="1"/>
          <input name="phasecounterselect" num_pins="4"/>
          <input name="phasestep" num_pins="1"/>
          <input name="phaseupdown" num_pins="1"/>
          <input name="scanclk" num_pins="1"/>
          <input name="scanclkena" num_pins="1"/>
          <input name="scandata" num_pins="1"/>
          <input name="inclk" num_pins="2"/>
          <output name="activeclock" num_pins="1"/>
          <output name="clkbad" num_pins="2"/>
          <output name="fbout" num_pins="1"/>
          <output name="locked" num_pins="1"/>
          <output name="phasedone" num_pins="1"/>
          <output name="scandataout" num_pins="1"/>
          <output name="scandone" num_pins="1"/>
          <output name="vcooverrange" num_pins="1"/>
          <output name="vcounderrange" num_pins="1"/>
          <output name="clk" num_pins="10"/>
        </pb_type>
        <interconnect>
          <direct input="PLL.in_signal[0]" name="pll_signal_in0" output="pll_no_compensation.areset"/>
          <direct input="PLL.in_signal[1]" name="pll_signal_in1" output="pll_no_compensation.clkswitch"/>
          <direct input="PLL.in_signal[2]" name="pll_signal_in2" output="pll_no_compensation.configupdate"/>
          <direct input="PLL.in_signal[3]" name="pll_signal_in3" output="pll_no_compensation.fbin"/>
          <direct input="PLL.in_signal[4]" name="pll_signal_in4" output="pll_no_compensation.pfdena"/>
          <direct input="PLL.in_signal[8:5]" name="pll_signal_in5" output="pll_no_compensation.phasecounterselect"/>
          <direct input="PLL.in_signal[9]" name="pll_signal_in6" output="pll_no_compensation.phasestep"/>
          <direct input="PLL.in_signal[10]" name="pll_signal_in7" output="pll_no_compensation.phaseupdown"/>
          <direct input="PLL.in_signal[11]" name="pll_signal_in8" output="pll_no_compensation.scanclk"/>
          <direct input="PLL.in_signal[12]" name="pll_signal_in9" output="pll_no_compensation.scanclkena"/>
          <direct input="PLL.in_signal[13]" name="pll_signal_in10" output="pll_no_compensation.scandata"/>
          <direct input="PLL.in_clock" name="pll_clk_in" output="pll_no_compensation.inclk"/>
          <direct input="pll_no_compensation.activeclock" name="pll_signal_out0" output="PLL.out_signal[0]"/>
          <direct input="pll_no_compensation.clkbad" name="pll_signal_out1" output="PLL.out_signal[2:1]"/>
          <direct input="pll_no_compensation.fbout" name="pll_signal_out2" output="PLL.out_signal[3]"/>
          <direct input="pll_no_compensation.locked" name="pll_signal_out3" output="PLL.out_signal[4]"/>
          <direct input="pll_no_compensation.phasedone" name="pll_signal_out4" output="PLL.out_signal[5]"/>
          <direct input="pll_no_compensation.scandataout" name="pll_signal_out5" output="PLL.out_signal[6]"/>
          <direct input="pll_no_compensation.scandone" name="pll_signal_out6" output="PLL.out_signal[7]"/>
          <direct input="pll_no_compensation.vcooverrange" name="pll_signal_out7" output="PLL.out_signal[8]"/>
          <direct input="pll_no_compensation.vcounderrange" name="pll_signal_out8" output="PLL.out_signal[9]"/>
          <direct input="pll_no_compensation.clk" name="pll_clk_out" output="PLL.out_clock"/>
        </interconnect>
      </mode>
      <fc default_in_type="frac" default_in_val="1.000" default_out_type="frac" default_out_val="1.000"/>
      <pinlocations pattern="spread"/>
      <gridlocations>
        <loc priority="90" start="1" type="col"/>
      </gridlocations>
    </pb_type>
    <pb_type name="LAB">
      <input name="data_in" num_pins="70" equivalent="true"/>
      <input name="control_in" num_pins="7" equivalent="true"/>
      <input name="clk" num_pins="1"/>
      <output name="data_out" num_pins="40" equivalent="true"/>
      <mode name="LAB">
        <pb_type name="alm" num_pb="10">
          <input name="data_in" num_pins="8"/>
          <input name="control" num_pins="7"/>
          <input name="clock" num_pins="1"/>
          <output name="data_out" num_pins="6"/>
          <mode name="alm">
            <pb_type name="lut" num_pb="2">
              <input name="lin" num_pins="9"/>
              <output name="lout" num_pins="4"/>
              <mode name="stratixiv_lcell">
                <pb_type blif_model=".subckt stratixiv_lcell_comb" name="lcell_comb" num_pb="1">
                  <input name="dataa" num_pins="1"/>
                  <input name="datab" num_pins="1"/>
                  <input name="datac" num_pins="1"/>
                  <input name="datad" num_pins="1"/>
                  <input name="datae" num_pins="1"/>
                  <input name="dataf" num_pins="1"/>
                  <input name="datag" num_pins="1"/>
                  <input name="cin" num_pins="1"/>
                  <input name="sharein" num_pins="1"/>
                  <output name="combout" num_pins="1"/>
                  <output name="sumout" num_pins="1"/>
                  <output name="cout" num_pins="1"/>
                  <output name="shareout" num_pins="1"/>
                </pb_type>
                <interconnect>
                  <complete input="lut.lin" name="in_comp1" output="lcell_comb.dataa"/>
                  <complete input="lut.lin" name="in_comp2" output="lcell_comb.datab"/>
                  <complete input="lut.lin" name="in_comp3" output="lcell_comb.datac"/>
                  <complete input="lut.lin" name="in_comp4" output="lcell_comb.datad"/>
                  <complete input="lut.lin" name="in_comp5" output="lcell_comb.datae"/>
                  <complete input="lut.lin" name="in_comp6" output="lcell_comb.dataf"/>
                  <complete input="lut.lin" name="in_comp7" output="lcell_comb.datag"/>
                  <complete input="lut.lin" name="in_comp10" output="lcell_comb.cin"/>
                  <complete input="lut.lin" name="in_comp11" output="lcell_comb.sharein"/>
                  <complete input="lcell_comb.combout" name="out_comp1" output="lut.lout"/>
                  <complete input="lcell_comb.sumout" name="out_comp2" output="lut.lout"/>
                  <complete input="lcell_comb.cout" name="out_comp3" output="lut.lout"/>
                  <complete input="lcell_comb.shareout" name="out_comp4" output="lut.lout"/>
                </interconnect>
              </mode>
              <mode name="names_lut">
                <pb_type blif_model=".names" class="lut" name="lut6" num_pb="1">
                  <input name="in" num_pins="6" port_class="lut_in"/>
                  <output name="out" num_pins="1" port_class="lut_out"/>
                </pb_type>
                <interconnect>
                  <complete input="lut.lin" name="l_complete1" output="lut6.in[5:0]"/>
                  <complete input="lut6.out" name="l_complete2" output="lut.lout"/>
                </interconnect>
              </mode>
            </pb_type>
            <pb_type blif_model=".subckt dffeas" name="dff" num_pb="2">
              <input name="prn" num_pins="1"/>
              <input name="clrn" num_pins="1"/>
              <input name="aload" num_pins="1"/>
              <input name="sload" num_pins="1"/>
              <input name="sclr" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <input name="ena" num_pins="1"/>
              <input name="asdata" num_pins="1"/>
              <input name="d" num_pins="1"/>
              <input name="clk" num_pins="1"/>
              <output name="q" num_pins="1"/>
            </pb_type>
            <interconnect>
              <complete input="alm.data_in" name="in_comp1" output="lut[1:0].lin dff[1:0].d dff[1:0].ena dff[1:0].asdata"/>
              <complete input="lut[0].lout" name="lut0_out" output="dff[0].d dff[0].ena dff[0].asdata alm.data_out"/>
              <complete input="lut[1].lout" name="lut1_out" output="dff[1].d dff[1].ena dff[1].asdata alm.data_out"/>
              <complete input="dff[1:0].q" name="out_comp2" output="alm.data_out"/>
              <direct input="alm.control[0]" name="control_2" output="dff[0].prn"/>
              <direct input="alm.control[1]" name="control_3" output="dff[0].clrn"/>
              <direct input="alm.control[2]" name="control_5" output="dff[0].aload"/>
              <direct input="alm.control[3]" name="control_6" output="dff[0].sload"/>
              <direct input="alm.control[4]" name="control_7" output="dff[0].sclr"/>
              <direct input="alm.control[5]" name="control_8" output="dff[0].devclrn"/>
              <direct input="alm.control[6]" name="control_9" output="dff[0].devpor"/>
              <direct input="alm.control[0]" name="control_2" output="dff[1].prn"/>
              <direct input="alm.control[1]" name="control_3" output="dff[1].clrn"/>
              <direct input="alm.control[2]" name="control_5" output="dff[1].aload"/>
              <direct input="alm.control[3]" name="control_6" output="dff[1].sload"/>
              <direct input="alm.control[4]" name="control_7" output="dff[1].sclr"/>
              <direct input="alm.control[5]" name="control_8" output="dff[1].devclrn"/>
              <direct input="alm.control[6]" name="control_9" output="dff[1].devpor"/>
              <direct input="alm.clock" name="clock_dir" output="dff[0].clk"/>
              <direct input="alm.clock" name="clock_dir" output="dff[1].clk"/>
            </interconnect>
          </mode>
        </pb_type>
        <interconnect>
          <complete input="alm[9:0].data_out" name="LAB_datain" output="alm[9:0].data_in"/> <!-- ALM feedback -->
          <complete input="LAB.data_in" name="LAB_datain" output="alm[9:0].data_in"/>
          <complete input="alm[9:0].data_out" name="LAB_dataout" output="LAB.data_out"/>
          <complete input="LAB.control_in" name="LAB_control" output="alm[9:0].control"/>
          <complete input="LAB.clk" name="LAB_clock" output="alm[9:0].clock"/>
        </interconnect>
      </mode>
      <mode name="MLAB">
        <pb_type blif_model=".subckt stratixiv_mlab_cell" name="mlab_cell" num_pb="1">
          <input name="clk0" num_pins="1"/>
          <input name="ena0" num_pins="1"/>
          <input name="portaaddr" num_pins="14"/>
          <input name="portabyteenamasks" num_pins="8"/>
          <input name="portadatain" num_pins="36"/>
          <input name="portbaddr" num_pins="14"/>
          <output name="portbdataout" num_pins="36"/>
        </pb_type>
        <interconnect>
          <direct input="LAB.clk" name="mlab_clk" output="mlab_cell.clk0"/>
          <complete input="LAB.data_in" name="mlab_in1" output="mlab_cell.ena0"/>
          <complete input="LAB.data_in" name="mlab_in2" output="mlab_cell.portaaddr"/>
          <complete input="LAB.data_in" name="mlab_in3" output="mlab_cell.portabyteenamasks"/>
          <complete input="LAB.data_in" name="mlab_in4" output="mlab_cell.portadatain"/>
          <complete input="LAB.data_in" name="mlab_in5" output="mlab_cell.portbaddr"/>
          <complete input="mlab_cell.portbdataout" name="mlab_out" output="LAB.data_out"/>
        </interconnect>
      </mode>
      <fc default_in_type="frac" default_in_val="0.055" default_out_type="frac" default_out_val="0.100"/>
      <pinlocations pattern="spread"/>
      <gridlocations>
        <loc priority="1" type="fill"/>
      </gridlocations>
    </pb_type>

    <pb_type name="DSP" height="4">
      <input  name="data_in"         num_pins="288"/>
      <input  name="chain_in"        num_pins="44" />
      <input  name="control_in"      num_pins="21" />
      <input  name="scan_a_in"       num_pins="18" />
      <input  name ="clk"            num_pins="4"  />
      <output name="data_out_top"    num_pins="72" />
      <output name="data_out_bot"    num_pins="72" />
      <output name="chain_out"       num_pins="44" />
      <output name="scan_a_out"      num_pins="18" />
      <output name="signal_out"      num_pins="6"  />
      <mode name="full_DSP">
        <pb_type name="half_DSP" num_pb="2">
          <input name="data_in" num_pins="144"/>
          <input name="chain_in" num_pins="44"/>
          <input name="scan_a_in" num_pins="18"/>
          <input name="control_in" num_pins="21"/>
          <input name ="clk" num_pins="4"/>
          <output name="data_out" num_pins="72"/>
          <output name="chain_out" num_pins="44"/>
          <output name="scan_a_out" num_pins="18"/>
          <output name="signal_out" num_pins="3"/>
          <mode name="half_DSP_normal">

            <pb_type name="mac_mult" blif_model=".subckt stratixiv_mac_mult" num_pb="4">
              <input name="dataa" num_pins="18"/>
              <input name="datab" num_pins="18"/>

              <input name="signa" num_pins="1"/>
              <input name="signb" num_pins="1"/>

              <input name="ena" num_pins="4"/>
              <input name="aclr" num_pins="4"/>         
              <input name="clk" num_pins="4"/>

              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              
              <output name="scanouta" num_pins="18"/>
              <output name="dataout" num_pins="36"/>    
            </pb_type> <!-- mac_mult -->

            <pb_type name="mac_output" num_pb="1">
              <input name="data_in" num_pins="144"/>
              <input name="chain_in" num_pins="44"/>
              <input name="control_in" num_pins="21"/>
              <input name ="clk" num_pins="4"/>
              <output name="data_out" num_pins="72"/>
              <output name="signal_out" num_pins="3"/>
              <output name="loopback_out" num_pins="18"/>

              <mode name="normal">
                <pb_type name="mac_out" blif_model=".subckt stratixiv_mac_out" num_pb="1">
                  <input name="dataa" num_pins="36"/>
                  <input name="datab" num_pins="36"/>
                  <input name="datac" num_pins="36"/>
                  <input name="datad" num_pins="36"/>
                  <input name="chainin" num_pins="44"/>

                  <input name="signa" num_pins="1"/>
                  <input name="signb" num_pins="1"/>       
                  <input name="round" num_pins="1"/>
                  <input name="saturate" num_pins="1"/>
                  <input name="zeroacc" num_pins="1"/>
                  <input name="roundchainout" num_pins="1"/>
                  <input name="saturatechainout" num_pins="1"/>
                  <input name="zerochainout" num_pins="1"/>
                  <input name="zeroloopback" num_pins="1"/>
                  <input name="rotate" num_pins="1"/>
                  <input name="shiftright" num_pins="1"/>
                  <input name="devclrn" num_pins="1"/>
                  <input name="devpor" num_pins="1"/>
                  <input name="aclr" num_pins="4"/>
                  <input name="ena" num_pins="4"/>

                  <input name="clk" num_pins="4"/>

                  <output name="loopbackout" num_pins="18"/>
                  <output name="dataout" num_pins="72"/>
                  <output name="overflow" num_pins="1"/>
                  <output name="saturatechainoutoverflow" num_pins="1"/>
                  <output name="dftout" num_pins="1"/>
                </pb_type> <!-- mac_out -->

                <interconnect>
                  <!-- data inputs -->
                  <direct name="dataa_in" input="mac_output.data_in[35:0]" output="mac_out.dataa"/>
                  <direct name="datab_in" input="mac_output.data_in[71:36]" output="mac_out.datab"/>
                  <direct name="datac_in" input="mac_output.data_in[107:72]" output="mac_out.datac"/>
                  <direct name="datad_in" input="mac_output.data_in[143:108]" output="mac_out.datad"/>

                  <!-- arithmetic chain input -->
                  <direct name="data_c5" input="mac_output.chain_in" output="mac_out.chainin"/>

                  <!-- clock -->
                  <direct name="clock_c1" input="mac_output.clk" output="mac_out.clk"/>
                    
                  <!-- control inputs -->
                  <direct name="control_in_c_0" input="mac_output.control_in[0]" output="mac_out.signa"/>
                  <direct name="control_in_c_1" input="mac_output.control_in[1]" output="mac_out.signb"/>
                  <direct name="control_in_c_2" input="mac_output.control_in[2]" output="mac_out.round"/>
                  <direct name="control_in_c_3" input="mac_output.control_in[3]" output="mac_out.saturate"/>
                  <direct name="control_in_c_4" input="mac_output.control_in[4]" output="mac_out.zeroacc"/>
                  <direct name="control_in_c_5" input="mac_output.control_in[5]" output="mac_out.roundchainout"/>
                  <direct name="control_in_c_6" input="mac_output.control_in[6]" output="mac_out.saturatechainout"/>
                  <direct name="control_in_c_7" input="mac_output.control_in[7]" output="mac_out.zerochainout"/>
                  <direct name="control_in_c_8" input="mac_output.control_in[8]" output="mac_out.zeroloopback"/>
                  <direct name="control_in_c_9" input="mac_output.control_in[9]" output="mac_out.rotate"/>
                  <direct name="control_in_c_10" input="mac_output.control_in[10]" output="mac_out.shiftright"/>
                  <direct name="control_in_c_11" input="mac_output.control_in[11]" output="mac_out.devclrn"/>
                  <direct name="control_in_c_12" input="mac_output.control_in[12]" output="mac_out.devpor"/>
                  <direct name="control_in_c_13" input="mac_output.control_in[16:13]" output="mac_out.aclr"/>
                  <direct name="control_in_c_14" input="mac_output.control_in[20:17]" output="mac_out.ena"/>

                  <!-- data output -->
                  <direct name="out_c2" input="mac_out.dataout" output="mac_output.data_out"/>

                  <!-- loopback output -->
                  <direct name="loopback_out" input="mac_out.loopbackout" output="mac_output.loopback_out"/>

                  <!-- signal outputs -->
                  <direct name="signal_1" input="mac_out.overflow" output="mac_output.signal_out[0]"/>
                  <direct name="signal_2" input="mac_out.saturatechainoutoverflow" output="mac_output.signal_out[1]"/>
                  <direct name="signal_3" input="mac_out.dftout" output="mac_output.signal_out[2]"/>
                </interconnect>
              </mode> <!-- normal-->

              <mode name="output_only">
                <pb_type name="mac_out_output_only" blif_model=".subckt stratixiv_mac_out.opmode{output_only}" num_pb="1">
                  <input name="dataa" num_pins="36"/>

                  <input name="round" num_pins="1"/>
                  <input name="saturate" num_pins="1"/>
                  <input name="devclrn" num_pins="1"/>
                  <input name="devpor" num_pins="1"/>
                  <input name="aclr" num_pins="4"/>
                  <input name="ena" num_pins="4"/>

                  <input name="clk" num_pins="4"/>

                  <output name="dataout" num_pins="36"/>
                  <output name="dftout" num_pins="1"/>
                </pb_type> <!-- mac_out -->

                <interconnect>
                  <!-- Data inputs -->
                  <direct name="dataa_in" input="mac_output.data_in[35:0]" output="mac_out_output_only.dataa"/>

                  <!-- Clock -->
                  <direct name="clock_c1" input="mac_output.clk" output="mac_out_output_only.clk"/>
                    
                  <!-- Control Inputs -->
                  <direct name="control_in_c_2" input="mac_output.control_in[2]" output="mac_out_output_only.round"/>
                  <direct name="control_in_c_3" input="mac_output.control_in[3]" output="mac_out_output_only.saturate"/>
                  <direct name="control_in_c_11" input="mac_output.control_in[11]" output="mac_out_output_only.devclrn"/>
                  <direct name="control_in_c_12" input="mac_output.control_in[12]" output="mac_out_output_only.devpor"/>
                  <direct name="control_in_c_13" input="mac_output.control_in[16:13]" output="mac_out_output_only.aclr"/>
                  <direct name="control_in_c_14" input="mac_output.control_in[20:17]" output="mac_out_output_only.ena"/>

                  <!-- Data output -->
                  <!-- Max output width of 36 (dataa width) in this mode -->
                  <direct name="out_c2" input="mac_out_output_only.dataout" output="mac_output.data_out[35:0]"/>

                  <!-- Signal Outputs -->
                  <direct name="signal_3" input="mac_out_output_only.dftout" output="mac_output.signal_out[2]"/>
                </interconnect>
              </mode> <!-- output_only-->

              <mode name="one_level_adder">
                <pb_type name="mac_out_one_level_adder" blif_model=".subckt stratixiv_mac_out.opmode{one_level_adder}" num_pb="1">
                  <input name="dataa" num_pins="36"/>
                  <input name="datab" num_pins="36"/>

                  <input name="signa" num_pins="1"/>
                  <input name="signb" num_pins="1"/>       
                  <input name="round" num_pins="1"/>
                  <input name="saturate" num_pins="1"/>
                  <input name="devclrn" num_pins="1"/>
                  <input name="devpor" num_pins="1"/>
                  <input name="aclr" num_pins="4"/>
                  <input name="ena" num_pins="4"/>

                  <input name="clk" num_pins="4"/>

                  <output name="dataout" num_pins="36"/>
                  <output name="dftout" num_pins="1"/>
                </pb_type> <!-- mac_out -->

                <interconnect>
                  <!-- Data inputs -->
                  <direct name="dataa_in" input="mac_output.data_in[35:0]" output="mac_out_one_level_adder.dataa"/>
                  <direct name="datab_in" input="mac_output.data_in[71:36]" output="mac_out_one_level_adder.datab"/>

                  <!-- Clock -->
                  <direct name="clock_c1" input="mac_output.clk" output="mac_out_one_level_adder.clk"/>
                    
                  <!-- Control Inputs -->
                  <direct name="control_in_c_0" input="mac_output.control_in[0]" output="mac_out_one_level_adder.signa"/>
                  <direct name="control_in_c_1" input="mac_output.control_in[1]" output="mac_out_one_level_adder.signb"/>
                  <direct name="control_in_c_2" input="mac_output.control_in[2]" output="mac_out_one_level_adder.round"/>
                  <direct name="control_in_c_3" input="mac_output.control_in[3]" output="mac_out_one_level_adder.saturate"/>
                  <direct name="control_in_c_11" input="mac_output.control_in[11]" output="mac_out_one_level_adder.devclrn"/>
                  <direct name="control_in_c_12" input="mac_output.control_in[12]" output="mac_out_one_level_adder.devpor"/>
                  <direct name="control_in_c_13" input="mac_output.control_in[16:13]" output="mac_out_one_level_adder.aclr"/>
                  <direct name="control_in_c_14" input="mac_output.control_in[20:17]" output="mac_out_one_level_adder.ena"/>

                  <!-- Data output -->
                  <!-- Max output width of 36 (dataa width, NOT dataa width + 1) in this mode -->
                  <direct name="out_c2" input="mac_out_one_level_adder.dataout" output="mac_output.data_out[35:0]"/>

                  <!-- Signal Outputs -->
                  <direct name="signal_3" input="mac_out_one_level_adder.dftout" output="mac_output.signal_out[2]"/>
                </interconnect>
              </mode> <!-- one_level_adder-->

              <mode name="loopback">
                <pb_type name="mac_out_loopback" blif_model=".subckt stratixiv_mac_out.opmode{loopback}" num_pb="1">
                  <input name="dataa" num_pins="36"/>
                  <input name="datab" num_pins="36"/>

                  <input name="signa" num_pins="1"/>
                  <input name="signb" num_pins="1"/>       
                  <input name="round" num_pins="1"/>
                  <input name="saturate" num_pins="1"/>
                  <input name="zeroloopback" num_pins="1"/>
                  <input name="devclrn" num_pins="1"/>
                  <input name="devpor" num_pins="1"/>
                  <input name="aclr" num_pins="4"/>
                  <input name="ena" num_pins="4"/>

                  <input name="clk" num_pins="4"/>

                  <output name="loopbackout" num_pins="18"/>
                  <output name="dataout" num_pins="36"/>
                  <output name="dftout" num_pins="1"/>
                </pb_type> <!-- mac_out -->

                <interconnect>
                  <!-- Data inputs -->
                  <!-- 10 sec on dsp_test -->
                  <direct name="dataa_in" input="mac_output.data_in[35:0]" output="mac_out_loopback.dataa"/>
                  <direct name="datab_in" input="mac_output.data_in[71:36]" output="mac_out_loopback.datab"/>

                  <!-- Clock -->
                  <direct name="clock_c1" input="mac_output.clk" output="mac_out_loopback.clk"/>
                    
                  <!-- Control Inputs -->
                  <direct name="control_in_c_0" input="mac_output.control_in[0]" output="mac_out_loopback.signa"/>
                  <direct name="control_in_c_1" input="mac_output.control_in[1]" output="mac_out_loopback.signb"/>
                  <direct name="control_in_c_2" input="mac_output.control_in[2]" output="mac_out_loopback.round"/>
                  <direct name="control_in_c_3" input="mac_output.control_in[3]" output="mac_out_loopback.saturate"/>
                  <direct name="control_in_c_8" input="mac_output.control_in[8]" output="mac_out_loopback.zeroloopback"/>
                  <direct name="control_in_c_11" input="mac_output.control_in[11]" output="mac_out_loopback.devclrn"/>
                  <direct name="control_in_c_12" input="mac_output.control_in[12]" output="mac_out_loopback.devpor"/>
                  <direct name="control_in_c_13" input="mac_output.control_in[16:13]" output="mac_out_loopback.aclr"/>
                  <direct name="control_in_c_14" input="mac_output.control_in[20:17]" output="mac_out_loopback.ena"/>

                  <!-- Data output -->
                  <!-- Max output width of 36 (dataa width, NOT dataa width + 1) in this mode -->
                  <direct name="out_c2" input="mac_out_loopback.dataout" output="mac_output.data_out[35:0]"/>

                  <!-- Loopback Output -->
                  <direct name="loopback_out" input="mac_out_loopback.loopbackout" output="mac_output.loopback_out"/>

                  <!-- Signal Outputs -->
                  <direct name="signal_3" input="mac_out_loopback.dftout" output="mac_output.signal_out[2]"/>
                </interconnect>
              </mode> <!-- loopback-->

              <mode name="accumulator">
                <pb_type name="mac_out_accumulator" blif_model=".subckt stratixiv_mac_out.opmode{accumulator}" num_pb="1">
                  <input name="dataa" num_pins="36"/>
                  <input name="datab" num_pins="36"/>
                  <input name="datac" num_pins="36"/>
                  <input name="datad" num_pins="36"/>

                  <input name="signa" num_pins="1"/>
                  <input name="signb" num_pins="1"/>       
                  <input name="round" num_pins="1"/>
                  <input name="saturate" num_pins="1"/>
                  <input name="zeroacc" num_pins="1"/>
                  <input name="devclrn" num_pins="1"/>
                  <input name="devpor" num_pins="1"/>
                  <input name="aclr" num_pins="4"/>
                  <input name="ena" num_pins="4"/>

                  <input name="clk" num_pins="4"/>

                  <output name="dataout" num_pins="44"/>
                  <output name="overflow" num_pins="1"/>
                  <output name="dftout" num_pins="1"/>
                </pb_type> <!-- mac_out -->

                <interconnect>
                  <!-- Data inputs -->
                  <direct name="dataa_in" input="mac_output.data_in[35:0]" output="mac_out_accumulator.dataa"/>
                  <direct name="datab_in" input="mac_output.data_in[71:36]" output="mac_out_accumulator.datab"/>
                  <direct name="datac_in" input="mac_output.data_in[107:72]" output="mac_out_accumulator.datac"/>
                  <direct name="datad_in" input="mac_output.data_in[143:108]" output="mac_out_accumulator.datad"/>

                  <!-- Clock -->
                  <direct name="clock_c1" input="mac_output.clk" output="mac_out_accumulator.clk"/>
                    
                  <!-- Control Inputs -->
                  <direct name="control_in_c_0" input="mac_output.control_in[0]" output="mac_out_accumulator.signa"/>
                  <direct name="control_in_c_1" input="mac_output.control_in[1]" output="mac_out_accumulator.signb"/>
                  <direct name="control_in_c_2" input="mac_output.control_in[2]" output="mac_out_accumulator.round"/>
                  <direct name="control_in_c_3" input="mac_output.control_in[3]" output="mac_out_accumulator.saturate"/>
                  <direct name="control_in_c_4" input="mac_output.control_in[4]" output="mac_out_accumulator.zeroacc"/>
                  <direct name="control_in_c_11" input="mac_output.control_in[11]" output="mac_out_accumulator.devclrn"/>
                  <direct name="control_in_c_12" input="mac_output.control_in[12]" output="mac_out_accumulator.devpor"/>
                  <direct name="control_in_c_13" input="mac_output.control_in[16:13]" output="mac_out_accumulator.aclr"/>
                  <direct name="control_in_c_14" input="mac_output.control_in[20:17]" output="mac_out_accumulator.ena"/>

                  <!-- Data output -->
                  <!-- Max output width of 44 (dataa width + 8) in this mode -->
                  <direct name="out_c2" input="mac_out_accumulator.dataout" output="mac_output.data_out[43:0]"/>

                  <!-- Signal Outputs -->
                  <direct name="signal_1" input="mac_out_accumulator.overflow" output="mac_output.signal_out[0]"/>
                  <direct name="signal_3" input="mac_out_accumulator.dftout" output="mac_output.signal_out[2]"/>
                </interconnect>
              </mode> <!-- accumulator-->

              <mode name="accumulator_chain_out">
                <pb_type name="mac_out_accumulator_chain_out" blif_model=".subckt stratixiv_mac_out.opmode{accumulator_chain_out}" num_pb="1">
                  <input name="dataa" num_pins="36"/>
                  <input name="datab" num_pins="36"/>
                  <input name="datac" num_pins="36"/>
                  <input name="datad" num_pins="36"/>
                  <input name="chainin" num_pins="44"/>

                  <input name="signa" num_pins="1"/>
                  <input name="signb" num_pins="1"/>       
                  <input name="round" num_pins="1"/>
                  <input name="saturate" num_pins="1"/>
                  <input name="zeroacc" num_pins="1"/>
                  <input name="roundchainout" num_pins="1"/>
                  <input name="saturatechainout" num_pins="1"/>
                  <input name="zerochainout" num_pins="1"/>
                  <input name="devclrn" num_pins="1"/>
                  <input name="devpor" num_pins="1"/>
                  <input name="aclr" num_pins="4"/>
                  <input name="ena" num_pins="4"/>

                  <input name="clk" num_pins="4"/>

                  <output name="dataout" num_pins="44"/>
                  <output name="overflow" num_pins="1"/>
                  <output name="saturatechainoutoverflow" num_pins="1"/>
                  <output name="dftout" num_pins="1"/>
                </pb_type> <!-- mac_out -->

                <interconnect>
                  <!-- Data inputs -->
                  <direct name="dataa_in" input="mac_output.data_in[35:0]" output="mac_out_accumulator_chain_out.dataa"/>
                  <direct name="datab_in" input="mac_output.data_in[71:36]" output="mac_out_accumulator_chain_out.datab"/>
                  <direct name="datac_in" input="mac_output.data_in[107:72]" output="mac_out_accumulator_chain_out.datac"/>
                  <direct name="datad_in" input="mac_output.data_in[143:108]" output="mac_out_accumulator_chain_out.datad"/>

                  <!-- Arithmetic chain input -->
                  <direct name="data_c5" input="mac_output.chain_in" output="mac_out_accumulator_chain_out.chainin"/>

                  <!-- Clock -->
                  <direct name="clock_c1" input="mac_output.clk" output="mac_out_accumulator_chain_out.clk"/>
                    
                  <!-- Control Inputs -->
                  <direct name="control_in_c_0" input="mac_output.control_in[0]" output="mac_out_accumulator_chain_out.signa"/>
                  <direct name="control_in_c_1" input="mac_output.control_in[1]" output="mac_out_accumulator_chain_out.signb"/>
                  <direct name="control_in_c_2" input="mac_output.control_in[2]" output="mac_out_accumulator_chain_out.round"/>
                  <direct name="control_in_c_3" input="mac_output.control_in[3]" output="mac_out_accumulator_chain_out.saturate"/>
                  <direct name="control_in_c_4" input="mac_output.control_in[4]" output="mac_out_accumulator_chain_out.zeroacc"/>
                  <direct name="control_in_c_5" input="mac_output.control_in[5]" output="mac_out_accumulator_chain_out.roundchainout"/>
                  <direct name="control_in_c_6" input="mac_output.control_in[6]" output="mac_out_accumulator_chain_out.saturatechainout"/>
                  <direct name="control_in_c_7" input="mac_output.control_in[7]" output="mac_out_accumulator_chain_out.zerochainout"/>
                  <direct name="control_in_c_11" input="mac_output.control_in[11]" output="mac_out_accumulator_chain_out.devclrn"/>
                  <direct name="control_in_c_12" input="mac_output.control_in[12]" output="mac_out_accumulator_chain_out.devpor"/>
                  <direct name="control_in_c_13" input="mac_output.control_in[16:13]" output="mac_out_accumulator_chain_out.aclr"/>
                  <direct name="control_in_c_14" input="mac_output.control_in[20:17]" output="mac_out_accumulator_chain_out.ena"/>

                  <!-- Data output -->
                  <!-- Max output width of 44 (dataa width + 8) in this mode -->
                  <direct name="out_c2" input="mac_out_accumulator_chain_out.dataout" output="mac_output.data_out[43:0]"/>

                  <!-- Signal Outputs -->
                  <direct name="signal_1" input="mac_out_accumulator_chain_out.overflow" output="mac_output.signal_out[0]"/>
                  <direct name="signal_2" input="mac_out_accumulator_chain_out.saturatechainoutoverflow" output="mac_output.signal_out[1]"/>
                  <direct name="signal_3" input="mac_out_accumulator_chain_out.dftout" output="mac_output.signal_out[2]"/>
                </interconnect>
              </mode> <!-- accumulator_chain_out -->

              <mode name="two_level_adder">
                <pb_type name="mac_out_two_level_adder" blif_model=".subckt stratixiv_mac_out.opmode{two_level_adder}" num_pb="1">
                  <input name="dataa" num_pins="36"/>
                  <input name="datab" num_pins="36"/>
                  <input name="datac" num_pins="36"/>
                  <input name="datad" num_pins="36"/>

                  <input name="signa" num_pins="1"/>
                  <input name="signb" num_pins="1"/>       
                  <input name="round" num_pins="1"/>
                  <input name="saturate" num_pins="1"/>
                  <input name="devclrn" num_pins="1"/>
                  <input name="devpor" num_pins="1"/>
                  <input name="aclr" num_pins="4"/>
                  <input name="ena" num_pins="4"/>

                  <input name="clk" num_pins="4"/>

                  <output name="dataout" num_pins="38"/>
                  <output name="overflow" num_pins="1"/>
                  <output name="dftout" num_pins="1"/>
                </pb_type> <!-- mac_out -->

                <interconnect>
                  <!-- Data inputs -->
                  <direct name="dataa_in" input="mac_output.data_in[35:0]" output="mac_out_two_level_adder.dataa"/>
                  <direct name="datab_in" input="mac_output.data_in[71:36]" output="mac_out_two_level_adder.datab"/>
                  <direct name="datac_in" input="mac_output.data_in[107:72]" output="mac_out_two_level_adder.datac"/>
                  <direct name="datad_in" input="mac_output.data_in[143:108]" output="mac_out_two_level_adder.datad"/>

                  <!-- Clock -->
                  <direct name="clock_c1" input="mac_output.clk" output="mac_out_two_level_adder.clk"/>
                    
                  <!-- Control Inputs -->
                  <direct name="control_in_c_0" input="mac_output.control_in[0]" output="mac_out_two_level_adder.signa"/>
                  <direct name="control_in_c_1" input="mac_output.control_in[1]" output="mac_out_two_level_adder.signb"/>
                  <direct name="control_in_c_2" input="mac_output.control_in[2]" output="mac_out_two_level_adder.round"/>
                  <direct name="control_in_c_3" input="mac_output.control_in[3]" output="mac_out_two_level_adder.saturate"/>
                  <direct name="control_in_c_11" input="mac_output.control_in[11]" output="mac_out_two_level_adder.devclrn"/>
                  <direct name="control_in_c_12" input="mac_output.control_in[12]" output="mac_out_two_level_adder.devpor"/>
                  <direct name="control_in_c_13" input="mac_output.control_in[16:13]" output="mac_out_two_level_adder.aclr"/>
                  <direct name="control_in_c_14" input="mac_output.control_in[20:17]" output="mac_out_two_level_adder.ena"/>

                  <!-- Data output -->
                  <!-- Max output width of 38 (dataa width + 2) in this mode -->
                  <direct name="out_c2" input="mac_out_two_level_adder.dataout" output="mac_output.data_out[37:0]"/>

                  <!-- Signal Outputs -->
                  <direct name="signal_1" input="mac_out_two_level_adder.overflow" output="mac_output.signal_out[0]"/>
                  <direct name="signal_3" input="mac_out_two_level_adder.dftout" output="mac_output.signal_out[2]"/>
                </interconnect>
              </mode> <!-- two_level_adder -->

              <mode name="two_level_adder_chain_out">
                <pb_type name="mac_out_two_level_adder_chain_out" blif_model=".subckt stratixiv_mac_out.opmode{two_level_adder_chain_out}" num_pb="1">
                  <input name="dataa" num_pins="36"/>
                  <input name="datab" num_pins="36"/>
                  <input name="datac" num_pins="36"/>
                  <input name="datad" num_pins="36"/>
                  <input name="chainin" num_pins="44"/>

                  <input name="signa" num_pins="1"/>
                  <input name="signb" num_pins="1"/>       
                  <input name="round" num_pins="1"/>
                  <input name="saturate" num_pins="1"/>
                  <input name="roundchainout" num_pins="1"/>
                  <input name="saturatechainout" num_pins="1"/>
                  <input name="zerochainout" num_pins="1"/>
                  <input name="devclrn" num_pins="1"/>
                  <input name="devpor" num_pins="1"/>
                  <input name="aclr" num_pins="4"/>
                  <input name="ena" num_pins="4"/>

                  <input name="clk" num_pins="4"/>

                  <output name="dataout" num_pins="44"/>
                  <output name="overflow" num_pins="1"/>
                  <output name="saturatechainoutoverflow" num_pins="1"/>
                  <output name="dftout" num_pins="1"/>
                </pb_type> <!-- mac_out -->

                <interconnect>
                  <!-- Data inputs -->
                  <direct name="dataa_in" input="mac_output.data_in[35:0]" output="mac_out_two_level_adder_chain_out.dataa"/>
                  <direct name="datab_in" input="mac_output.data_in[71:36]" output="mac_out_two_level_adder_chain_out.datab"/>
                  <direct name="datac_in" input="mac_output.data_in[107:72]" output="mac_out_two_level_adder_chain_out.datac"/>
                  <direct name="datad_in" input="mac_output.data_in[143:108]" output="mac_out_two_level_adder_chain_out.datad"/>

                  <!-- Arithmetic chain input -->
                  <direct name="data_c5" input="mac_output.chain_in" output="mac_out_two_level_adder_chain_out.chainin"/>

                  <!-- Clock -->
                  <direct name="clock_c1" input="mac_output.clk" output="mac_out_two_level_adder_chain_out.clk"/>
                    
                  <!-- Control Inputs -->
                  <direct name="control_in_c_0" input="mac_output.control_in[0]" output="mac_out_two_level_adder_chain_out.signa"/>
                  <direct name="control_in_c_1" input="mac_output.control_in[1]" output="mac_out_two_level_adder_chain_out.signb"/>
                  <direct name="control_in_c_2" input="mac_output.control_in[2]" output="mac_out_two_level_adder_chain_out.round"/>
                  <direct name="control_in_c_3" input="mac_output.control_in[3]" output="mac_out_two_level_adder_chain_out.saturate"/>
                  <direct name="control_in_c_5" input="mac_output.control_in[5]" output="mac_out_two_level_adder_chain_out.roundchainout"/>
                  <direct name="control_in_c_6" input="mac_output.control_in[6]" output="mac_out_two_level_adder_chain_out.saturatechainout"/>
                  <direct name="control_in_c_7" input="mac_output.control_in[7]" output="mac_out_two_level_adder_chain_out.zerochainout"/>
                  <direct name="control_in_c_11" input="mac_output.control_in[11]" output="mac_out_two_level_adder_chain_out.devclrn"/>
                  <direct name="control_in_c_12" input="mac_output.control_in[12]" output="mac_out_two_level_adder_chain_out.devpor"/>
                  <direct name="control_in_c_13" input="mac_output.control_in[16:13]" output="mac_out_two_level_adder_chain_out.aclr"/>
                  <direct name="control_in_c_14" input="mac_output.control_in[20:17]" output="mac_out_two_level_adder_chain_out.ena"/>

                  <!-- Data output -->
                  <!-- Max output width of 44 (dataa width + 8) in this mode -->
                  <direct name="out_c2" input="mac_out_two_level_adder_chain_out.dataout" output="mac_output.data_out[43:0]"/>

                  <!-- Signal Outputs -->
                  <direct name="signal_1" input="mac_out_two_level_adder_chain_out.overflow" output="mac_output.signal_out[0]"/>
                  <direct name="signal_2" input="mac_out_two_level_adder_chain_out.saturatechainoutoverflow" output="mac_output.signal_out[1]"/>
                  <direct name="signal_3" input="mac_out_two_level_adder_chain_out.dftout" output="mac_output.signal_out[2]"/>
                </interconnect>
              </mode> <!-- two_level_adder_chain_out -->

              <mode name="36_bit_multiply">
                <pb_type name="mac_out_36_bit_multiply" blif_model=".subckt stratixiv_mac_out.opmode{36_bit_multiply}" num_pb="1">
                  <input name="dataa" num_pins="36"/>
                  <input name="datab" num_pins="36"/>
                  <input name="datac" num_pins="36"/>
                  <input name="datad" num_pins="36"/>

                  <input name="signa" num_pins="1"/>
                  <input name="signb" num_pins="1"/>       
                  <input name="devclrn" num_pins="1"/>
                  <input name="devpor" num_pins="1"/>
                  <input name="aclr" num_pins="4"/>
                  <input name="ena" num_pins="4"/>

                  <input name="clk" num_pins="4"/>

                  <output name="dataout" num_pins="72"/>
                  <output name="dftout" num_pins="1"/>
                </pb_type> <!-- mac_out -->

                <interconnect>
                  <!-- Data inputs -->
                  <direct name="dataa_in" input="mac_output.data_in[35:0]" output="mac_out_36_bit_multiply.dataa"/>
                  <direct name="datab_in" input="mac_output.data_in[71:36]" output="mac_out_36_bit_multiply.datab"/>
                  <direct name="datac_in" input="mac_output.data_in[107:72]" output="mac_out_36_bit_multiply.datac"/>
                  <direct name="datad_in" input="mac_output.data_in[143:108]" output="mac_out_36_bit_multiply.datad"/>

                  <!-- Control Inputs -->
                  <direct name="control_in_c_0" input="mac_output.control_in[0]" output="mac_out_36_bit_multiply.signa"/>
                  <direct name="control_in_c_1" input="mac_output.control_in[1]" output="mac_out_36_bit_multiply.signb"/>
                  <direct name="control_in_c_11" input="mac_output.control_in[11]" output="mac_out_36_bit_multiply.devclrn"/>
                  <direct name="control_in_c_12" input="mac_output.control_in[12]" output="mac_out_36_bit_multiply.devpor"/>
                  <direct name="control_in_c_13" input="mac_output.control_in[16:13]" output="mac_out_36_bit_multiply.aclr"/>
                  <direct name="control_in_c_14" input="mac_output.control_in[20:17]" output="mac_out_36_bit_multiply.ena"/>

                  <!-- Clock -->
                  <direct name="clock_c1" input="mac_output.clk" output="mac_out_36_bit_multiply.clk"/>

                  <!-- Data output -->
                  <!-- Max output width of 72 (dataa width + datab width) in this mode -->
                  <direct name="out_c2" input="mac_out_36_bit_multiply.dataout[71:0]" output="mac_output.data_out"/>

                  <!-- Signal Outputs -->
                  <direct name="signal_3" input="mac_out_36_bit_multiply.dftout" output="mac_output.signal_out[2]"/>
                </interconnect>
              </mode> <!-- 36_bit_multiply-->

              <mode name="shift">
                <pb_type name="mac_out_shift" blif_model=".subckt stratixiv_mac_out.opmode{shift}" num_pb="1">
                  <input name="dataa" num_pins="36"/>
                  <input name="datab" num_pins="36"/>
                  <input name="datac" num_pins="36"/>
                  <input name="datad" num_pins="36"/>

                  <input name="signa" num_pins="1"/>
                  <input name="signb" num_pins="1"/>       
                  <input name="rotate" num_pins="1"/>
                  <input name="shiftright" num_pins="1"/>
                  <input name="devclrn" num_pins="1"/>
                  <input name="devpor" num_pins="1"/>
                  <input name="aclr" num_pins="4"/>
                  <input name="ena" num_pins="4"/>

                  <input name="clk" num_pins="4"/>

                  <output name="dataout" num_pins="72"/>
                  <output name="dftout" num_pins="1"/>
                </pb_type> <!-- mac_out -->

                <interconnect>
                  <!-- data inputs -->
                  <direct name="dataa_in" input="mac_output.data_in[35:0]" output="mac_out_shift.dataa"/>
                  <direct name="datab_in" input="mac_output.data_in[71:36]" output="mac_out_shift.datab"/>
                  <direct name="datac_in" input="mac_output.data_in[107:72]" output="mac_out_shift.datac"/>
                  <direct name="datad_in" input="mac_output.data_in[143:108]" output="mac_out_shift.datad"/>

                  <!-- clock -->
                  <direct name="clock_c1" input="mac_output.clk" output="mac_out_shift.clk"/>
                    
                  <!-- control inputs -->
                  <direct name="control_in_c_0" input="mac_output.control_in[0]" output="mac_out_shift.signa"/>
                  <direct name="control_in_c_1" input="mac_output.control_in[1]" output="mac_out_shift.signb"/>
                  <direct name="control_in_c_9" input="mac_output.control_in[9]" output="mac_out_shift.rotate"/>
                  <direct name="control_in_c_10" input="mac_output.control_in[10]" output="mac_out_shift.shiftright"/>
                  <direct name="control_in_c_11" input="mac_output.control_in[11]" output="mac_out_shift.devclrn"/>
                  <direct name="control_in_c_12" input="mac_output.control_in[12]" output="mac_out_shift.devpor"/>
                  <direct name="control_in_c_13" input="mac_output.control_in[16:13]" output="mac_out_shift.aclr"/>
                  <direct name="control_in_c_14" input="mac_output.control_in[20:17]" output="mac_out_shift.ena"/>

                  <!-- data output -->
                  <!-- Max output width of 72 (dataa width + datab width) in this mode -->
                  <direct name="out_c2" input="mac_out_shift.dataout" output="mac_output.data_out"/>

                  <!-- signal outputs -->
                  <direct name="signal_3" input="mac_out_shift.dftout" output="mac_output.signal_out[2]"/>
                </interconnect>
              </mode> <!-- shift-->

              <mode name="double">
                <pb_type name="mac_out_double" blif_model=".subckt stratixiv_mac_out.opmode{double}" num_pb="1">
                  <input name="dataa" num_pins="36"/>
                  <input name="datab" num_pins="36"/>
                  <input name="datac" num_pins="36"/>
                  <input name="datad" num_pins="36"/>

                  <input name="signa" num_pins="1"/>
                  <input name="signb" num_pins="1"/>       
                  <input name="devclrn" num_pins="1"/>
                  <input name="devpor" num_pins="1"/>
                  <input name="aclr" num_pins="4"/>
                  <input name="ena" num_pins="4"/>

                  <input name="clk" num_pins="4"/>

                  <output name="dataout" num_pins="55"/>
                  <output name="dftout" num_pins="1"/>
                </pb_type> <!-- mac_out -->

                <interconnect>
                  <!-- Data inputs -->
                  <direct name="dataa_in" input="mac_output.data_in[35:0]" output="mac_out_double.dataa"/>
                  <direct name="datab_in" input="mac_output.data_in[71:36]" output="mac_out_double.datab"/>
                  <direct name="datac_in" input="mac_output.data_in[107:72]" output="mac_out_double.datac"/>
                  <direct name="datad_in" input="mac_output.data_in[143:108]" output="mac_out_double.datad"/>

                  <!-- Control Inputs -->
                  <direct name="control_in_c_0" input="mac_output.control_in[0]" output="mac_out_double.signa"/>
                  <direct name="control_in_c_1" input="mac_output.control_in[1]" output="mac_out_double.signb"/>
                  <direct name="control_in_c_11" input="mac_output.control_in[11]" output="mac_out_double.devclrn"/>
                  <direct name="control_in_c_12" input="mac_output.control_in[12]" output="mac_out_double.devpor"/>
                  <direct name="control_in_c_13" input="mac_output.control_in[16:13]" output="mac_out_double.aclr"/>
                  <direct name="control_in_c_14" input="mac_output.control_in[20:17]" output="mac_out_double.ena"/>

                  <!-- Clock -->
                  <direct name="clock_c1" input="mac_output.clk" output="mac_out_double.clk"/>

                  <!-- Data output -->
                  <direct name="out_c2" input="mac_out_double.dataout" output="mac_output.data_out[54:0]"/>

                  <!-- Signal Outputs -->
                  <direct name="signal_3" input="mac_out_double.dftout" output="mac_output.signal_out[2]"/>
                </interconnect>
              </mode> <!-- double-->

            </pb_type> <!-- mac_output -->

            <interconnect>
              <!-- half_DSP-mac_mult-mac_out interconnect -->

              <!-- INPUT SIGNALS -->
              <!-- mac_mult Data A Inputs (includes Scan A) -->
              <!--<complete name="data_mult0_a" input="half_DSP.data_in[143:126] half_DSP.scan_a_in"   output="mac_mult[0].dataa"/>-->
              <mux name="data_mult0_a_bit0"  input="half_DSP.data_in[126] half_DSP.scan_a_in[0]"    output="mac_mult[0].dataa[0]"/>
              <mux name="data_mult0_a_bit1"  input="half_DSP.data_in[127] half_DSP.scan_a_in[1]"    output="mac_mult[0].dataa[1]"/>
              <mux name="data_mult0_a_bit2"  input="half_DSP.data_in[128] half_DSP.scan_a_in[2]"    output="mac_mult[0].dataa[2]"/>
              <mux name="data_mult0_a_bit3"  input="half_DSP.data_in[129] half_DSP.scan_a_in[3]"    output="mac_mult[0].dataa[3]"/>
              <mux name="data_mult0_a_bit4"  input="half_DSP.data_in[130] half_DSP.scan_a_in[4]"    output="mac_mult[0].dataa[4]"/>
              <mux name="data_mult0_a_bit5"  input="half_DSP.data_in[131] half_DSP.scan_a_in[5]"    output="mac_mult[0].dataa[5]"/>
              <mux name="data_mult0_a_bit6"  input="half_DSP.data_in[132] half_DSP.scan_a_in[6]"    output="mac_mult[0].dataa[6]"/>
              <mux name="data_mult0_a_bit7"  input="half_DSP.data_in[133] half_DSP.scan_a_in[7]"    output="mac_mult[0].dataa[7]"/>
              <mux name="data_mult0_a_bit8"  input="half_DSP.data_in[134] half_DSP.scan_a_in[8]"    output="mac_mult[0].dataa[8]"/>
              <mux name="data_mult0_a_bit9"  input="half_DSP.data_in[135] half_DSP.scan_a_in[9]"    output="mac_mult[0].dataa[9]"/>
              <mux name="data_mult0_a_bit10" input="half_DSP.data_in[136] half_DSP.scan_a_in[10]"   output="mac_mult[0].dataa[10]"/>
              <mux name="data_mult0_a_bit11" input="half_DSP.data_in[137] half_DSP.scan_a_in[11]"   output="mac_mult[0].dataa[11]"/>
              <mux name="data_mult0_a_bit12" input="half_DSP.data_in[138] half_DSP.scan_a_in[12]"   output="mac_mult[0].dataa[12]"/>
              <mux name="data_mult0_a_bit13" input="half_DSP.data_in[139] half_DSP.scan_a_in[13]"   output="mac_mult[0].dataa[13]"/>
              <mux name="data_mult0_a_bit14" input="half_DSP.data_in[140] half_DSP.scan_a_in[14]"   output="mac_mult[0].dataa[14]"/>
              <mux name="data_mult0_a_bit15" input="half_DSP.data_in[141] half_DSP.scan_a_in[15]"   output="mac_mult[0].dataa[15]"/>
              <mux name="data_mult0_a_bit16" input="half_DSP.data_in[142] half_DSP.scan_a_in[16]"   output="mac_mult[0].dataa[16]"/>
              <mux name="data_mult0_a_bit17" input="half_DSP.data_in[143] half_DSP.scan_a_in[17]"   output="mac_mult[0].dataa[17]"/>

              <!--<complete name="data_mult1_a" input="half_DSP.data_in[107:90]  mac_mult[0].scanouta" output="mac_mult[1].dataa"/>-->
              <mux name="data_mult1_a_bit0"  input="half_DSP.data_in[90]  mac_mult[0].scanouta[0]"   output="mac_mult[1].dataa[0]"/>
              <mux name="data_mult1_a_bit1"  input="half_DSP.data_in[91]  mac_mult[0].scanouta[1]"   output="mac_mult[1].dataa[1]"/>
              <mux name="data_mult1_a_bit2"  input="half_DSP.data_in[92]  mac_mult[0].scanouta[2]"   output="mac_mult[1].dataa[2]"/>
              <mux name="data_mult1_a_bit3"  input="half_DSP.data_in[93]  mac_mult[0].scanouta[3]"   output="mac_mult[1].dataa[3]"/>
              <mux name="data_mult1_a_bit4"  input="half_DSP.data_in[94]  mac_mult[0].scanouta[4]"   output="mac_mult[1].dataa[4]"/>
              <mux name="data_mult1_a_bit5"  input="half_DSP.data_in[95]  mac_mult[0].scanouta[5]"   output="mac_mult[1].dataa[5]"/>
              <mux name="data_mult1_a_bit6"  input="half_DSP.data_in[96]  mac_mult[0].scanouta[6]"   output="mac_mult[1].dataa[6]"/>
              <mux name="data_mult1_a_bit7"  input="half_DSP.data_in[97]  mac_mult[0].scanouta[7]"   output="mac_mult[1].dataa[7]"/>
              <mux name="data_mult1_a_bit8"  input="half_DSP.data_in[98]  mac_mult[0].scanouta[8]"   output="mac_mult[1].dataa[8]"/>
              <mux name="data_mult1_a_bit9"  input="half_DSP.data_in[99]  mac_mult[0].scanouta[9]"   output="mac_mult[1].dataa[9]"/>
              <mux name="data_mult1_a_bit10" input="half_DSP.data_in[100]  mac_mult[0].scanouta[10]" output="mac_mult[1].dataa[10]"/>
              <mux name="data_mult1_a_bit11" input="half_DSP.data_in[101]  mac_mult[0].scanouta[11]" output="mac_mult[1].dataa[11]"/>
              <mux name="data_mult1_a_bit12" input="half_DSP.data_in[102]  mac_mult[0].scanouta[12]" output="mac_mult[1].dataa[12]"/>
              <mux name="data_mult1_a_bit13" input="half_DSP.data_in[103]  mac_mult[0].scanouta[13]" output="mac_mult[1].dataa[13]"/>
              <mux name="data_mult1_a_bit14" input="half_DSP.data_in[104]  mac_mult[0].scanouta[14]" output="mac_mult[1].dataa[14]"/>
              <mux name="data_mult1_a_bit15" input="half_DSP.data_in[105]  mac_mult[0].scanouta[15]" output="mac_mult[1].dataa[15]"/>
              <mux name="data_mult1_a_bit16" input="half_DSP.data_in[106]  mac_mult[0].scanouta[16]" output="mac_mult[1].dataa[16]"/>
              <mux name="data_mult1_a_bit17" input="half_DSP.data_in[107]  mac_mult[0].scanouta[17]" output="mac_mult[1].dataa[17]"/>

              <!--<complete name="data_mult2_a" input="half_DSP.data_in[71:54]   mac_mult[1].scanouta" output="mac_mult[2].dataa"/>-->
              <mux name="data_mult2_a_bit0"  input="half_DSP.data_in[54]   mac_mult[1].scanouta[0]"  output="mac_mult[2].dataa[0]"/>
              <mux name="data_mult2_a_bit1"  input="half_DSP.data_in[55]   mac_mult[1].scanouta[1]"  output="mac_mult[2].dataa[1]"/>
              <mux name="data_mult2_a_bit2"  input="half_DSP.data_in[56]   mac_mult[1].scanouta[2]"  output="mac_mult[2].dataa[2]"/>
              <mux name="data_mult2_a_bit3"  input="half_DSP.data_in[57]   mac_mult[1].scanouta[3]"  output="mac_mult[2].dataa[3]"/>
              <mux name="data_mult2_a_bit4"  input="half_DSP.data_in[58]   mac_mult[1].scanouta[4]"  output="mac_mult[2].dataa[4]"/>
              <mux name="data_mult2_a_bit5"  input="half_DSP.data_in[59]   mac_mult[1].scanouta[5]"  output="mac_mult[2].dataa[5]"/>
              <mux name="data_mult2_a_bit6"  input="half_DSP.data_in[60]   mac_mult[1].scanouta[6]"  output="mac_mult[2].dataa[6]"/>
              <mux name="data_mult2_a_bit7"  input="half_DSP.data_in[61]   mac_mult[1].scanouta[7]"  output="mac_mult[2].dataa[7]"/>
              <mux name="data_mult2_a_bit8"  input="half_DSP.data_in[62]   mac_mult[1].scanouta[8]"  output="mac_mult[2].dataa[8]"/>
              <mux name="data_mult2_a_bit9"  input="half_DSP.data_in[63]   mac_mult[1].scanouta[9]"  output="mac_mult[2].dataa[9]"/>
              <mux name="data_mult2_a_bit10" input="half_DSP.data_in[64]   mac_mult[1].scanouta[10]" output="mac_mult[2].dataa[10]"/>
              <mux name="data_mult2_a_bit11" input="half_DSP.data_in[65]   mac_mult[1].scanouta[11]" output="mac_mult[2].dataa[11]"/>
              <mux name="data_mult2_a_bit12" input="half_DSP.data_in[66]   mac_mult[1].scanouta[12]" output="mac_mult[2].dataa[12]"/>
              <mux name="data_mult2_a_bit13" input="half_DSP.data_in[67]   mac_mult[1].scanouta[13]" output="mac_mult[2].dataa[13]"/>
              <mux name="data_mult2_a_bit14" input="half_DSP.data_in[68]   mac_mult[1].scanouta[14]" output="mac_mult[2].dataa[14]"/>
              <mux name="data_mult2_a_bit15" input="half_DSP.data_in[69]   mac_mult[1].scanouta[15]" output="mac_mult[2].dataa[15]"/>
              <mux name="data_mult2_a_bit16" input="half_DSP.data_in[70]   mac_mult[1].scanouta[16]" output="mac_mult[2].dataa[16]"/>
              <mux name="data_mult2_a_bit17" input="half_DSP.data_in[71]   mac_mult[1].scanouta[17]" output="mac_mult[2].dataa[17]"/>

              <!--<complete name="data_mult3_a" input="half_DSP.data_in[35:18]   mac_mult[2].scanouta" output="mac_mult[3].dataa"/>-->
              <mux name="data_mult3_a_bit0"  input="half_DSP.data_in[18]   mac_mult[2].scanouta[0]"  output="mac_mult[3].dataa[0]"/>
              <mux name="data_mult3_a_bit1"  input="half_DSP.data_in[19]   mac_mult[2].scanouta[1]"  output="mac_mult[3].dataa[1]"/>
              <mux name="data_mult3_a_bit2"  input="half_DSP.data_in[20]   mac_mult[2].scanouta[2]"  output="mac_mult[3].dataa[2]"/>
              <mux name="data_mult3_a_bit3"  input="half_DSP.data_in[21]   mac_mult[2].scanouta[3]"  output="mac_mult[3].dataa[3]"/>
              <mux name="data_mult3_a_bit4"  input="half_DSP.data_in[22]   mac_mult[2].scanouta[4]"  output="mac_mult[3].dataa[4]"/>
              <mux name="data_mult3_a_bit5"  input="half_DSP.data_in[23]   mac_mult[2].scanouta[5]"  output="mac_mult[3].dataa[5]"/>
              <mux name="data_mult3_a_bit6"  input="half_DSP.data_in[24]   mac_mult[2].scanouta[6]"  output="mac_mult[3].dataa[6]"/>
              <mux name="data_mult3_a_bit7"  input="half_DSP.data_in[25]   mac_mult[2].scanouta[7]"  output="mac_mult[3].dataa[7]"/>
              <mux name="data_mult3_a_bit8"  input="half_DSP.data_in[26]   mac_mult[2].scanouta[8]"  output="mac_mult[3].dataa[8]"/>
              <mux name="data_mult3_a_bit9"  input="half_DSP.data_in[27]   mac_mult[2].scanouta[9]"  output="mac_mult[3].dataa[9]"/>
              <mux name="data_mult3_a_bit10" input="half_DSP.data_in[28]   mac_mult[2].scanouta[10]" output="mac_mult[3].dataa[10]"/>
              <mux name="data_mult3_a_bit11" input="half_DSP.data_in[29]   mac_mult[2].scanouta[11]" output="mac_mult[3].dataa[11]"/>
              <mux name="data_mult3_a_bit12" input="half_DSP.data_in[30]   mac_mult[2].scanouta[12]" output="mac_mult[3].dataa[12]"/>
              <mux name="data_mult3_a_bit13" input="half_DSP.data_in[31]   mac_mult[2].scanouta[13]" output="mac_mult[3].dataa[13]"/>
              <mux name="data_mult3_a_bit14" input="half_DSP.data_in[32]   mac_mult[2].scanouta[14]" output="mac_mult[3].dataa[14]"/>
              <mux name="data_mult3_a_bit15" input="half_DSP.data_in[33]   mac_mult[2].scanouta[15]" output="mac_mult[3].dataa[15]"/>
              <mux name="data_mult3_a_bit16" input="half_DSP.data_in[34]   mac_mult[2].scanouta[16]" output="mac_mult[3].dataa[16]"/>
              <mux name="data_mult3_a_bit17" input="half_DSP.data_in[35]   mac_mult[2].scanouta[17]" output="mac_mult[3].dataa[17]"/>


              <!-- mac_mult Data B Inputs -->
              <!-- NOTE: in the real startixiv the loopback only connects to mac_mult[0], however we must connect it to all the mac_mults to ensure the packer will succeed -->
              <!--<complete name="data_mult0_b" input="half_DSP.data_in[125:108] mac_output.loopback_out" output="mac_mult[0].datab"/>-->
              <mux name="data_mult0_b_bit0"  input="half_DSP.data_in[108] mac_output.loopback_out[0]"  output="mac_mult[0].datab[0]"/>
              <mux name="data_mult0_b_bit1"  input="half_DSP.data_in[109] mac_output.loopback_out[1]"  output="mac_mult[0].datab[1]"/>
              <mux name="data_mult0_b_bit2"  input="half_DSP.data_in[110] mac_output.loopback_out[2]"  output="mac_mult[0].datab[2]"/>
              <mux name="data_mult0_b_bit3"  input="half_DSP.data_in[111] mac_output.loopback_out[3]"  output="mac_mult[0].datab[3]"/>
              <mux name="data_mult0_b_bit4"  input="half_DSP.data_in[112] mac_output.loopback_out[4]"  output="mac_mult[0].datab[4]"/>
              <mux name="data_mult0_b_bit5"  input="half_DSP.data_in[113] mac_output.loopback_out[5]"  output="mac_mult[0].datab[5]"/>
              <mux name="data_mult0_b_bit6"  input="half_DSP.data_in[114] mac_output.loopback_out[6]"  output="mac_mult[0].datab[6]"/>
              <mux name="data_mult0_b_bit7"  input="half_DSP.data_in[115] mac_output.loopback_out[7]"  output="mac_mult[0].datab[7]"/>
              <mux name="data_mult0_b_bit8"  input="half_DSP.data_in[116] mac_output.loopback_out[8]"  output="mac_mult[0].datab[8]"/>
              <mux name="data_mult0_b_bit9"  input="half_DSP.data_in[117] mac_output.loopback_out[9]"  output="mac_mult[0].datab[9]"/>
              <mux name="data_mult0_b_bit10" input="half_DSP.data_in[118] mac_output.loopback_out[10]" output="mac_mult[0].datab[10]"/>
              <mux name="data_mult0_b_bit11" input="half_DSP.data_in[119] mac_output.loopback_out[11]" output="mac_mult[0].datab[11]"/>
              <mux name="data_mult0_b_bit12" input="half_DSP.data_in[120] mac_output.loopback_out[12]" output="mac_mult[0].datab[12]"/>
              <mux name="data_mult0_b_bit13" input="half_DSP.data_in[121] mac_output.loopback_out[13]" output="mac_mult[0].datab[13]"/>
              <mux name="data_mult0_b_bit14" input="half_DSP.data_in[122] mac_output.loopback_out[14]" output="mac_mult[0].datab[14]"/>
              <mux name="data_mult0_b_bit15" input="half_DSP.data_in[123] mac_output.loopback_out[15]" output="mac_mult[0].datab[15]"/>
              <mux name="data_mult0_b_bit16" input="half_DSP.data_in[124] mac_output.loopback_out[16]" output="mac_mult[0].datab[16]"/>
              <mux name="data_mult0_b_bit17" input="half_DSP.data_in[125] mac_output.loopback_out[17]" output="mac_mult[0].datab[17]"/>


              <!--<direct name="data_mult1_b" input="half_DSP.data_in[89:72]"                           output="mac_mult[1].datab"/>-->
              <mux name="data_mult1_b_bit0" input="half_DSP.data_in[72] mac_output.loopback_out[0]"    output="mac_mult[1].datab[0]"/>
              <mux name="data_mult1_b_bit1" input="half_DSP.data_in[73] mac_output.loopback_out[1]"    output="mac_mult[1].datab[1]"/>
              <mux name="data_mult1_b_bit2" input="half_DSP.data_in[74] mac_output.loopback_out[2]"    output="mac_mult[1].datab[2]"/>
              <mux name="data_mult1_b_bit3" input="half_DSP.data_in[75] mac_output.loopback_out[3]"    output="mac_mult[1].datab[3]"/>
              <mux name="data_mult1_b_bit4" input="half_DSP.data_in[76] mac_output.loopback_out[4]"    output="mac_mult[1].datab[4]"/>
              <mux name="data_mult1_b_bit5" input="half_DSP.data_in[77] mac_output.loopback_out[5]"    output="mac_mult[1].datab[5]"/>
              <mux name="data_mult1_b_bit6" input="half_DSP.data_in[78] mac_output.loopback_out[6]"    output="mac_mult[1].datab[6]"/>
              <mux name="data_mult1_b_bit7" input="half_DSP.data_in[79] mac_output.loopback_out[7]"    output="mac_mult[1].datab[7]"/>
              <mux name="data_mult1_b_bit8" input="half_DSP.data_in[80] mac_output.loopback_out[8]"    output="mac_mult[1].datab[8]"/>
              <mux name="data_mult1_b_bit9" input="half_DSP.data_in[81] mac_output.loopback_out[9]"    output="mac_mult[1].datab[9]"/>
              <mux name="data_mult1_b_bit10" input="half_DSP.data_in[82] mac_output.loopback_out[10]"    output="mac_mult[1].datab[10]"/>
              <mux name="data_mult1_b_bit11" input="half_DSP.data_in[83] mac_output.loopback_out[11]"    output="mac_mult[1].datab[11]"/>
              <mux name="data_mult1_b_bit12" input="half_DSP.data_in[84] mac_output.loopback_out[12]"    output="mac_mult[1].datab[12]"/>
              <mux name="data_mult1_b_bit13" input="half_DSP.data_in[85] mac_output.loopback_out[13]"    output="mac_mult[1].datab[13]"/>
              <mux name="data_mult1_b_bit14" input="half_DSP.data_in[86] mac_output.loopback_out[14]"    output="mac_mult[1].datab[14]"/>
              <mux name="data_mult1_b_bit15" input="half_DSP.data_in[87] mac_output.loopback_out[15]"    output="mac_mult[1].datab[15]"/>
              <mux name="data_mult1_b_bit16" input="half_DSP.data_in[88] mac_output.loopback_out[16]"    output="mac_mult[1].datab[16]"/>
              <mux name="data_mult1_b_bit17" input="half_DSP.data_in[89] mac_output.loopback_out[17]"    output="mac_mult[1].datab[17]"/>

              <!--<direct name="data_mult2_b" input="half_DSP.data_in[53:36]"                           output="mac_mult[2].datab"/>-->
              <mux name="data_mult2_b_bit0" input="half_DSP.data_in[36] mac_output.loopback_out[0]"     output="mac_mult[2].datab[0]"/>
              <mux name="data_mult2_b_bit1" input="half_DSP.data_in[37] mac_output.loopback_out[1]"     output="mac_mult[2].datab[1]"/>
              <mux name="data_mult2_b_bit2" input="half_DSP.data_in[38] mac_output.loopback_out[2]"     output="mac_mult[2].datab[2]"/>
              <mux name="data_mult2_b_bit3" input="half_DSP.data_in[39] mac_output.loopback_out[3]"     output="mac_mult[2].datab[3]"/>
              <mux name="data_mult2_b_bit4" input="half_DSP.data_in[40] mac_output.loopback_out[4]"     output="mac_mult[2].datab[4]"/>
              <mux name="data_mult2_b_bit5" input="half_DSP.data_in[41] mac_output.loopback_out[5]"     output="mac_mult[2].datab[5]"/>
              <mux name="data_mult2_b_bit6" input="half_DSP.data_in[42] mac_output.loopback_out[6]"     output="mac_mult[2].datab[6]"/>
              <mux name="data_mult2_b_bit7" input="half_DSP.data_in[43] mac_output.loopback_out[7]"     output="mac_mult[2].datab[7]"/>
              <mux name="data_mult2_b_bit8" input="half_DSP.data_in[44] mac_output.loopback_out[8]"     output="mac_mult[2].datab[8]"/>
              <mux name="data_mult2_b_bit9" input="half_DSP.data_in[45] mac_output.loopback_out[9]"     output="mac_mult[2].datab[9]"/>
              <mux name="data_mult2_b_bit10" input="half_DSP.data_in[46] mac_output.loopback_out[10]"     output="mac_mult[2].datab[10]"/>
              <mux name="data_mult2_b_bit11" input="half_DSP.data_in[47] mac_output.loopback_out[11]"     output="mac_mult[2].datab[11]"/>
              <mux name="data_mult2_b_bit12" input="half_DSP.data_in[48] mac_output.loopback_out[12]"     output="mac_mult[2].datab[12]"/>
              <mux name="data_mult2_b_bit13" input="half_DSP.data_in[49] mac_output.loopback_out[13]"     output="mac_mult[2].datab[13]"/>
              <mux name="data_mult2_b_bit14" input="half_DSP.data_in[50] mac_output.loopback_out[14]"     output="mac_mult[2].datab[14]"/>
              <mux name="data_mult2_b_bit15" input="half_DSP.data_in[51] mac_output.loopback_out[15]"     output="mac_mult[2].datab[15]"/>
              <mux name="data_mult2_b_bit16" input="half_DSP.data_in[52] mac_output.loopback_out[16]"     output="mac_mult[2].datab[16]"/>
              <mux name="data_mult2_b_bit17" input="half_DSP.data_in[53] mac_output.loopback_out[17]"     output="mac_mult[2].datab[17]"/>

              <!--<direct name="data_mult3_b" input="half_DSP.data_in[17:0]"                            output="mac_mult[3].datab"/>-->
              <mux name="data_mult3_b_bit0" input="half_DSP.data_in[0] mac_output.loopback_out[0]"      output="mac_mult[3].datab[0]"/>
              <mux name="data_mult3_b_bit1" input="half_DSP.data_in[1] mac_output.loopback_out[1]"      output="mac_mult[3].datab[1]"/>
              <mux name="data_mult3_b_bit2" input="half_DSP.data_in[2] mac_output.loopback_out[2]"      output="mac_mult[3].datab[2]"/>
              <mux name="data_mult3_b_bit3" input="half_DSP.data_in[3] mac_output.loopback_out[3]"      output="mac_mult[3].datab[3]"/>
              <mux name="data_mult3_b_bit4" input="half_DSP.data_in[4] mac_output.loopback_out[4]"      output="mac_mult[3].datab[4]"/>
              <mux name="data_mult3_b_bit5" input="half_DSP.data_in[5] mac_output.loopback_out[5]"      output="mac_mult[3].datab[5]"/>
              <mux name="data_mult3_b_bit6" input="half_DSP.data_in[6] mac_output.loopback_out[6]"      output="mac_mult[3].datab[6]"/>
              <mux name="data_mult3_b_bit7" input="half_DSP.data_in[7] mac_output.loopback_out[7]"      output="mac_mult[3].datab[7]"/>
              <mux name="data_mult3_b_bit8" input="half_DSP.data_in[8] mac_output.loopback_out[8]"      output="mac_mult[3].datab[8]"/>
              <mux name="data_mult3_b_bit9" input="half_DSP.data_in[9] mac_output.loopback_out[9]"      output="mac_mult[3].datab[9]"/>
              <mux name="data_mult3_b_bit10" input="half_DSP.data_in[10] mac_output.loopback_out[10]"      output="mac_mult[3].datab[10]"/>
              <mux name="data_mult3_b_bit11" input="half_DSP.data_in[11] mac_output.loopback_out[11]"      output="mac_mult[3].datab[11]"/>
              <mux name="data_mult3_b_bit12" input="half_DSP.data_in[12] mac_output.loopback_out[12]"      output="mac_mult[3].datab[12]"/>
              <mux name="data_mult3_b_bit13" input="half_DSP.data_in[13] mac_output.loopback_out[13]"      output="mac_mult[3].datab[13]"/>
              <mux name="data_mult3_b_bit14" input="half_DSP.data_in[14] mac_output.loopback_out[14]"      output="mac_mult[3].datab[14]"/>
              <mux name="data_mult3_b_bit15" input="half_DSP.data_in[15] mac_output.loopback_out[15]"      output="mac_mult[3].datab[15]"/>
              <mux name="data_mult3_b_bit16" input="half_DSP.data_in[16] mac_output.loopback_out[16]"      output="mac_mult[3].datab[16]"/>
              <mux name="data_mult3_b_bit17" input="half_DSP.data_in[17] mac_output.loopback_out[17]"      output="mac_mult[3].datab[17]"/>

              <!-- Scan out -->
              <direct name="half_DSP_scan_a_out" input="mac_mult[3].scanouta" output="half_DSP.scan_a_out"/>

              <!-- mac_output Data Inputs -->

              <!-- NOTE: this does not exist in the actual stratixiv, but is required to pack successfully: it allows mac_output acess to signals from general routing -->
              <direct name="data_mac_output_in" input="half_DSP.data_in" output="mac_output.data_in"/>

              <!-- MAC_OUTPUT Data In -->
              <!--<complete name="data_mac_mult_out_to_mac_output_in" input="mac_mult[3:0].dataout" output="mac_output.data_in"/>-->
              <direct name="data_mac_mult0_out_to_mac_output_in" input="mac_mult[0].dataout" output="mac_output.data_in[35:0]"/>
              <direct name="data_mac_mult1_out_to_mac_output_in" input="mac_mult[1].dataout" output="mac_output.data_in[71:36]"/>
              <direct name="data_mac_mult2_out_to_mac_output_in" input="mac_mult[2].dataout" output="mac_output.data_in[107:72]"/>
              <direct name="data_mac_mult3_out_to_mac_output_in" input="mac_mult[3].dataout" output="mac_output.data_in[143:108]"/>


              <!-- mac_mult control in -->
              <!--<complete name="mac_control_in_0" input="half_DSP.control_in[0]"     output="mac_mult[3:0].signa"/>-->
              <direct name="mac_control_in_0_mult0" input="half_DSP.control_in[0]"     output="mac_mult[0].signa"/>
              <direct name="mac_control_in_0_mult1" input="half_DSP.control_in[0]"     output="mac_mult[1].signa"/>
              <direct name="mac_control_in_0_mult2" input="half_DSP.control_in[0]"     output="mac_mult[2].signa"/>
              <direct name="mac_control_in_0_mult3" input="half_DSP.control_in[0]"     output="mac_mult[3].signa"/>

              <!--<complete name="mac_control_in_1" input="half_DSP.control_in[1]"     output="mac_mult[3:0].signb"/>-->
              <direct name="mac_control_in_1_mult0" input="half_DSP.control_in[1]"     output="mac_mult[0].signb"/>
              <direct name="mac_control_in_1_mult1" input="half_DSP.control_in[1]"     output="mac_mult[1].signb"/>
              <direct name="mac_control_in_1_mult2" input="half_DSP.control_in[1]"     output="mac_mult[2].signb"/>
              <direct name="mac_control_in_1_mult3" input="half_DSP.control_in[1]"     output="mac_mult[3].signb"/>

              <!--<complete name="mac_control_in_4" input="half_DSP.control_in[11]"    output="mac_mult[3:0].devclrn"/>-->
              <direct name="mac_control_in_4_mult0" input="half_DSP.control_in[11]"    output="mac_mult[0].devclrn"/>
              <direct name="mac_control_in_4_mult1" input="half_DSP.control_in[11]"    output="mac_mult[1].devclrn"/>
              <direct name="mac_control_in_4_mult2" input="half_DSP.control_in[11]"    output="mac_mult[2].devclrn"/>
              <direct name="mac_control_in_4_mult3" input="half_DSP.control_in[11]"    output="mac_mult[3].devclrn"/>

              <!--<complete name="mac_control_in_5" input="half_DSP.control_in[12]"    output="mac_mult[3:0].devpor"/>-->
              <direct name="mac_control_in_5_mult0" input="half_DSP.control_in[12]"    output="mac_mult[0].devpor"/>
              <direct name="mac_control_in_5_mult1" input="half_DSP.control_in[12]"    output="mac_mult[1].devpor"/>
              <direct name="mac_control_in_5_mult2" input="half_DSP.control_in[12]"    output="mac_mult[2].devpor"/>
              <direct name="mac_control_in_5_mult3" input="half_DSP.control_in[12]"    output="mac_mult[3].devpor"/>

              <!--<complete name="mac_control_in_2" input="half_DSP.control_in[16:13]" output="mac_mult[3:0].aclr"/>-->
              <direct name="mac_control_in_2_mult0" input="half_DSP.control_in[16:13]" output="mac_mult[0].aclr"/>
              <direct name="mac_control_in_2_mult1" input="half_DSP.control_in[16:13]" output="mac_mult[1].aclr"/>
              <direct name="mac_control_in_2_mult2" input="half_DSP.control_in[16:13]" output="mac_mult[2].aclr"/>
              <direct name="mac_control_in_2_mult3" input="half_DSP.control_in[16:13]" output="mac_mult[3].aclr"/>

              <!--<complete name="mac_control_in_3" input="half_DSP.control_in[20:17]" output="mac_mult[3:0].ena"/>-->
              <direct name="mac_control_in_3_mult0" input="half_DSP.control_in[20:17]" output="mac_mult[0].ena"/>
              <direct name="mac_control_in_3_mult1" input="half_DSP.control_in[20:17]" output="mac_mult[1].ena"/>
              <direct name="mac_control_in_3_mult2" input="half_DSP.control_in[20:17]" output="mac_mult[2].ena"/>
              <direct name="mac_control_in_3_mult3" input="half_DSP.control_in[20:17]" output="mac_mult[3].ena"/>


              <!-- Clocks -->
              <!--<complete name="clock_c1" input="half_DSP.clk" output="mac_mult[3:0].clk"/>-->
              <direct name="clock_c1_mult0" input="half_DSP.clk" output="mac_mult[0].clk"/>
              <direct name="clock_c1_mult1" input="half_DSP.clk" output="mac_mult[1].clk"/>
              <direct name="clock_c1_mult2" input="half_DSP.clk" output="mac_mult[2].clk"/>
              <direct name="clock_c1_mult3" input="half_DSP.clk" output="mac_mult[3].clk"/>
              <direct name="clock_c2_output" input="half_DSP.clk" output="mac_output.clk"/>


              <!-- OUTPUT SIGNALS -->

              <!-- mac_out data outputs -->
              <direct name="out_c3" input="mac_output.data_out" output="half_DSP.data_out"/>

              <!-- Signal Outputs -->
              <direct name="signal_output" input="mac_output.signal_out" output="half_DSP.signal_out"/>

              <!-- Arithmetic Chain -->
              <direct name="chain_in" input="half_DSP.chain_in" output="mac_output.chain_in"/>

              <!-- Chain out is the lower 44 bits of the data output -->
              <direct name="chain_out" input="mac_output.data_out[43:0]" output="half_DSP.chain_out"/>

              <!-- mac_out control in -->
              <direct name="mac_out_control_in" input="half_DSP.control_in" output="mac_output.control_in"/>

              <!-- mac_mult data outputs -->
              <!-- NOTE: this does not exist in the actual stratixiv, but is required to pack successfully: it allows mac_mults access to signals from general routing -->
              <complete name="out_c2" input="mac_mult[3:0].dataout" output="half_DSP.data_out"/>
            </interconnect>
          </mode> <!-- half_DSP_normal -->
        </pb_type> <!-- half_DSP -->
        <interconnect>
          <!-- DSP-half_DSP interconnect -->

          <!-- INPUT SIGNALS -->
          <!-- Data Inputs, split betweent the two halves of the DSP block -->
          <direct input="DSP.data_in[287:144]" name="data_in_top_bot" output="half_DSP[1].data_in"/>
          <direct input="DSP.data_in[143:0]" name="data_in_top_bot" output="half_DSP[0].data_in"/>

          <!-- Arithmetic chain -->
          <direct name="chain_top" input="DSP.chain_in" output="half_DSP[0].chain_in"/>
          <direct name="chain_mid" input="half_DSP[0].chain_out" output="half_DSP[1].chain_in"/>
          <direct name="chain_bot" input="half_DSP[1].chain_out" output="DSP.chain_out"/>

          <!-- scan_a chain (shift chain) -->
          <direct name="scan_a_top" input="DSP.scan_a_in" output="half_DSP[0].scan_a_in"/>
          <direct name="scan_a_mid" input="half_DSP[0].scan_a_out" output="half_DSP[1].scan_a_in"/>
          <direct name="scan_a_bot" input="half_DSP[1].scan_a_out" output="DSP.scan_a_out"/>

          <!-- Control -->
          <direct name="control_top" input="DSP.control_in" output="half_DSP[0].control_in"/>
          <direct name="control_bot" input="DSP.control_in" output="half_DSP[1].control_in"/>

          <!-- Clock -->
          <direct name="clk_top" input="DSP.clk" output="half_DSP[0].clk"/>
          <direct name="clk_bot" input="DSP.clk" output="half_DSP[1].clk"/>


          <!-- OUTPUT SIGNALS -->
          <!-- Data Outputs, split betweent the two halves of the DSP block -->
          <direct name="data_out_top" input="half_DSP[0].data_out" output="DSP.data_out_top"/>
          <direct name="data_out_bot" input="half_DSP[1].data_out" output="DSP.data_out_bot"/>

          <!-- Signal/Control Outputs -->
          <direct name="signal_out_top" input="half_DSP[0].signal_out" output="DSP.signal_out[2:0]"/>
          <direct name="signal_out_bot" input="half_DSP[1].signal_out" output="DSP.signal_out[5:3]"/>
        </interconnect>
      </mode> <!-- DSP_normal -->
      <fc default_in_type="frac" default_in_val="0.055" default_out_type="frac" default_out_val="0.100"/>
      <pinlocations pattern="spread"/>
      <gridlocations>
        <loc type="col" start="14" repeat="95" priority="15"/>
      </gridlocations>
    </pb_type> <!-- DSP -->

    <pb_type height="1" name="M9K">
      <input name="clk_in" num_pins="2"/>
      <input name="data_addr_control_in" num_pins="104"/>
      <output name="data_out" num_pins="36"/>
      <output name="control_out" num_pins="3"/>
      <mode name="ram">
        <pb_type name="ram_block_M9K" num_pb="1">
          <input name="control_in" num_pins="28"/>
          <input name="data_b_in" num_pins="18"/>
          <input name="data_a_in" num_pins="36"/>
          <input name="clk_in" num_pins="2"/>
          <input name="addr_a_in" num_pins="13"/>
          <input name="addr_b_in" num_pins="13"/>
          <output name="control_out" num_pins="3"/>
          <output name="data_out" num_pins="36"/>
          <mode name="dual_port_class_size_9K_A1Kx9_B1Kx9_composite_prim_ram_1x(A1Kx9_B1Kx9)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}.port_a_address_width{10}.port_b_address_width{10}" class="memory" name="prim_ram_A1Kx9_B1Kx9" num_pb="1">
              <input name="portadatain" num_pins="9" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="10" port_class="address1"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="10" port_class="address2"/>
              <output name="portbdataout" num_pins="9" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1Kx9_B1Kx9[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1Kx9_B1Kx9[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1Kx9_B1Kx9[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[10]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1Kx9_B1Kx9[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[11]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1Kx9_B1Kx9[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[12]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1Kx9_B1Kx9[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[13]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1Kx9_B1Kx9[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[14]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1Kx9_B1Kx9[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[15]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1Kx9_B1Kx9[0].portbre[0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1Kx9_B1Kx9[0].portawe[0]"/>
              <complete input="ram_block_M9K.control_in[17]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1Kx9_B1Kx9[0].portbaddrstall[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A1Kx9_B1Kx9[0].clk1[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A1Kx9_B1Kx9[0].clk0[0]"/>
              <complete input="prim_ram_A1Kx9_B1Kx9[0].eccstatus[2:0]" name="interconnect_common_ram_block_M9K_control_out" output="ram_block_M9K.control_out[2:0]"/>
              <complete input="ram_block_M9K.addr_a_in[9:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_A1Kx9_B1Kx9[0].portaaddr[9:0]"/>
              <complete input="ram_block_M9K.addr_b_in[9:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_A1Kx9_B1Kx9[0].portbaddr[9:0]"/>
              <direct input="ram_block_M9K.data_a_in[8:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_A1Kx9_B1Kx9[0].portadatain[8:0]"/>
              <direct input="prim_ram_A1Kx9_B1Kx9[0].portbdataout[8:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[8:0]"/>
            </interconnect>
          </mode>
          <mode name="dual_port_class_size_9K_A512x18_B512x18_composite_prim_ram_1x(A512x18_B512x18)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}.port_a_address_width{9}.port_b_address_width{9}" class="memory" name="prim_ram_A512x18_B512x18" num_pb="1">
              <input name="portadatain" num_pins="18" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="9" port_class="address1"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="9" port_class="address2"/>
              <output name="portbdataout" num_pins="18" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A512x18_B512x18[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A512x18_B512x18[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A512x18_B512x18[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[10]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A512x18_B512x18[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[11]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A512x18_B512x18[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[12]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A512x18_B512x18[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[13]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A512x18_B512x18[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[14]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A512x18_B512x18[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[15]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A512x18_B512x18[0].portbre[0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A512x18_B512x18[0].portawe[0]"/>
              <complete input="ram_block_M9K.control_in[17]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A512x18_B512x18[0].portbaddrstall[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A512x18_B512x18[0].clk1[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A512x18_B512x18[0].clk0[0]"/>
              <complete input="prim_ram_A512x18_B512x18[0].eccstatus[2:0]" name="interconnect_common_ram_block_M9K_control_out" output="ram_block_M9K.control_out[2:0]"/>
              <complete input="ram_block_M9K.addr_a_in[8:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_A512x18_B512x18[0].portaaddr[8:0]"/>
              <complete input="ram_block_M9K.addr_b_in[8:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_A512x18_B512x18[0].portbaddr[8:0]"/>
              <direct input="ram_block_M9K.data_a_in[17:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_A512x18_B512x18[0].portadatain[17:0]"/>
              <direct input="prim_ram_A512x18_B512x18[0].portbdataout[17:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[17:0]"/>
            </interconnect>
          </mode>
          <mode name="dual_port_class_size_9K_A256x36_B256x36_composite_prim_ram_1x(A256x36_B256x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}.port_a_address_width{8}.port_b_address_width{8}" class="memory" name="prim_ram_A256x36_B256x36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="8" port_class="address1"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="8" port_class="address2"/>
              <output name="portbdataout" num_pins="36" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A256x36_B256x36[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A256x36_B256x36[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A256x36_B256x36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[10]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A256x36_B256x36[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[11]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A256x36_B256x36[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[12]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A256x36_B256x36[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[13]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A256x36_B256x36[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[14]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A256x36_B256x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[15]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A256x36_B256x36[0].portbre[0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A256x36_B256x36[0].portawe[0]"/>
              <complete input="ram_block_M9K.control_in[17]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A256x36_B256x36[0].portbaddrstall[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A256x36_B256x36[0].clk1[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A256x36_B256x36[0].clk0[0]"/>
              <complete input="prim_ram_A256x36_B256x36[0].eccstatus[2:0]" name="interconnect_common_ram_block_M9K_control_out" output="ram_block_M9K.control_out[2:0]"/>
              <complete input="ram_block_M9K.addr_a_in[7:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_A256x36_B256x36[0].portaaddr[7:0]"/>
              <complete input="ram_block_M9K.addr_b_in[7:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_A256x36_B256x36[0].portbaddr[7:0]"/>
              <direct input="ram_block_M9K.data_a_in[35:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_A256x36_B256x36[0].portadatain[35:0]"/>
              <direct input="prim_ram_A256x36_B256x36[0].portbdataout[35:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[35:0]"/>
            </interconnect>
          </mode>
          <mode name="dual_port_class_size_8K_A8Kx1_B8Kx1_composite_prim_ram_1x(A8Kx1_B8Kx1)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}.port_a_address_width{13}.port_b_address_width{13}" class="memory" name="prim_ram_A8Kx1_B8Kx1" num_pb="1">
              <input name="portadatain" num_pins="1" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="13" port_class="address1"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="13" port_class="address2"/>
              <output name="portbdataout" num_pins="1" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8Kx1_B8Kx1[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8Kx1_B8Kx1[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8Kx1_B8Kx1[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[10]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8Kx1_B8Kx1[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[11]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8Kx1_B8Kx1[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[12]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8Kx1_B8Kx1[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[13]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8Kx1_B8Kx1[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[14]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8Kx1_B8Kx1[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[15]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8Kx1_B8Kx1[0].portbre[0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8Kx1_B8Kx1[0].portawe[0]"/>
              <complete input="ram_block_M9K.control_in[17]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8Kx1_B8Kx1[0].portbaddrstall[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A8Kx1_B8Kx1[0].clk1[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A8Kx1_B8Kx1[0].clk0[0]"/>
              <complete input="prim_ram_A8Kx1_B8Kx1[0].eccstatus[2:0]" name="interconnect_common_ram_block_M9K_control_out" output="ram_block_M9K.control_out[2:0]"/>
              <complete input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_A8Kx1_B8Kx1[0].portaaddr[12:0]"/>
              <complete input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_A8Kx1_B8Kx1[0].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.data_a_in[0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_A8Kx1_B8Kx1[0].portadatain[0]"/>
              <direct input="prim_ram_A8Kx1_B8Kx1[0].portbdataout[0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[0]"/>
            </interconnect>
          </mode>
          <mode name="dual_port_class_size_8K_A4Kx2_B4Kx2_composite_prim_ram_1x(A4Kx2_B4Kx2)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}.port_a_address_width{12}.port_b_address_width{12}" class="memory" name="prim_ram_A4Kx2_B4Kx2" num_pb="1">
              <input name="portadatain" num_pins="2" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="12" port_class="address1"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="12" port_class="address2"/>
              <output name="portbdataout" num_pins="2" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4Kx2_B4Kx2[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4Kx2_B4Kx2[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4Kx2_B4Kx2[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[10]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4Kx2_B4Kx2[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[11]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4Kx2_B4Kx2[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[12]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4Kx2_B4Kx2[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[13]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4Kx2_B4Kx2[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[14]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4Kx2_B4Kx2[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[15]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4Kx2_B4Kx2[0].portbre[0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4Kx2_B4Kx2[0].portawe[0]"/>
              <complete input="ram_block_M9K.control_in[17]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4Kx2_B4Kx2[0].portbaddrstall[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A4Kx2_B4Kx2[0].clk1[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A4Kx2_B4Kx2[0].clk0[0]"/>
              <complete input="prim_ram_A4Kx2_B4Kx2[0].eccstatus[2:0]" name="interconnect_common_ram_block_M9K_control_out" output="ram_block_M9K.control_out[2:0]"/>
              <complete input="ram_block_M9K.addr_a_in[11:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_A4Kx2_B4Kx2[0].portaaddr[11:0]"/>
              <complete input="ram_block_M9K.addr_b_in[11:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_A4Kx2_B4Kx2[0].portbaddr[11:0]"/>
              <direct input="ram_block_M9K.data_a_in[1:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_A4Kx2_B4Kx2[0].portadatain[1:0]"/>
              <direct input="prim_ram_A4Kx2_B4Kx2[0].portbdataout[1:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[1:0]"/>
            </interconnect>
          </mode>
          <mode name="dual_port_class_size_8K_A2Kx4_B2Kx4_composite_prim_ram_1x(A2Kx4_B2Kx4)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}.port_a_address_width{11}.port_b_address_width{11}" class="memory" name="prim_ram_A2Kx4_B2Kx4" num_pb="1">
              <input name="portadatain" num_pins="4" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="11" port_class="address1"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="11" port_class="address2"/>
              <output name="portbdataout" num_pins="4" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2Kx4_B2Kx4[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2Kx4_B2Kx4[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2Kx4_B2Kx4[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[10]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2Kx4_B2Kx4[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[11]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2Kx4_B2Kx4[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[12]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2Kx4_B2Kx4[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[13]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2Kx4_B2Kx4[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[14]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2Kx4_B2Kx4[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[15]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2Kx4_B2Kx4[0].portbre[0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2Kx4_B2Kx4[0].portawe[0]"/>
              <complete input="ram_block_M9K.control_in[17]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2Kx4_B2Kx4[0].portbaddrstall[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A2Kx4_B2Kx4[0].clk1[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A2Kx4_B2Kx4[0].clk0[0]"/>
              <complete input="prim_ram_A2Kx4_B2Kx4[0].eccstatus[2:0]" name="interconnect_common_ram_block_M9K_control_out" output="ram_block_M9K.control_out[2:0]"/>
              <complete input="ram_block_M9K.addr_a_in[10:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_A2Kx4_B2Kx4[0].portaaddr[10:0]"/>
              <complete input="ram_block_M9K.addr_b_in[10:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_A2Kx4_B2Kx4[0].portbaddr[10:0]"/>
              <direct input="ram_block_M9K.data_a_in[3:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_A2Kx4_B2Kx4[0].portadatain[3:0]"/>
              <direct input="prim_ram_A2Kx4_B2Kx4[0].portbdataout[3:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[3:0]"/>
            </interconnect>
          </mode>
          <mode name="dual_port_class_size_4K_A128x36_B128x36_composite_prim_ram_1x(A128x36_B128x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}.port_a_address_width{7}.port_b_address_width{7}" class="memory" name="prim_ram_A128x36_B128x36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="7" port_class="address1"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="7" port_class="address2"/>
              <output name="portbdataout" num_pins="36" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A128x36_B128x36[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A128x36_B128x36[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A128x36_B128x36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[10]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A128x36_B128x36[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[11]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A128x36_B128x36[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[12]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A128x36_B128x36[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[13]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A128x36_B128x36[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[14]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A128x36_B128x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[15]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A128x36_B128x36[0].portbre[0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A128x36_B128x36[0].portawe[0]"/>
              <complete input="ram_block_M9K.control_in[17]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A128x36_B128x36[0].portbaddrstall[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A128x36_B128x36[0].clk1[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A128x36_B128x36[0].clk0[0]"/>
              <complete input="prim_ram_A128x36_B128x36[0].eccstatus[2:0]" name="interconnect_common_ram_block_M9K_control_out" output="ram_block_M9K.control_out[2:0]"/>
              <complete input="ram_block_M9K.addr_a_in[6:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_A128x36_B128x36[0].portaaddr[6:0]"/>
              <complete input="ram_block_M9K.addr_b_in[6:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_A128x36_B128x36[0].portbaddr[6:0]"/>
              <direct input="ram_block_M9K.data_a_in[35:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_A128x36_B128x36[0].portadatain[35:0]"/>
              <direct input="prim_ram_A128x36_B128x36[0].portbdataout[35:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[35:0]"/>
            </interconnect>
          </mode>
          <mode name="dual_port_class_size_2K_A64x36_B64x36_composite_prim_ram_1x(A64x36_B64x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}.port_a_address_width{6}.port_b_address_width{6}" class="memory" name="prim_ram_A64x36_B64x36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="6" port_class="address1"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="6" port_class="address2"/>
              <output name="portbdataout" num_pins="36" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A64x36_B64x36[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A64x36_B64x36[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A64x36_B64x36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[10]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A64x36_B64x36[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[11]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A64x36_B64x36[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[12]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A64x36_B64x36[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[13]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A64x36_B64x36[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[14]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A64x36_B64x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[15]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A64x36_B64x36[0].portbre[0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A64x36_B64x36[0].portawe[0]"/>
              <complete input="ram_block_M9K.control_in[17]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A64x36_B64x36[0].portbaddrstall[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A64x36_B64x36[0].clk1[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A64x36_B64x36[0].clk0[0]"/>
              <complete input="prim_ram_A64x36_B64x36[0].eccstatus[2:0]" name="interconnect_common_ram_block_M9K_control_out" output="ram_block_M9K.control_out[2:0]"/>
              <complete input="ram_block_M9K.addr_a_in[5:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_A64x36_B64x36[0].portaaddr[5:0]"/>
              <complete input="ram_block_M9K.addr_b_in[5:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_A64x36_B64x36[0].portbaddr[5:0]"/>
              <direct input="ram_block_M9K.data_a_in[35:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_A64x36_B64x36[0].portadatain[35:0]"/>
              <direct input="prim_ram_A64x36_B64x36[0].portbdataout[35:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[35:0]"/>
            </interconnect>
          </mode>
          <mode name="dual_port_class_size_1K_A32x36_B32x36_composite_prim_ram_1x(A32x36_B32x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}.port_a_address_width{5}.port_b_address_width{5}" class="memory" name="prim_ram_A32x36_B32x36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="5" port_class="address1"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="5" port_class="address2"/>
              <output name="portbdataout" num_pins="36" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A32x36_B32x36[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A32x36_B32x36[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A32x36_B32x36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[10]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A32x36_B32x36[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[11]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A32x36_B32x36[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[12]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A32x36_B32x36[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[13]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A32x36_B32x36[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[14]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A32x36_B32x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[15]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A32x36_B32x36[0].portbre[0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A32x36_B32x36[0].portawe[0]"/>
              <complete input="ram_block_M9K.control_in[17]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A32x36_B32x36[0].portbaddrstall[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A32x36_B32x36[0].clk1[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A32x36_B32x36[0].clk0[0]"/>
              <complete input="prim_ram_A32x36_B32x36[0].eccstatus[2:0]" name="interconnect_common_ram_block_M9K_control_out" output="ram_block_M9K.control_out[2:0]"/>
              <complete input="ram_block_M9K.addr_a_in[4:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_A32x36_B32x36[0].portaaddr[4:0]"/>
              <complete input="ram_block_M9K.addr_b_in[4:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_A32x36_B32x36[0].portbaddr[4:0]"/>
              <direct input="ram_block_M9K.data_a_in[35:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_A32x36_B32x36[0].portadatain[35:0]"/>
              <direct input="prim_ram_A32x36_B32x36[0].portbdataout[35:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[35:0]"/>
            </interconnect>
          </mode>
          <mode name="dual_port_class_size_576_A16x36_B16x36_composite_prim_ram_1x(A16x36_B16x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}.port_a_address_width{4}.port_b_address_width{4}" class="memory" name="prim_ram_A16x36_B16x36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="4" port_class="address1"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="4" port_class="address2"/>
              <output name="portbdataout" num_pins="36" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A16x36_B16x36[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A16x36_B16x36[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A16x36_B16x36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[10]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A16x36_B16x36[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[11]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A16x36_B16x36[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[12]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A16x36_B16x36[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[13]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A16x36_B16x36[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[14]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A16x36_B16x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[15]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A16x36_B16x36[0].portbre[0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A16x36_B16x36[0].portawe[0]"/>
              <complete input="ram_block_M9K.control_in[17]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A16x36_B16x36[0].portbaddrstall[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A16x36_B16x36[0].clk1[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A16x36_B16x36[0].clk0[0]"/>
              <complete input="prim_ram_A16x36_B16x36[0].eccstatus[2:0]" name="interconnect_common_ram_block_M9K_control_out" output="ram_block_M9K.control_out[2:0]"/>
              <complete input="ram_block_M9K.addr_a_in[3:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_A16x36_B16x36[0].portaaddr[3:0]"/>
              <complete input="ram_block_M9K.addr_b_in[3:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_A16x36_B16x36[0].portbaddr[3:0]"/>
              <direct input="ram_block_M9K.data_a_in[35:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_A16x36_B16x36[0].portadatain[35:0]"/>
              <direct input="prim_ram_A16x36_B16x36[0].portbdataout[35:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[35:0]"/>
            </interconnect>
          </mode>
          <mode name="dual_port_class_size_288_A8x36_B8x36_composite_prim_ram_1x(A8x36_B8x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}.port_a_address_width{3}.port_b_address_width{3}" class="memory" name="prim_ram_A8x36_B8x36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="3" port_class="address1"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="3" port_class="address2"/>
              <output name="portbdataout" num_pins="36" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8x36_B8x36[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8x36_B8x36[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8x36_B8x36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[10]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8x36_B8x36[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[11]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8x36_B8x36[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[12]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8x36_B8x36[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[13]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8x36_B8x36[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[14]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8x36_B8x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[15]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8x36_B8x36[0].portbre[0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8x36_B8x36[0].portawe[0]"/>
              <complete input="ram_block_M9K.control_in[17]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8x36_B8x36[0].portbaddrstall[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A8x36_B8x36[0].clk1[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A8x36_B8x36[0].clk0[0]"/>
              <complete input="prim_ram_A8x36_B8x36[0].eccstatus[2:0]" name="interconnect_common_ram_block_M9K_control_out" output="ram_block_M9K.control_out[2:0]"/>
              <complete input="ram_block_M9K.addr_a_in[2:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_A8x36_B8x36[0].portaaddr[2:0]"/>
              <complete input="ram_block_M9K.addr_b_in[2:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_A8x36_B8x36[0].portbaddr[2:0]"/>
              <direct input="ram_block_M9K.data_a_in[35:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_A8x36_B8x36[0].portadatain[35:0]"/>
              <direct input="prim_ram_A8x36_B8x36[0].portbdataout[35:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[35:0]"/>
            </interconnect>
          </mode>
          <mode name="dual_port_class_size_144_A4x36_B4x36_composite_prim_ram_1x(A4x36_B4x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}.port_a_address_width{2}.port_b_address_width{2}" class="memory" name="prim_ram_A4x36_B4x36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="2" port_class="address1"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="2" port_class="address2"/>
              <output name="portbdataout" num_pins="36" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4x36_B4x36[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4x36_B4x36[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4x36_B4x36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[10]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4x36_B4x36[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[11]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4x36_B4x36[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[12]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4x36_B4x36[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[13]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4x36_B4x36[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[14]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4x36_B4x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[15]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4x36_B4x36[0].portbre[0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4x36_B4x36[0].portawe[0]"/>
              <complete input="ram_block_M9K.control_in[17]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4x36_B4x36[0].portbaddrstall[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A4x36_B4x36[0].clk1[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A4x36_B4x36[0].clk0[0]"/>
              <complete input="prim_ram_A4x36_B4x36[0].eccstatus[2:0]" name="interconnect_common_ram_block_M9K_control_out" output="ram_block_M9K.control_out[2:0]"/>
              <complete input="ram_block_M9K.addr_a_in[1:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_A4x36_B4x36[0].portaaddr[1:0]"/>
              <complete input="ram_block_M9K.addr_b_in[1:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_A4x36_B4x36[0].portbaddr[1:0]"/>
              <direct input="ram_block_M9K.data_a_in[35:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_A4x36_B4x36[0].portadatain[35:0]"/>
              <direct input="prim_ram_A4x36_B4x36[0].portbdataout[35:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[35:0]"/>
            </interconnect>
          </mode>
          <mode name="dual_port_class_size_72_A2x36_B2x36_composite_prim_ram_1x(A2x36_B2x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}.port_a_address_width{1}.port_b_address_width{1}" class="memory" name="prim_ram_A2x36_B2x36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="1" port_class="address1"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="1" port_class="address2"/>
              <output name="portbdataout" num_pins="36" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2x36_B2x36[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2x36_B2x36[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2x36_B2x36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[10]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2x36_B2x36[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[11]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2x36_B2x36[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[12]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2x36_B2x36[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[13]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2x36_B2x36[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[14]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2x36_B2x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[15]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2x36_B2x36[0].portbre[0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2x36_B2x36[0].portawe[0]"/>
              <complete input="ram_block_M9K.control_in[17]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2x36_B2x36[0].portbaddrstall[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A2x36_B2x36[0].clk1[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A2x36_B2x36[0].clk0[0]"/>
              <complete input="prim_ram_A2x36_B2x36[0].eccstatus[2:0]" name="interconnect_common_ram_block_M9K_control_out" output="ram_block_M9K.control_out[2:0]"/>
              <complete input="ram_block_M9K.addr_a_in[0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_A2x36_B2x36[0].portaaddr[0]"/>
              <complete input="ram_block_M9K.addr_b_in[0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_A2x36_B2x36[0].portbaddr[0]"/>
              <direct input="ram_block_M9K.data_a_in[35:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_A2x36_B2x36[0].portadatain[35:0]"/>
              <direct input="prim_ram_A2x36_B2x36[0].portbdataout[35:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[35:0]"/>
            </interconnect>
          </mode>
          <mode name="dual_port_class_size_36_A1x36_B1x36_composite_prim_ram_1x(A1x36_B1x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}.port_a_address_width{0}.port_b_address_width{0}" class="memory" name="prim_ram_A1x36_B1x36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="1" port_class="address1"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="1" port_class="address2"/>
              <output name="portbdataout" num_pins="36" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1x36_B1x36[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1x36_B1x36[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1x36_B1x36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[10]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1x36_B1x36[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[11]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1x36_B1x36[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[12]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1x36_B1x36[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[13]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1x36_B1x36[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[14]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1x36_B1x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[15]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1x36_B1x36[0].portbre[0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1x36_B1x36[0].portawe[0]"/>
              <complete input="ram_block_M9K.control_in[17]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1x36_B1x36[0].portbaddrstall[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A1x36_B1x36[0].clk1[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A1x36_B1x36[0].clk0[0]"/>
              <complete input="prim_ram_A1x36_B1x36[0].eccstatus[2:0]" name="interconnect_common_ram_block_M9K_control_out" output="ram_block_M9K.control_out[2:0]"/>
              <complete input="ram_block_M9K.addr_a_in[0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_A1x36_B1x36[0].portaaddr[0]"/>
              <complete input="ram_block_M9K.addr_b_in[0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_A1x36_B1x36[0].portbaddr[0]"/>
              <direct input="ram_block_M9K.data_a_in[35:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_A1x36_B1x36[0].portadatain[35:0]"/>
              <direct input="prim_ram_A1x36_B1x36[0].portbdataout[35:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[35:0]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_class_size_9K_A1Kx9_B1Kx9_composite_prim_ram_1x(A1Kx9_B1Kx9)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{10}.port_b_address_width{10}" class="memory" name="prim_ram_A1Kx9_B1Kx9" num_pb="1">
              <input name="portadatain" num_pins="9" port_class="data_in1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="10" port_class="address1"/>
              <input name="portbaddr" num_pins="10" port_class="address2"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1" port_class="write_en2"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbdatain" num_pins="9" port_class="data_in2"/>
              <output name="portadataout" num_pins="9" port_class="data_out1"/>
              <output name="portbdataout" num_pins="9" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1Kx9_B1Kx9[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1Kx9_B1Kx9[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1Kx9_B1Kx9[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1Kx9_B1Kx9[0].portbre[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1Kx9_B1Kx9[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1Kx9_B1Kx9[0].portbbyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[13]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1Kx9_B1Kx9[0].portbwe[0]"/>
              <complete input="ram_block_M9K.control_in[14]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1Kx9_B1Kx9[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[15]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1Kx9_B1Kx9[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1Kx9_B1Kx9[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[17]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1Kx9_B1Kx9[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[18]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1Kx9_B1Kx9[0].portbaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1Kx9_B1Kx9[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[27]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1Kx9_B1Kx9[0].portawe[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A1Kx9_B1Kx9[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A1Kx9_B1Kx9[0].clk1[0]"/>
              <complete input="prim_ram_A1Kx9_B1Kx9[0].eccstatus[2:0]" name="interconnect_common_ram_block_M9K_control_out" output="ram_block_M9K.control_out[2:0]"/>
              <complete input="ram_block_M9K.addr_a_in[9:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_A1Kx9_B1Kx9[0].portaaddr[9:0]"/>
              <complete input="ram_block_M9K.addr_b_in[9:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_A1Kx9_B1Kx9[0].portbaddr[9:0]"/>
              <direct input="ram_block_M9K.data_b_in[8:0]" name="interconnect_split_ram_block_M9K_data_b_in" output="prim_ram_A1Kx9_B1Kx9[0].portbdatain[8:0]"/>
              <direct input="ram_block_M9K.data_a_in[8:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_A1Kx9_B1Kx9[0].portadatain[8:0]"/>
              <direct input="prim_ram_A1Kx9_B1Kx9[0].portadataout[8:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[8:0]"/>
              <direct input="prim_ram_A1Kx9_B1Kx9[0].portbdataout[8:0]" name="interconnect_concat_ram_block_M9K_data_out_2" output="ram_block_M9K.data_out[17:9]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_class_size_9K_A512x18_B512x18_composite_prim_ram_1x(A512x18_B512x18)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{9}.port_b_address_width{9}" class="memory" name="prim_ram_A512x18_B512x18" num_pb="1">
              <input name="portadatain" num_pins="18" port_class="data_in1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="9" port_class="address1"/>
              <input name="portbaddr" num_pins="9" port_class="address2"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1" port_class="write_en2"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbdatain" num_pins="18" port_class="data_in2"/>
              <output name="portadataout" num_pins="18" port_class="data_out1"/>
              <output name="portbdataout" num_pins="18" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A512x18_B512x18[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A512x18_B512x18[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A512x18_B512x18[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A512x18_B512x18[0].portbre[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A512x18_B512x18[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A512x18_B512x18[0].portbbyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[13]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A512x18_B512x18[0].portbwe[0]"/>
              <complete input="ram_block_M9K.control_in[14]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A512x18_B512x18[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[15]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A512x18_B512x18[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A512x18_B512x18[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[17]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A512x18_B512x18[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[18]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A512x18_B512x18[0].portbaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A512x18_B512x18[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[27]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A512x18_B512x18[0].portawe[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A512x18_B512x18[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A512x18_B512x18[0].clk1[0]"/>
              <complete input="prim_ram_A512x18_B512x18[0].eccstatus[2:0]" name="interconnect_common_ram_block_M9K_control_out" output="ram_block_M9K.control_out[2:0]"/>
              <complete input="ram_block_M9K.addr_a_in[8:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_A512x18_B512x18[0].portaaddr[8:0]"/>
              <complete input="ram_block_M9K.addr_b_in[8:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_A512x18_B512x18[0].portbaddr[8:0]"/>
              <direct input="ram_block_M9K.data_b_in[17:0]" name="interconnect_split_ram_block_M9K_data_b_in" output="prim_ram_A512x18_B512x18[0].portbdatain[17:0]"/>
              <direct input="ram_block_M9K.data_a_in[17:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_A512x18_B512x18[0].portadatain[17:0]"/>
              <direct input="prim_ram_A512x18_B512x18[0].portadataout[17:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[17:0]"/>
              <direct input="prim_ram_A512x18_B512x18[0].portbdataout[17:0]" name="interconnect_concat_ram_block_M9K_data_out_2" output="ram_block_M9K.data_out[35:18]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_class_size_8K_A8Kx1_B8Kx1_composite_prim_ram_1x(A8Kx1_B8Kx1)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{13}.port_b_address_width{13}" class="memory" name="prim_ram_A8Kx1_B8Kx1" num_pb="1">
              <input name="portadatain" num_pins="1" port_class="data_in1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="13" port_class="address1"/>
              <input name="portbaddr" num_pins="13" port_class="address2"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1" port_class="write_en2"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbdatain" num_pins="1" port_class="data_in2"/>
              <output name="portadataout" num_pins="1" port_class="data_out1"/>
              <output name="portbdataout" num_pins="1" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8Kx1_B8Kx1[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8Kx1_B8Kx1[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8Kx1_B8Kx1[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8Kx1_B8Kx1[0].portbre[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8Kx1_B8Kx1[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8Kx1_B8Kx1[0].portbbyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[13]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8Kx1_B8Kx1[0].portbwe[0]"/>
              <complete input="ram_block_M9K.control_in[14]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8Kx1_B8Kx1[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[15]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8Kx1_B8Kx1[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8Kx1_B8Kx1[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[17]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8Kx1_B8Kx1[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[18]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8Kx1_B8Kx1[0].portbaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8Kx1_B8Kx1[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[27]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8Kx1_B8Kx1[0].portawe[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A8Kx1_B8Kx1[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A8Kx1_B8Kx1[0].clk1[0]"/>
              <complete input="prim_ram_A8Kx1_B8Kx1[0].eccstatus[2:0]" name="interconnect_common_ram_block_M9K_control_out" output="ram_block_M9K.control_out[2:0]"/>
              <complete input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_A8Kx1_B8Kx1[0].portaaddr[12:0]"/>
              <complete input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_A8Kx1_B8Kx1[0].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.data_b_in[0]" name="interconnect_split_ram_block_M9K_data_b_in" output="prim_ram_A8Kx1_B8Kx1[0].portbdatain[0]"/>
              <direct input="ram_block_M9K.data_a_in[0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_A8Kx1_B8Kx1[0].portadatain[0]"/>
              <direct input="prim_ram_A8Kx1_B8Kx1[0].portadataout[0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[0]"/>
              <direct input="prim_ram_A8Kx1_B8Kx1[0].portbdataout[0]" name="interconnect_concat_ram_block_M9K_data_out_2" output="ram_block_M9K.data_out[1]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_class_size_8K_A4Kx2_B4Kx2_composite_prim_ram_1x(A4Kx2_B4Kx2)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{12}.port_b_address_width{12}" class="memory" name="prim_ram_A4Kx2_B4Kx2" num_pb="1">
              <input name="portadatain" num_pins="2" port_class="data_in1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="12" port_class="address1"/>
              <input name="portbaddr" num_pins="12" port_class="address2"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1" port_class="write_en2"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbdatain" num_pins="2" port_class="data_in2"/>
              <output name="portadataout" num_pins="2" port_class="data_out1"/>
              <output name="portbdataout" num_pins="2" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4Kx2_B4Kx2[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4Kx2_B4Kx2[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4Kx2_B4Kx2[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4Kx2_B4Kx2[0].portbre[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4Kx2_B4Kx2[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4Kx2_B4Kx2[0].portbbyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[13]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4Kx2_B4Kx2[0].portbwe[0]"/>
              <complete input="ram_block_M9K.control_in[14]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4Kx2_B4Kx2[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[15]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4Kx2_B4Kx2[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4Kx2_B4Kx2[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[17]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4Kx2_B4Kx2[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[18]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4Kx2_B4Kx2[0].portbaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4Kx2_B4Kx2[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[27]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4Kx2_B4Kx2[0].portawe[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A4Kx2_B4Kx2[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A4Kx2_B4Kx2[0].clk1[0]"/>
              <complete input="prim_ram_A4Kx2_B4Kx2[0].eccstatus[2:0]" name="interconnect_common_ram_block_M9K_control_out" output="ram_block_M9K.control_out[2:0]"/>
              <complete input="ram_block_M9K.addr_a_in[11:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_A4Kx2_B4Kx2[0].portaaddr[11:0]"/>
              <complete input="ram_block_M9K.addr_b_in[11:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_A4Kx2_B4Kx2[0].portbaddr[11:0]"/>
              <direct input="ram_block_M9K.data_b_in[1:0]" name="interconnect_split_ram_block_M9K_data_b_in" output="prim_ram_A4Kx2_B4Kx2[0].portbdatain[1:0]"/>
              <direct input="ram_block_M9K.data_a_in[1:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_A4Kx2_B4Kx2[0].portadatain[1:0]"/>
              <direct input="prim_ram_A4Kx2_B4Kx2[0].portadataout[1:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[1:0]"/>
              <direct input="prim_ram_A4Kx2_B4Kx2[0].portbdataout[1:0]" name="interconnect_concat_ram_block_M9K_data_out_2" output="ram_block_M9K.data_out[3:2]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_class_size_8K_A2Kx4_B2Kx4_composite_prim_ram_1x(A2Kx4_B2Kx4)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{11}.port_b_address_width{11}" class="memory" name="prim_ram_A2Kx4_B2Kx4" num_pb="1">
              <input name="portadatain" num_pins="4" port_class="data_in1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="11" port_class="address1"/>
              <input name="portbaddr" num_pins="11" port_class="address2"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1" port_class="write_en2"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbdatain" num_pins="4" port_class="data_in2"/>
              <output name="portadataout" num_pins="4" port_class="data_out1"/>
              <output name="portbdataout" num_pins="4" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2Kx4_B2Kx4[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2Kx4_B2Kx4[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2Kx4_B2Kx4[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2Kx4_B2Kx4[0].portbre[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2Kx4_B2Kx4[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2Kx4_B2Kx4[0].portbbyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[13]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2Kx4_B2Kx4[0].portbwe[0]"/>
              <complete input="ram_block_M9K.control_in[14]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2Kx4_B2Kx4[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[15]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2Kx4_B2Kx4[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2Kx4_B2Kx4[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[17]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2Kx4_B2Kx4[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[18]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2Kx4_B2Kx4[0].portbaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2Kx4_B2Kx4[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[27]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2Kx4_B2Kx4[0].portawe[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A2Kx4_B2Kx4[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A2Kx4_B2Kx4[0].clk1[0]"/>
              <complete input="prim_ram_A2Kx4_B2Kx4[0].eccstatus[2:0]" name="interconnect_common_ram_block_M9K_control_out" output="ram_block_M9K.control_out[2:0]"/>
              <complete input="ram_block_M9K.addr_a_in[10:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_A2Kx4_B2Kx4[0].portaaddr[10:0]"/>
              <complete input="ram_block_M9K.addr_b_in[10:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_A2Kx4_B2Kx4[0].portbaddr[10:0]"/>
              <direct input="ram_block_M9K.data_b_in[3:0]" name="interconnect_split_ram_block_M9K_data_b_in" output="prim_ram_A2Kx4_B2Kx4[0].portbdatain[3:0]"/>
              <direct input="ram_block_M9K.data_a_in[3:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_A2Kx4_B2Kx4[0].portadatain[3:0]"/>
              <direct input="prim_ram_A2Kx4_B2Kx4[0].portadataout[3:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[3:0]"/>
              <direct input="prim_ram_A2Kx4_B2Kx4[0].portbdataout[3:0]" name="interconnect_concat_ram_block_M9K_data_out_2" output="ram_block_M9K.data_out[7:4]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_class_size_4K_A256x18_B256x18_composite_prim_ram_1x(A256x18_B256x18)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{8}.port_b_address_width{8}" class="memory" name="prim_ram_A256x18_B256x18" num_pb="1">
              <input name="portadatain" num_pins="18" port_class="data_in1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="8" port_class="address1"/>
              <input name="portbaddr" num_pins="8" port_class="address2"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1" port_class="write_en2"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbdatain" num_pins="18" port_class="data_in2"/>
              <output name="portadataout" num_pins="18" port_class="data_out1"/>
              <output name="portbdataout" num_pins="18" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A256x18_B256x18[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A256x18_B256x18[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A256x18_B256x18[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A256x18_B256x18[0].portbre[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A256x18_B256x18[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A256x18_B256x18[0].portbbyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[13]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A256x18_B256x18[0].portbwe[0]"/>
              <complete input="ram_block_M9K.control_in[14]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A256x18_B256x18[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[15]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A256x18_B256x18[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A256x18_B256x18[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[17]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A256x18_B256x18[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[18]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A256x18_B256x18[0].portbaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A256x18_B256x18[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[27]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A256x18_B256x18[0].portawe[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A256x18_B256x18[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A256x18_B256x18[0].clk1[0]"/>
              <complete input="prim_ram_A256x18_B256x18[0].eccstatus[2:0]" name="interconnect_common_ram_block_M9K_control_out" output="ram_block_M9K.control_out[2:0]"/>
              <complete input="ram_block_M9K.addr_a_in[7:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_A256x18_B256x18[0].portaaddr[7:0]"/>
              <complete input="ram_block_M9K.addr_b_in[7:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_A256x18_B256x18[0].portbaddr[7:0]"/>
              <direct input="ram_block_M9K.data_b_in[17:0]" name="interconnect_split_ram_block_M9K_data_b_in" output="prim_ram_A256x18_B256x18[0].portbdatain[17:0]"/>
              <direct input="ram_block_M9K.data_a_in[17:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_A256x18_B256x18[0].portadatain[17:0]"/>
              <direct input="prim_ram_A256x18_B256x18[0].portadataout[17:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[17:0]"/>
              <direct input="prim_ram_A256x18_B256x18[0].portbdataout[17:0]" name="interconnect_concat_ram_block_M9K_data_out_2" output="ram_block_M9K.data_out[35:18]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_class_size_2K_A128x18_B128x18_composite_prim_ram_1x(A128x18_B128x18)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{7}.port_b_address_width{7}" class="memory" name="prim_ram_A128x18_B128x18" num_pb="1">
              <input name="portadatain" num_pins="18" port_class="data_in1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="7" port_class="address1"/>
              <input name="portbaddr" num_pins="7" port_class="address2"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1" port_class="write_en2"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbdatain" num_pins="18" port_class="data_in2"/>
              <output name="portadataout" num_pins="18" port_class="data_out1"/>
              <output name="portbdataout" num_pins="18" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A128x18_B128x18[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A128x18_B128x18[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A128x18_B128x18[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A128x18_B128x18[0].portbre[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A128x18_B128x18[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A128x18_B128x18[0].portbbyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[13]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A128x18_B128x18[0].portbwe[0]"/>
              <complete input="ram_block_M9K.control_in[14]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A128x18_B128x18[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[15]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A128x18_B128x18[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A128x18_B128x18[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[17]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A128x18_B128x18[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[18]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A128x18_B128x18[0].portbaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A128x18_B128x18[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[27]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A128x18_B128x18[0].portawe[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A128x18_B128x18[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A128x18_B128x18[0].clk1[0]"/>
              <complete input="prim_ram_A128x18_B128x18[0].eccstatus[2:0]" name="interconnect_common_ram_block_M9K_control_out" output="ram_block_M9K.control_out[2:0]"/>
              <complete input="ram_block_M9K.addr_a_in[6:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_A128x18_B128x18[0].portaaddr[6:0]"/>
              <complete input="ram_block_M9K.addr_b_in[6:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_A128x18_B128x18[0].portbaddr[6:0]"/>
              <direct input="ram_block_M9K.data_b_in[17:0]" name="interconnect_split_ram_block_M9K_data_b_in" output="prim_ram_A128x18_B128x18[0].portbdatain[17:0]"/>
              <direct input="ram_block_M9K.data_a_in[17:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_A128x18_B128x18[0].portadatain[17:0]"/>
              <direct input="prim_ram_A128x18_B128x18[0].portadataout[17:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[17:0]"/>
              <direct input="prim_ram_A128x18_B128x18[0].portbdataout[17:0]" name="interconnect_concat_ram_block_M9K_data_out_2" output="ram_block_M9K.data_out[35:18]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_class_size_1K_A64x18_B64x18_composite_prim_ram_1x(A64x18_B64x18)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{6}.port_b_address_width{6}" class="memory" name="prim_ram_A64x18_B64x18" num_pb="1">
              <input name="portadatain" num_pins="18" port_class="data_in1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="6" port_class="address1"/>
              <input name="portbaddr" num_pins="6" port_class="address2"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1" port_class="write_en2"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbdatain" num_pins="18" port_class="data_in2"/>
              <output name="portadataout" num_pins="18" port_class="data_out1"/>
              <output name="portbdataout" num_pins="18" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A64x18_B64x18[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A64x18_B64x18[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A64x18_B64x18[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A64x18_B64x18[0].portbre[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A64x18_B64x18[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A64x18_B64x18[0].portbbyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[13]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A64x18_B64x18[0].portbwe[0]"/>
              <complete input="ram_block_M9K.control_in[14]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A64x18_B64x18[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[15]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A64x18_B64x18[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A64x18_B64x18[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[17]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A64x18_B64x18[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[18]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A64x18_B64x18[0].portbaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A64x18_B64x18[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[27]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A64x18_B64x18[0].portawe[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A64x18_B64x18[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A64x18_B64x18[0].clk1[0]"/>
              <complete input="prim_ram_A64x18_B64x18[0].eccstatus[2:0]" name="interconnect_common_ram_block_M9K_control_out" output="ram_block_M9K.control_out[2:0]"/>
              <complete input="ram_block_M9K.addr_a_in[5:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_A64x18_B64x18[0].portaaddr[5:0]"/>
              <complete input="ram_block_M9K.addr_b_in[5:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_A64x18_B64x18[0].portbaddr[5:0]"/>
              <direct input="ram_block_M9K.data_b_in[17:0]" name="interconnect_split_ram_block_M9K_data_b_in" output="prim_ram_A64x18_B64x18[0].portbdatain[17:0]"/>
              <direct input="ram_block_M9K.data_a_in[17:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_A64x18_B64x18[0].portadatain[17:0]"/>
              <direct input="prim_ram_A64x18_B64x18[0].portadataout[17:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[17:0]"/>
              <direct input="prim_ram_A64x18_B64x18[0].portbdataout[17:0]" name="interconnect_concat_ram_block_M9K_data_out_2" output="ram_block_M9K.data_out[35:18]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_class_size_576_A32x18_B32x18_composite_prim_ram_1x(A32x18_B32x18)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{5}.port_b_address_width{5}" class="memory" name="prim_ram_A32x18_B32x18" num_pb="1">
              <input name="portadatain" num_pins="18" port_class="data_in1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="5" port_class="address1"/>
              <input name="portbaddr" num_pins="5" port_class="address2"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1" port_class="write_en2"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbdatain" num_pins="18" port_class="data_in2"/>
              <output name="portadataout" num_pins="18" port_class="data_out1"/>
              <output name="portbdataout" num_pins="18" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A32x18_B32x18[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A32x18_B32x18[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A32x18_B32x18[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A32x18_B32x18[0].portbre[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A32x18_B32x18[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A32x18_B32x18[0].portbbyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[13]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A32x18_B32x18[0].portbwe[0]"/>
              <complete input="ram_block_M9K.control_in[14]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A32x18_B32x18[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[15]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A32x18_B32x18[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A32x18_B32x18[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[17]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A32x18_B32x18[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[18]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A32x18_B32x18[0].portbaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A32x18_B32x18[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[27]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A32x18_B32x18[0].portawe[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A32x18_B32x18[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A32x18_B32x18[0].clk1[0]"/>
              <complete input="prim_ram_A32x18_B32x18[0].eccstatus[2:0]" name="interconnect_common_ram_block_M9K_control_out" output="ram_block_M9K.control_out[2:0]"/>
              <complete input="ram_block_M9K.addr_a_in[4:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_A32x18_B32x18[0].portaaddr[4:0]"/>
              <complete input="ram_block_M9K.addr_b_in[4:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_A32x18_B32x18[0].portbaddr[4:0]"/>
              <direct input="ram_block_M9K.data_b_in[17:0]" name="interconnect_split_ram_block_M9K_data_b_in" output="prim_ram_A32x18_B32x18[0].portbdatain[17:0]"/>
              <direct input="ram_block_M9K.data_a_in[17:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_A32x18_B32x18[0].portadatain[17:0]"/>
              <direct input="prim_ram_A32x18_B32x18[0].portadataout[17:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[17:0]"/>
              <direct input="prim_ram_A32x18_B32x18[0].portbdataout[17:0]" name="interconnect_concat_ram_block_M9K_data_out_2" output="ram_block_M9K.data_out[35:18]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_class_size_288_A16x18_B16x18_composite_prim_ram_1x(A16x18_B16x18)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{4}.port_b_address_width{4}" class="memory" name="prim_ram_A16x18_B16x18" num_pb="1">
              <input name="portadatain" num_pins="18" port_class="data_in1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="4" port_class="address1"/>
              <input name="portbaddr" num_pins="4" port_class="address2"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1" port_class="write_en2"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbdatain" num_pins="18" port_class="data_in2"/>
              <output name="portadataout" num_pins="18" port_class="data_out1"/>
              <output name="portbdataout" num_pins="18" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A16x18_B16x18[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A16x18_B16x18[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A16x18_B16x18[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A16x18_B16x18[0].portbre[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A16x18_B16x18[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A16x18_B16x18[0].portbbyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[13]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A16x18_B16x18[0].portbwe[0]"/>
              <complete input="ram_block_M9K.control_in[14]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A16x18_B16x18[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[15]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A16x18_B16x18[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A16x18_B16x18[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[17]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A16x18_B16x18[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[18]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A16x18_B16x18[0].portbaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A16x18_B16x18[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[27]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A16x18_B16x18[0].portawe[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A16x18_B16x18[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A16x18_B16x18[0].clk1[0]"/>
              <complete input="prim_ram_A16x18_B16x18[0].eccstatus[2:0]" name="interconnect_common_ram_block_M9K_control_out" output="ram_block_M9K.control_out[2:0]"/>
              <complete input="ram_block_M9K.addr_a_in[3:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_A16x18_B16x18[0].portaaddr[3:0]"/>
              <complete input="ram_block_M9K.addr_b_in[3:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_A16x18_B16x18[0].portbaddr[3:0]"/>
              <direct input="ram_block_M9K.data_b_in[17:0]" name="interconnect_split_ram_block_M9K_data_b_in" output="prim_ram_A16x18_B16x18[0].portbdatain[17:0]"/>
              <direct input="ram_block_M9K.data_a_in[17:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_A16x18_B16x18[0].portadatain[17:0]"/>
              <direct input="prim_ram_A16x18_B16x18[0].portadataout[17:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[17:0]"/>
              <direct input="prim_ram_A16x18_B16x18[0].portbdataout[17:0]" name="interconnect_concat_ram_block_M9K_data_out_2" output="ram_block_M9K.data_out[35:18]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_class_size_144_A8x18_B8x18_composite_prim_ram_1x(A8x18_B8x18)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{3}.port_b_address_width{3}" class="memory" name="prim_ram_A8x18_B8x18" num_pb="1">
              <input name="portadatain" num_pins="18" port_class="data_in1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="3" port_class="address1"/>
              <input name="portbaddr" num_pins="3" port_class="address2"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1" port_class="write_en2"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbdatain" num_pins="18" port_class="data_in2"/>
              <output name="portadataout" num_pins="18" port_class="data_out1"/>
              <output name="portbdataout" num_pins="18" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8x18_B8x18[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8x18_B8x18[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8x18_B8x18[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8x18_B8x18[0].portbre[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8x18_B8x18[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8x18_B8x18[0].portbbyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[13]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8x18_B8x18[0].portbwe[0]"/>
              <complete input="ram_block_M9K.control_in[14]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8x18_B8x18[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[15]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8x18_B8x18[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8x18_B8x18[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[17]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8x18_B8x18[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[18]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8x18_B8x18[0].portbaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8x18_B8x18[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[27]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A8x18_B8x18[0].portawe[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A8x18_B8x18[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A8x18_B8x18[0].clk1[0]"/>
              <complete input="prim_ram_A8x18_B8x18[0].eccstatus[2:0]" name="interconnect_common_ram_block_M9K_control_out" output="ram_block_M9K.control_out[2:0]"/>
              <complete input="ram_block_M9K.addr_a_in[2:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_A8x18_B8x18[0].portaaddr[2:0]"/>
              <complete input="ram_block_M9K.addr_b_in[2:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_A8x18_B8x18[0].portbaddr[2:0]"/>
              <direct input="ram_block_M9K.data_b_in[17:0]" name="interconnect_split_ram_block_M9K_data_b_in" output="prim_ram_A8x18_B8x18[0].portbdatain[17:0]"/>
              <direct input="ram_block_M9K.data_a_in[17:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_A8x18_B8x18[0].portadatain[17:0]"/>
              <direct input="prim_ram_A8x18_B8x18[0].portadataout[17:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[17:0]"/>
              <direct input="prim_ram_A8x18_B8x18[0].portbdataout[17:0]" name="interconnect_concat_ram_block_M9K_data_out_2" output="ram_block_M9K.data_out[35:18]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_class_size_72_A4x18_B4x18_composite_prim_ram_1x(A4x18_B4x18)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{2}.port_b_address_width{2}" class="memory" name="prim_ram_A4x18_B4x18" num_pb="1">
              <input name="portadatain" num_pins="18" port_class="data_in1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="2" port_class="address1"/>
              <input name="portbaddr" num_pins="2" port_class="address2"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1" port_class="write_en2"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbdatain" num_pins="18" port_class="data_in2"/>
              <output name="portadataout" num_pins="18" port_class="data_out1"/>
              <output name="portbdataout" num_pins="18" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4x18_B4x18[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4x18_B4x18[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4x18_B4x18[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4x18_B4x18[0].portbre[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4x18_B4x18[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4x18_B4x18[0].portbbyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[13]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4x18_B4x18[0].portbwe[0]"/>
              <complete input="ram_block_M9K.control_in[14]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4x18_B4x18[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[15]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4x18_B4x18[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4x18_B4x18[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[17]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4x18_B4x18[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[18]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4x18_B4x18[0].portbaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4x18_B4x18[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[27]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A4x18_B4x18[0].portawe[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A4x18_B4x18[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A4x18_B4x18[0].clk1[0]"/>
              <complete input="prim_ram_A4x18_B4x18[0].eccstatus[2:0]" name="interconnect_common_ram_block_M9K_control_out" output="ram_block_M9K.control_out[2:0]"/>
              <complete input="ram_block_M9K.addr_a_in[1:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_A4x18_B4x18[0].portaaddr[1:0]"/>
              <complete input="ram_block_M9K.addr_b_in[1:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_A4x18_B4x18[0].portbaddr[1:0]"/>
              <direct input="ram_block_M9K.data_b_in[17:0]" name="interconnect_split_ram_block_M9K_data_b_in" output="prim_ram_A4x18_B4x18[0].portbdatain[17:0]"/>
              <direct input="ram_block_M9K.data_a_in[17:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_A4x18_B4x18[0].portadatain[17:0]"/>
              <direct input="prim_ram_A4x18_B4x18[0].portadataout[17:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[17:0]"/>
              <direct input="prim_ram_A4x18_B4x18[0].portbdataout[17:0]" name="interconnect_concat_ram_block_M9K_data_out_2" output="ram_block_M9K.data_out[35:18]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_class_size_36_A2x18_B2x18_composite_prim_ram_1x(A2x18_B2x18)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{1}.port_b_address_width{1}" class="memory" name="prim_ram_A2x18_B2x18" num_pb="1">
              <input name="portadatain" num_pins="18" port_class="data_in1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="1" port_class="address1"/>
              <input name="portbaddr" num_pins="1" port_class="address2"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1" port_class="write_en2"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbdatain" num_pins="18" port_class="data_in2"/>
              <output name="portadataout" num_pins="18" port_class="data_out1"/>
              <output name="portbdataout" num_pins="18" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2x18_B2x18[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2x18_B2x18[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2x18_B2x18[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2x18_B2x18[0].portbre[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2x18_B2x18[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2x18_B2x18[0].portbbyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[13]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2x18_B2x18[0].portbwe[0]"/>
              <complete input="ram_block_M9K.control_in[14]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2x18_B2x18[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[15]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2x18_B2x18[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2x18_B2x18[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[17]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2x18_B2x18[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[18]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2x18_B2x18[0].portbaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2x18_B2x18[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[27]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A2x18_B2x18[0].portawe[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A2x18_B2x18[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A2x18_B2x18[0].clk1[0]"/>
              <complete input="prim_ram_A2x18_B2x18[0].eccstatus[2:0]" name="interconnect_common_ram_block_M9K_control_out" output="ram_block_M9K.control_out[2:0]"/>
              <complete input="ram_block_M9K.addr_a_in[0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_A2x18_B2x18[0].portaaddr[0]"/>
              <complete input="ram_block_M9K.addr_b_in[0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_A2x18_B2x18[0].portbaddr[0]"/>
              <direct input="ram_block_M9K.data_b_in[17:0]" name="interconnect_split_ram_block_M9K_data_b_in" output="prim_ram_A2x18_B2x18[0].portbdatain[17:0]"/>
              <direct input="ram_block_M9K.data_a_in[17:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_A2x18_B2x18[0].portadatain[17:0]"/>
              <direct input="prim_ram_A2x18_B2x18[0].portadataout[17:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[17:0]"/>
              <direct input="prim_ram_A2x18_B2x18[0].portbdataout[17:0]" name="interconnect_concat_ram_block_M9K_data_out_2" output="ram_block_M9K.data_out[35:18]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_class_size_18_A1x18_B1x18_composite_prim_ram_1x(A1x18_B1x18)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{0}.port_b_address_width{0}" class="memory" name="prim_ram_A1x18_B1x18" num_pb="1">
              <input name="portadatain" num_pins="18" port_class="data_in1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="1" port_class="address1"/>
              <input name="portbaddr" num_pins="1" port_class="address2"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1" port_class="write_en2"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbdatain" num_pins="18" port_class="data_in2"/>
              <output name="portadataout" num_pins="18" port_class="data_out1"/>
              <output name="portbdataout" num_pins="18" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1x18_B1x18[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1x18_B1x18[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1x18_B1x18[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1x18_B1x18[0].portbre[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1x18_B1x18[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1x18_B1x18[0].portbbyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[13]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1x18_B1x18[0].portbwe[0]"/>
              <complete input="ram_block_M9K.control_in[14]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1x18_B1x18[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[15]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1x18_B1x18[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1x18_B1x18[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[17]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1x18_B1x18[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[18]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1x18_B1x18[0].portbaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1x18_B1x18[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[27]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_A1x18_B1x18[0].portawe[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A1x18_B1x18[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_A1x18_B1x18[0].clk1[0]"/>
              <complete input="prim_ram_A1x18_B1x18[0].eccstatus[2:0]" name="interconnect_common_ram_block_M9K_control_out" output="ram_block_M9K.control_out[2:0]"/>
              <complete input="ram_block_M9K.addr_a_in[0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_A1x18_B1x18[0].portaaddr[0]"/>
              <complete input="ram_block_M9K.addr_b_in[0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_A1x18_B1x18[0].portbaddr[0]"/>
              <direct input="ram_block_M9K.data_b_in[17:0]" name="interconnect_split_ram_block_M9K_data_b_in" output="prim_ram_A1x18_B1x18[0].portbdatain[17:0]"/>
              <direct input="ram_block_M9K.data_a_in[17:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_A1x18_B1x18[0].portadatain[17:0]"/>
              <direct input="prim_ram_A1x18_B1x18[0].portadataout[17:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[17:0]"/>
              <direct input="prim_ram_A1x18_B1x18[0].portbdataout[17:0]" name="interconnect_concat_ram_block_M9K_data_out_2" output="ram_block_M9K.data_out[35:18]"/>
            </interconnect>
          </mode>
          <mode name="single_port_class_size_9K_1Kx9_composite_prim_ram_1x(1Kx9)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{single_port}.port_a_address_width{10}" class="memory" name="prim_ram_1Kx9" num_pb="1">
              <input name="portadatain" num_pins="9" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="10" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="9" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1Kx9[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1Kx9[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1Kx9[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1Kx9[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1Kx9[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1Kx9[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[6]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1Kx9[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[7]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1Kx9[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[15:8]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1Kx9[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1Kx9[0].portawe[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_1Kx9[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_1Kx9[0].clk1[0]"/>
              <complete input="ram_block_M9K.addr_a_in[9:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_1Kx9[0].portaaddr[9:0]"/>
              <direct input="ram_block_M9K.data_a_in[8:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_1Kx9[0].portadatain[8:0]"/>
              <direct input="prim_ram_1Kx9[0].portadataout[8:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[8:0]"/>
            </interconnect>
          </mode>
          <mode name="single_port_class_size_9K_512x18_composite_prim_ram_1x(512x18)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{single_port}.port_a_address_width{9}" class="memory" name="prim_ram_512x18" num_pb="1">
              <input name="portadatain" num_pins="18" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="9" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="18" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_512x18[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_512x18[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_512x18[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_512x18[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_512x18[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_512x18[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[6]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_512x18[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[7]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_512x18[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[15:8]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_512x18[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_512x18[0].portawe[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_512x18[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_512x18[0].clk1[0]"/>
              <complete input="ram_block_M9K.addr_a_in[8:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_512x18[0].portaaddr[8:0]"/>
              <direct input="ram_block_M9K.data_a_in[17:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_512x18[0].portadatain[17:0]"/>
              <direct input="prim_ram_512x18[0].portadataout[17:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[17:0]"/>
            </interconnect>
          </mode>
          <mode name="single_port_class_size_9K_256x36_composite_prim_ram_1x(256x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{single_port}.port_a_address_width{8}" class="memory" name="prim_ram_256x36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="8" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_256x36[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_256x36[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_256x36[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_256x36[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_256x36[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_256x36[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[6]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_256x36[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[7]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_256x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[15:8]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_256x36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_256x36[0].portawe[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_256x36[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_256x36[0].clk1[0]"/>
              <complete input="ram_block_M9K.addr_a_in[7:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_256x36[0].portaaddr[7:0]"/>
              <direct input="ram_block_M9K.data_a_in[35:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_256x36[0].portadatain[35:0]"/>
              <direct input="prim_ram_256x36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[35:0]"/>
            </interconnect>
          </mode>
          <mode name="single_port_class_size_8K_8Kx1_composite_prim_ram_1x(8Kx1)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{single_port}.port_a_address_width{13}" class="memory" name="prim_ram_8Kx1" num_pb="1">
              <input name="portadatain" num_pins="1" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="13" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="1" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8Kx1[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8Kx1[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8Kx1[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8Kx1[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8Kx1[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8Kx1[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[6]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8Kx1[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[7]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8Kx1[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[15:8]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8Kx1[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8Kx1[0].portawe[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_8Kx1[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_8Kx1[0].clk1[0]"/>
              <complete input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_8Kx1[0].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.data_a_in[0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_8Kx1[0].portadatain[0]"/>
              <direct input="prim_ram_8Kx1[0].portadataout[0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[0]"/>
            </interconnect>
          </mode>
          <mode name="single_port_class_size_8K_4Kx2_composite_prim_ram_1x(4Kx2)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{single_port}.port_a_address_width{12}" class="memory" name="prim_ram_4Kx2" num_pb="1">
              <input name="portadatain" num_pins="2" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="12" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="2" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4Kx2[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4Kx2[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4Kx2[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4Kx2[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4Kx2[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4Kx2[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[6]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4Kx2[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[7]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4Kx2[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[15:8]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4Kx2[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4Kx2[0].portawe[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_4Kx2[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_4Kx2[0].clk1[0]"/>
              <complete input="ram_block_M9K.addr_a_in[11:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_4Kx2[0].portaaddr[11:0]"/>
              <direct input="ram_block_M9K.data_a_in[1:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_4Kx2[0].portadatain[1:0]"/>
              <direct input="prim_ram_4Kx2[0].portadataout[1:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[1:0]"/>
            </interconnect>
          </mode>
          <mode name="single_port_class_size_8K_2Kx4_composite_prim_ram_1x(2Kx4)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{single_port}.port_a_address_width{11}" class="memory" name="prim_ram_2Kx4" num_pb="1">
              <input name="portadatain" num_pins="4" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="11" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="4" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2Kx4[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2Kx4[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2Kx4[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2Kx4[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2Kx4[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2Kx4[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[6]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2Kx4[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[7]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2Kx4[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[15:8]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2Kx4[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2Kx4[0].portawe[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_2Kx4[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_2Kx4[0].clk1[0]"/>
              <complete input="ram_block_M9K.addr_a_in[10:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_2Kx4[0].portaaddr[10:0]"/>
              <direct input="ram_block_M9K.data_a_in[3:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_2Kx4[0].portadatain[3:0]"/>
              <direct input="prim_ram_2Kx4[0].portadataout[3:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[3:0]"/>
            </interconnect>
          </mode>
          <mode name="single_port_class_size_4K_128x36_composite_prim_ram_1x(128x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{single_port}.port_a_address_width{7}" class="memory" name="prim_ram_128x36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="7" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_128x36[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_128x36[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_128x36[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_128x36[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_128x36[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_128x36[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[6]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_128x36[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[7]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_128x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[15:8]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_128x36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_128x36[0].portawe[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_128x36[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_128x36[0].clk1[0]"/>
              <complete input="ram_block_M9K.addr_a_in[6:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_128x36[0].portaaddr[6:0]"/>
              <direct input="ram_block_M9K.data_a_in[35:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_128x36[0].portadatain[35:0]"/>
              <direct input="prim_ram_128x36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[35:0]"/>
            </interconnect>
          </mode>
          <mode name="single_port_class_size_2K_64x36_composite_prim_ram_1x(64x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{single_port}.port_a_address_width{6}" class="memory" name="prim_ram_64x36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="6" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_64x36[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_64x36[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_64x36[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_64x36[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_64x36[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_64x36[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[6]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_64x36[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[7]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_64x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[15:8]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_64x36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_64x36[0].portawe[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_64x36[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_64x36[0].clk1[0]"/>
              <complete input="ram_block_M9K.addr_a_in[5:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_64x36[0].portaaddr[5:0]"/>
              <direct input="ram_block_M9K.data_a_in[35:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_64x36[0].portadatain[35:0]"/>
              <direct input="prim_ram_64x36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[35:0]"/>
            </interconnect>
          </mode>
          <mode name="single_port_class_size_1K_32x36_composite_prim_ram_1x(32x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{single_port}.port_a_address_width{5}" class="memory" name="prim_ram_32x36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="5" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_32x36[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_32x36[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_32x36[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_32x36[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_32x36[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_32x36[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[6]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_32x36[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[7]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_32x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[15:8]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_32x36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_32x36[0].portawe[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_32x36[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_32x36[0].clk1[0]"/>
              <complete input="ram_block_M9K.addr_a_in[4:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_32x36[0].portaaddr[4:0]"/>
              <direct input="ram_block_M9K.data_a_in[35:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_32x36[0].portadatain[35:0]"/>
              <direct input="prim_ram_32x36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[35:0]"/>
            </interconnect>
          </mode>
          <mode name="single_port_class_size_576_16x36_composite_prim_ram_1x(16x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{single_port}.port_a_address_width{4}" class="memory" name="prim_ram_16x36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="4" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_16x36[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_16x36[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_16x36[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_16x36[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_16x36[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_16x36[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[6]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_16x36[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[7]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_16x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[15:8]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_16x36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_16x36[0].portawe[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_16x36[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_16x36[0].clk1[0]"/>
              <complete input="ram_block_M9K.addr_a_in[3:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_16x36[0].portaaddr[3:0]"/>
              <direct input="ram_block_M9K.data_a_in[35:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_16x36[0].portadatain[35:0]"/>
              <direct input="prim_ram_16x36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[35:0]"/>
            </interconnect>
          </mode>
          <mode name="single_port_class_size_288_8x36_composite_prim_ram_1x(8x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{single_port}.port_a_address_width{3}" class="memory" name="prim_ram_8x36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="3" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8x36[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8x36[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8x36[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8x36[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8x36[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8x36[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[6]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8x36[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[7]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[15:8]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8x36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8x36[0].portawe[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_8x36[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_8x36[0].clk1[0]"/>
              <complete input="ram_block_M9K.addr_a_in[2:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_8x36[0].portaaddr[2:0]"/>
              <direct input="ram_block_M9K.data_a_in[35:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_8x36[0].portadatain[35:0]"/>
              <direct input="prim_ram_8x36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[35:0]"/>
            </interconnect>
          </mode>
          <mode name="single_port_class_size_144_4x36_composite_prim_ram_1x(4x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{single_port}.port_a_address_width{2}" class="memory" name="prim_ram_4x36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="2" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4x36[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4x36[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4x36[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4x36[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4x36[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4x36[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[6]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4x36[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[7]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[15:8]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4x36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4x36[0].portawe[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_4x36[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_4x36[0].clk1[0]"/>
              <complete input="ram_block_M9K.addr_a_in[1:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_4x36[0].portaaddr[1:0]"/>
              <direct input="ram_block_M9K.data_a_in[35:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_4x36[0].portadatain[35:0]"/>
              <direct input="prim_ram_4x36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[35:0]"/>
            </interconnect>
          </mode>
          <mode name="single_port_class_size_72_2x36_composite_prim_ram_1x(2x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{single_port}.port_a_address_width{1}" class="memory" name="prim_ram_2x36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="1" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2x36[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2x36[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2x36[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2x36[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2x36[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2x36[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[6]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2x36[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[7]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[15:8]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2x36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2x36[0].portawe[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_2x36[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_2x36[0].clk1[0]"/>
              <complete input="ram_block_M9K.addr_a_in[0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_2x36[0].portaaddr[0]"/>
              <direct input="ram_block_M9K.data_a_in[35:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_2x36[0].portadatain[35:0]"/>
              <direct input="prim_ram_2x36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[35:0]"/>
            </interconnect>
          </mode>
          <mode name="single_port_class_size_36_1x36_composite_prim_ram_1x(1x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{single_port}.port_a_address_width{0}" class="memory" name="prim_ram_1x36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="1" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1x36[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1x36[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1x36[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1x36[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1x36[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1x36[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[6]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1x36[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[7]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[15:8]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1x36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1x36[0].portawe[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_1x36[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_1x36[0].clk1[0]"/>
              <complete input="ram_block_M9K.addr_a_in[0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_1x36[0].portaaddr[0]"/>
              <direct input="ram_block_M9K.data_a_in[35:0]" name="interconnect_split_ram_block_M9K_data_a_in" output="prim_ram_1x36[0].portadatain[35:0]"/>
              <direct input="prim_ram_1x36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[35:0]"/>
            </interconnect>
          </mode>
          <mode name="rom_class_size_9K_1Kx9_composite_prim_ram_1x(1Kx9)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{rom}.port_a_address_width{10}" class="memory" name="prim_ram_1Kx9" num_pb="1">
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="10" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <output name="portadataout" num_pins="9" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1Kx9[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1Kx9[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1Kx9[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1Kx9[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1Kx9[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1Kx9[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[6]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1Kx9[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[7]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1Kx9[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_1Kx9[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_1Kx9[0].clk1[0]"/>
              <complete input="ram_block_M9K.addr_a_in[9:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_1Kx9[0].portaaddr[9:0]"/>
              <direct input="prim_ram_1Kx9[0].portadataout[8:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[8:0]"/>
            </interconnect>
          </mode>
          <mode name="rom_class_size_9K_512x18_composite_prim_ram_1x(512x18)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{rom}.port_a_address_width{9}" class="memory" name="prim_ram_512x18" num_pb="1">
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="9" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <output name="portadataout" num_pins="18" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_512x18[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_512x18[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_512x18[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_512x18[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_512x18[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_512x18[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[6]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_512x18[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[7]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_512x18[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_512x18[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_512x18[0].clk1[0]"/>
              <complete input="ram_block_M9K.addr_a_in[8:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_512x18[0].portaaddr[8:0]"/>
              <direct input="prim_ram_512x18[0].portadataout[17:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[17:0]"/>
            </interconnect>
          </mode>
          <mode name="rom_class_size_9K_256x36_composite_prim_ram_1x(256x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{rom}.port_a_address_width{8}" class="memory" name="prim_ram_256x36" num_pb="1">
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="8" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_256x36[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_256x36[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_256x36[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_256x36[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_256x36[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_256x36[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[6]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_256x36[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[7]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_256x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_256x36[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_256x36[0].clk1[0]"/>
              <complete input="ram_block_M9K.addr_a_in[7:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_256x36[0].portaaddr[7:0]"/>
              <direct input="prim_ram_256x36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[35:0]"/>
            </interconnect>
          </mode>
          <mode name="rom_class_size_8K_8Kx1_composite_prim_ram_1x(8Kx1)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{rom}.port_a_address_width{13}" class="memory" name="prim_ram_8Kx1" num_pb="1">
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="13" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <output name="portadataout" num_pins="1" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8Kx1[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8Kx1[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8Kx1[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8Kx1[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8Kx1[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8Kx1[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[6]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8Kx1[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[7]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8Kx1[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_8Kx1[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_8Kx1[0].clk1[0]"/>
              <complete input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_8Kx1[0].portaaddr[12:0]"/>
              <direct input="prim_ram_8Kx1[0].portadataout[0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[0]"/>
            </interconnect>
          </mode>
          <mode name="rom_class_size_8K_4Kx2_composite_prim_ram_1x(4Kx2)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{rom}.port_a_address_width{12}" class="memory" name="prim_ram_4Kx2" num_pb="1">
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="12" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <output name="portadataout" num_pins="2" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4Kx2[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4Kx2[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4Kx2[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4Kx2[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4Kx2[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4Kx2[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[6]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4Kx2[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[7]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4Kx2[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_4Kx2[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_4Kx2[0].clk1[0]"/>
              <complete input="ram_block_M9K.addr_a_in[11:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_4Kx2[0].portaaddr[11:0]"/>
              <direct input="prim_ram_4Kx2[0].portadataout[1:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[1:0]"/>
            </interconnect>
          </mode>
          <mode name="rom_class_size_8K_2Kx4_composite_prim_ram_1x(2Kx4)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{rom}.port_a_address_width{11}" class="memory" name="prim_ram_2Kx4" num_pb="1">
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="11" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <output name="portadataout" num_pins="4" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2Kx4[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2Kx4[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2Kx4[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2Kx4[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2Kx4[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2Kx4[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[6]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2Kx4[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[7]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2Kx4[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_2Kx4[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_2Kx4[0].clk1[0]"/>
              <complete input="ram_block_M9K.addr_a_in[10:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_2Kx4[0].portaaddr[10:0]"/>
              <direct input="prim_ram_2Kx4[0].portadataout[3:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[3:0]"/>
            </interconnect>
          </mode>
          <mode name="rom_class_size_4K_128x36_composite_prim_ram_1x(128x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{rom}.port_a_address_width{7}" class="memory" name="prim_ram_128x36" num_pb="1">
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="7" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_128x36[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_128x36[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_128x36[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_128x36[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_128x36[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_128x36[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[6]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_128x36[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[7]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_128x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_128x36[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_128x36[0].clk1[0]"/>
              <complete input="ram_block_M9K.addr_a_in[6:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_128x36[0].portaaddr[6:0]"/>
              <direct input="prim_ram_128x36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[35:0]"/>
            </interconnect>
          </mode>
          <mode name="rom_class_size_2K_64x36_composite_prim_ram_1x(64x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{rom}.port_a_address_width{6}" class="memory" name="prim_ram_64x36" num_pb="1">
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="6" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_64x36[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_64x36[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_64x36[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_64x36[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_64x36[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_64x36[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[6]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_64x36[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[7]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_64x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_64x36[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_64x36[0].clk1[0]"/>
              <complete input="ram_block_M9K.addr_a_in[5:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_64x36[0].portaaddr[5:0]"/>
              <direct input="prim_ram_64x36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[35:0]"/>
            </interconnect>
          </mode>
          <mode name="rom_class_size_1K_32x36_composite_prim_ram_1x(32x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{rom}.port_a_address_width{5}" class="memory" name="prim_ram_32x36" num_pb="1">
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="5" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_32x36[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_32x36[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_32x36[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_32x36[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_32x36[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_32x36[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[6]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_32x36[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[7]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_32x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_32x36[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_32x36[0].clk1[0]"/>
              <complete input="ram_block_M9K.addr_a_in[4:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_32x36[0].portaaddr[4:0]"/>
              <direct input="prim_ram_32x36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[35:0]"/>
            </interconnect>
          </mode>
          <mode name="rom_class_size_576_16x36_composite_prim_ram_1x(16x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{rom}.port_a_address_width{4}" class="memory" name="prim_ram_16x36" num_pb="1">
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="4" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_16x36[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_16x36[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_16x36[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_16x36[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_16x36[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_16x36[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[6]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_16x36[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[7]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_16x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_16x36[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_16x36[0].clk1[0]"/>
              <complete input="ram_block_M9K.addr_a_in[3:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_16x36[0].portaaddr[3:0]"/>
              <direct input="prim_ram_16x36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[35:0]"/>
            </interconnect>
          </mode>
          <mode name="rom_class_size_288_8x36_composite_prim_ram_1x(8x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{rom}.port_a_address_width{3}" class="memory" name="prim_ram_8x36" num_pb="1">
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="3" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8x36[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8x36[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8x36[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8x36[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8x36[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8x36[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[6]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8x36[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[7]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_8x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_8x36[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_8x36[0].clk1[0]"/>
              <complete input="ram_block_M9K.addr_a_in[2:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_8x36[0].portaaddr[2:0]"/>
              <direct input="prim_ram_8x36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[35:0]"/>
            </interconnect>
          </mode>
          <mode name="rom_class_size_144_4x36_composite_prim_ram_1x(4x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{rom}.port_a_address_width{2}" class="memory" name="prim_ram_4x36" num_pb="1">
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="2" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4x36[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4x36[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4x36[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4x36[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4x36[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4x36[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[6]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4x36[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[7]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_4x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_4x36[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_4x36[0].clk1[0]"/>
              <complete input="ram_block_M9K.addr_a_in[1:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_4x36[0].portaaddr[1:0]"/>
              <direct input="prim_ram_4x36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[35:0]"/>
            </interconnect>
          </mode>
          <mode name="rom_class_size_72_2x36_composite_prim_ram_1x(2x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{rom}.port_a_address_width{1}" class="memory" name="prim_ram_2x36" num_pb="1">
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="1" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2x36[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2x36[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2x36[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2x36[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2x36[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2x36[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[6]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2x36[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[7]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_2x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_2x36[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_2x36[0].clk1[0]"/>
              <complete input="ram_block_M9K.addr_a_in[0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_2x36[0].portaaddr[0]"/>
              <direct input="prim_ram_2x36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[35:0]"/>
            </interconnect>
          </mode>
          <mode name="rom_class_size_36_1x36_composite_prim_ram_1x(1x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{rom}.port_a_address_width{0}" class="memory" name="prim_ram_1x36" num_pb="1">
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="1" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1x36[0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1x36[0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1x36[0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1x36[0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1x36[0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1x36[0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[6]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1x36[0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[7]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_1x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_1x36[0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_1x36[0].clk1[0]"/>
              <complete input="ram_block_M9K.addr_a_in[0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_1x36[0].portaaddr[0]"/>
              <direct input="prim_ram_1x36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M9K_data_out_1" output="ram_block_M9K.data_out[35:0]"/>
            </interconnect>
          </mode>
          <mode name="dual_port_mixed_width">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}" name="prim_ram_dual_port_mixed_width" num_pb="18">
              <input name="portadatain" num_pins="36"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="13"/>
              <input name="portbre" num_pins="1"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="13"/>
              <output name="portbdataout" num_pins="36"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_dual_port_mixed_width[17:0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_dual_port_mixed_width[17:0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[10]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_dual_port_mixed_width[17:0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[11]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_dual_port_mixed_width[17:0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[12]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_dual_port_mixed_width[17:0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[13]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_dual_port_mixed_width[17:0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[14]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_dual_port_mixed_width[17:0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[15]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_dual_port_mixed_width[17:0].portbre[0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_dual_port_mixed_width[17:0].portawe[0]"/>
              <complete input="ram_block_M9K.control_in[17]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_dual_port_mixed_width[17:0].portbaddrstall[0]"/>
              <complete input="ram_block_M9K.data_b_in" name="interconnect_full_ram_block_M9K_data_b_in_0" output=""/>
              <complete input="ram_block_M9K.data_a_in" name="interconnect_full_ram_block_M9K_data_a_in_0" output="prim_ram_dual_port_mixed_width[17:0].portadatain[35:0] "/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_dual_port_mixed_width[17:0].clk1[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_dual_port_mixed_width[17:0].clk0[0]"/>
              <complete input="prim_ram_dual_port_mixed_width[17:0].eccstatus[2:0] " name="interconnect_full_ram_block_M9K_control_out_0" output="ram_block_M9K.control_out"/>
              <complete input="prim_ram_dual_port_mixed_width[17:0].portbdataout[35:0] " name="interconnect_full_ram_block_M9K_data_out_0" output="ram_block_M9K.data_out"/>
              <direct input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_dual_port_mixed_width[0].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_dual_port_mixed_width[1].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_dual_port_mixed_width[2].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_dual_port_mixed_width[3].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_dual_port_mixed_width[4].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_dual_port_mixed_width[5].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_dual_port_mixed_width[6].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_dual_port_mixed_width[7].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_dual_port_mixed_width[8].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_dual_port_mixed_width[9].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_dual_port_mixed_width[10].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_dual_port_mixed_width[11].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_dual_port_mixed_width[12].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_dual_port_mixed_width[13].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_dual_port_mixed_width[14].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_dual_port_mixed_width[15].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_dual_port_mixed_width[16].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[9:2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_dual_port_mixed_width[17].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_dual_port_mixed_width[0].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_dual_port_mixed_width[1].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_dual_port_mixed_width[2].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_dual_port_mixed_width[3].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_dual_port_mixed_width[4].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_dual_port_mixed_width[5].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_dual_port_mixed_width[6].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_dual_port_mixed_width[7].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_dual_port_mixed_width[8].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_dual_port_mixed_width[9].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_dual_port_mixed_width[10].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_dual_port_mixed_width[11].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_dual_port_mixed_width[12].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_dual_port_mixed_width[13].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_dual_port_mixed_width[14].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_dual_port_mixed_width[15].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_dual_port_mixed_width[16].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_dual_port_mixed_width[17].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_dual_port_mixed_width[0].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_dual_port_mixed_width[1].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_dual_port_mixed_width[2].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_dual_port_mixed_width[3].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_dual_port_mixed_width[4].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_dual_port_mixed_width[5].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_dual_port_mixed_width[6].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_dual_port_mixed_width[7].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_dual_port_mixed_width[8].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_dual_port_mixed_width[9].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_dual_port_mixed_width[10].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_dual_port_mixed_width[11].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_dual_port_mixed_width[12].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_dual_port_mixed_width[13].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_dual_port_mixed_width[14].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_dual_port_mixed_width[15].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_dual_port_mixed_width[16].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_dual_port_mixed_width[17].portbaddr[12:0]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_mixed_width">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}" name="prim_ram_bidir_dual_port_mixed_width" num_pb="18">
              <input name="portadatain" num_pins="18"/>
              <input name="portare" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="13"/>
              <input name="portbaddr" num_pins="13"/>
              <input name="portbre" num_pins="1"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1"/>
              <input name="clk1" num_pins="1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1"/>
              <input name="portbdatain" num_pins="18"/>
              <output name="portadataout" num_pins="18"/>
              <output name="portbdataout" num_pins="18"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M9K.control_in[0]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[17:0].portare[0]"/>
              <complete input="ram_block_M9K.control_in[1]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[17:0].clr0[0]"/>
              <complete input="ram_block_M9K.control_in[2]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[17:0].portaaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[3]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[17:0].portbre[0]"/>
              <complete input="ram_block_M9K.control_in[4]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[17:0].clr1[0]"/>
              <complete input="ram_block_M9K.control_in[13]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[17:0].portbwe[0]"/>
              <complete input="ram_block_M9K.control_in[14]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[17:0].ena2[0]"/>
              <complete input="ram_block_M9K.control_in[15]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[17:0].ena3[0]"/>
              <complete input="ram_block_M9K.control_in[16]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[17:0].ena0[0]"/>
              <complete input="ram_block_M9K.control_in[17]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[17:0].ena1[0]"/>
              <complete input="ram_block_M9K.control_in[18]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[17:0].portbaddrstall[0]"/>
              <complete input="ram_block_M9K.control_in[27]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[17:0].portawe[0]"/>
              <complete input="ram_block_M9K.data_b_in" name="interconnect_full_ram_block_M9K_data_b_in_0" output="prim_ram_bidir_dual_port_mixed_width[17:0].portbdatain[17:0] "/>
              <complete input="ram_block_M9K.data_a_in" name="interconnect_full_ram_block_M9K_data_a_in_0" output="prim_ram_bidir_dual_port_mixed_width[17:0].portadatain[17:0] "/>
              <complete input="ram_block_M9K.clk_in[0]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_bidir_dual_port_mixed_width[17:0].clk0[0]"/>
              <complete input="ram_block_M9K.clk_in[1]" name="interconnect_common_ram_block_M9K_clk_in" output="prim_ram_bidir_dual_port_mixed_width[17:0].clk1[0]"/>
              <complete input="prim_ram_bidir_dual_port_mixed_width[17:0].eccstatus[2:0] " name="interconnect_full_ram_block_M9K_control_out_0" output="ram_block_M9K.control_out"/>
              <complete input="prim_ram_bidir_dual_port_mixed_width[17:0].portadataout[17:0] prim_ram_bidir_dual_port_mixed_width[17:0].portbdataout[17:0] " name="interconnect_full_ram_block_M9K_data_out_0" output="ram_block_M9K.data_out"/>
              <direct input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[0].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[1].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[2].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[3].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[4].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[5].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[6].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[7].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[8].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[9].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[10].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[11].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[12].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[13].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[14].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[15].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[16].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[12:5]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[17].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[0].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[1].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[2].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[3].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[4].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[5].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[6].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[7].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[8].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[9].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[10].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[11].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[12].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[13].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[14].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[15].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[16].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.control_in[26:19]" name="interconnect_common_ram_block_M9K_control_in" output="prim_ram_bidir_dual_port_mixed_width[17].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[0].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[1].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[2].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[3].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[4].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[5].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[6].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[7].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[8].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[9].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[10].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[11].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[12].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[13].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[14].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[15].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[16].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_a_in[12:0]" name="interconnect_common_ram_block_M9K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[17].portaaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[0].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[1].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[2].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[3].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[4].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[5].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[6].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[7].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[8].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[9].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[10].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[11].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[12].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[13].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[14].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[15].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[16].portbaddr[12:0]"/>
              <direct input="ram_block_M9K.addr_b_in[12:0]" name="interconnect_common_ram_block_M9K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[17].portbaddr[12:0]"/>
            </interconnect>
          </mode>
        </pb_type>
        <interconnect>
          <complete input="M9K.data_addr_control_in[103:90] M9K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M9K_data_addr_control_in_1_bit0" output="ram_block_M9K[0].control_in[0]"/>
          <complete input="M9K.data_addr_control_in[53:36] M9K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M9K_data_addr_control_in_1_bit1" output="ram_block_M9K[0].control_in[1]"/>
          <complete input="M9K.data_addr_control_in[71:54] M9K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M9K_data_addr_control_in_1_bit2" output="ram_block_M9K[0].control_in[2]"/>
          <complete input="M9K.data_addr_control_in[89:72] M9K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M9K_data_addr_control_in_1_bit3" output="ram_block_M9K[0].control_in[3]"/>
          <complete input="M9K.data_addr_control_in[53:36] M9K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M9K_data_addr_control_in_1_bit4" output="ram_block_M9K[0].control_in[4]"/>
          <complete input="M9K.data_addr_control_in[103:90] M9K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M9K_data_addr_control_in_1_bit5" output="ram_block_M9K[0].control_in[5]"/>
          <complete input="M9K.data_addr_control_in[35:18] M9K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M9K_data_addr_control_in_1_bit6" output="ram_block_M9K[0].control_in[6]"/>
          <complete input="M9K.data_addr_control_in[71:54] M9K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M9K_data_addr_control_in_1_bit7" output="ram_block_M9K[0].control_in[7]"/>
          <complete input="M9K.data_addr_control_in[103:90] M9K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M9K_data_addr_control_in_1_bit8" output="ram_block_M9K[0].control_in[8]"/>
          <complete input="M9K.data_addr_control_in[103:90] M9K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M9K_data_addr_control_in_1_bit9" output="ram_block_M9K[0].control_in[9]"/>
          <complete input="M9K.data_addr_control_in[89:72] M9K.data_addr_control_in[103:90]" name="interconnect_partial_xbar_M9K_data_addr_control_in_1_bit10" output="ram_block_M9K[0].control_in[10]"/>
          <complete input="M9K.data_addr_control_in[89:72] M9K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M9K_data_addr_control_in_1_bit11" output="ram_block_M9K[0].control_in[11]"/>
          <complete input="M9K.data_addr_control_in[17:0] M9K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M9K_data_addr_control_in_1_bit12" output="ram_block_M9K[0].control_in[12]"/>
          <complete input="M9K.data_addr_control_in[71:54] M9K.data_addr_control_in[103:90]" name="interconnect_partial_xbar_M9K_data_addr_control_in_1_bit13" output="ram_block_M9K[0].control_in[13]"/>
          <complete input="M9K.data_addr_control_in[103:90] M9K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M9K_data_addr_control_in_1_bit14" output="ram_block_M9K[0].control_in[14]"/>
          <complete input="M9K.data_addr_control_in[103:90] M9K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M9K_data_addr_control_in_1_bit15" output="ram_block_M9K[0].control_in[15]"/>
          <complete input="M9K.data_addr_control_in[89:72] M9K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M9K_data_addr_control_in_1_bit16" output="ram_block_M9K[0].control_in[16]"/>
          <complete input="M9K.data_addr_control_in[17:0] M9K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M9K_data_addr_control_in_1_bit17" output="ram_block_M9K[0].control_in[17]"/>
          <complete input="M9K.data_addr_control_in[53:36] M9K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M9K_data_addr_control_in_1_bit18" output="ram_block_M9K[0].control_in[18]"/>
          <complete input="M9K.data_addr_control_in[89:72] M9K.data_addr_control_in[17:0]" name="interconnect_partial_xbar_M9K_data_addr_control_in_1_bit19" output="ram_block_M9K[0].control_in[19]"/>
          <complete input="M9K.data_addr_control_in[53:36] M9K.data_addr_control_in[103:90]" name="interconnect_partial_xbar_M9K_data_addr_control_in_1_bit20" output="ram_block_M9K[0].control_in[20]"/>
          <complete input="M9K.data_addr_control_in[35:18] M9K.data_addr_control_in[103:90]" name="interconnect_partial_xbar_M9K_data_addr_control_in_1_bit21" output="ram_block_M9K[0].control_in[21]"/>
          <complete input="M9K.data_addr_control_in[35:18] M9K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M9K_data_addr_control_in_1_bit22" output="ram_block_M9K[0].control_in[22]"/>
          <complete input="M9K.data_addr_control_in[35:18] M9K.data_addr_control_in[103:90]" name="interconnect_partial_xbar_M9K_data_addr_control_in_1_bit23" output="ram_block_M9K[0].control_in[23]"/>
          <complete input="M9K.data_addr_control_in[89:72] M9K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M9K_data_addr_control_in_1_bit24" output="ram_block_M9K[0].control_in[24]"/>
          <complete input="M9K.data_addr_control_in[17:0] M9K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M9K_data_addr_control_in_1_bit25" output="ram_block_M9K[0].control_in[25]"/>
          <complete input="M9K.data_addr_control_in[71:54] M9K.data_addr_control_in[103:90]" name="interconnect_partial_xbar_M9K_data_addr_control_in_1_bit26" output="ram_block_M9K[0].control_in[26]"/>
          <complete input="M9K.data_addr_control_in[17:0] M9K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M9K_data_addr_control_in_1_bit27" output="ram_block_M9K[0].control_in[27]"/>
          <complete input="M9K.data_addr_control_in[89:72] M9K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M9K_data_addr_control_in_2_bit0" output="ram_block_M9K[0].data_b_in[0]"/>
          <complete input="M9K.data_addr_control_in[89:72] M9K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M9K_data_addr_control_in_2_bit1" output="ram_block_M9K[0].data_b_in[1]"/>
          <complete input="M9K.data_addr_control_in[103:90] M9K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M9K_data_addr_control_in_2_bit2" output="ram_block_M9K[0].data_b_in[2]"/>
          <complete input="M9K.data_addr_control_in[71:54] M9K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M9K_data_addr_control_in_2_bit3" output="ram_block_M9K[0].data_b_in[3]"/>
          <complete input="M9K.data_addr_control_in[71:54] M9K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M9K_data_addr_control_in_2_bit4" output="ram_block_M9K[0].data_b_in[4]"/>
          <complete input="M9K.data_addr_control_in[71:54] M9K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M9K_data_addr_control_in_2_bit5" output="ram_block_M9K[0].data_b_in[5]"/>
          <complete input="M9K.data_addr_control_in[35:18] M9K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M9K_data_addr_control_in_2_bit6" output="ram_block_M9K[0].data_b_in[6]"/>
          <complete input="M9K.data_addr_control_in[71:54] M9K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M9K_data_addr_control_in_2_bit7" output="ram_block_M9K[0].data_b_in[7]"/>
          <complete input="M9K.data_addr_control_in[17:0] M9K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M9K_data_addr_control_in_2_bit8" output="ram_block_M9K[0].data_b_in[8]"/>
          <complete input="M9K.data_addr_control_in[103:90] M9K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M9K_data_addr_control_in_2_bit9" output="ram_block_M9K[0].data_b_in[9]"/>
          <complete input="M9K.data_addr_control_in[53:36] M9K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M9K_data_addr_control_in_2_bit10" output="ram_block_M9K[0].data_b_in[10]"/>
          <complete input="M9K.data_addr_control_in[35:18] M9K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M9K_data_addr_control_in_2_bit11" output="ram_block_M9K[0].data_b_in[11]"/>
          <complete input="M9K.data_addr_control_in[103:90] M9K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M9K_data_addr_control_in_2_bit12" output="ram_block_M9K[0].data_b_in[12]"/>
          <complete input="M9K.data_addr_control_in[103:90] M9K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M9K_data_addr_control_in_2_bit13" output="ram_block_M9K[0].data_b_in[13]"/>
          <complete input="M9K.data_addr_control_in[53:36] M9K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M9K_data_addr_control_in_2_bit14" output="ram_block_M9K[0].data_b_in[14]"/>
          <complete input="M9K.data_addr_control_in[103:90] M9K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M9K_data_addr_control_in_2_bit15" output="ram_block_M9K[0].data_b_in[15]"/>
          <complete input="M9K.data_addr_control_in[17:0] M9K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M9K_data_addr_control_in_2_bit16" output="ram_block_M9K[0].data_b_in[16]"/>
          <complete input="M9K.data_addr_control_in[53:36] M9K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M9K_data_addr_control_in_2_bit17" output="ram_block_M9K[0].data_b_in[17]"/>
          <complete input="M9K.data_addr_control_in[103:90] M9K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit0" output="ram_block_M9K[0].data_a_in[0]"/>
          <complete input="M9K.data_addr_control_in[89:72] M9K.data_addr_control_in[17:0]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit1" output="ram_block_M9K[0].data_a_in[1]"/>
          <complete input="M9K.data_addr_control_in[35:18] M9K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit2" output="ram_block_M9K[0].data_a_in[2]"/>
          <complete input="M9K.data_addr_control_in[35:18] M9K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit3" output="ram_block_M9K[0].data_a_in[3]"/>
          <complete input="M9K.data_addr_control_in[17:0] M9K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit4" output="ram_block_M9K[0].data_a_in[4]"/>
          <complete input="M9K.data_addr_control_in[17:0] M9K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit5" output="ram_block_M9K[0].data_a_in[5]"/>
          <complete input="M9K.data_addr_control_in[103:90] M9K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit6" output="ram_block_M9K[0].data_a_in[6]"/>
          <complete input="M9K.data_addr_control_in[89:72] M9K.data_addr_control_in[17:0]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit7" output="ram_block_M9K[0].data_a_in[7]"/>
          <complete input="M9K.data_addr_control_in[71:54] M9K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit8" output="ram_block_M9K[0].data_a_in[8]"/>
          <complete input="M9K.data_addr_control_in[53:36] M9K.data_addr_control_in[103:90]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit9" output="ram_block_M9K[0].data_a_in[9]"/>
          <complete input="M9K.data_addr_control_in[17:0] M9K.data_addr_control_in[103:90]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit10" output="ram_block_M9K[0].data_a_in[10]"/>
          <complete input="M9K.data_addr_control_in[35:18] M9K.data_addr_control_in[17:0]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit11" output="ram_block_M9K[0].data_a_in[11]"/>
          <complete input="M9K.data_addr_control_in[35:18] M9K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit12" output="ram_block_M9K[0].data_a_in[12]"/>
          <complete input="M9K.data_addr_control_in[103:90] M9K.data_addr_control_in[17:0]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit13" output="ram_block_M9K[0].data_a_in[13]"/>
          <complete input="M9K.data_addr_control_in[53:36] M9K.data_addr_control_in[17:0]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit14" output="ram_block_M9K[0].data_a_in[14]"/>
          <complete input="M9K.data_addr_control_in[35:18] M9K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit15" output="ram_block_M9K[0].data_a_in[15]"/>
          <complete input="M9K.data_addr_control_in[53:36] M9K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit16" output="ram_block_M9K[0].data_a_in[16]"/>
          <complete input="M9K.data_addr_control_in[71:54] M9K.data_addr_control_in[17:0]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit17" output="ram_block_M9K[0].data_a_in[17]"/>
          <complete input="M9K.data_addr_control_in[17:0] M9K.data_addr_control_in[103:90]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit18" output="ram_block_M9K[0].data_a_in[18]"/>
          <complete input="M9K.data_addr_control_in[35:18] M9K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit19" output="ram_block_M9K[0].data_a_in[19]"/>
          <complete input="M9K.data_addr_control_in[89:72] M9K.data_addr_control_in[103:90]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit20" output="ram_block_M9K[0].data_a_in[20]"/>
          <complete input="M9K.data_addr_control_in[103:90] M9K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit21" output="ram_block_M9K[0].data_a_in[21]"/>
          <complete input="M9K.data_addr_control_in[89:72] M9K.data_addr_control_in[103:90]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit22" output="ram_block_M9K[0].data_a_in[22]"/>
          <complete input="M9K.data_addr_control_in[17:0] M9K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit23" output="ram_block_M9K[0].data_a_in[23]"/>
          <complete input="M9K.data_addr_control_in[103:90] M9K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit24" output="ram_block_M9K[0].data_a_in[24]"/>
          <complete input="M9K.data_addr_control_in[35:18] M9K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit25" output="ram_block_M9K[0].data_a_in[25]"/>
          <complete input="M9K.data_addr_control_in[53:36] M9K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit26" output="ram_block_M9K[0].data_a_in[26]"/>
          <complete input="M9K.data_addr_control_in[53:36] M9K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit27" output="ram_block_M9K[0].data_a_in[27]"/>
          <complete input="M9K.data_addr_control_in[71:54] M9K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit28" output="ram_block_M9K[0].data_a_in[28]"/>
          <complete input="M9K.data_addr_control_in[53:36] M9K.data_addr_control_in[103:90]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit29" output="ram_block_M9K[0].data_a_in[29]"/>
          <complete input="M9K.data_addr_control_in[35:18] M9K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit30" output="ram_block_M9K[0].data_a_in[30]"/>
          <complete input="M9K.data_addr_control_in[17:0] M9K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit31" output="ram_block_M9K[0].data_a_in[31]"/>
          <complete input="M9K.data_addr_control_in[53:36] M9K.data_addr_control_in[17:0]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit32" output="ram_block_M9K[0].data_a_in[32]"/>
          <complete input="M9K.data_addr_control_in[35:18] M9K.data_addr_control_in[103:90]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit33" output="ram_block_M9K[0].data_a_in[33]"/>
          <complete input="M9K.data_addr_control_in[53:36] M9K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit34" output="ram_block_M9K[0].data_a_in[34]"/>
          <complete input="M9K.data_addr_control_in[53:36] M9K.data_addr_control_in[103:90]" name="interconnect_partial_xbar_M9K_data_addr_control_in_3_bit35" output="ram_block_M9K[0].data_a_in[35]"/>
          <complete input="M9K.data_addr_control_in[71:54] M9K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M9K_data_addr_control_in_4_bit0" output="ram_block_M9K[0].addr_a_in[0]"/>
          <complete input="M9K.data_addr_control_in[53:36] M9K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M9K_data_addr_control_in_4_bit1" output="ram_block_M9K[0].addr_a_in[1]"/>
          <complete input="M9K.data_addr_control_in[17:0] M9K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M9K_data_addr_control_in_4_bit2" output="ram_block_M9K[0].addr_a_in[2]"/>
          <complete input="M9K.data_addr_control_in[53:36] M9K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M9K_data_addr_control_in_4_bit3" output="ram_block_M9K[0].addr_a_in[3]"/>
          <complete input="M9K.data_addr_control_in[71:54] M9K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M9K_data_addr_control_in_4_bit4" output="ram_block_M9K[0].addr_a_in[4]"/>
          <complete input="M9K.data_addr_control_in[103:90] M9K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M9K_data_addr_control_in_4_bit5" output="ram_block_M9K[0].addr_a_in[5]"/>
          <complete input="M9K.data_addr_control_in[53:36] M9K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M9K_data_addr_control_in_4_bit6" output="ram_block_M9K[0].addr_a_in[6]"/>
          <complete input="M9K.data_addr_control_in[53:36] M9K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M9K_data_addr_control_in_4_bit7" output="ram_block_M9K[0].addr_a_in[7]"/>
          <complete input="M9K.data_addr_control_in[17:0] M9K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M9K_data_addr_control_in_4_bit8" output="ram_block_M9K[0].addr_a_in[8]"/>
          <complete input="M9K.data_addr_control_in[35:18] M9K.data_addr_control_in[17:0]" name="interconnect_partial_xbar_M9K_data_addr_control_in_4_bit9" output="ram_block_M9K[0].addr_a_in[9]"/>
          <complete input="M9K.data_addr_control_in[71:54] M9K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M9K_data_addr_control_in_4_bit10" output="ram_block_M9K[0].addr_a_in[10]"/>
          <complete input="M9K.data_addr_control_in[71:54] M9K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M9K_data_addr_control_in_4_bit11" output="ram_block_M9K[0].addr_a_in[11]"/>
          <complete input="M9K.data_addr_control_in[103:90] M9K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M9K_data_addr_control_in_4_bit12" output="ram_block_M9K[0].addr_a_in[12]"/>
          <complete input="M9K.data_addr_control_in[35:18] M9K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M9K_data_addr_control_in_5_bit0" output="ram_block_M9K[0].addr_b_in[0]"/>
          <complete input="M9K.data_addr_control_in[89:72] M9K.data_addr_control_in[103:90]" name="interconnect_partial_xbar_M9K_data_addr_control_in_5_bit1" output="ram_block_M9K[0].addr_b_in[1]"/>
          <complete input="M9K.data_addr_control_in[89:72] M9K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M9K_data_addr_control_in_5_bit2" output="ram_block_M9K[0].addr_b_in[2]"/>
          <complete input="M9K.data_addr_control_in[103:90] M9K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M9K_data_addr_control_in_5_bit3" output="ram_block_M9K[0].addr_b_in[3]"/>
          <complete input="M9K.data_addr_control_in[17:0] M9K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M9K_data_addr_control_in_5_bit4" output="ram_block_M9K[0].addr_b_in[4]"/>
          <complete input="M9K.data_addr_control_in[103:90] M9K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M9K_data_addr_control_in_5_bit5" output="ram_block_M9K[0].addr_b_in[5]"/>
          <complete input="M9K.data_addr_control_in[89:72] M9K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M9K_data_addr_control_in_5_bit6" output="ram_block_M9K[0].addr_b_in[6]"/>
          <complete input="M9K.data_addr_control_in[35:18] M9K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M9K_data_addr_control_in_5_bit7" output="ram_block_M9K[0].addr_b_in[7]"/>
          <complete input="M9K.data_addr_control_in[17:0] M9K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M9K_data_addr_control_in_5_bit8" output="ram_block_M9K[0].addr_b_in[8]"/>
          <complete input="M9K.data_addr_control_in[71:54] M9K.data_addr_control_in[17:0]" name="interconnect_partial_xbar_M9K_data_addr_control_in_5_bit9" output="ram_block_M9K[0].addr_b_in[9]"/>
          <complete input="M9K.data_addr_control_in[17:0] M9K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M9K_data_addr_control_in_5_bit10" output="ram_block_M9K[0].addr_b_in[10]"/>
          <complete input="M9K.data_addr_control_in[103:90] M9K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M9K_data_addr_control_in_5_bit11" output="ram_block_M9K[0].addr_b_in[11]"/>
          <complete input="M9K.data_addr_control_in[103:90] M9K.data_addr_control_in[17:0]" name="interconnect_partial_xbar_M9K_data_addr_control_in_5_bit12" output="ram_block_M9K[0].addr_b_in[12]"/>
          <direct input="M9K.clk_in[1:0]" name="interconnect_full_M9K_clk_in_1" output="ram_block_M9K[0].clk_in[1:0] "/>
          <direct input="ram_block_M9K[0].data_out[35:0] " name="interconnect_full_M9K_data_out_1" output="M9K.data_out[35:0]"/>
          <direct input="ram_block_M9K[0].control_out[2:0] " name="interconnect_full_M9K_control_out_1" output="M9K.control_out[2:0]"/>
        </interconnect>
      </mode>
      <fc default_in_type="frac" default_in_val="0.055" default_out_type="frac" default_out_val="0.100"/>
      <pinlocations pattern="spread"/>
      <gridlocations>
        <loc priority="5" repeat="26" start="5" type="col"/>
      </gridlocations>
    </pb_type>
    <pb_type height="8" name="M144K">
      <input name="clk_in" num_pins="2"/>
      <input name="data_addr_control_in" num_pins="416"/>
      <output name="data_out" num_pins="120"/>
      <output name="control_out" num_pins="3"/>
      <mode name="ram">
        <pb_type name="ram_block_M144K" num_pb="1">
          <input name="control_in" num_pins="28"/>
          <input name="data_b_in" num_pins="36"/>
          <input name="data_a_in" num_pins="72"/>
          <input name="clk_in" num_pins="2"/>
          <input name="addr_a_in" num_pins="14"/>
          <input name="addr_b_in" num_pins="14"/>
          <output name="control_out" num_pins="3"/>
          <output name="data_out" num_pins="72"/>
          <mode name="dual_port_class_size_144K_A16Kx9_B16Kx9_composite_prim_ram_1x(A16Kx9_B16Kx9)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}.port_a_address_width{14}.port_b_address_width{14}" class="memory" name="prim_ram_A16Kx9_B16Kx9" num_pb="1">
              <input name="portadatain" num_pins="9" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="14" port_class="address1"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="14" port_class="address2"/>
              <output name="portbdataout" num_pins="9" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16Kx9_B16Kx9[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16Kx9_B16Kx9[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16Kx9_B16Kx9[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[10]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16Kx9_B16Kx9[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[11]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16Kx9_B16Kx9[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[12]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16Kx9_B16Kx9[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16Kx9_B16Kx9[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16Kx9_B16Kx9[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16Kx9_B16Kx9[0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16Kx9_B16Kx9[0].portawe[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16Kx9_B16Kx9[0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A16Kx9_B16Kx9[0].clk1[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A16Kx9_B16Kx9[0].clk0[0]"/>
              <complete input="prim_ram_A16Kx9_B16Kx9[0].eccstatus[2:0]" name="interconnect_common_ram_block_M144K_control_out" output="ram_block_M144K.control_out[2:0]"/>
              <complete input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_A16Kx9_B16Kx9[0].portaaddr[13:0]"/>
              <complete input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_A16Kx9_B16Kx9[0].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.data_a_in[8:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_A16Kx9_B16Kx9[0].portadatain[8:0]"/>
              <direct input="prim_ram_A16Kx9_B16Kx9[0].portbdataout[8:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[8:0]"/>
            </interconnect>
          </mode>
          <mode name="dual_port_class_size_144K_A8Kx18_B8Kx18_composite_prim_ram_1x(A8Kx18_B8Kx18)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}.port_a_address_width{13}.port_b_address_width{13}" class="memory" name="prim_ram_A8Kx18_B8Kx18" num_pb="1">
              <input name="portadatain" num_pins="18" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="13" port_class="address1"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="13" port_class="address2"/>
              <output name="portbdataout" num_pins="18" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8Kx18_B8Kx18[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8Kx18_B8Kx18[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8Kx18_B8Kx18[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[10]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8Kx18_B8Kx18[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[11]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8Kx18_B8Kx18[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[12]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8Kx18_B8Kx18[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8Kx18_B8Kx18[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8Kx18_B8Kx18[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8Kx18_B8Kx18[0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8Kx18_B8Kx18[0].portawe[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8Kx18_B8Kx18[0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A8Kx18_B8Kx18[0].clk1[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A8Kx18_B8Kx18[0].clk0[0]"/>
              <complete input="prim_ram_A8Kx18_B8Kx18[0].eccstatus[2:0]" name="interconnect_common_ram_block_M144K_control_out" output="ram_block_M144K.control_out[2:0]"/>
              <complete input="ram_block_M144K.addr_a_in[12:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_A8Kx18_B8Kx18[0].portaaddr[12:0]"/>
              <complete input="ram_block_M144K.addr_b_in[12:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_A8Kx18_B8Kx18[0].portbaddr[12:0]"/>
              <direct input="ram_block_M144K.data_a_in[17:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_A8Kx18_B8Kx18[0].portadatain[17:0]"/>
              <direct input="prim_ram_A8Kx18_B8Kx18[0].portbdataout[17:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[17:0]"/>
            </interconnect>
          </mode>
          <mode name="dual_port_class_size_144K_A4Kx36_B4Kx36_composite_prim_ram_1x(A4Kx36_B4Kx36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}.port_a_address_width{12}.port_b_address_width{12}" class="memory" name="prim_ram_A4Kx36_B4Kx36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="12" port_class="address1"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="12" port_class="address2"/>
              <output name="portbdataout" num_pins="36" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4Kx36_B4Kx36[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4Kx36_B4Kx36[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4Kx36_B4Kx36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[10]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4Kx36_B4Kx36[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[11]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4Kx36_B4Kx36[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[12]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4Kx36_B4Kx36[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4Kx36_B4Kx36[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4Kx36_B4Kx36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4Kx36_B4Kx36[0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4Kx36_B4Kx36[0].portawe[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4Kx36_B4Kx36[0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A4Kx36_B4Kx36[0].clk1[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A4Kx36_B4Kx36[0].clk0[0]"/>
              <complete input="prim_ram_A4Kx36_B4Kx36[0].eccstatus[2:0]" name="interconnect_common_ram_block_M144K_control_out" output="ram_block_M144K.control_out[2:0]"/>
              <complete input="ram_block_M144K.addr_a_in[11:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_A4Kx36_B4Kx36[0].portaaddr[11:0]"/>
              <complete input="ram_block_M144K.addr_b_in[11:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_A4Kx36_B4Kx36[0].portbaddr[11:0]"/>
              <direct input="ram_block_M144K.data_a_in[35:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_A4Kx36_B4Kx36[0].portadatain[35:0]"/>
              <direct input="prim_ram_A4Kx36_B4Kx36[0].portbdataout[35:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[35:0]"/>
            </interconnect>
          </mode>
          <mode name="dual_port_class_size_144K_A2Kx72_B2Kx72_composite_prim_ram_1x(A2Kx72_B2Kx72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}.port_a_address_width{11}.port_b_address_width{11}" class="memory" name="prim_ram_A2Kx72_B2Kx72" num_pb="1">
              <input name="portadatain" num_pins="72" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="11" port_class="address1"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="11" port_class="address2"/>
              <output name="portbdataout" num_pins="72" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2Kx72_B2Kx72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2Kx72_B2Kx72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2Kx72_B2Kx72[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[10]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2Kx72_B2Kx72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[11]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2Kx72_B2Kx72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[12]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2Kx72_B2Kx72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2Kx72_B2Kx72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2Kx72_B2Kx72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2Kx72_B2Kx72[0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2Kx72_B2Kx72[0].portawe[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2Kx72_B2Kx72[0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A2Kx72_B2Kx72[0].clk1[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A2Kx72_B2Kx72[0].clk0[0]"/>
              <complete input="prim_ram_A2Kx72_B2Kx72[0].eccstatus[2:0]" name="interconnect_common_ram_block_M144K_control_out" output="ram_block_M144K.control_out[2:0]"/>
              <complete input="ram_block_M144K.addr_a_in[10:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_A2Kx72_B2Kx72[0].portaaddr[10:0]"/>
              <complete input="ram_block_M144K.addr_b_in[10:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_A2Kx72_B2Kx72[0].portbaddr[10:0]"/>
              <direct input="ram_block_M144K.data_a_in[71:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_A2Kx72_B2Kx72[0].portadatain[71:0]"/>
              <direct input="prim_ram_A2Kx72_B2Kx72[0].portbdataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="dual_port_class_size_72K_A1Kx72_B1Kx72_composite_prim_ram_1x(A1Kx72_B1Kx72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}.port_a_address_width{10}.port_b_address_width{10}" class="memory" name="prim_ram_A1Kx72_B1Kx72" num_pb="1">
              <input name="portadatain" num_pins="72" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="10" port_class="address1"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="10" port_class="address2"/>
              <output name="portbdataout" num_pins="72" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1Kx72_B1Kx72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1Kx72_B1Kx72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1Kx72_B1Kx72[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[10]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1Kx72_B1Kx72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[11]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1Kx72_B1Kx72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[12]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1Kx72_B1Kx72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1Kx72_B1Kx72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1Kx72_B1Kx72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1Kx72_B1Kx72[0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1Kx72_B1Kx72[0].portawe[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1Kx72_B1Kx72[0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A1Kx72_B1Kx72[0].clk1[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A1Kx72_B1Kx72[0].clk0[0]"/>
              <complete input="prim_ram_A1Kx72_B1Kx72[0].eccstatus[2:0]" name="interconnect_common_ram_block_M144K_control_out" output="ram_block_M144K.control_out[2:0]"/>
              <complete input="ram_block_M144K.addr_a_in[9:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_A1Kx72_B1Kx72[0].portaaddr[9:0]"/>
              <complete input="ram_block_M144K.addr_b_in[9:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_A1Kx72_B1Kx72[0].portbaddr[9:0]"/>
              <direct input="ram_block_M144K.data_a_in[71:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_A1Kx72_B1Kx72[0].portadatain[71:0]"/>
              <direct input="prim_ram_A1Kx72_B1Kx72[0].portbdataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="dual_port_class_size_36K_A512x72_B512x72_composite_prim_ram_1x(A512x72_B512x72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}.port_a_address_width{9}.port_b_address_width{9}" class="memory" name="prim_ram_A512x72_B512x72" num_pb="1">
              <input name="portadatain" num_pins="72" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="9" port_class="address1"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="9" port_class="address2"/>
              <output name="portbdataout" num_pins="72" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A512x72_B512x72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A512x72_B512x72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A512x72_B512x72[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[10]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A512x72_B512x72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[11]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A512x72_B512x72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[12]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A512x72_B512x72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A512x72_B512x72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A512x72_B512x72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A512x72_B512x72[0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A512x72_B512x72[0].portawe[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A512x72_B512x72[0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A512x72_B512x72[0].clk1[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A512x72_B512x72[0].clk0[0]"/>
              <complete input="prim_ram_A512x72_B512x72[0].eccstatus[2:0]" name="interconnect_common_ram_block_M144K_control_out" output="ram_block_M144K.control_out[2:0]"/>
              <complete input="ram_block_M144K.addr_a_in[8:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_A512x72_B512x72[0].portaaddr[8:0]"/>
              <complete input="ram_block_M144K.addr_b_in[8:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_A512x72_B512x72[0].portbaddr[8:0]"/>
              <direct input="ram_block_M144K.data_a_in[71:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_A512x72_B512x72[0].portadatain[71:0]"/>
              <direct input="prim_ram_A512x72_B512x72[0].portbdataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="dual_port_class_size_18K_A256x72_B256x72_composite_prim_ram_1x(A256x72_B256x72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}.port_a_address_width{8}.port_b_address_width{8}" class="memory" name="prim_ram_A256x72_B256x72" num_pb="1">
              <input name="portadatain" num_pins="72" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="8" port_class="address1"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="8" port_class="address2"/>
              <output name="portbdataout" num_pins="72" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A256x72_B256x72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A256x72_B256x72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A256x72_B256x72[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[10]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A256x72_B256x72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[11]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A256x72_B256x72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[12]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A256x72_B256x72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A256x72_B256x72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A256x72_B256x72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A256x72_B256x72[0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A256x72_B256x72[0].portawe[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A256x72_B256x72[0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A256x72_B256x72[0].clk1[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A256x72_B256x72[0].clk0[0]"/>
              <complete input="prim_ram_A256x72_B256x72[0].eccstatus[2:0]" name="interconnect_common_ram_block_M144K_control_out" output="ram_block_M144K.control_out[2:0]"/>
              <complete input="ram_block_M144K.addr_a_in[7:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_A256x72_B256x72[0].portaaddr[7:0]"/>
              <complete input="ram_block_M144K.addr_b_in[7:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_A256x72_B256x72[0].portbaddr[7:0]"/>
              <direct input="ram_block_M144K.data_a_in[71:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_A256x72_B256x72[0].portadatain[71:0]"/>
              <direct input="prim_ram_A256x72_B256x72[0].portbdataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="dual_port_class_size_9K_A128x72_B128x72_composite_prim_ram_1x(A128x72_B128x72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}.port_a_address_width{7}.port_b_address_width{7}" class="memory" name="prim_ram_A128x72_B128x72" num_pb="1">
              <input name="portadatain" num_pins="72" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="7" port_class="address1"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="7" port_class="address2"/>
              <output name="portbdataout" num_pins="72" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A128x72_B128x72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A128x72_B128x72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A128x72_B128x72[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[10]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A128x72_B128x72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[11]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A128x72_B128x72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[12]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A128x72_B128x72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A128x72_B128x72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A128x72_B128x72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A128x72_B128x72[0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A128x72_B128x72[0].portawe[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A128x72_B128x72[0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A128x72_B128x72[0].clk1[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A128x72_B128x72[0].clk0[0]"/>
              <complete input="prim_ram_A128x72_B128x72[0].eccstatus[2:0]" name="interconnect_common_ram_block_M144K_control_out" output="ram_block_M144K.control_out[2:0]"/>
              <complete input="ram_block_M144K.addr_a_in[6:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_A128x72_B128x72[0].portaaddr[6:0]"/>
              <complete input="ram_block_M144K.addr_b_in[6:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_A128x72_B128x72[0].portbaddr[6:0]"/>
              <direct input="ram_block_M144K.data_a_in[71:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_A128x72_B128x72[0].portadatain[71:0]"/>
              <direct input="prim_ram_A128x72_B128x72[0].portbdataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="dual_port_class_size_4K_A64x72_B64x72_composite_prim_ram_1x(A64x72_B64x72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}.port_a_address_width{6}.port_b_address_width{6}" class="memory" name="prim_ram_A64x72_B64x72" num_pb="1">
              <input name="portadatain" num_pins="72" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="6" port_class="address1"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="6" port_class="address2"/>
              <output name="portbdataout" num_pins="72" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A64x72_B64x72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A64x72_B64x72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A64x72_B64x72[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[10]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A64x72_B64x72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[11]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A64x72_B64x72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[12]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A64x72_B64x72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A64x72_B64x72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A64x72_B64x72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A64x72_B64x72[0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A64x72_B64x72[0].portawe[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A64x72_B64x72[0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A64x72_B64x72[0].clk1[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A64x72_B64x72[0].clk0[0]"/>
              <complete input="prim_ram_A64x72_B64x72[0].eccstatus[2:0]" name="interconnect_common_ram_block_M144K_control_out" output="ram_block_M144K.control_out[2:0]"/>
              <complete input="ram_block_M144K.addr_a_in[5:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_A64x72_B64x72[0].portaaddr[5:0]"/>
              <complete input="ram_block_M144K.addr_b_in[5:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_A64x72_B64x72[0].portbaddr[5:0]"/>
              <direct input="ram_block_M144K.data_a_in[71:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_A64x72_B64x72[0].portadatain[71:0]"/>
              <direct input="prim_ram_A64x72_B64x72[0].portbdataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="dual_port_class_size_2K_A32x72_B32x72_composite_prim_ram_1x(A32x72_B32x72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}.port_a_address_width{5}.port_b_address_width{5}" class="memory" name="prim_ram_A32x72_B32x72" num_pb="1">
              <input name="portadatain" num_pins="72" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="5" port_class="address1"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="5" port_class="address2"/>
              <output name="portbdataout" num_pins="72" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A32x72_B32x72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A32x72_B32x72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A32x72_B32x72[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[10]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A32x72_B32x72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[11]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A32x72_B32x72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[12]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A32x72_B32x72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A32x72_B32x72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A32x72_B32x72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A32x72_B32x72[0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A32x72_B32x72[0].portawe[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A32x72_B32x72[0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A32x72_B32x72[0].clk1[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A32x72_B32x72[0].clk0[0]"/>
              <complete input="prim_ram_A32x72_B32x72[0].eccstatus[2:0]" name="interconnect_common_ram_block_M144K_control_out" output="ram_block_M144K.control_out[2:0]"/>
              <complete input="ram_block_M144K.addr_a_in[4:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_A32x72_B32x72[0].portaaddr[4:0]"/>
              <complete input="ram_block_M144K.addr_b_in[4:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_A32x72_B32x72[0].portbaddr[4:0]"/>
              <direct input="ram_block_M144K.data_a_in[71:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_A32x72_B32x72[0].portadatain[71:0]"/>
              <direct input="prim_ram_A32x72_B32x72[0].portbdataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="dual_port_class_size_1K_A16x72_B16x72_composite_prim_ram_1x(A16x72_B16x72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}.port_a_address_width{4}.port_b_address_width{4}" class="memory" name="prim_ram_A16x72_B16x72" num_pb="1">
              <input name="portadatain" num_pins="72" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="4" port_class="address1"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="4" port_class="address2"/>
              <output name="portbdataout" num_pins="72" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16x72_B16x72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16x72_B16x72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16x72_B16x72[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[10]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16x72_B16x72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[11]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16x72_B16x72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[12]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16x72_B16x72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16x72_B16x72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16x72_B16x72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16x72_B16x72[0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16x72_B16x72[0].portawe[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16x72_B16x72[0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A16x72_B16x72[0].clk1[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A16x72_B16x72[0].clk0[0]"/>
              <complete input="prim_ram_A16x72_B16x72[0].eccstatus[2:0]" name="interconnect_common_ram_block_M144K_control_out" output="ram_block_M144K.control_out[2:0]"/>
              <complete input="ram_block_M144K.addr_a_in[3:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_A16x72_B16x72[0].portaaddr[3:0]"/>
              <complete input="ram_block_M144K.addr_b_in[3:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_A16x72_B16x72[0].portbaddr[3:0]"/>
              <direct input="ram_block_M144K.data_a_in[71:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_A16x72_B16x72[0].portadatain[71:0]"/>
              <direct input="prim_ram_A16x72_B16x72[0].portbdataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="dual_port_class_size_576_A8x72_B8x72_composite_prim_ram_1x(A8x72_B8x72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}.port_a_address_width{3}.port_b_address_width{3}" class="memory" name="prim_ram_A8x72_B8x72" num_pb="1">
              <input name="portadatain" num_pins="72" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="3" port_class="address1"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="3" port_class="address2"/>
              <output name="portbdataout" num_pins="72" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8x72_B8x72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8x72_B8x72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8x72_B8x72[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[10]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8x72_B8x72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[11]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8x72_B8x72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[12]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8x72_B8x72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8x72_B8x72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8x72_B8x72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8x72_B8x72[0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8x72_B8x72[0].portawe[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8x72_B8x72[0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A8x72_B8x72[0].clk1[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A8x72_B8x72[0].clk0[0]"/>
              <complete input="prim_ram_A8x72_B8x72[0].eccstatus[2:0]" name="interconnect_common_ram_block_M144K_control_out" output="ram_block_M144K.control_out[2:0]"/>
              <complete input="ram_block_M144K.addr_a_in[2:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_A8x72_B8x72[0].portaaddr[2:0]"/>
              <complete input="ram_block_M144K.addr_b_in[2:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_A8x72_B8x72[0].portbaddr[2:0]"/>
              <direct input="ram_block_M144K.data_a_in[71:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_A8x72_B8x72[0].portadatain[71:0]"/>
              <direct input="prim_ram_A8x72_B8x72[0].portbdataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="dual_port_class_size_288_A4x72_B4x72_composite_prim_ram_1x(A4x72_B4x72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}.port_a_address_width{2}.port_b_address_width{2}" class="memory" name="prim_ram_A4x72_B4x72" num_pb="1">
              <input name="portadatain" num_pins="72" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="2" port_class="address1"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="2" port_class="address2"/>
              <output name="portbdataout" num_pins="72" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4x72_B4x72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4x72_B4x72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4x72_B4x72[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[10]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4x72_B4x72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[11]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4x72_B4x72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[12]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4x72_B4x72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4x72_B4x72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4x72_B4x72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4x72_B4x72[0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4x72_B4x72[0].portawe[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4x72_B4x72[0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A4x72_B4x72[0].clk1[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A4x72_B4x72[0].clk0[0]"/>
              <complete input="prim_ram_A4x72_B4x72[0].eccstatus[2:0]" name="interconnect_common_ram_block_M144K_control_out" output="ram_block_M144K.control_out[2:0]"/>
              <complete input="ram_block_M144K.addr_a_in[1:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_A4x72_B4x72[0].portaaddr[1:0]"/>
              <complete input="ram_block_M144K.addr_b_in[1:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_A4x72_B4x72[0].portbaddr[1:0]"/>
              <direct input="ram_block_M144K.data_a_in[71:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_A4x72_B4x72[0].portadatain[71:0]"/>
              <direct input="prim_ram_A4x72_B4x72[0].portbdataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="dual_port_class_size_144_A2x72_B2x72_composite_prim_ram_1x(A2x72_B2x72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}.port_a_address_width{1}.port_b_address_width{1}" class="memory" name="prim_ram_A2x72_B2x72" num_pb="1">
              <input name="portadatain" num_pins="72" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="1" port_class="address1"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="1" port_class="address2"/>
              <output name="portbdataout" num_pins="72" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2x72_B2x72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2x72_B2x72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2x72_B2x72[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[10]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2x72_B2x72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[11]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2x72_B2x72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[12]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2x72_B2x72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2x72_B2x72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2x72_B2x72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2x72_B2x72[0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2x72_B2x72[0].portawe[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2x72_B2x72[0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A2x72_B2x72[0].clk1[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A2x72_B2x72[0].clk0[0]"/>
              <complete input="prim_ram_A2x72_B2x72[0].eccstatus[2:0]" name="interconnect_common_ram_block_M144K_control_out" output="ram_block_M144K.control_out[2:0]"/>
              <complete input="ram_block_M144K.addr_a_in[0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_A2x72_B2x72[0].portaaddr[0]"/>
              <complete input="ram_block_M144K.addr_b_in[0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_A2x72_B2x72[0].portbaddr[0]"/>
              <direct input="ram_block_M144K.data_a_in[71:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_A2x72_B2x72[0].portadatain[71:0]"/>
              <direct input="prim_ram_A2x72_B2x72[0].portbdataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="dual_port_class_size_72_A1x72_B1x72_composite_prim_ram_1x(A1x72_B1x72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}.port_a_address_width{0}.port_b_address_width{0}" class="memory" name="prim_ram_A1x72_B1x72" num_pb="1">
              <input name="portadatain" num_pins="72" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="1" port_class="address1"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="1" port_class="address2"/>
              <output name="portbdataout" num_pins="72" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1x72_B1x72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1x72_B1x72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1x72_B1x72[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[10]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1x72_B1x72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[11]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1x72_B1x72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[12]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1x72_B1x72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1x72_B1x72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1x72_B1x72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1x72_B1x72[0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1x72_B1x72[0].portawe[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1x72_B1x72[0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A1x72_B1x72[0].clk1[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A1x72_B1x72[0].clk0[0]"/>
              <complete input="prim_ram_A1x72_B1x72[0].eccstatus[2:0]" name="interconnect_common_ram_block_M144K_control_out" output="ram_block_M144K.control_out[2:0]"/>
              <complete input="ram_block_M144K.addr_a_in[0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_A1x72_B1x72[0].portaaddr[0]"/>
              <complete input="ram_block_M144K.addr_b_in[0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_A1x72_B1x72[0].portbaddr[0]"/>
              <direct input="ram_block_M144K.data_a_in[71:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_A1x72_B1x72[0].portadatain[71:0]"/>
              <direct input="prim_ram_A1x72_B1x72[0].portbdataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_class_size_144K_A16Kx9_B16Kx9_composite_prim_ram_1x(A16Kx9_B16Kx9)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{14}.port_b_address_width{14}" class="memory" name="prim_ram_A16Kx9_B16Kx9" num_pb="1">
              <input name="portadatain" num_pins="9" port_class="data_in1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="14" port_class="address1"/>
              <input name="portbaddr" num_pins="14" port_class="address2"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1" port_class="write_en2"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbdatain" num_pins="9" port_class="data_in2"/>
              <output name="portadataout" num_pins="9" port_class="data_out1"/>
              <output name="portbdataout" num_pins="9" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16Kx9_B16Kx9[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16Kx9_B16Kx9[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16Kx9_B16Kx9[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16Kx9_B16Kx9[0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16Kx9_B16Kx9[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16Kx9_B16Kx9[0].portbbyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16Kx9_B16Kx9[0].portbwe[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16Kx9_B16Kx9[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16Kx9_B16Kx9[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16Kx9_B16Kx9[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16Kx9_B16Kx9[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[18]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16Kx9_B16Kx9[0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16Kx9_B16Kx9[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[27]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16Kx9_B16Kx9[0].portawe[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A16Kx9_B16Kx9[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A16Kx9_B16Kx9[0].clk1[0]"/>
              <complete input="prim_ram_A16Kx9_B16Kx9[0].eccstatus[2:0]" name="interconnect_common_ram_block_M144K_control_out" output="ram_block_M144K.control_out[2:0]"/>
              <complete input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_A16Kx9_B16Kx9[0].portaaddr[13:0]"/>
              <complete input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_A16Kx9_B16Kx9[0].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.data_b_in[8:0]" name="interconnect_split_ram_block_M144K_data_b_in" output="prim_ram_A16Kx9_B16Kx9[0].portbdatain[8:0]"/>
              <direct input="ram_block_M144K.data_a_in[8:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_A16Kx9_B16Kx9[0].portadatain[8:0]"/>
              <direct input="prim_ram_A16Kx9_B16Kx9[0].portadataout[8:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[8:0]"/>
              <direct input="prim_ram_A16Kx9_B16Kx9[0].portbdataout[8:0]" name="interconnect_concat_ram_block_M144K_data_out_2" output="ram_block_M144K.data_out[17:9]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_class_size_144K_A8Kx18_B8Kx18_composite_prim_ram_1x(A8Kx18_B8Kx18)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{13}.port_b_address_width{13}" class="memory" name="prim_ram_A8Kx18_B8Kx18" num_pb="1">
              <input name="portadatain" num_pins="18" port_class="data_in1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="13" port_class="address1"/>
              <input name="portbaddr" num_pins="13" port_class="address2"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1" port_class="write_en2"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbdatain" num_pins="18" port_class="data_in2"/>
              <output name="portadataout" num_pins="18" port_class="data_out1"/>
              <output name="portbdataout" num_pins="18" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8Kx18_B8Kx18[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8Kx18_B8Kx18[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8Kx18_B8Kx18[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8Kx18_B8Kx18[0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8Kx18_B8Kx18[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8Kx18_B8Kx18[0].portbbyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8Kx18_B8Kx18[0].portbwe[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8Kx18_B8Kx18[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8Kx18_B8Kx18[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8Kx18_B8Kx18[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8Kx18_B8Kx18[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[18]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8Kx18_B8Kx18[0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8Kx18_B8Kx18[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[27]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8Kx18_B8Kx18[0].portawe[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A8Kx18_B8Kx18[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A8Kx18_B8Kx18[0].clk1[0]"/>
              <complete input="prim_ram_A8Kx18_B8Kx18[0].eccstatus[2:0]" name="interconnect_common_ram_block_M144K_control_out" output="ram_block_M144K.control_out[2:0]"/>
              <complete input="ram_block_M144K.addr_a_in[12:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_A8Kx18_B8Kx18[0].portaaddr[12:0]"/>
              <complete input="ram_block_M144K.addr_b_in[12:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_A8Kx18_B8Kx18[0].portbaddr[12:0]"/>
              <direct input="ram_block_M144K.data_b_in[17:0]" name="interconnect_split_ram_block_M144K_data_b_in" output="prim_ram_A8Kx18_B8Kx18[0].portbdatain[17:0]"/>
              <direct input="ram_block_M144K.data_a_in[17:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_A8Kx18_B8Kx18[0].portadatain[17:0]"/>
              <direct input="prim_ram_A8Kx18_B8Kx18[0].portadataout[17:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[17:0]"/>
              <direct input="prim_ram_A8Kx18_B8Kx18[0].portbdataout[17:0]" name="interconnect_concat_ram_block_M144K_data_out_2" output="ram_block_M144K.data_out[35:18]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_class_size_144K_A4Kx36_B4Kx36_composite_prim_ram_1x(A4Kx36_B4Kx36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{12}.port_b_address_width{12}" class="memory" name="prim_ram_A4Kx36_B4Kx36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="12" port_class="address1"/>
              <input name="portbaddr" num_pins="12" port_class="address2"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1" port_class="write_en2"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbdatain" num_pins="36" port_class="data_in2"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
              <output name="portbdataout" num_pins="36" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4Kx36_B4Kx36[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4Kx36_B4Kx36[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4Kx36_B4Kx36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4Kx36_B4Kx36[0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4Kx36_B4Kx36[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4Kx36_B4Kx36[0].portbbyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4Kx36_B4Kx36[0].portbwe[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4Kx36_B4Kx36[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4Kx36_B4Kx36[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4Kx36_B4Kx36[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4Kx36_B4Kx36[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[18]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4Kx36_B4Kx36[0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4Kx36_B4Kx36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[27]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4Kx36_B4Kx36[0].portawe[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A4Kx36_B4Kx36[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A4Kx36_B4Kx36[0].clk1[0]"/>
              <complete input="prim_ram_A4Kx36_B4Kx36[0].eccstatus[2:0]" name="interconnect_common_ram_block_M144K_control_out" output="ram_block_M144K.control_out[2:0]"/>
              <complete input="ram_block_M144K.addr_a_in[11:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_A4Kx36_B4Kx36[0].portaaddr[11:0]"/>
              <complete input="ram_block_M144K.addr_b_in[11:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_A4Kx36_B4Kx36[0].portbaddr[11:0]"/>
              <direct input="ram_block_M144K.data_b_in[35:0]" name="interconnect_split_ram_block_M144K_data_b_in" output="prim_ram_A4Kx36_B4Kx36[0].portbdatain[35:0]"/>
              <direct input="ram_block_M144K.data_a_in[35:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_A4Kx36_B4Kx36[0].portadatain[35:0]"/>
              <direct input="prim_ram_A4Kx36_B4Kx36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[35:0]"/>
              <direct input="prim_ram_A4Kx36_B4Kx36[0].portbdataout[35:0]" name="interconnect_concat_ram_block_M144K_data_out_2" output="ram_block_M144K.data_out[71:36]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_class_size_72K_A2Kx36_B2Kx36_composite_prim_ram_1x(A2Kx36_B2Kx36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{11}.port_b_address_width{11}" class="memory" name="prim_ram_A2Kx36_B2Kx36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="11" port_class="address1"/>
              <input name="portbaddr" num_pins="11" port_class="address2"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1" port_class="write_en2"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbdatain" num_pins="36" port_class="data_in2"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
              <output name="portbdataout" num_pins="36" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2Kx36_B2Kx36[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2Kx36_B2Kx36[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2Kx36_B2Kx36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2Kx36_B2Kx36[0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2Kx36_B2Kx36[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2Kx36_B2Kx36[0].portbbyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2Kx36_B2Kx36[0].portbwe[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2Kx36_B2Kx36[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2Kx36_B2Kx36[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2Kx36_B2Kx36[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2Kx36_B2Kx36[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[18]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2Kx36_B2Kx36[0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2Kx36_B2Kx36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[27]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2Kx36_B2Kx36[0].portawe[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A2Kx36_B2Kx36[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A2Kx36_B2Kx36[0].clk1[0]"/>
              <complete input="prim_ram_A2Kx36_B2Kx36[0].eccstatus[2:0]" name="interconnect_common_ram_block_M144K_control_out" output="ram_block_M144K.control_out[2:0]"/>
              <complete input="ram_block_M144K.addr_a_in[10:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_A2Kx36_B2Kx36[0].portaaddr[10:0]"/>
              <complete input="ram_block_M144K.addr_b_in[10:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_A2Kx36_B2Kx36[0].portbaddr[10:0]"/>
              <direct input="ram_block_M144K.data_b_in[35:0]" name="interconnect_split_ram_block_M144K_data_b_in" output="prim_ram_A2Kx36_B2Kx36[0].portbdatain[35:0]"/>
              <direct input="ram_block_M144K.data_a_in[35:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_A2Kx36_B2Kx36[0].portadatain[35:0]"/>
              <direct input="prim_ram_A2Kx36_B2Kx36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[35:0]"/>
              <direct input="prim_ram_A2Kx36_B2Kx36[0].portbdataout[35:0]" name="interconnect_concat_ram_block_M144K_data_out_2" output="ram_block_M144K.data_out[71:36]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_class_size_36K_A1Kx36_B1Kx36_composite_prim_ram_1x(A1Kx36_B1Kx36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{10}.port_b_address_width{10}" class="memory" name="prim_ram_A1Kx36_B1Kx36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="10" port_class="address1"/>
              <input name="portbaddr" num_pins="10" port_class="address2"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1" port_class="write_en2"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbdatain" num_pins="36" port_class="data_in2"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
              <output name="portbdataout" num_pins="36" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1Kx36_B1Kx36[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1Kx36_B1Kx36[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1Kx36_B1Kx36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1Kx36_B1Kx36[0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1Kx36_B1Kx36[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1Kx36_B1Kx36[0].portbbyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1Kx36_B1Kx36[0].portbwe[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1Kx36_B1Kx36[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1Kx36_B1Kx36[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1Kx36_B1Kx36[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1Kx36_B1Kx36[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[18]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1Kx36_B1Kx36[0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1Kx36_B1Kx36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[27]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1Kx36_B1Kx36[0].portawe[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A1Kx36_B1Kx36[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A1Kx36_B1Kx36[0].clk1[0]"/>
              <complete input="prim_ram_A1Kx36_B1Kx36[0].eccstatus[2:0]" name="interconnect_common_ram_block_M144K_control_out" output="ram_block_M144K.control_out[2:0]"/>
              <complete input="ram_block_M144K.addr_a_in[9:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_A1Kx36_B1Kx36[0].portaaddr[9:0]"/>
              <complete input="ram_block_M144K.addr_b_in[9:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_A1Kx36_B1Kx36[0].portbaddr[9:0]"/>
              <direct input="ram_block_M144K.data_b_in[35:0]" name="interconnect_split_ram_block_M144K_data_b_in" output="prim_ram_A1Kx36_B1Kx36[0].portbdatain[35:0]"/>
              <direct input="ram_block_M144K.data_a_in[35:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_A1Kx36_B1Kx36[0].portadatain[35:0]"/>
              <direct input="prim_ram_A1Kx36_B1Kx36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[35:0]"/>
              <direct input="prim_ram_A1Kx36_B1Kx36[0].portbdataout[35:0]" name="interconnect_concat_ram_block_M144K_data_out_2" output="ram_block_M144K.data_out[71:36]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_class_size_18K_A512x36_B512x36_composite_prim_ram_1x(A512x36_B512x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{9}.port_b_address_width{9}" class="memory" name="prim_ram_A512x36_B512x36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="9" port_class="address1"/>
              <input name="portbaddr" num_pins="9" port_class="address2"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1" port_class="write_en2"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbdatain" num_pins="36" port_class="data_in2"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
              <output name="portbdataout" num_pins="36" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A512x36_B512x36[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A512x36_B512x36[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A512x36_B512x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A512x36_B512x36[0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A512x36_B512x36[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A512x36_B512x36[0].portbbyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A512x36_B512x36[0].portbwe[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A512x36_B512x36[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A512x36_B512x36[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A512x36_B512x36[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A512x36_B512x36[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[18]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A512x36_B512x36[0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A512x36_B512x36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[27]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A512x36_B512x36[0].portawe[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A512x36_B512x36[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A512x36_B512x36[0].clk1[0]"/>
              <complete input="prim_ram_A512x36_B512x36[0].eccstatus[2:0]" name="interconnect_common_ram_block_M144K_control_out" output="ram_block_M144K.control_out[2:0]"/>
              <complete input="ram_block_M144K.addr_a_in[8:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_A512x36_B512x36[0].portaaddr[8:0]"/>
              <complete input="ram_block_M144K.addr_b_in[8:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_A512x36_B512x36[0].portbaddr[8:0]"/>
              <direct input="ram_block_M144K.data_b_in[35:0]" name="interconnect_split_ram_block_M144K_data_b_in" output="prim_ram_A512x36_B512x36[0].portbdatain[35:0]"/>
              <direct input="ram_block_M144K.data_a_in[35:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_A512x36_B512x36[0].portadatain[35:0]"/>
              <direct input="prim_ram_A512x36_B512x36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[35:0]"/>
              <direct input="prim_ram_A512x36_B512x36[0].portbdataout[35:0]" name="interconnect_concat_ram_block_M144K_data_out_2" output="ram_block_M144K.data_out[71:36]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_class_size_9K_A256x36_B256x36_composite_prim_ram_1x(A256x36_B256x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{8}.port_b_address_width{8}" class="memory" name="prim_ram_A256x36_B256x36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="8" port_class="address1"/>
              <input name="portbaddr" num_pins="8" port_class="address2"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1" port_class="write_en2"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbdatain" num_pins="36" port_class="data_in2"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
              <output name="portbdataout" num_pins="36" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A256x36_B256x36[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A256x36_B256x36[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A256x36_B256x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A256x36_B256x36[0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A256x36_B256x36[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A256x36_B256x36[0].portbbyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A256x36_B256x36[0].portbwe[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A256x36_B256x36[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A256x36_B256x36[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A256x36_B256x36[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A256x36_B256x36[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[18]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A256x36_B256x36[0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A256x36_B256x36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[27]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A256x36_B256x36[0].portawe[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A256x36_B256x36[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A256x36_B256x36[0].clk1[0]"/>
              <complete input="prim_ram_A256x36_B256x36[0].eccstatus[2:0]" name="interconnect_common_ram_block_M144K_control_out" output="ram_block_M144K.control_out[2:0]"/>
              <complete input="ram_block_M144K.addr_a_in[7:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_A256x36_B256x36[0].portaaddr[7:0]"/>
              <complete input="ram_block_M144K.addr_b_in[7:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_A256x36_B256x36[0].portbaddr[7:0]"/>
              <direct input="ram_block_M144K.data_b_in[35:0]" name="interconnect_split_ram_block_M144K_data_b_in" output="prim_ram_A256x36_B256x36[0].portbdatain[35:0]"/>
              <direct input="ram_block_M144K.data_a_in[35:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_A256x36_B256x36[0].portadatain[35:0]"/>
              <direct input="prim_ram_A256x36_B256x36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[35:0]"/>
              <direct input="prim_ram_A256x36_B256x36[0].portbdataout[35:0]" name="interconnect_concat_ram_block_M144K_data_out_2" output="ram_block_M144K.data_out[71:36]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_class_size_4K_A128x36_B128x36_composite_prim_ram_1x(A128x36_B128x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{7}.port_b_address_width{7}" class="memory" name="prim_ram_A128x36_B128x36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="7" port_class="address1"/>
              <input name="portbaddr" num_pins="7" port_class="address2"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1" port_class="write_en2"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbdatain" num_pins="36" port_class="data_in2"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
              <output name="portbdataout" num_pins="36" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A128x36_B128x36[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A128x36_B128x36[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A128x36_B128x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A128x36_B128x36[0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A128x36_B128x36[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A128x36_B128x36[0].portbbyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A128x36_B128x36[0].portbwe[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A128x36_B128x36[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A128x36_B128x36[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A128x36_B128x36[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A128x36_B128x36[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[18]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A128x36_B128x36[0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A128x36_B128x36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[27]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A128x36_B128x36[0].portawe[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A128x36_B128x36[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A128x36_B128x36[0].clk1[0]"/>
              <complete input="prim_ram_A128x36_B128x36[0].eccstatus[2:0]" name="interconnect_common_ram_block_M144K_control_out" output="ram_block_M144K.control_out[2:0]"/>
              <complete input="ram_block_M144K.addr_a_in[6:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_A128x36_B128x36[0].portaaddr[6:0]"/>
              <complete input="ram_block_M144K.addr_b_in[6:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_A128x36_B128x36[0].portbaddr[6:0]"/>
              <direct input="ram_block_M144K.data_b_in[35:0]" name="interconnect_split_ram_block_M144K_data_b_in" output="prim_ram_A128x36_B128x36[0].portbdatain[35:0]"/>
              <direct input="ram_block_M144K.data_a_in[35:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_A128x36_B128x36[0].portadatain[35:0]"/>
              <direct input="prim_ram_A128x36_B128x36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[35:0]"/>
              <direct input="prim_ram_A128x36_B128x36[0].portbdataout[35:0]" name="interconnect_concat_ram_block_M144K_data_out_2" output="ram_block_M144K.data_out[71:36]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_class_size_2K_A64x36_B64x36_composite_prim_ram_1x(A64x36_B64x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{6}.port_b_address_width{6}" class="memory" name="prim_ram_A64x36_B64x36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="6" port_class="address1"/>
              <input name="portbaddr" num_pins="6" port_class="address2"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1" port_class="write_en2"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbdatain" num_pins="36" port_class="data_in2"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
              <output name="portbdataout" num_pins="36" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A64x36_B64x36[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A64x36_B64x36[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A64x36_B64x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A64x36_B64x36[0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A64x36_B64x36[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A64x36_B64x36[0].portbbyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A64x36_B64x36[0].portbwe[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A64x36_B64x36[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A64x36_B64x36[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A64x36_B64x36[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A64x36_B64x36[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[18]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A64x36_B64x36[0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A64x36_B64x36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[27]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A64x36_B64x36[0].portawe[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A64x36_B64x36[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A64x36_B64x36[0].clk1[0]"/>
              <complete input="prim_ram_A64x36_B64x36[0].eccstatus[2:0]" name="interconnect_common_ram_block_M144K_control_out" output="ram_block_M144K.control_out[2:0]"/>
              <complete input="ram_block_M144K.addr_a_in[5:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_A64x36_B64x36[0].portaaddr[5:0]"/>
              <complete input="ram_block_M144K.addr_b_in[5:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_A64x36_B64x36[0].portbaddr[5:0]"/>
              <direct input="ram_block_M144K.data_b_in[35:0]" name="interconnect_split_ram_block_M144K_data_b_in" output="prim_ram_A64x36_B64x36[0].portbdatain[35:0]"/>
              <direct input="ram_block_M144K.data_a_in[35:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_A64x36_B64x36[0].portadatain[35:0]"/>
              <direct input="prim_ram_A64x36_B64x36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[35:0]"/>
              <direct input="prim_ram_A64x36_B64x36[0].portbdataout[35:0]" name="interconnect_concat_ram_block_M144K_data_out_2" output="ram_block_M144K.data_out[71:36]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_class_size_1K_A32x36_B32x36_composite_prim_ram_1x(A32x36_B32x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{5}.port_b_address_width{5}" class="memory" name="prim_ram_A32x36_B32x36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="5" port_class="address1"/>
              <input name="portbaddr" num_pins="5" port_class="address2"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1" port_class="write_en2"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbdatain" num_pins="36" port_class="data_in2"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
              <output name="portbdataout" num_pins="36" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A32x36_B32x36[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A32x36_B32x36[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A32x36_B32x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A32x36_B32x36[0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A32x36_B32x36[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A32x36_B32x36[0].portbbyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A32x36_B32x36[0].portbwe[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A32x36_B32x36[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A32x36_B32x36[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A32x36_B32x36[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A32x36_B32x36[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[18]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A32x36_B32x36[0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A32x36_B32x36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[27]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A32x36_B32x36[0].portawe[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A32x36_B32x36[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A32x36_B32x36[0].clk1[0]"/>
              <complete input="prim_ram_A32x36_B32x36[0].eccstatus[2:0]" name="interconnect_common_ram_block_M144K_control_out" output="ram_block_M144K.control_out[2:0]"/>
              <complete input="ram_block_M144K.addr_a_in[4:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_A32x36_B32x36[0].portaaddr[4:0]"/>
              <complete input="ram_block_M144K.addr_b_in[4:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_A32x36_B32x36[0].portbaddr[4:0]"/>
              <direct input="ram_block_M144K.data_b_in[35:0]" name="interconnect_split_ram_block_M144K_data_b_in" output="prim_ram_A32x36_B32x36[0].portbdatain[35:0]"/>
              <direct input="ram_block_M144K.data_a_in[35:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_A32x36_B32x36[0].portadatain[35:0]"/>
              <direct input="prim_ram_A32x36_B32x36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[35:0]"/>
              <direct input="prim_ram_A32x36_B32x36[0].portbdataout[35:0]" name="interconnect_concat_ram_block_M144K_data_out_2" output="ram_block_M144K.data_out[71:36]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_class_size_576_A16x36_B16x36_composite_prim_ram_1x(A16x36_B16x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{4}.port_b_address_width{4}" class="memory" name="prim_ram_A16x36_B16x36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="4" port_class="address1"/>
              <input name="portbaddr" num_pins="4" port_class="address2"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1" port_class="write_en2"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbdatain" num_pins="36" port_class="data_in2"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
              <output name="portbdataout" num_pins="36" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16x36_B16x36[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16x36_B16x36[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16x36_B16x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16x36_B16x36[0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16x36_B16x36[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16x36_B16x36[0].portbbyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16x36_B16x36[0].portbwe[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16x36_B16x36[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16x36_B16x36[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16x36_B16x36[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16x36_B16x36[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[18]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16x36_B16x36[0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16x36_B16x36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[27]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A16x36_B16x36[0].portawe[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A16x36_B16x36[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A16x36_B16x36[0].clk1[0]"/>
              <complete input="prim_ram_A16x36_B16x36[0].eccstatus[2:0]" name="interconnect_common_ram_block_M144K_control_out" output="ram_block_M144K.control_out[2:0]"/>
              <complete input="ram_block_M144K.addr_a_in[3:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_A16x36_B16x36[0].portaaddr[3:0]"/>
              <complete input="ram_block_M144K.addr_b_in[3:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_A16x36_B16x36[0].portbaddr[3:0]"/>
              <direct input="ram_block_M144K.data_b_in[35:0]" name="interconnect_split_ram_block_M144K_data_b_in" output="prim_ram_A16x36_B16x36[0].portbdatain[35:0]"/>
              <direct input="ram_block_M144K.data_a_in[35:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_A16x36_B16x36[0].portadatain[35:0]"/>
              <direct input="prim_ram_A16x36_B16x36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[35:0]"/>
              <direct input="prim_ram_A16x36_B16x36[0].portbdataout[35:0]" name="interconnect_concat_ram_block_M144K_data_out_2" output="ram_block_M144K.data_out[71:36]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_class_size_288_A8x36_B8x36_composite_prim_ram_1x(A8x36_B8x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{3}.port_b_address_width{3}" class="memory" name="prim_ram_A8x36_B8x36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="3" port_class="address1"/>
              <input name="portbaddr" num_pins="3" port_class="address2"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1" port_class="write_en2"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbdatain" num_pins="36" port_class="data_in2"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
              <output name="portbdataout" num_pins="36" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8x36_B8x36[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8x36_B8x36[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8x36_B8x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8x36_B8x36[0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8x36_B8x36[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8x36_B8x36[0].portbbyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8x36_B8x36[0].portbwe[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8x36_B8x36[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8x36_B8x36[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8x36_B8x36[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8x36_B8x36[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[18]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8x36_B8x36[0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8x36_B8x36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[27]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A8x36_B8x36[0].portawe[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A8x36_B8x36[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A8x36_B8x36[0].clk1[0]"/>
              <complete input="prim_ram_A8x36_B8x36[0].eccstatus[2:0]" name="interconnect_common_ram_block_M144K_control_out" output="ram_block_M144K.control_out[2:0]"/>
              <complete input="ram_block_M144K.addr_a_in[2:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_A8x36_B8x36[0].portaaddr[2:0]"/>
              <complete input="ram_block_M144K.addr_b_in[2:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_A8x36_B8x36[0].portbaddr[2:0]"/>
              <direct input="ram_block_M144K.data_b_in[35:0]" name="interconnect_split_ram_block_M144K_data_b_in" output="prim_ram_A8x36_B8x36[0].portbdatain[35:0]"/>
              <direct input="ram_block_M144K.data_a_in[35:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_A8x36_B8x36[0].portadatain[35:0]"/>
              <direct input="prim_ram_A8x36_B8x36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[35:0]"/>
              <direct input="prim_ram_A8x36_B8x36[0].portbdataout[35:0]" name="interconnect_concat_ram_block_M144K_data_out_2" output="ram_block_M144K.data_out[71:36]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_class_size_144_A4x36_B4x36_composite_prim_ram_1x(A4x36_B4x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{2}.port_b_address_width{2}" class="memory" name="prim_ram_A4x36_B4x36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="2" port_class="address1"/>
              <input name="portbaddr" num_pins="2" port_class="address2"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1" port_class="write_en2"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbdatain" num_pins="36" port_class="data_in2"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
              <output name="portbdataout" num_pins="36" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4x36_B4x36[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4x36_B4x36[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4x36_B4x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4x36_B4x36[0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4x36_B4x36[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4x36_B4x36[0].portbbyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4x36_B4x36[0].portbwe[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4x36_B4x36[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4x36_B4x36[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4x36_B4x36[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4x36_B4x36[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[18]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4x36_B4x36[0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4x36_B4x36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[27]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A4x36_B4x36[0].portawe[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A4x36_B4x36[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A4x36_B4x36[0].clk1[0]"/>
              <complete input="prim_ram_A4x36_B4x36[0].eccstatus[2:0]" name="interconnect_common_ram_block_M144K_control_out" output="ram_block_M144K.control_out[2:0]"/>
              <complete input="ram_block_M144K.addr_a_in[1:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_A4x36_B4x36[0].portaaddr[1:0]"/>
              <complete input="ram_block_M144K.addr_b_in[1:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_A4x36_B4x36[0].portbaddr[1:0]"/>
              <direct input="ram_block_M144K.data_b_in[35:0]" name="interconnect_split_ram_block_M144K_data_b_in" output="prim_ram_A4x36_B4x36[0].portbdatain[35:0]"/>
              <direct input="ram_block_M144K.data_a_in[35:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_A4x36_B4x36[0].portadatain[35:0]"/>
              <direct input="prim_ram_A4x36_B4x36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[35:0]"/>
              <direct input="prim_ram_A4x36_B4x36[0].portbdataout[35:0]" name="interconnect_concat_ram_block_M144K_data_out_2" output="ram_block_M144K.data_out[71:36]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_class_size_72_A2x36_B2x36_composite_prim_ram_1x(A2x36_B2x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{1}.port_b_address_width{1}" class="memory" name="prim_ram_A2x36_B2x36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="1" port_class="address1"/>
              <input name="portbaddr" num_pins="1" port_class="address2"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1" port_class="write_en2"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbdatain" num_pins="36" port_class="data_in2"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
              <output name="portbdataout" num_pins="36" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2x36_B2x36[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2x36_B2x36[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2x36_B2x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2x36_B2x36[0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2x36_B2x36[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2x36_B2x36[0].portbbyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2x36_B2x36[0].portbwe[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2x36_B2x36[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2x36_B2x36[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2x36_B2x36[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2x36_B2x36[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[18]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2x36_B2x36[0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2x36_B2x36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[27]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A2x36_B2x36[0].portawe[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A2x36_B2x36[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A2x36_B2x36[0].clk1[0]"/>
              <complete input="prim_ram_A2x36_B2x36[0].eccstatus[2:0]" name="interconnect_common_ram_block_M144K_control_out" output="ram_block_M144K.control_out[2:0]"/>
              <complete input="ram_block_M144K.addr_a_in[0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_A2x36_B2x36[0].portaaddr[0]"/>
              <complete input="ram_block_M144K.addr_b_in[0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_A2x36_B2x36[0].portbaddr[0]"/>
              <direct input="ram_block_M144K.data_b_in[35:0]" name="interconnect_split_ram_block_M144K_data_b_in" output="prim_ram_A2x36_B2x36[0].portbdatain[35:0]"/>
              <direct input="ram_block_M144K.data_a_in[35:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_A2x36_B2x36[0].portadatain[35:0]"/>
              <direct input="prim_ram_A2x36_B2x36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[35:0]"/>
              <direct input="prim_ram_A2x36_B2x36[0].portbdataout[35:0]" name="interconnect_concat_ram_block_M144K_data_out_2" output="ram_block_M144K.data_out[71:36]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_class_size_36_A1x36_B1x36_composite_prim_ram_1x(A1x36_B1x36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}.port_a_address_width{0}.port_b_address_width{0}" class="memory" name="prim_ram_A1x36_B1x36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="1" port_class="address1"/>
              <input name="portbaddr" num_pins="1" port_class="address2"/>
              <input name="portbre" num_pins="1" port_class="read_en2"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1" port_class="write_en2"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <input name="portbdatain" num_pins="36" port_class="data_in2"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
              <output name="portbdataout" num_pins="36" port_class="data_out2"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1x36_B1x36[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1x36_B1x36[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1x36_B1x36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1x36_B1x36[0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1x36_B1x36[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1x36_B1x36[0].portbbyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1x36_B1x36[0].portbwe[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1x36_B1x36[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1x36_B1x36[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1x36_B1x36[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1x36_B1x36[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[18]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1x36_B1x36[0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1x36_B1x36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[27]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_A1x36_B1x36[0].portawe[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A1x36_B1x36[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_A1x36_B1x36[0].clk1[0]"/>
              <complete input="prim_ram_A1x36_B1x36[0].eccstatus[2:0]" name="interconnect_common_ram_block_M144K_control_out" output="ram_block_M144K.control_out[2:0]"/>
              <complete input="ram_block_M144K.addr_a_in[0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_A1x36_B1x36[0].portaaddr[0]"/>
              <complete input="ram_block_M144K.addr_b_in[0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_A1x36_B1x36[0].portbaddr[0]"/>
              <direct input="ram_block_M144K.data_b_in[35:0]" name="interconnect_split_ram_block_M144K_data_b_in" output="prim_ram_A1x36_B1x36[0].portbdatain[35:0]"/>
              <direct input="ram_block_M144K.data_a_in[35:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_A1x36_B1x36[0].portadatain[35:0]"/>
              <direct input="prim_ram_A1x36_B1x36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[35:0]"/>
              <direct input="prim_ram_A1x36_B1x36[0].portbdataout[35:0]" name="interconnect_concat_ram_block_M144K_data_out_2" output="ram_block_M144K.data_out[71:36]"/>
            </interconnect>
          </mode>
          <mode name="single_port_class_size_144K_16Kx9_composite_prim_ram_1x(16Kx9)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{single_port}.port_a_address_width{14}" class="memory" name="prim_ram_16Kx9" num_pb="1">
              <input name="portadatain" num_pins="9" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="14" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="9" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16Kx9[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16Kx9[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16Kx9[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16Kx9[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16Kx9[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16Kx9[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[6]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16Kx9[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[7]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16Kx9[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15:8]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16Kx9[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16Kx9[0].portawe[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_16Kx9[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_16Kx9[0].clk1[0]"/>
              <complete input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_16Kx9[0].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.data_a_in[8:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_16Kx9[0].portadatain[8:0]"/>
              <direct input="prim_ram_16Kx9[0].portadataout[8:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[8:0]"/>
            </interconnect>
          </mode>
          <mode name="single_port_class_size_144K_8Kx18_composite_prim_ram_1x(8Kx18)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{single_port}.port_a_address_width{13}" class="memory" name="prim_ram_8Kx18" num_pb="1">
              <input name="portadatain" num_pins="18" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="13" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="18" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8Kx18[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8Kx18[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8Kx18[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8Kx18[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8Kx18[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8Kx18[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[6]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8Kx18[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[7]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8Kx18[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15:8]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8Kx18[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8Kx18[0].portawe[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_8Kx18[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_8Kx18[0].clk1[0]"/>
              <complete input="ram_block_M144K.addr_a_in[12:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_8Kx18[0].portaaddr[12:0]"/>
              <direct input="ram_block_M144K.data_a_in[17:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_8Kx18[0].portadatain[17:0]"/>
              <direct input="prim_ram_8Kx18[0].portadataout[17:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[17:0]"/>
            </interconnect>
          </mode>
          <mode name="single_port_class_size_144K_4Kx36_composite_prim_ram_1x(4Kx36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{single_port}.port_a_address_width{12}" class="memory" name="prim_ram_4Kx36" num_pb="1">
              <input name="portadatain" num_pins="36" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="12" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4Kx36[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4Kx36[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4Kx36[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4Kx36[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4Kx36[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4Kx36[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[6]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4Kx36[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[7]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4Kx36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15:8]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4Kx36[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4Kx36[0].portawe[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_4Kx36[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_4Kx36[0].clk1[0]"/>
              <complete input="ram_block_M144K.addr_a_in[11:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_4Kx36[0].portaaddr[11:0]"/>
              <direct input="ram_block_M144K.data_a_in[35:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_4Kx36[0].portadatain[35:0]"/>
              <direct input="prim_ram_4Kx36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[35:0]"/>
            </interconnect>
          </mode>
          <mode name="single_port_class_size_144K_2Kx72_composite_prim_ram_1x(2Kx72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{single_port}.port_a_address_width{11}" class="memory" name="prim_ram_2Kx72" num_pb="1">
              <input name="portadatain" num_pins="72" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="11" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="72" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2Kx72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2Kx72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2Kx72[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2Kx72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2Kx72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2Kx72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[6]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2Kx72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[7]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2Kx72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15:8]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2Kx72[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2Kx72[0].portawe[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_2Kx72[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_2Kx72[0].clk1[0]"/>
              <complete input="ram_block_M144K.addr_a_in[10:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_2Kx72[0].portaaddr[10:0]"/>
              <direct input="ram_block_M144K.data_a_in[71:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_2Kx72[0].portadatain[71:0]"/>
              <direct input="prim_ram_2Kx72[0].portadataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="single_port_class_size_72K_1Kx72_composite_prim_ram_1x(1Kx72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{single_port}.port_a_address_width{10}" class="memory" name="prim_ram_1Kx72" num_pb="1">
              <input name="portadatain" num_pins="72" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="10" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="72" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1Kx72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1Kx72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1Kx72[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1Kx72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1Kx72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1Kx72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[6]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1Kx72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[7]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1Kx72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15:8]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1Kx72[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1Kx72[0].portawe[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_1Kx72[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_1Kx72[0].clk1[0]"/>
              <complete input="ram_block_M144K.addr_a_in[9:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_1Kx72[0].portaaddr[9:0]"/>
              <direct input="ram_block_M144K.data_a_in[71:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_1Kx72[0].portadatain[71:0]"/>
              <direct input="prim_ram_1Kx72[0].portadataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="single_port_class_size_36K_512x72_composite_prim_ram_1x(512x72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{single_port}.port_a_address_width{9}" class="memory" name="prim_ram_512x72" num_pb="1">
              <input name="portadatain" num_pins="72" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="9" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="72" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_512x72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_512x72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_512x72[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_512x72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_512x72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_512x72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[6]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_512x72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[7]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_512x72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15:8]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_512x72[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_512x72[0].portawe[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_512x72[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_512x72[0].clk1[0]"/>
              <complete input="ram_block_M144K.addr_a_in[8:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_512x72[0].portaaddr[8:0]"/>
              <direct input="ram_block_M144K.data_a_in[71:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_512x72[0].portadatain[71:0]"/>
              <direct input="prim_ram_512x72[0].portadataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="single_port_class_size_18K_256x72_composite_prim_ram_1x(256x72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{single_port}.port_a_address_width{8}" class="memory" name="prim_ram_256x72" num_pb="1">
              <input name="portadatain" num_pins="72" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="8" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="72" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_256x72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_256x72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_256x72[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_256x72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_256x72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_256x72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[6]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_256x72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[7]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_256x72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15:8]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_256x72[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_256x72[0].portawe[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_256x72[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_256x72[0].clk1[0]"/>
              <complete input="ram_block_M144K.addr_a_in[7:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_256x72[0].portaaddr[7:0]"/>
              <direct input="ram_block_M144K.data_a_in[71:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_256x72[0].portadatain[71:0]"/>
              <direct input="prim_ram_256x72[0].portadataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="single_port_class_size_9K_128x72_composite_prim_ram_1x(128x72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{single_port}.port_a_address_width{7}" class="memory" name="prim_ram_128x72" num_pb="1">
              <input name="portadatain" num_pins="72" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="7" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="72" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_128x72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_128x72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_128x72[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_128x72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_128x72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_128x72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[6]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_128x72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[7]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_128x72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15:8]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_128x72[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_128x72[0].portawe[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_128x72[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_128x72[0].clk1[0]"/>
              <complete input="ram_block_M144K.addr_a_in[6:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_128x72[0].portaaddr[6:0]"/>
              <direct input="ram_block_M144K.data_a_in[71:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_128x72[0].portadatain[71:0]"/>
              <direct input="prim_ram_128x72[0].portadataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="single_port_class_size_4K_64x72_composite_prim_ram_1x(64x72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{single_port}.port_a_address_width{6}" class="memory" name="prim_ram_64x72" num_pb="1">
              <input name="portadatain" num_pins="72" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="6" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="72" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_64x72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_64x72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_64x72[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_64x72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_64x72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_64x72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[6]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_64x72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[7]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_64x72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15:8]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_64x72[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_64x72[0].portawe[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_64x72[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_64x72[0].clk1[0]"/>
              <complete input="ram_block_M144K.addr_a_in[5:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_64x72[0].portaaddr[5:0]"/>
              <direct input="ram_block_M144K.data_a_in[71:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_64x72[0].portadatain[71:0]"/>
              <direct input="prim_ram_64x72[0].portadataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="single_port_class_size_2K_32x72_composite_prim_ram_1x(32x72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{single_port}.port_a_address_width{5}" class="memory" name="prim_ram_32x72" num_pb="1">
              <input name="portadatain" num_pins="72" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="5" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="72" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_32x72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_32x72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_32x72[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_32x72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_32x72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_32x72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[6]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_32x72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[7]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_32x72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15:8]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_32x72[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_32x72[0].portawe[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_32x72[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_32x72[0].clk1[0]"/>
              <complete input="ram_block_M144K.addr_a_in[4:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_32x72[0].portaaddr[4:0]"/>
              <direct input="ram_block_M144K.data_a_in[71:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_32x72[0].portadatain[71:0]"/>
              <direct input="prim_ram_32x72[0].portadataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="single_port_class_size_1K_16x72_composite_prim_ram_1x(16x72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{single_port}.port_a_address_width{4}" class="memory" name="prim_ram_16x72" num_pb="1">
              <input name="portadatain" num_pins="72" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="4" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="72" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16x72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16x72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16x72[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16x72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16x72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16x72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[6]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16x72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[7]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16x72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15:8]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16x72[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16x72[0].portawe[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_16x72[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_16x72[0].clk1[0]"/>
              <complete input="ram_block_M144K.addr_a_in[3:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_16x72[0].portaaddr[3:0]"/>
              <direct input="ram_block_M144K.data_a_in[71:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_16x72[0].portadatain[71:0]"/>
              <direct input="prim_ram_16x72[0].portadataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="single_port_class_size_576_8x72_composite_prim_ram_1x(8x72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{single_port}.port_a_address_width{3}" class="memory" name="prim_ram_8x72" num_pb="1">
              <input name="portadatain" num_pins="72" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="3" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="72" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8x72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8x72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8x72[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8x72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8x72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8x72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[6]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8x72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[7]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8x72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15:8]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8x72[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8x72[0].portawe[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_8x72[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_8x72[0].clk1[0]"/>
              <complete input="ram_block_M144K.addr_a_in[2:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_8x72[0].portaaddr[2:0]"/>
              <direct input="ram_block_M144K.data_a_in[71:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_8x72[0].portadatain[71:0]"/>
              <direct input="prim_ram_8x72[0].portadataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="single_port_class_size_288_4x72_composite_prim_ram_1x(4x72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{single_port}.port_a_address_width{2}" class="memory" name="prim_ram_4x72" num_pb="1">
              <input name="portadatain" num_pins="72" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="2" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="72" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4x72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4x72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4x72[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4x72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4x72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4x72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[6]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4x72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[7]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4x72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15:8]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4x72[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4x72[0].portawe[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_4x72[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_4x72[0].clk1[0]"/>
              <complete input="ram_block_M144K.addr_a_in[1:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_4x72[0].portaaddr[1:0]"/>
              <direct input="ram_block_M144K.data_a_in[71:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_4x72[0].portadatain[71:0]"/>
              <direct input="prim_ram_4x72[0].portadataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="single_port_class_size_144_2x72_composite_prim_ram_1x(2x72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{single_port}.port_a_address_width{1}" class="memory" name="prim_ram_2x72" num_pb="1">
              <input name="portadatain" num_pins="72" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="1" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="72" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2x72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2x72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2x72[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2x72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2x72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2x72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[6]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2x72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[7]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2x72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15:8]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2x72[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2x72[0].portawe[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_2x72[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_2x72[0].clk1[0]"/>
              <complete input="ram_block_M144K.addr_a_in[0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_2x72[0].portaaddr[0]"/>
              <direct input="ram_block_M144K.data_a_in[71:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_2x72[0].portadatain[71:0]"/>
              <direct input="prim_ram_2x72[0].portadataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="single_port_class_size_72_1x72_composite_prim_ram_1x(1x72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{single_port}.port_a_address_width{0}" class="memory" name="prim_ram_1x72" num_pb="1">
              <input name="portadatain" num_pins="72" port_class="data_in1"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="1" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1" port_class="write_en1"/>
              <output name="portadataout" num_pins="72" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1x72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1x72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1x72[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1x72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1x72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1x72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[6]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1x72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[7]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1x72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15:8]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1x72[0].portabyteenamasks[7:0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1x72[0].portawe[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_1x72[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_1x72[0].clk1[0]"/>
              <complete input="ram_block_M144K.addr_a_in[0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_1x72[0].portaaddr[0]"/>
              <direct input="ram_block_M144K.data_a_in[71:0]" name="interconnect_split_ram_block_M144K_data_a_in" output="prim_ram_1x72[0].portadatain[71:0]"/>
              <direct input="prim_ram_1x72[0].portadataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="rom_class_size_144K_16Kx9_composite_prim_ram_1x(16Kx9)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{rom}.port_a_address_width{14}" class="memory" name="prim_ram_16Kx9" num_pb="1">
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="14" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <output name="portadataout" num_pins="9" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16Kx9[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16Kx9[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16Kx9[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16Kx9[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16Kx9[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16Kx9[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[6]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16Kx9[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[7]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16Kx9[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_16Kx9[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_16Kx9[0].clk1[0]"/>
              <complete input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_16Kx9[0].portaaddr[13:0]"/>
              <direct input="prim_ram_16Kx9[0].portadataout[8:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[8:0]"/>
            </interconnect>
          </mode>
          <mode name="rom_class_size_144K_8Kx18_composite_prim_ram_1x(8Kx18)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{rom}.port_a_address_width{13}" class="memory" name="prim_ram_8Kx18" num_pb="1">
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="13" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <output name="portadataout" num_pins="18" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8Kx18[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8Kx18[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8Kx18[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8Kx18[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8Kx18[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8Kx18[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[6]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8Kx18[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[7]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8Kx18[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_8Kx18[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_8Kx18[0].clk1[0]"/>
              <complete input="ram_block_M144K.addr_a_in[12:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_8Kx18[0].portaaddr[12:0]"/>
              <direct input="prim_ram_8Kx18[0].portadataout[17:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[17:0]"/>
            </interconnect>
          </mode>
          <mode name="rom_class_size_144K_4Kx36_composite_prim_ram_1x(4Kx36)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{rom}.port_a_address_width{12}" class="memory" name="prim_ram_4Kx36" num_pb="1">
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="12" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <output name="portadataout" num_pins="36" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4Kx36[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4Kx36[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4Kx36[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4Kx36[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4Kx36[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4Kx36[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[6]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4Kx36[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[7]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4Kx36[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_4Kx36[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_4Kx36[0].clk1[0]"/>
              <complete input="ram_block_M144K.addr_a_in[11:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_4Kx36[0].portaaddr[11:0]"/>
              <direct input="prim_ram_4Kx36[0].portadataout[35:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[35:0]"/>
            </interconnect>
          </mode>
          <mode name="rom_class_size_144K_2Kx72_composite_prim_ram_1x(2Kx72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{rom}.port_a_address_width{11}" class="memory" name="prim_ram_2Kx72" num_pb="1">
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="11" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <output name="portadataout" num_pins="72" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2Kx72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2Kx72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2Kx72[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2Kx72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2Kx72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2Kx72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[6]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2Kx72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[7]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2Kx72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_2Kx72[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_2Kx72[0].clk1[0]"/>
              <complete input="ram_block_M144K.addr_a_in[10:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_2Kx72[0].portaaddr[10:0]"/>
              <direct input="prim_ram_2Kx72[0].portadataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="rom_class_size_72K_1Kx72_composite_prim_ram_1x(1Kx72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{rom}.port_a_address_width{10}" class="memory" name="prim_ram_1Kx72" num_pb="1">
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="10" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <output name="portadataout" num_pins="72" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1Kx72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1Kx72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1Kx72[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1Kx72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1Kx72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1Kx72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[6]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1Kx72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[7]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1Kx72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_1Kx72[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_1Kx72[0].clk1[0]"/>
              <complete input="ram_block_M144K.addr_a_in[9:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_1Kx72[0].portaaddr[9:0]"/>
              <direct input="prim_ram_1Kx72[0].portadataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="rom_class_size_36K_512x72_composite_prim_ram_1x(512x72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{rom}.port_a_address_width{9}" class="memory" name="prim_ram_512x72" num_pb="1">
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="9" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <output name="portadataout" num_pins="72" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_512x72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_512x72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_512x72[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_512x72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_512x72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_512x72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[6]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_512x72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[7]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_512x72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_512x72[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_512x72[0].clk1[0]"/>
              <complete input="ram_block_M144K.addr_a_in[8:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_512x72[0].portaaddr[8:0]"/>
              <direct input="prim_ram_512x72[0].portadataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="rom_class_size_18K_256x72_composite_prim_ram_1x(256x72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{rom}.port_a_address_width{8}" class="memory" name="prim_ram_256x72" num_pb="1">
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="8" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <output name="portadataout" num_pins="72" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_256x72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_256x72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_256x72[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_256x72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_256x72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_256x72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[6]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_256x72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[7]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_256x72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_256x72[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_256x72[0].clk1[0]"/>
              <complete input="ram_block_M144K.addr_a_in[7:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_256x72[0].portaaddr[7:0]"/>
              <direct input="prim_ram_256x72[0].portadataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="rom_class_size_9K_128x72_composite_prim_ram_1x(128x72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{rom}.port_a_address_width{7}" class="memory" name="prim_ram_128x72" num_pb="1">
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="7" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <output name="portadataout" num_pins="72" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_128x72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_128x72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_128x72[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_128x72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_128x72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_128x72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[6]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_128x72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[7]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_128x72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_128x72[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_128x72[0].clk1[0]"/>
              <complete input="ram_block_M144K.addr_a_in[6:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_128x72[0].portaaddr[6:0]"/>
              <direct input="prim_ram_128x72[0].portadataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="rom_class_size_4K_64x72_composite_prim_ram_1x(64x72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{rom}.port_a_address_width{6}" class="memory" name="prim_ram_64x72" num_pb="1">
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="6" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <output name="portadataout" num_pins="72" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_64x72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_64x72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_64x72[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_64x72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_64x72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_64x72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[6]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_64x72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[7]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_64x72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_64x72[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_64x72[0].clk1[0]"/>
              <complete input="ram_block_M144K.addr_a_in[5:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_64x72[0].portaaddr[5:0]"/>
              <direct input="prim_ram_64x72[0].portadataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="rom_class_size_2K_32x72_composite_prim_ram_1x(32x72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{rom}.port_a_address_width{5}" class="memory" name="prim_ram_32x72" num_pb="1">
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="5" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <output name="portadataout" num_pins="72" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_32x72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_32x72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_32x72[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_32x72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_32x72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_32x72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[6]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_32x72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[7]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_32x72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_32x72[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_32x72[0].clk1[0]"/>
              <complete input="ram_block_M144K.addr_a_in[4:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_32x72[0].portaaddr[4:0]"/>
              <direct input="prim_ram_32x72[0].portadataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="rom_class_size_1K_16x72_composite_prim_ram_1x(16x72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{rom}.port_a_address_width{4}" class="memory" name="prim_ram_16x72" num_pb="1">
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="4" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <output name="portadataout" num_pins="72" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16x72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16x72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16x72[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16x72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16x72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16x72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[6]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16x72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[7]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_16x72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_16x72[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_16x72[0].clk1[0]"/>
              <complete input="ram_block_M144K.addr_a_in[3:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_16x72[0].portaaddr[3:0]"/>
              <direct input="prim_ram_16x72[0].portadataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="rom_class_size_576_8x72_composite_prim_ram_1x(8x72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{rom}.port_a_address_width{3}" class="memory" name="prim_ram_8x72" num_pb="1">
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="3" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <output name="portadataout" num_pins="72" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8x72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8x72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8x72[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8x72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8x72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8x72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[6]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8x72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[7]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_8x72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_8x72[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_8x72[0].clk1[0]"/>
              <complete input="ram_block_M144K.addr_a_in[2:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_8x72[0].portaaddr[2:0]"/>
              <direct input="prim_ram_8x72[0].portadataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="rom_class_size_288_4x72_composite_prim_ram_1x(4x72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{rom}.port_a_address_width{2}" class="memory" name="prim_ram_4x72" num_pb="1">
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="2" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <output name="portadataout" num_pins="72" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4x72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4x72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4x72[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4x72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4x72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4x72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[6]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4x72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[7]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_4x72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_4x72[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_4x72[0].clk1[0]"/>
              <complete input="ram_block_M144K.addr_a_in[1:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_4x72[0].portaaddr[1:0]"/>
              <direct input="prim_ram_4x72[0].portadataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="rom_class_size_144_2x72_composite_prim_ram_1x(2x72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{rom}.port_a_address_width{1}" class="memory" name="prim_ram_2x72" num_pb="1">
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="1" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <output name="portadataout" num_pins="72" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2x72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2x72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2x72[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2x72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2x72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2x72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[6]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2x72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[7]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_2x72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_2x72[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_2x72[0].clk1[0]"/>
              <complete input="ram_block_M144K.addr_a_in[0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_2x72[0].portaaddr[0]"/>
              <direct input="prim_ram_2x72[0].portadataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="rom_class_size_72_1x72_composite_prim_ram_1x(1x72)">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{rom}.port_a_address_width{0}" class="memory" name="prim_ram_1x72" num_pb="1">
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portare" num_pins="1" port_class="read_en1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="1" port_class="address1"/>
              <input name="clk0" num_pins="1" port_class="clock"/>
              <input name="clk1" num_pins="1" port_class="clock"/>
              <output name="portadataout" num_pins="72" port_class="data_out1"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1x72[0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1x72[0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1x72[0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1x72[0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1x72[0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1x72[0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[6]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1x72[0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[7]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_1x72[0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_1x72[0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_1x72[0].clk1[0]"/>
              <complete input="ram_block_M144K.addr_a_in[0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_1x72[0].portaaddr[0]"/>
              <direct input="prim_ram_1x72[0].portadataout[71:0]" name="interconnect_concat_ram_block_M144K_data_out_1" output="ram_block_M144K.data_out[71:0]"/>
            </interconnect>
          </mode>
          <mode name="dual_port_mixed_width">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{dual_port}" name="prim_ram_dual_port_mixed_width" num_pb="36">
              <input name="portadatain" num_pins="72"/>
              <input name="clr1" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="clk1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="14"/>
              <input name="portbre" num_pins="1"/>
              <input name="clk0" num_pins="1"/>
              <input name="portawe" num_pins="1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbaddr" num_pins="14"/>
              <output name="portbdataout" num_pins="72"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[35:0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[35:0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[10]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[35:0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[11]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[35:0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[12]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[35:0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[35:0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[35:0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[35:0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[35:0].portawe[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[35:0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.data_b_in" name="interconnect_full_ram_block_M144K_data_b_in_0" output=""/>
              <complete input="ram_block_M144K.data_a_in" name="interconnect_full_ram_block_M144K_data_a_in_0" output="prim_ram_dual_port_mixed_width[35:0].portadatain[71:0] "/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_dual_port_mixed_width[35:0].clk1[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_dual_port_mixed_width[35:0].clk0[0]"/>
              <complete input="prim_ram_dual_port_mixed_width[35:0].eccstatus[2:0] " name="interconnect_full_ram_block_M144K_control_out_0" output="ram_block_M144K.control_out"/>
              <complete input="prim_ram_dual_port_mixed_width[35:0].portbdataout[71:0] " name="interconnect_full_ram_block_M144K_data_out_0" output="ram_block_M144K.data_out"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[0].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[1].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[2].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[3].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[4].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[5].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[6].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[7].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[8].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[9].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[10].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[11].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[12].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[13].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[14].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[15].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[16].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[17].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[18].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[19].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[20].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[21].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[22].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[23].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[24].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[25].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[26].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[27].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[28].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[29].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[30].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[31].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[32].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[33].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[34].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[9:2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_dual_port_mixed_width[35].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[0].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[1].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[2].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[3].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[4].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[5].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[6].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[7].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[8].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[9].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[10].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[11].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[12].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[13].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[14].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[15].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[16].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[17].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[18].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[19].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[20].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[21].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[22].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[23].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[24].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[25].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[26].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[27].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[28].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[29].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[30].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[31].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[32].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[33].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[34].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_dual_port_mixed_width[35].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[0].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[1].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[2].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[3].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[4].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[5].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[6].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[7].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[8].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[9].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[10].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[11].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[12].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[13].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[14].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[15].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[16].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[17].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[18].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[19].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[20].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[21].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[22].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[23].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[24].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[25].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[26].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[27].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[28].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[29].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[30].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[31].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[32].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[33].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[34].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_dual_port_mixed_width[35].portbaddr[13:0]"/>
            </interconnect>
          </mode>
          <mode name="bidir_dual_port_mixed_width">
            <pb_type blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}" name="prim_ram_bidir_dual_port_mixed_width" num_pb="36">
              <input name="portadatain" num_pins="36"/>
              <input name="portare" num_pins="1"/>
              <input name="clr0" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portaaddr" num_pins="14"/>
              <input name="portbaddr" num_pins="14"/>
              <input name="portbre" num_pins="1"/>
              <input name="clr1" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbwe" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="clk0" num_pins="1"/>
              <input name="clk1" num_pins="1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portawe" num_pins="1"/>
              <input name="portbdatain" num_pins="36"/>
              <output name="portadataout" num_pins="36"/>
              <output name="portbdataout" num_pins="36"/>
              <output name="eccstatus" num_pins="3"/>
            </pb_type>
            <interconnect>
              <complete input="ram_block_M144K.control_in[0]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[35:0].portare[0]"/>
              <complete input="ram_block_M144K.control_in[1]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[35:0].clr0[0]"/>
              <complete input="ram_block_M144K.control_in[2]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[35:0].portaaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[3]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[35:0].portbre[0]"/>
              <complete input="ram_block_M144K.control_in[4]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[35:0].clr1[0]"/>
              <complete input="ram_block_M144K.control_in[13]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[35:0].portbwe[0]"/>
              <complete input="ram_block_M144K.control_in[14]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[35:0].ena2[0]"/>
              <complete input="ram_block_M144K.control_in[15]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[35:0].ena3[0]"/>
              <complete input="ram_block_M144K.control_in[16]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[35:0].ena0[0]"/>
              <complete input="ram_block_M144K.control_in[17]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[35:0].ena1[0]"/>
              <complete input="ram_block_M144K.control_in[18]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[35:0].portbaddrstall[0]"/>
              <complete input="ram_block_M144K.control_in[27]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[35:0].portawe[0]"/>
              <complete input="ram_block_M144K.data_b_in" name="interconnect_full_ram_block_M144K_data_b_in_0" output="prim_ram_bidir_dual_port_mixed_width[35:0].portbdatain[35:0] "/>
              <complete input="ram_block_M144K.data_a_in" name="interconnect_full_ram_block_M144K_data_a_in_0" output="prim_ram_bidir_dual_port_mixed_width[35:0].portadatain[35:0] "/>
              <complete input="ram_block_M144K.clk_in[0]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_bidir_dual_port_mixed_width[35:0].clk0[0]"/>
              <complete input="ram_block_M144K.clk_in[1]" name="interconnect_common_ram_block_M144K_clk_in" output="prim_ram_bidir_dual_port_mixed_width[35:0].clk1[0]"/>
              <complete input="prim_ram_bidir_dual_port_mixed_width[35:0].eccstatus[2:0] " name="interconnect_full_ram_block_M144K_control_out_0" output="ram_block_M144K.control_out"/>
              <complete input="prim_ram_bidir_dual_port_mixed_width[35:0].portadataout[35:0] prim_ram_bidir_dual_port_mixed_width[35:0].portbdataout[35:0] " name="interconnect_full_ram_block_M144K_data_out_0" output="ram_block_M144K.data_out"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[0].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[1].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[2].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[3].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[4].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[5].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[6].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[7].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[8].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[9].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[10].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[11].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[12].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[13].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[14].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[15].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[16].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[17].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[18].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[19].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[20].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[21].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[22].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[23].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[24].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[25].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[26].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[27].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[28].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[29].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[30].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[31].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[32].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[33].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[34].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[12:5]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[35].portbbyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[0].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[1].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[2].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[3].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[4].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[5].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[6].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[7].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[8].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[9].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[10].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[11].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[12].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[13].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[14].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[15].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[16].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[17].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[18].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[19].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[20].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[21].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[22].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[23].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[24].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[25].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[26].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[27].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[28].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[29].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[30].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[31].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[32].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[33].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[34].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.control_in[26:19]" name="interconnect_common_ram_block_M144K_control_in" output="prim_ram_bidir_dual_port_mixed_width[35].portabyteenamasks[7:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[0].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[1].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[2].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[3].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[4].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[5].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[6].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[7].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[8].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[9].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[10].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[11].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[12].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[13].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[14].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[15].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[16].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[17].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[18].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[19].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[20].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[21].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[22].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[23].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[24].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[25].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[26].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[27].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[28].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[29].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[30].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[31].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[32].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[33].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[34].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_a_in[13:0]" name="interconnect_common_ram_block_M144K_addr_a_in" output="prim_ram_bidir_dual_port_mixed_width[35].portaaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[0].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[1].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[2].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[3].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[4].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[5].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[6].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[7].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[8].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[9].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[10].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[11].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[12].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[13].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[14].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[15].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[16].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[17].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[18].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[19].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[20].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[21].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[22].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[23].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[24].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[25].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[26].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[27].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[28].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[29].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[30].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[31].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[32].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[33].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[34].portbaddr[13:0]"/>
              <direct input="ram_block_M144K.addr_b_in[13:0]" name="interconnect_common_ram_block_M144K_addr_b_in" output="prim_ram_bidir_dual_port_mixed_width[35].portbaddr[13:0]"/>
            </interconnect>
          </mode>
        </pb_type>
        <interconnect>
          <complete input="ram_block_M144K[0].data_out[71:0] " name="interconnect_full_M144K_data_out_1" output="M144K.data_out[119:0]"/>
          <complete input="M144K.data_addr_control_in[377:360] M144K.data_addr_control_in[179:162]" name="interconnect_partial_xbar_M144K_data_addr_control_in_1_bit0" output="ram_block_M144K[0].control_in[0]"/>
          <complete input="M144K.data_addr_control_in[35:18] M144K.data_addr_control_in[125:108]" name="interconnect_partial_xbar_M144K_data_addr_control_in_1_bit1" output="ram_block_M144K[0].control_in[1]"/>
          <complete input="M144K.data_addr_control_in[197:180] M144K.data_addr_control_in[359:342]" name="interconnect_partial_xbar_M144K_data_addr_control_in_1_bit2" output="ram_block_M144K[0].control_in[2]"/>
          <complete input="M144K.data_addr_control_in[377:360] M144K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M144K_data_addr_control_in_1_bit3" output="ram_block_M144K[0].control_in[3]"/>
          <complete input="M144K.data_addr_control_in[233:216] M144K.data_addr_control_in[287:270]" name="interconnect_partial_xbar_M144K_data_addr_control_in_1_bit4" output="ram_block_M144K[0].control_in[4]"/>
          <complete input="M144K.data_addr_control_in[161:144] M144K.data_addr_control_in[377:360]" name="interconnect_partial_xbar_M144K_data_addr_control_in_1_bit5" output="ram_block_M144K[0].control_in[5]"/>
          <complete input="M144K.data_addr_control_in[125:108] M144K.data_addr_control_in[17:0]" name="interconnect_partial_xbar_M144K_data_addr_control_in_1_bit6" output="ram_block_M144K[0].control_in[6]"/>
          <complete input="M144K.data_addr_control_in[17:0] M144K.data_addr_control_in[305:288]" name="interconnect_partial_xbar_M144K_data_addr_control_in_1_bit7" output="ram_block_M144K[0].control_in[7]"/>
          <complete input="M144K.data_addr_control_in[251:234] M144K.data_addr_control_in[413:396]" name="interconnect_partial_xbar_M144K_data_addr_control_in_1_bit8" output="ram_block_M144K[0].control_in[8]"/>
          <complete input="M144K.data_addr_control_in[413:396] M144K.data_addr_control_in[395:378]" name="interconnect_partial_xbar_M144K_data_addr_control_in_1_bit9" output="ram_block_M144K[0].control_in[9]"/>
          <complete input="M144K.data_addr_control_in[35:18] M144K.data_addr_control_in[323:306]" name="interconnect_partial_xbar_M144K_data_addr_control_in_1_bit10" output="ram_block_M144K[0].control_in[10]"/>
          <complete input="M144K.data_addr_control_in[305:288] M144K.data_addr_control_in[287:270]" name="interconnect_partial_xbar_M144K_data_addr_control_in_1_bit11" output="ram_block_M144K[0].control_in[11]"/>
          <complete input="M144K.data_addr_control_in[323:306] M144K.data_addr_control_in[395:378]" name="interconnect_partial_xbar_M144K_data_addr_control_in_1_bit12" output="ram_block_M144K[0].control_in[12]"/>
          <complete input="M144K.data_addr_control_in[287:270] M144K.data_addr_control_in[161:144]" name="interconnect_partial_xbar_M144K_data_addr_control_in_1_bit13" output="ram_block_M144K[0].control_in[13]"/>
          <complete input="M144K.data_addr_control_in[233:216] M144K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M144K_data_addr_control_in_1_bit14" output="ram_block_M144K[0].control_in[14]"/>
          <complete input="M144K.data_addr_control_in[269:252] M144K.data_addr_control_in[17:0]" name="interconnect_partial_xbar_M144K_data_addr_control_in_1_bit15" output="ram_block_M144K[0].control_in[15]"/>
          <complete input="M144K.data_addr_control_in[71:54] M144K.data_addr_control_in[161:144]" name="interconnect_partial_xbar_M144K_data_addr_control_in_1_bit16" output="ram_block_M144K[0].control_in[16]"/>
          <complete input="M144K.data_addr_control_in[341:324] M144K.data_addr_control_in[323:306]" name="interconnect_partial_xbar_M144K_data_addr_control_in_1_bit17" output="ram_block_M144K[0].control_in[17]"/>
          <complete input="M144K.data_addr_control_in[161:144] M144K.data_addr_control_in[269:252]" name="interconnect_partial_xbar_M144K_data_addr_control_in_1_bit18" output="ram_block_M144K[0].control_in[18]"/>
          <complete input="M144K.data_addr_control_in[17:0] M144K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M144K_data_addr_control_in_1_bit19" output="ram_block_M144K[0].control_in[19]"/>
          <complete input="M144K.data_addr_control_in[415:414] M144K.data_addr_control_in[125:108]" name="interconnect_partial_xbar_M144K_data_addr_control_in_1_bit20" output="ram_block_M144K[0].control_in[20]"/>
          <complete input="M144K.data_addr_control_in[179:162] M144K.data_addr_control_in[251:234]" name="interconnect_partial_xbar_M144K_data_addr_control_in_1_bit21" output="ram_block_M144K[0].control_in[21]"/>
          <complete input="M144K.data_addr_control_in[143:126] M144K.data_addr_control_in[215:198]" name="interconnect_partial_xbar_M144K_data_addr_control_in_1_bit22" output="ram_block_M144K[0].control_in[22]"/>
          <complete input="M144K.data_addr_control_in[107:90] M144K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M144K_data_addr_control_in_1_bit23" output="ram_block_M144K[0].control_in[23]"/>
          <complete input="M144K.data_addr_control_in[89:72] M144K.data_addr_control_in[233:216]" name="interconnect_partial_xbar_M144K_data_addr_control_in_1_bit24" output="ram_block_M144K[0].control_in[24]"/>
          <complete input="M144K.data_addr_control_in[35:18] M144K.data_addr_control_in[179:162]" name="interconnect_partial_xbar_M144K_data_addr_control_in_1_bit25" output="ram_block_M144K[0].control_in[25]"/>
          <complete input="M144K.data_addr_control_in[143:126] M144K.data_addr_control_in[179:162]" name="interconnect_partial_xbar_M144K_data_addr_control_in_1_bit26" output="ram_block_M144K[0].control_in[26]"/>
          <complete input="M144K.data_addr_control_in[53:36] M144K.data_addr_control_in[395:378]" name="interconnect_partial_xbar_M144K_data_addr_control_in_1_bit27" output="ram_block_M144K[0].control_in[27]"/>
          <complete input="M144K.data_addr_control_in[215:198] M144K.data_addr_control_in[377:360]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit0" output="ram_block_M144K[0].data_b_in[0]"/>
          <complete input="M144K.data_addr_control_in[415:414] M144K.data_addr_control_in[161:144]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit1" output="ram_block_M144K[0].data_b_in[1]"/>
          <complete input="M144K.data_addr_control_in[215:198] M144K.data_addr_control_in[305:288]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit2" output="ram_block_M144K[0].data_b_in[2]"/>
          <complete input="M144K.data_addr_control_in[197:180] M144K.data_addr_control_in[143:126]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit3" output="ram_block_M144K[0].data_b_in[3]"/>
          <complete input="M144K.data_addr_control_in[323:306] M144K.data_addr_control_in[395:378]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit4" output="ram_block_M144K[0].data_b_in[4]"/>
          <complete input="M144K.data_addr_control_in[413:396] M144K.data_addr_control_in[287:270]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit5" output="ram_block_M144K[0].data_b_in[5]"/>
          <complete input="M144K.data_addr_control_in[179:162] M144K.data_addr_control_in[415:414]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit6" output="ram_block_M144K[0].data_b_in[6]"/>
          <complete input="M144K.data_addr_control_in[287:270] M144K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit7" output="ram_block_M144K[0].data_b_in[7]"/>
          <complete input="M144K.data_addr_control_in[53:36] M144K.data_addr_control_in[323:306]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit8" output="ram_block_M144K[0].data_b_in[8]"/>
          <complete input="M144K.data_addr_control_in[35:18] M144K.data_addr_control_in[17:0]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit9" output="ram_block_M144K[0].data_b_in[9]"/>
          <complete input="M144K.data_addr_control_in[179:162] M144K.data_addr_control_in[233:216]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit10" output="ram_block_M144K[0].data_b_in[10]"/>
          <complete input="M144K.data_addr_control_in[197:180] M144K.data_addr_control_in[215:198]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit11" output="ram_block_M144K[0].data_b_in[11]"/>
          <complete input="M144K.data_addr_control_in[269:252] M144K.data_addr_control_in[305:288]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit12" output="ram_block_M144K[0].data_b_in[12]"/>
          <complete input="M144K.data_addr_control_in[197:180] M144K.data_addr_control_in[161:144]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit13" output="ram_block_M144K[0].data_b_in[13]"/>
          <complete input="M144K.data_addr_control_in[415:414] M144K.data_addr_control_in[125:108]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit14" output="ram_block_M144K[0].data_b_in[14]"/>
          <complete input="M144K.data_addr_control_in[341:324] M144K.data_addr_control_in[197:180]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit15" output="ram_block_M144K[0].data_b_in[15]"/>
          <complete input="M144K.data_addr_control_in[161:144] M144K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit16" output="ram_block_M144K[0].data_b_in[16]"/>
          <complete input="M144K.data_addr_control_in[377:360] M144K.data_addr_control_in[305:288]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit17" output="ram_block_M144K[0].data_b_in[17]"/>
          <complete input="M144K.data_addr_control_in[395:378] M144K.data_addr_control_in[197:180]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit18" output="ram_block_M144K[0].data_b_in[18]"/>
          <complete input="M144K.data_addr_control_in[305:288] M144K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit19" output="ram_block_M144K[0].data_b_in[19]"/>
          <complete input="M144K.data_addr_control_in[179:162] M144K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit20" output="ram_block_M144K[0].data_b_in[20]"/>
          <complete input="M144K.data_addr_control_in[35:18] M144K.data_addr_control_in[413:396]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit21" output="ram_block_M144K[0].data_b_in[21]"/>
          <complete input="M144K.data_addr_control_in[107:90] M144K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit22" output="ram_block_M144K[0].data_b_in[22]"/>
          <complete input="M144K.data_addr_control_in[89:72] M144K.data_addr_control_in[179:162]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit23" output="ram_block_M144K[0].data_b_in[23]"/>
          <complete input="M144K.data_addr_control_in[251:234] M144K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit24" output="ram_block_M144K[0].data_b_in[24]"/>
          <complete input="M144K.data_addr_control_in[415:414] M144K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit25" output="ram_block_M144K[0].data_b_in[25]"/>
          <complete input="M144K.data_addr_control_in[179:162] M144K.data_addr_control_in[305:288]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit26" output="ram_block_M144K[0].data_b_in[26]"/>
          <complete input="M144K.data_addr_control_in[395:378] M144K.data_addr_control_in[215:198]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit27" output="ram_block_M144K[0].data_b_in[27]"/>
          <complete input="M144K.data_addr_control_in[413:396] M144K.data_addr_control_in[143:126]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit28" output="ram_block_M144K[0].data_b_in[28]"/>
          <complete input="M144K.data_addr_control_in[215:198] M144K.data_addr_control_in[305:288]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit29" output="ram_block_M144K[0].data_b_in[29]"/>
          <complete input="M144K.data_addr_control_in[89:72] M144K.data_addr_control_in[269:252]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit30" output="ram_block_M144K[0].data_b_in[30]"/>
          <complete input="M144K.data_addr_control_in[107:90] M144K.data_addr_control_in[161:144]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit31" output="ram_block_M144K[0].data_b_in[31]"/>
          <complete input="M144K.data_addr_control_in[415:414] M144K.data_addr_control_in[395:378]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit32" output="ram_block_M144K[0].data_b_in[32]"/>
          <complete input="M144K.data_addr_control_in[359:342] M144K.data_addr_control_in[17:0]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit33" output="ram_block_M144K[0].data_b_in[33]"/>
          <complete input="M144K.data_addr_control_in[71:54] M144K.data_addr_control_in[125:108]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit34" output="ram_block_M144K[0].data_b_in[34]"/>
          <complete input="M144K.data_addr_control_in[341:324] M144K.data_addr_control_in[377:360]" name="interconnect_partial_xbar_M144K_data_addr_control_in_2_bit35" output="ram_block_M144K[0].data_b_in[35]"/>
          <complete input="M144K.data_addr_control_in[251:234] M144K.data_addr_control_in[323:306]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit0" output="ram_block_M144K[0].data_a_in[0]"/>
          <complete input="M144K.data_addr_control_in[359:342] M144K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit1" output="ram_block_M144K[0].data_a_in[1]"/>
          <complete input="M144K.data_addr_control_in[53:36] M144K.data_addr_control_in[377:360]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit2" output="ram_block_M144K[0].data_a_in[2]"/>
          <complete input="M144K.data_addr_control_in[17:0] M144K.data_addr_control_in[107:90]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit3" output="ram_block_M144K[0].data_a_in[3]"/>
          <complete input="M144K.data_addr_control_in[17:0] M144K.data_addr_control_in[377:360]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit4" output="ram_block_M144K[0].data_a_in[4]"/>
          <complete input="M144K.data_addr_control_in[143:126] M144K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit5" output="ram_block_M144K[0].data_a_in[5]"/>
          <complete input="M144K.data_addr_control_in[71:54] M144K.data_addr_control_in[287:270]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit6" output="ram_block_M144K[0].data_a_in[6]"/>
          <complete input="M144K.data_addr_control_in[415:414] M144K.data_addr_control_in[233:216]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit7" output="ram_block_M144K[0].data_a_in[7]"/>
          <complete input="M144K.data_addr_control_in[395:378] M144K.data_addr_control_in[233:216]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit8" output="ram_block_M144K[0].data_a_in[8]"/>
          <complete input="M144K.data_addr_control_in[251:234] M144K.data_addr_control_in[305:288]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit9" output="ram_block_M144K[0].data_a_in[9]"/>
          <complete input="M144K.data_addr_control_in[359:342] M144K.data_addr_control_in[341:324]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit10" output="ram_block_M144K[0].data_a_in[10]"/>
          <complete input="M144K.data_addr_control_in[415:414] M144K.data_addr_control_in[323:306]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit11" output="ram_block_M144K[0].data_a_in[11]"/>
          <complete input="M144K.data_addr_control_in[395:378] M144K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit12" output="ram_block_M144K[0].data_a_in[12]"/>
          <complete input="M144K.data_addr_control_in[233:216] M144K.data_addr_control_in[269:252]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit13" output="ram_block_M144K[0].data_a_in[13]"/>
          <complete input="M144K.data_addr_control_in[359:342] M144K.data_addr_control_in[215:198]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit14" output="ram_block_M144K[0].data_a_in[14]"/>
          <complete input="M144K.data_addr_control_in[341:324] M144K.data_addr_control_in[179:162]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit15" output="ram_block_M144K[0].data_a_in[15]"/>
          <complete input="M144K.data_addr_control_in[269:252] M144K.data_addr_control_in[377:360]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit16" output="ram_block_M144K[0].data_a_in[16]"/>
          <complete input="M144K.data_addr_control_in[359:342] M144K.data_addr_control_in[287:270]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit17" output="ram_block_M144K[0].data_a_in[17]"/>
          <complete input="M144K.data_addr_control_in[17:0] M144K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit18" output="ram_block_M144K[0].data_a_in[18]"/>
          <complete input="M144K.data_addr_control_in[233:216] M144K.data_addr_control_in[125:108]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit19" output="ram_block_M144K[0].data_a_in[19]"/>
          <complete input="M144K.data_addr_control_in[35:18] M144K.data_addr_control_in[377:360]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit20" output="ram_block_M144K[0].data_a_in[20]"/>
          <complete input="M144K.data_addr_control_in[413:396] M144K.data_addr_control_in[143:126]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit21" output="ram_block_M144K[0].data_a_in[21]"/>
          <complete input="M144K.data_addr_control_in[179:162] M144K.data_addr_control_in[359:342]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit22" output="ram_block_M144K[0].data_a_in[22]"/>
          <complete input="M144K.data_addr_control_in[35:18] M144K.data_addr_control_in[287:270]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit23" output="ram_block_M144K[0].data_a_in[23]"/>
          <complete input="M144K.data_addr_control_in[71:54] M144K.data_addr_control_in[125:108]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit24" output="ram_block_M144K[0].data_a_in[24]"/>
          <complete input="M144K.data_addr_control_in[359:342] M144K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit25" output="ram_block_M144K[0].data_a_in[25]"/>
          <complete input="M144K.data_addr_control_in[17:0] M144K.data_addr_control_in[197:180]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit26" output="ram_block_M144K[0].data_a_in[26]"/>
          <complete input="M144K.data_addr_control_in[215:198] M144K.data_addr_control_in[377:360]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit27" output="ram_block_M144K[0].data_a_in[27]"/>
          <complete input="M144K.data_addr_control_in[323:306] M144K.data_addr_control_in[305:288]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit28" output="ram_block_M144K[0].data_a_in[28]"/>
          <complete input="M144K.data_addr_control_in[71:54] M144K.data_addr_control_in[415:414]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit29" output="ram_block_M144K[0].data_a_in[29]"/>
          <complete input="M144K.data_addr_control_in[179:162] M144K.data_addr_control_in[269:252]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit30" output="ram_block_M144K[0].data_a_in[30]"/>
          <complete input="M144K.data_addr_control_in[179:162] M144K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit31" output="ram_block_M144K[0].data_a_in[31]"/>
          <complete input="M144K.data_addr_control_in[215:198] M144K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit32" output="ram_block_M144K[0].data_a_in[32]"/>
          <complete input="M144K.data_addr_control_in[17:0] M144K.data_addr_control_in[269:252]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit33" output="ram_block_M144K[0].data_a_in[33]"/>
          <complete input="M144K.data_addr_control_in[287:270] M144K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit34" output="ram_block_M144K[0].data_a_in[34]"/>
          <complete input="M144K.data_addr_control_in[251:234] M144K.data_addr_control_in[161:144]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit35" output="ram_block_M144K[0].data_a_in[35]"/>
          <complete input="M144K.data_addr_control_in[179:162] M144K.data_addr_control_in[341:324]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit36" output="ram_block_M144K[0].data_a_in[36]"/>
          <complete input="M144K.data_addr_control_in[215:198] M144K.data_addr_control_in[395:378]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit37" output="ram_block_M144K[0].data_a_in[37]"/>
          <complete input="M144K.data_addr_control_in[269:252] M144K.data_addr_control_in[215:198]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit38" output="ram_block_M144K[0].data_a_in[38]"/>
          <complete input="M144K.data_addr_control_in[287:270] M144K.data_addr_control_in[161:144]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit39" output="ram_block_M144K[0].data_a_in[39]"/>
          <complete input="M144K.data_addr_control_in[53:36] M144K.data_addr_control_in[305:288]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit40" output="ram_block_M144K[0].data_a_in[40]"/>
          <complete input="M144K.data_addr_control_in[269:252] M144K.data_addr_control_in[341:324]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit41" output="ram_block_M144K[0].data_a_in[41]"/>
          <complete input="M144K.data_addr_control_in[71:54] M144K.data_addr_control_in[395:378]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit42" output="ram_block_M144K[0].data_a_in[42]"/>
          <complete input="M144K.data_addr_control_in[359:342] M144K.data_addr_control_in[413:396]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit43" output="ram_block_M144K[0].data_a_in[43]"/>
          <complete input="M144K.data_addr_control_in[377:360] M144K.data_addr_control_in[305:288]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit44" output="ram_block_M144K[0].data_a_in[44]"/>
          <complete input="M144K.data_addr_control_in[359:342] M144K.data_addr_control_in[233:216]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit45" output="ram_block_M144K[0].data_a_in[45]"/>
          <complete input="M144K.data_addr_control_in[341:324] M144K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit46" output="ram_block_M144K[0].data_a_in[46]"/>
          <complete input="M144K.data_addr_control_in[341:324] M144K.data_addr_control_in[197:180]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit47" output="ram_block_M144K[0].data_a_in[47]"/>
          <complete input="M144K.data_addr_control_in[341:324] M144K.data_addr_control_in[197:180]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit48" output="ram_block_M144K[0].data_a_in[48]"/>
          <complete input="M144K.data_addr_control_in[341:324] M144K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit49" output="ram_block_M144K[0].data_a_in[49]"/>
          <complete input="M144K.data_addr_control_in[35:18] M144K.data_addr_control_in[413:396]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit50" output="ram_block_M144K[0].data_a_in[50]"/>
          <complete input="M144K.data_addr_control_in[215:198] M144K.data_addr_control_in[395:378]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit51" output="ram_block_M144K[0].data_a_in[51]"/>
          <complete input="M144K.data_addr_control_in[413:396] M144K.data_addr_control_in[287:270]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit52" output="ram_block_M144K[0].data_a_in[52]"/>
          <complete input="M144K.data_addr_control_in[251:234] M144K.data_addr_control_in[107:90]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit53" output="ram_block_M144K[0].data_a_in[53]"/>
          <complete input="M144K.data_addr_control_in[53:36] M144K.data_addr_control_in[359:342]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit54" output="ram_block_M144K[0].data_a_in[54]"/>
          <complete input="M144K.data_addr_control_in[395:378] M144K.data_addr_control_in[341:324]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit55" output="ram_block_M144K[0].data_a_in[55]"/>
          <complete input="M144K.data_addr_control_in[305:288] M144K.data_addr_control_in[197:180]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit56" output="ram_block_M144K[0].data_a_in[56]"/>
          <complete input="M144K.data_addr_control_in[143:126] M144K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit57" output="ram_block_M144K[0].data_a_in[57]"/>
          <complete input="M144K.data_addr_control_in[197:180] M144K.data_addr_control_in[251:234]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit58" output="ram_block_M144K[0].data_a_in[58]"/>
          <complete input="M144K.data_addr_control_in[413:396] M144K.data_addr_control_in[179:162]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit59" output="ram_block_M144K[0].data_a_in[59]"/>
          <complete input="M144K.data_addr_control_in[53:36] M144K.data_addr_control_in[341:324]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit60" output="ram_block_M144K[0].data_a_in[60]"/>
          <complete input="M144K.data_addr_control_in[323:306] M144K.data_addr_control_in[17:0]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit61" output="ram_block_M144K[0].data_a_in[61]"/>
          <complete input="M144K.data_addr_control_in[197:180] M144K.data_addr_control_in[305:288]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit62" output="ram_block_M144K[0].data_a_in[62]"/>
          <complete input="M144K.data_addr_control_in[17:0] M144K.data_addr_control_in[413:396]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit63" output="ram_block_M144K[0].data_a_in[63]"/>
          <complete input="M144K.data_addr_control_in[415:414] M144K.data_addr_control_in[323:306]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit64" output="ram_block_M144K[0].data_a_in[64]"/>
          <complete input="M144K.data_addr_control_in[35:18] M144K.data_addr_control_in[161:144]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit65" output="ram_block_M144K[0].data_a_in[65]"/>
          <complete input="M144K.data_addr_control_in[17:0] M144K.data_addr_control_in[161:144]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit66" output="ram_block_M144K[0].data_a_in[66]"/>
          <complete input="M144K.data_addr_control_in[17:0] M144K.data_addr_control_in[415:414]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit67" output="ram_block_M144K[0].data_a_in[67]"/>
          <complete input="M144K.data_addr_control_in[359:342] M144K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit68" output="ram_block_M144K[0].data_a_in[68]"/>
          <complete input="M144K.data_addr_control_in[395:378] M144K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit69" output="ram_block_M144K[0].data_a_in[69]"/>
          <complete input="M144K.data_addr_control_in[89:72] M144K.data_addr_control_in[305:288]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit70" output="ram_block_M144K[0].data_a_in[70]"/>
          <complete input="M144K.data_addr_control_in[413:396] M144K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M144K_data_addr_control_in_3_bit71" output="ram_block_M144K[0].data_a_in[71]"/>
          <complete input="M144K.data_addr_control_in[17:0] M144K.data_addr_control_in[161:144]" name="interconnect_partial_xbar_M144K_data_addr_control_in_4_bit0" output="ram_block_M144K[0].addr_a_in[0]"/>
          <complete input="M144K.data_addr_control_in[17:0] M144K.data_addr_control_in[269:252]" name="interconnect_partial_xbar_M144K_data_addr_control_in_4_bit1" output="ram_block_M144K[0].addr_a_in[1]"/>
          <complete input="M144K.data_addr_control_in[377:360] M144K.data_addr_control_in[89:72]" name="interconnect_partial_xbar_M144K_data_addr_control_in_4_bit2" output="ram_block_M144K[0].addr_a_in[2]"/>
          <complete input="M144K.data_addr_control_in[53:36] M144K.data_addr_control_in[161:144]" name="interconnect_partial_xbar_M144K_data_addr_control_in_4_bit3" output="ram_block_M144K[0].addr_a_in[3]"/>
          <complete input="M144K.data_addr_control_in[415:414] M144K.data_addr_control_in[71:54]" name="interconnect_partial_xbar_M144K_data_addr_control_in_4_bit4" output="ram_block_M144K[0].addr_a_in[4]"/>
          <complete input="M144K.data_addr_control_in[415:414] M144K.data_addr_control_in[161:144]" name="interconnect_partial_xbar_M144K_data_addr_control_in_4_bit5" output="ram_block_M144K[0].addr_a_in[5]"/>
          <complete input="M144K.data_addr_control_in[215:198] M144K.data_addr_control_in[143:126]" name="interconnect_partial_xbar_M144K_data_addr_control_in_4_bit6" output="ram_block_M144K[0].addr_a_in[6]"/>
          <complete input="M144K.data_addr_control_in[413:396] M144K.data_addr_control_in[287:270]" name="interconnect_partial_xbar_M144K_data_addr_control_in_4_bit7" output="ram_block_M144K[0].addr_a_in[7]"/>
          <complete input="M144K.data_addr_control_in[89:72] M144K.data_addr_control_in[415:414]" name="interconnect_partial_xbar_M144K_data_addr_control_in_4_bit8" output="ram_block_M144K[0].addr_a_in[8]"/>
          <complete input="M144K.data_addr_control_in[53:36] M144K.data_addr_control_in[251:234]" name="interconnect_partial_xbar_M144K_data_addr_control_in_4_bit9" output="ram_block_M144K[0].addr_a_in[9]"/>
          <complete input="M144K.data_addr_control_in[71:54] M144K.data_addr_control_in[395:378]" name="interconnect_partial_xbar_M144K_data_addr_control_in_4_bit10" output="ram_block_M144K[0].addr_a_in[10]"/>
          <complete input="M144K.data_addr_control_in[413:396] M144K.data_addr_control_in[359:342]" name="interconnect_partial_xbar_M144K_data_addr_control_in_4_bit11" output="ram_block_M144K[0].addr_a_in[11]"/>
          <complete input="M144K.data_addr_control_in[143:126] M144K.data_addr_control_in[107:90]" name="interconnect_partial_xbar_M144K_data_addr_control_in_4_bit12" output="ram_block_M144K[0].addr_a_in[12]"/>
          <complete input="M144K.data_addr_control_in[341:324] M144K.data_addr_control_in[125:108]" name="interconnect_partial_xbar_M144K_data_addr_control_in_4_bit13" output="ram_block_M144K[0].addr_a_in[13]"/>
          <complete input="M144K.data_addr_control_in[197:180] M144K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M144K_data_addr_control_in_5_bit0" output="ram_block_M144K[0].addr_b_in[0]"/>
          <complete input="M144K.data_addr_control_in[71:54] M144K.data_addr_control_in[17:0]" name="interconnect_partial_xbar_M144K_data_addr_control_in_5_bit1" output="ram_block_M144K[0].addr_b_in[1]"/>
          <complete input="M144K.data_addr_control_in[35:18] M144K.data_addr_control_in[197:180]" name="interconnect_partial_xbar_M144K_data_addr_control_in_5_bit2" output="ram_block_M144K[0].addr_b_in[2]"/>
          <complete input="M144K.data_addr_control_in[251:234] M144K.data_addr_control_in[323:306]" name="interconnect_partial_xbar_M144K_data_addr_control_in_5_bit3" output="ram_block_M144K[0].addr_b_in[3]"/>
          <complete input="M144K.data_addr_control_in[71:54] M144K.data_addr_control_in[197:180]" name="interconnect_partial_xbar_M144K_data_addr_control_in_5_bit4" output="ram_block_M144K[0].addr_b_in[4]"/>
          <complete input="M144K.data_addr_control_in[287:270] M144K.data_addr_control_in[53:36]" name="interconnect_partial_xbar_M144K_data_addr_control_in_5_bit5" output="ram_block_M144K[0].addr_b_in[5]"/>
          <complete input="M144K.data_addr_control_in[197:180] M144K.data_addr_control_in[161:144]" name="interconnect_partial_xbar_M144K_data_addr_control_in_5_bit6" output="ram_block_M144K[0].addr_b_in[6]"/>
          <complete input="M144K.data_addr_control_in[413:396] M144K.data_addr_control_in[35:18]" name="interconnect_partial_xbar_M144K_data_addr_control_in_5_bit7" output="ram_block_M144K[0].addr_b_in[7]"/>
          <complete input="M144K.data_addr_control_in[179:162] M144K.data_addr_control_in[197:180]" name="interconnect_partial_xbar_M144K_data_addr_control_in_5_bit8" output="ram_block_M144K[0].addr_b_in[8]"/>
          <complete input="M144K.data_addr_control_in[323:306] M144K.data_addr_control_in[143:126]" name="interconnect_partial_xbar_M144K_data_addr_control_in_5_bit9" output="ram_block_M144K[0].addr_b_in[9]"/>
          <complete input="M144K.data_addr_control_in[89:72] M144K.data_addr_control_in[143:126]" name="interconnect_partial_xbar_M144K_data_addr_control_in_5_bit10" output="ram_block_M144K[0].addr_b_in[10]"/>
          <complete input="M144K.data_addr_control_in[215:198] M144K.data_addr_control_in[413:396]" name="interconnect_partial_xbar_M144K_data_addr_control_in_5_bit11" output="ram_block_M144K[0].addr_b_in[11]"/>
          <complete input="M144K.data_addr_control_in[359:342] M144K.data_addr_control_in[125:108]" name="interconnect_partial_xbar_M144K_data_addr_control_in_5_bit12" output="ram_block_M144K[0].addr_b_in[12]"/>
          <complete input="M144K.data_addr_control_in[251:234] M144K.data_addr_control_in[305:288]" name="interconnect_partial_xbar_M144K_data_addr_control_in_5_bit13" output="ram_block_M144K[0].addr_b_in[13]"/>
          <direct input="M144K.clk_in[1:0]" name="interconnect_full_M144K_clk_in_1" output="ram_block_M144K[0].clk_in[1:0] "/>
          <direct input="ram_block_M144K[0].control_out[2:0] " name="interconnect_full_M144K_control_out_1" output="M144K.control_out[2:0]"/>
        </interconnect>
      </mode>
      <fc default_in_type="frac" default_in_val="0.055" default_out_type="frac" default_out_val="0.100"/>
      <pinlocations pattern="spread"/>
      <gridlocations>
        <loc priority="10" repeat="43" start="33" type="col"/>
      </gridlocations>
    </pb_type>
  </complexblocklist>
</architecture>
