// Seed: 4074099195
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1 ? 1 : (id_1) - id_2;
endmodule
module module_1 ();
  wire id_1;
  assign id_1 = id_1;
  always @(posedge 1) $display;
  wire id_3, id_4;
  wire id_5;
  assign id_3 = 1'b0 ? 1 : 1;
  module_0(
      id_4, id_4, id_5, id_4
  );
endmodule
module module_2 (
    output supply0 id_0,
    input  supply1 id_1,
    output supply0 id_2
);
  supply0 id_4;
  assign id_4 = 1 + 1;
  module_0(
      id_4, id_4, id_4, id_4
  );
endmodule
