`timescale 1ns / 1ps
module counter_tb();
reg clk, rst_n;
wire [3:0] cnt;

counter instance_counter(
    .clk(clk),
    .rst_n(rst_n),
    .cnt(cnt)
);

initial begin
  clk = 0; rst_n = 1;
  #10
  rst_n = 0;
  #10
  rst_n = 1;
  #10
  $finish;
end

always begin
  #10
  clk = ~clk;
end

initial begin
    $monitor("시간 = %t, 출력 cnt = %d", $time, cnt);
end
endmodule
