 
****************************************
Report : qor
Design : riscv_core
Version: X-2025.06-SP4
Date   : Sun Feb 22 21:26:25 2026
****************************************


  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:              61.00
  Critical Path Length:          6.32
  Critical Path Slack:           0.23
  Critical Path Clk Period:      9.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              71.00
  Critical Path Length:          7.49
  Critical Path Slack:           0.00
  Critical Path Clk Period:      9.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:              57.00
  Critical Path Length:          7.23
  Critical Path Slack:           0.32
  Critical Path Clk Period:      9.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              91.00
  Critical Path Length:          8.52
  Critical Path Slack:           0.00
  Critical Path Clk Period:      9.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.05
  Total Hold Violation:         -0.67
  No. of Hold Violations:       22.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              23620
  Buf/Inv Cell Count:            6865
  Buf Cell Count:                3147
  Inv Cell Count:                3879
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     21176
  Sequential Cell Count:         2444
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     9674.227236
  Noncombinational Area:  2605.525291
  Buf/Inv Area:           2246.817607
  Total Buffer Area:          1375.25
  Total Inverter Area:        1104.32
  Macro/Black Box Area:      0.000000
  Net Area:              15342.339781
  -----------------------------------
  Cell Area:             12279.752527
  Design Area:           27622.092308


  Design Rules
  -----------------------------------
  Total Number of Nets:         25916
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: net1580

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.06
  Logic Optimization:                 49.02
  Mapping Optimization:              314.27
  -----------------------------------------
  Overall Compile Time:              386.51
  Overall Compile Wall Clock Time:   390.78

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.05  TNS: 0.67  Number of Violating Paths: 22

  --------------------------------------------------------------------


1
