<strong>verilog-preprocessor-re</strong> is a variable defined in `<code>verilog-mode.el</code>'.<br/>
Its value is<br/>
"\\<\\(`\\(?:define\\|e\\(?:lse\\|ndif\\)\\|i\\(?:f\\(?:n?def\\)?\\|nclude\\)\\)\\)\\>"<br/>
<br/>
  This variable may be risky if used as a file-local variable.<br/>
<br/>
Documentation:<br/>
Not documented as a variable.