
*** Running vivado
    with args -log fir_compiler_minimumphase_N_times_clk.vds -m64 -mode batch -messageDb vivado.pb -notrace -source fir_compiler_minimumphase_N_times_clk.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source fir_compiler_minimumphase_N_times_clk.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_minimumphase_N_times_clk' generated file not found 'd:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_minimumphase_N_times_clk.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_minimumphase_N_times_clk' generated file not found 'd:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_minimumphase_N_times_clk_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_minimumphase_N_times_clk' generated file not found 'd:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_minimumphase_N_times_clk_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_minimumphase_N_times_clk' generated file not found 'd:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_minimumphase_N_times_clk_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_minimumphase_N_times_clk' generated file not found 'd:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_minimumphase_N_times_clk_sim_netlist.vhdl'. Please regenerate to continue.
Command: synth_design -top fir_compiler_minimumphase_N_times_clk -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 309.301 ; gain = 138.480
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_compiler_minimumphase_N_times_clk' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/synth/fir_compiler_minimumphase_N_times_clk.vhd:70]
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_5' declared at 'd:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2.vhd:119' bound to instance 'U0' of component 'fir_compiler_v7_2_5' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/synth/fir_compiler_minimumphase_N_times_clk.vhd:192]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_5' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2.vhd:244]
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_5_viv' declared at 'd:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:59610' bound to instance 'i_synth' of component 'fir_compiler_v7_2_5_viv' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2.vhd:250]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_5_viv' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:59747]
INFO: [Synth 8-3491] module 'transpose_single_rate' declared at 'd:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:48026' bound to instance 'i_transpose_single_rate' of component 'transpose_single_rate' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:60394]
INFO: [Synth 8-638] synthesizing module 'transpose_single_rate' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:48144]
INFO: [Synth 8-638] synthesizing module 'delay' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay' (1#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (1#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (1#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (1#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized3' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized3' (1#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized4' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized4' (1#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized5' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized5' (1#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized6' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized6' (1#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized7' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized7' (1#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized8' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized8' (1#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized9' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized9' (1#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized10' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized10' (1#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized11' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized11' (1#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-3919] null assignment ignored [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:5861]
INFO: [Synth 8-3919] null assignment ignored [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:5883]
INFO: [Synth 8-638] synthesizing module 'filt_mem' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12564]
INFO: [Synth 8-638] synthesizing module 'sp_mem' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7942]
INFO: [Synth 8-256] done synthesizing module 'sp_mem' (2#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized0' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized0' (2#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-256] done synthesizing module 'filt_mem' (3#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12564]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized0' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12564]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized1' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized1' (3#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized2' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized2' (3#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized0' (3#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12564]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized1' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12564]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized3' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized3' (3#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized4' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized4' (3#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized1' (3#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12564]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized2' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12564]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized5' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized5' (3#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized6' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized6' (3#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized2' (3#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12564]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized7' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized7' (3#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized12' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized12' (3#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized13' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized13' (3#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized14' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized14' (3#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized15' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized15' (3#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized16' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized16' (3#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized17' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized17' (3#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized18' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized18' (3#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_accum' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12082]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized19' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized19' (3#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized20' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized20' (3#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized21' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized21' (3#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized22' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized22' (3#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized23' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized23' (3#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'calc' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:10932]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized24' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized24' (3#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized25' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized25' (3#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized26' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized26' (3#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-113] binding component instance 'i_dsp48e1' to cell 'DSP48E1' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:11153]
INFO: [Synth 8-256] done synthesizing module 'calc' (4#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:10932]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_accum' (5#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12082]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_accum__parameterized0' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12082]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized27' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized27' (5#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized28' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized28' (5#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized29' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized29' (5#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized30' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized30' (5#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized31' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized31' (5#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized0' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:10932]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized32' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized32' (5#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized33' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized33' (5#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized34' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized34' (5#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-113] binding component instance 'i_dsp48e1' to cell 'DSP48E1' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:11153]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized0' (5#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:10932]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_accum__parameterized0' (5#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12082]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized35' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized35' (5#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-3919] null assignment ignored [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:49954]
INFO: [Synth 8-3919] null assignment ignored [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:49975]
INFO: [Synth 8-3919] null assignment ignored [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:49981]
INFO: [Synth 8-3919] null assignment ignored [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:49992]
INFO: [Synth 8-3919] null assignment ignored [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:50004]
INFO: [Synth 8-3936] Found unconnected internal register 'g_paths[0].p_path_out_reg[0][fab]' and it is trimmed from '48' to '32' bits. [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:49798]
INFO: [Synth 8-256] done synthesizing module 'transpose_single_rate' (6#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:48144]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_5_viv' (7#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:59747]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_5' (8#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_minimumphase_N_times_clk' (9#1) [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/synth/fir_compiler_minimumphase_N_times_clk.vhd:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 364.621 ; gain = 193.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \g_cntrl[6].i_delay :D_IN[24] to constant 0 [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:49257]
INFO: [Synth 8-3295] tying undriven pin \g_cntrl[6].i_delay :D_IN[23] to constant 0 [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:49257]
INFO: [Synth 8-3295] tying undriven pin \g_cntrl[6].i_delay :D_IN[21] to constant 0 [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:49257]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 364.621 ; gain = 193.801
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_minimumphase_N_times_clk_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_minimumphase_N_times_clk_ooc.xdc] for cell 'U0'
Parsing XDC File [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.runs/fir_compiler_minimumphase_N_times_clk_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.runs/fir_compiler_minimumphase_N_times_clk_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 601.754 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:15 ; elapsed = 00:01:25 . Memory (MB): peak = 601.754 ; gain = 430.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:15 ; elapsed = 00:01:25 . Memory (MB): peak = 601.754 ; gain = 430.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:25 . Memory (MB): peak = 601.754 ; gain = 430.934
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'base_max_cntrl_reg' into 'base_max_reg' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:48674]
INFO: [Synth 8-4471] merging register 'we_gen_cntrl_reg' into 'we_gen_reg' [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:48676]
INFO: [Synth 8-3936] Found unconnected internal register 'we_gen_algn_reg' and it is trimmed from '3' to '2' bits. [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:48771]
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:26 . Memory (MB): peak = 601.754 ; gain = 430.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:16 ; elapsed = 00:01:26 . Memory (MB): peak = 601.754 ; gain = 430.934
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:26 . Memory (MB): peak = 601.754 ; gain = 430.934
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:16 ; elapsed = 00:01:26 . Memory (MB): peak = 601.754 ; gain = 430.934

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/split_opcode_reg[3] ' (FDSE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/split_opcode_reg[5] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/split_opcode_reg[6] ' (FDRE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/split_opcode_reg[9] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/split_opcode_reg[9] ' (FDRE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/split_opcode_reg[0] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/split_opcode_reg[0] ' (FDRE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/split_opcode_reg[1] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/split_opcode_reg[1] ' (FDRE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/split_opcode_reg[2] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/split_opcode_reg[2] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][15] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][16] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][19] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][19] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][12] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][10] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][12] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][11] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][12] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][13] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][16] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][11] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][19] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][11] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][11] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][11] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/broadcast_opcode_reg[3] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/broadcast_opcode_reg[5] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/broadcast_opcode_reg[6] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/broadcast_opcode_reg[9] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/broadcast_opcode_reg[9] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/broadcast_opcode_reg[2] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/broadcast_opcode_reg[0] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/broadcast_opcode_reg[2] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/broadcast_opcode_reg[1] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/broadcast_opcode_reg[2] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/broadcast_opcode_reg[2] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][12] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][12] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][12] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][12] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][2] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][12] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/gen_data_addr0_inferred /\g_transpose_single_rate.i_transpose_single_rate/gen_data_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/gen_data_addr0_inferred /\g_transpose_single_rate.i_transpose_single_rate/gen_data_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/gen_data_addr0_inferred /\g_transpose_single_rate.i_transpose_single_rate/gen_data_addr_reg[2] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][5] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][2] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][2] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][2] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][1] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][2] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][2] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_m_data_chan_no_fifo.m_axis_data_tlast_int_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][12] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][12] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][12] )
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/broadcast_opcode_reg[9] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/broadcast_opcode_reg[6] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/broadcast_opcode_reg[3] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/broadcast_opcode_reg[2] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/broadcast_opcode_reg[1] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/broadcast_opcode_reg[0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/split_opcode_reg[9] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/split_opcode_reg[6] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/split_opcode_reg[3] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/split_opcode_reg[2] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/split_opcode_reg[1] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/split_opcode_reg[0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][19] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][16] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][11] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][10] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][2] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][19] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][16] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][13] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][11] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][2] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][1] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/g_m_data_chan_no_fifo.m_axis_data_tlast_int_reg ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/gen_data_addr_reg[2] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/gen_data_addr_reg[1] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/gen_data_addr_reg[0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][12] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[0] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[12] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[1] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[2] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[5] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[3] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[4] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[5] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[6] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[7] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[12] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[8] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[12] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[9] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[11] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[13] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[14] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[15] ) is unused and will be removed from module sp_mem.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[14] ) is unused and will be removed from module sp_mem.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[13] ) is unused and will be removed from module sp_mem.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[11] ) is unused and will be removed from module sp_mem.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[9] ) is unused and will be removed from module sp_mem.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[8] ) is unused and will be removed from module sp_mem.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[7] ) is unused and will be removed from module sp_mem.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[6] ) is unused and will be removed from module sp_mem.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[4] ) is unused and will be removed from module sp_mem.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[3] ) is unused and will be removed from module sp_mem.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[2] ) is unused and will be removed from module sp_mem.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[1] ) is unused and will be removed from module sp_mem.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[0] ) is unused and will be removed from module sp_mem.
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[0] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[13] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[1] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[8] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[2] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[15] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[3] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[4] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[13] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[5] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[13] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[6] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[8] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[7] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[15] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[8] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[9] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[11] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[13] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[12] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[15] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[14] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[15] '
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[14] ) is unused and will be removed from module sp_mem__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[12] ) is unused and will be removed from module sp_mem__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[11] ) is unused and will be removed from module sp_mem__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[9] ) is unused and will be removed from module sp_mem__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[8] ) is unused and will be removed from module sp_mem__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[7] ) is unused and will be removed from module sp_mem__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[6] ) is unused and will be removed from module sp_mem__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[5] ) is unused and will be removed from module sp_mem__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[4] ) is unused and will be removed from module sp_mem__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[3] ) is unused and will be removed from module sp_mem__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[2] ) is unused and will be removed from module sp_mem__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[1] ) is unused and will be removed from module sp_mem__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[0] ) is unused and will be removed from module sp_mem__parameterized0.
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[0] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[5] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[1] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[2] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[5] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[3] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[13] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[4] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[5] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[6] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[13] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[7] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[13] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[8] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[9] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[10] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[11] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[13] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[12] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[13] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[14] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] '
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[14] ) is unused and will be removed from module sp_mem__parameterized1.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[12] ) is unused and will be removed from module sp_mem__parameterized1.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[11] ) is unused and will be removed from module sp_mem__parameterized1.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[10] ) is unused and will be removed from module sp_mem__parameterized1.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[9] ) is unused and will be removed from module sp_mem__parameterized1.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[8] ) is unused and will be removed from module sp_mem__parameterized1.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[7] ) is unused and will be removed from module sp_mem__parameterized1.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[6] ) is unused and will be removed from module sp_mem__parameterized1.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[4] ) is unused and will be removed from module sp_mem__parameterized1.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[3] ) is unused and will be removed from module sp_mem__parameterized1.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[2] ) is unused and will be removed from module sp_mem__parameterized1.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[1] ) is unused and will be removed from module sp_mem__parameterized1.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[0] ) is unused and will be removed from module sp_mem__parameterized1.
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[0] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[15] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[1] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[12] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[2] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[9] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[3] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[8] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[4] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[8] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[5] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[8] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[6] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[15] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[7] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[8] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[10] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[12] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[11] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[12] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[13] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[15] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[14] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[15] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[15] ) is unused and will be removed from module sp_mem__parameterized2.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[14] ) is unused and will be removed from module sp_mem__parameterized2.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[13] ) is unused and will be removed from module sp_mem__parameterized2.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[11] ) is unused and will be removed from module sp_mem__parameterized2.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[10] ) is unused and will be removed from module sp_mem__parameterized2.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[7] ) is unused and will be removed from module sp_mem__parameterized2.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[6] ) is unused and will be removed from module sp_mem__parameterized2.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[5] ) is unused and will be removed from module sp_mem__parameterized2.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[4] ) is unused and will be removed from module sp_mem__parameterized2.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[3] ) is unused and will be removed from module sp_mem__parameterized2.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[2] ) is unused and will be removed from module sp_mem__parameterized2.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[1] ) is unused and will be removed from module sp_mem__parameterized2.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[0] ) is unused and will be removed from module sp_mem__parameterized2.
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[0] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[11] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[1] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[11] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[2] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[3] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[4] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[5] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[8] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[6] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[11] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[7] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[10] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[11] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[12] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[13] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[14] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] '
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[14] ) is unused and will be removed from module sp_mem__parameterized3.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[13] ) is unused and will be removed from module sp_mem__parameterized3.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[12] ) is unused and will be removed from module sp_mem__parameterized3.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[11] ) is unused and will be removed from module sp_mem__parameterized3.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[10] ) is unused and will be removed from module sp_mem__parameterized3.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[7] ) is unused and will be removed from module sp_mem__parameterized3.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[6] ) is unused and will be removed from module sp_mem__parameterized3.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[5] ) is unused and will be removed from module sp_mem__parameterized3.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[0] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[8] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[1] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[12] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[2] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[8] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[3] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[7] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[4] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[12] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[5] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[15] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[6] ' (FDE) to 'U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[7] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[3].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_coef_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[15] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:26 . Memory (MB): peak = 601.754 ; gain = 430.934
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:16 ; elapsed = 00:01:26 . Memory (MB): peak = 601.754 ; gain = 430.934

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:31 ; elapsed = 00:01:42 . Memory (MB): peak = 644.863 ; gain = 474.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:42 . Memory (MB): peak = 645.836 ; gain = 475.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:32 ; elapsed = 00:01:42 . Memory (MB): peak = 666.219 ; gain = 495.398
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:32 ; elapsed = 00:01:42 . Memory (MB): peak = 666.219 ; gain = 495.398

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:32 ; elapsed = 00:01:42 . Memory (MB): peak = 666.219 ; gain = 495.398
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:32 ; elapsed = 00:01:43 . Memory (MB): peak = 666.219 ; gain = 495.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:32 ; elapsed = 00:01:43 . Memory (MB): peak = 666.219 ; gain = 495.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:32 ; elapsed = 00:01:43 . Memory (MB): peak = 666.219 ; gain = 495.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:32 ; elapsed = 00:01:43 . Memory (MB): peak = 666.219 ; gain = 495.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:32 ; elapsed = 00:01:43 . Memory (MB): peak = 666.219 ; gain = 495.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:32 ; elapsed = 00:01:43 . Memory (MB): peak = 666.219 ; gain = 495.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1   |     7|
|2     |DSP48E1_1 |     1|
|3     |LUT1      |     8|
|4     |LUT2      |     8|
|5     |LUT3      |     3|
|6     |LUT4      |     6|
|7     |SRL16E    |    25|
|8     |FDRE      |    99|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:32 ; elapsed = 00:01:43 . Memory (MB): peak = 666.219 ; gain = 495.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:01:24 . Memory (MB): peak = 666.219 ; gain = 191.488
Synthesis Optimization Complete : Time (s): cpu = 00:01:33 ; elapsed = 00:01:43 . Memory (MB): peak = 666.219 ; gain = 495.398
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_minimumphase_N_times_clk_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_minimumphase_N_times_clk_ooc.xdc] for cell 'U0'
Parsing XDC File [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_v7_2_5/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
395 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:40 . Memory (MB): peak = 666.219 ; gain = 441.426
INFO: [Coretcl 2-1174] Renamed 36 cell refs.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 666.219 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 28 16:51:27 2017...
