0.6
2017.3
Oct  4 2017
20:11:37
D:/Lessons/Architecture/task2/src/CPU.sim/sim_1/behav/xsim/glbl.v,1515226133,verilog,,,,,,,,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sim/sim_cpu.v,1515295989,verilog,,,,sim_cpu,,,../../../../CPU.srcs;../../../../CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sim/sim_memory.v,1515263950,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/top.v,,sim_memory,,,../../../../CPU.srcs;../../../../CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sim/test0.v,1515130695,verilog,,,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/def.v,test0,,,../../../../CPU.srcs,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/common.h,1515077558,verilog,,,,,,,,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/cpu_controller.v,1515264499,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/cpu_core.v,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/def.v,CPU_Controller,,,../../../../CPU.srcs;../../../../CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/cpu_core.v,1515262980,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/cpu_ex.v,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/def.v,CPU_Core,,,../../../../CPU.srcs;../../../../CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/cpu_ex.v,1515264552,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/cpu_id.v,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/def.v,CPU_EX,,,../../../../CPU.srcs;../../../../CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/cpu_id.v,1515264567,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/cpu_if.v,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/def.v,CPU_ID,,,../../../../CPU.srcs;../../../../CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/cpu_if.v,1515320416,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/cpu_mem.v,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/def.v,CPU_IF,,,../../../../CPU.srcs;../../../../CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/cpu_mem.v,1515311773,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/cpu_transmitter.v,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/def.v,CPU_MEM,,,../../../../CPU.srcs;../../../../CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/cpu_transmitter.v,1515226133,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/fifo.v,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/def.v,CPU_EXTrans;CPU_IDTrans;CPU_MEMTrans,,,../../../../CPU.srcs;../../../../CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/datacache.v,1514638270,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/instcache.v,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/def.v,DataCache,,,../../../../CPU.srcs,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/def.v,1515226133,verilog,,,,,,,,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/fifo.v,1515077559,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/memory_controller.v,,fifo,,,../../../../CPU.srcs;../../../../CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/instcache.v,1515124652,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/reg_pc.v,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/def.v,InstCache,,,../../../../CPU.srcs,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/memory_controller.v,1515077559,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/mfifo.v,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/common.h,memory_controller,,,../../../../CPU.srcs;../../../../CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/mfifo.v,1515077559,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/multchan_comm.v,,miso_fifo;simo_fifo,,,../../../../CPU.srcs;../../../../CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/multchan_comm.v,1515077559,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/reg_pc.v,,multchan_comm,,,../../../../CPU.srcs;../../../../CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/reg_pc.v,1515643594,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/regfile.v,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/def.v,Reg_PC,,,../../../../CPU.srcs;../../../../CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/regfile.v,1515264620,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sim/sim_memory.v,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/def.v,RegFile,,,../../../../CPU.srcs;../../../../CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/top.v,1515298645,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/uart_comm.v,,Top,,,../../../../CPU.srcs;../../../../CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/uart_comm.v,1515077559,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sim/sim_cpu.v,,uart_comm,,,../../../../CPU.srcs;../../../../CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v,1515294198,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/cpu_controller.v,,clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz;glbl,,,../../../../CPU.srcs;../../../../CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
