{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647519382522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647519382544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 14:16:22 2022 " "Processing started: Thu Mar 17 14:16:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647519382544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519382544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Qsys_led_test_system_builder -c Qsys_led_test_system_builder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Qsys_led_test_system_builder -c Qsys_led_test_system_builder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519382544 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647519384117 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647519384117 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "hps.qsys " "Elaborating Platform Designer system entity \"hps.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519398055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.17.14:16:44 Progress: Loading Qsys_led_test_system_builder/hps.qsys " "2022.03.17.14:16:44 Progress: Loading Qsys_led_test_system_builder/hps.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519404196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.17.14:16:45 Progress: Reading input file " "2022.03.17.14:16:45 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519405614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.17.14:16:45 Progress: Adding clk_0 \[clock_source 18.1\] " "2022.03.17.14:16:45 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519405729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.17.14:16:46 Progress: Parameterizing module clk_0 " "2022.03.17.14:16:46 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519406903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.17.14:16:46 Progress: Adding hps_0 \[altera_hps 18.1\] " "2022.03.17.14:16:46 Progress: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519406904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.17.14:16:48 Progress: Parameterizing module hps_0 " "2022.03.17.14:16:48 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519408549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.17.14:16:48 Progress: Adding ledReg \[altera_avalon_pio 18.1\] " "2022.03.17.14:16:48 Progress: Adding ledReg \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519408601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.17.14:16:48 Progress: Parameterizing module ledReg " "2022.03.17.14:16:48 Progress: Parameterizing module ledReg" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519408630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.17.14:16:48 Progress: Building connections " "2022.03.17.14:16:48 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519408631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.17.14:16:48 Progress: Parameterizing connections " "2022.03.17.14:16:48 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519408685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.17.14:16:48 Progress: Validating " "2022.03.17.14:16:48 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519408686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.17.14:17:03 Progress: Done reading input file " "2022.03.17.14:17:03 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519423622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519428077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519428077 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519428078 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519428078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps: Generating hps \"hps\" for QUARTUS_SYNTH " "Hps: Generating hps \"hps\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519430757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave ledReg.s1 because the master is of type axi and the slave is of type avalon. " "Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave ledReg.s1 because the master is of type axi and the slave is of type avalon." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519437676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519446602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519447385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519447973 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519447976 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519447977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"hps\" instantiated altera_hps \"hps_0\" " "Hps_0: \"hps\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519453444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LedReg: Starting RTL generation for module 'hps_ledReg' " "LedReg: Starting RTL generation for module 'hps_ledReg'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519453459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LedReg:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_ledReg --dir=C:/Users/MOHAME~1/AppData/Local/Temp/alt9068_2510543056817138330.dir/0002_ledReg_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/MOHAME~1/AppData/Local/Temp/alt9068_2510543056817138330.dir/0002_ledReg_gen//hps_ledReg_component_configuration.pl  --do_build_sim=0  \] " "LedReg:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_ledReg --dir=C:/Users/MOHAME~1/AppData/Local/Temp/alt9068_2510543056817138330.dir/0002_ledReg_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/MOHAME~1/AppData/Local/Temp/alt9068_2510543056817138330.dir/0002_ledReg_gen//hps_ledReg_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519453460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LedReg: Done RTL generation for module 'hps_ledReg' " "LedReg: Done RTL generation for module 'hps_ledReg'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519453836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LedReg: \"hps\" instantiated altera_avalon_pio \"ledReg\" " "LedReg: \"hps\" instantiated altera_avalon_pio \"ledReg\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519453845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519456903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"hps\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"hps\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519458886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"hps\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"hps\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519458898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519458950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519461006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LedReg_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"ledReg_s1_translator\" " "LedReg_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"ledReg_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519461011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\" " "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519461017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LedReg_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"ledReg_s1_agent\" " "LedReg_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"ledReg_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519461023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LedReg_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"ledReg_s1_agent_rsp_fifo\" " "LedReg_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"ledReg_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519461030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519461048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519461065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LedReg_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"ledReg_s1_burst_adapter\" " "LedReg_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"ledReg_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519461075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519461085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519461093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519461110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519461127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519461140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519461142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519463042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519492510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519492547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps: Done \"hps\" with 21 modules, 77 files " "Hps: Done \"hps\" with 21 modules, 77 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519492548 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "hps.qsys " "Finished elaborating Platform Designer system entity \"hps.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519494104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/hps.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps " "Found entity 1: hps" {  } { { "db/ip/hps/hps.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/hps.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519498996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519498996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/hps/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/hps/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/hps/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/hps/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/hps/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/hps/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/hps/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/hps/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/hps/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/hps/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499106 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/hps/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/hps/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499141 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499141 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499141 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499141 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499141 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647519499151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/hps/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/hps/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/hps/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/hps/submodules/altera_reset_controller.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/hps/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/hps/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647519499216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/hps/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_hps_0 " "Found entity 1: hps_hps_0" {  } { { "db/ip/hps/submodules/hps_hps_0.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_hps_0_fpga_interfaces " "Found entity 1: hps_hps_0_fpga_interfaces" {  } { { "db/ip/hps/submodules/hps_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_hps_0_hps_io " "Found entity 1: hps_hps_0_hps_io" {  } { { "db/ip/hps/submodules/hps_hps_0_hps_io.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_hps_0_hps_io_border " "Found entity 1: hps_hps_0_hps_io_border" {  } { { "db/ip/hps/submodules/hps_hps_0_hps_io_border.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_ledreg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_ledreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_ledReg " "Found entity 1: hps_ledReg" {  } { { "db/ip/hps/submodules/hps_ledreg.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_ledreg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0 " "Found entity 1: hps_mm_interconnect_0" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_avalon_st_adapter " "Found entity 1: hps_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_cmd_demux " "Found entity 1: hps_mm_interconnect_0_cmd_demux" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_cmd_mux " "Found entity 1: hps_mm_interconnect_0_cmd_mux" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499319 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647519499324 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647519499324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_router_default_decode " "Found entity 1: hps_mm_interconnect_0_router_default_decode" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499332 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps_mm_interconnect_0_router " "Found entity 2: hps_mm_interconnect_0_router" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647519499337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647519499338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_router_002_default_decode " "Found entity 1: hps_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499346 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps_mm_interconnect_0_router_002 " "Found entity 2: hps_mm_interconnect_0_router_002" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_rsp_demux " "Found entity 1: hps_mm_interconnect_0_rsp_demux" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_rsp_mux " "Found entity 1: hps_mm_interconnect_0_rsp_mux" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/hps/submodules/hps_sdram.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/hps/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/hps/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/hps/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/hps/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/hps/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/hps/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/hps/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/hps/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/hps/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519499568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/hps/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519499570 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys_led_test_system_builder.v 1 1 " "Using design file qsys_led_test_system_builder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_led_test_system_builder " "Found entity 1: Qsys_led_test_system_builder" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519499908 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1647519499908 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Qsys_led_test_system_builder " "Elaborating entity \"Qsys_led_test_system_builder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647519499935 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 qsys_led_test_system_builder.v(15) " "Output port \"HEX0\" at qsys_led_test_system_builder.v(15) has no driver" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647519499939 "|Qsys_led_test_system_builder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 qsys_led_test_system_builder.v(16) " "Output port \"HEX1\" at qsys_led_test_system_builder.v(16) has no driver" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647519499939 "|Qsys_led_test_system_builder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 qsys_led_test_system_builder.v(17) " "Output port \"HEX2\" at qsys_led_test_system_builder.v(17) has no driver" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647519499939 "|Qsys_led_test_system_builder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 qsys_led_test_system_builder.v(18) " "Output port \"HEX3\" at qsys_led_test_system_builder.v(18) has no driver" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647519499939 "|Qsys_led_test_system_builder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 qsys_led_test_system_builder.v(19) " "Output port \"HEX4\" at qsys_led_test_system_builder.v(19) has no driver" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647519499939 "|Qsys_led_test_system_builder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 qsys_led_test_system_builder.v(20) " "Output port \"HEX5\" at qsys_led_test_system_builder.v(20) has no driver" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647519499939 "|Qsys_led_test_system_builder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps hps:u0 " "Elaborating entity \"hps\" for hierarchy \"hps:u0\"" {  } { { "qsys_led_test_system_builder.v" "u0" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519499951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_hps_0 hps:u0\|hps_hps_0:hps_0 " "Elaborating entity \"hps_hps_0\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\"" {  } { { "db/ip/hps/hps.v" "hps_0" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/hps.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519499966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_hps_0_fpga_interfaces hps:u0\|hps_hps_0:hps_0\|hps_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"hps_hps_0_fpga_interfaces\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/hps/submodules/hps_hps_0.v" "fpga_interfaces" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_hps_0.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519499978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_hps_0_hps_io hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io " "Elaborating entity \"hps_hps_0_hps_io\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\"" {  } { { "db/ip/hps/submodules/hps_hps_0.v" "hps_io" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_hps_0.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519499994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_hps_0_hps_io_border hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border " "Elaborating entity \"hps_hps_0_hps_io_border\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\"" {  } { { "db/ip/hps/submodules/hps_hps_0_hps_io.v" "border" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_hps_0_hps_io.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519500007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/hps/submodules/hps_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_hps_0_hps_io_border.sv" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519500029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/hps/submodules/hps_sdram.v" "pll" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519500045 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/hps/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647519500047 "|Qsys_led_test_system_builder|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/hps/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647519500047 "|Qsys_led_test_system_builder|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/hps/submodules/hps_sdram.v" "p0" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519500060 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/hps/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519500067 "|Qsys_led_test_system_builder|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519500077 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1647519500084 "|Qsys_led_test_system_builder|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647519500084 "|Qsys_led_test_system_builder|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647519500084 "|Qsys_led_test_system_builder|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647519500084 "|Qsys_led_test_system_builder|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519500097 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647519500101 "|Qsys_led_test_system_builder|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647519500102 "|Qsys_led_test_system_builder|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519500112 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647519500117 "|Qsys_led_test_system_builder|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647519500117 "|Qsys_led_test_system_builder|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647519500118 "|Qsys_led_test_system_builder|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647519500118 "|Qsys_led_test_system_builder|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519500127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519500388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519500412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519500427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519500445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519500619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519500622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647519500623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647519500623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647519500623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647519500623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647519500623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647519500623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647519500623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647519500623 ""}  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647519500623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647519500729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519500729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519500741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519500784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519500801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519500813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/hps/submodules/hps_sdram.v" "seq" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519500956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/hps/submodules/hps_sdram.v" "c0" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519500966 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647519500975 "|Qsys_led_test_system_builder|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647519500975 "|Qsys_led_test_system_builder|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647519500976 "|Qsys_led_test_system_builder|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647519500976 "|Qsys_led_test_system_builder|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647519500976 "|Qsys_led_test_system_builder|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647519500976 "|Qsys_led_test_system_builder|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/hps/submodules/hps_sdram.v" "oct" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519500981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/hps/submodules/hps_sdram.v" "dll" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519500991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_ledReg hps:u0\|hps_ledReg:ledreg " "Elaborating entity \"hps_ledReg\" for hierarchy \"hps:u0\|hps_ledReg:ledreg\"" {  } { { "db/ip/hps/hps.v" "ledreg" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/hps.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0 hps:u0\|hps_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"hps_mm_interconnect_0\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/hps/hps.v" "mm_interconnect_0" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/hps.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledreg_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledreg_s1_translator\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "ledreg_s1_translator" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/hps/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ledreg_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ledreg_s1_agent\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "ledreg_s1_agent" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ledreg_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ledreg_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/hps/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ledreg_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ledreg_s1_agent_rsp_fifo\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "ledreg_s1_agent_rsp_fifo" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ledreg_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ledreg_s1_agent_rdata_fifo\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "ledreg_s1_agent_rdata_fifo" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_router hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router:router " "Elaborating entity \"hps_mm_interconnect_0_router\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router:router\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "router" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_router_default_decode hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router:router\|hps_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"hps_mm_interconnect_0_router_default_decode\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router:router\|hps_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_router_002 hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"hps_mm_interconnect_0_router_002\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "router_002" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_router_002_default_decode hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_002:router_002\|hps_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"hps_mm_interconnect_0_router_002_default_decode\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_002:router_002\|hps_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ledreg_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ledreg_s1_burst_adapter\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "ledreg_s1_burst_adapter" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ledreg_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ledreg_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ledreg_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ledreg_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ledreg_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ledreg_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ledreg_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ledreg_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ledreg_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ledreg_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ledreg_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ledreg_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_cmd_demux hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"hps_mm_interconnect_0_cmd_demux\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_cmd_mux hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"hps_mm_interconnect_0_cmd_mux\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/hps/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_rsp_demux hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"hps_mm_interconnect_0_rsp_demux\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_rsp_mux hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"hps_mm_interconnect_0_rsp_mux\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_avalon_st_adapter hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"hps_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller hps:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"hps:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/hps/hps.v" "rst_controller" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/hps.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer hps:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"hps:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/hps/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer hps:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"hps:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/hps/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519501401 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1647519504678 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647519505224 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647519505224 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647519505230 "|Qsys_led_test_system_builder|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1647519505230 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519505622 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "57 " "57 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647519506154 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "hps_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"hps_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519506603 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/Qsys_led_test_system_builder.map.smsg " "Generated suppressed messages file C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/Qsys_led_test_system_builder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519507719 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 0 0 0 0 " "Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647519510752 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647519510752 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1215 " "Implemented 1215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647519511494 ""} { "Info" "ICUT_CUT_TM_OPINS" "91 " "Implemented 91 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647519511494 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "55 " "Implemented 55 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1647519511494 ""} { "Info" "ICUT_CUT_TM_LCELLS" "411 " "Implemented 411 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647519511494 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1647519511494 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647519511494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 131 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 131 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5017 " "Peak virtual memory: 5017 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647519511624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 17 14:18:31 2022 " "Processing ended: Thu Mar 17 14:18:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647519511624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:09 " "Elapsed time: 00:02:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647519511624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:30 " "Total CPU time (on all processors): 00:03:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647519511624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647519511624 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1647519513914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647519513937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 14:18:32 2022 " "Processing started: Thu Mar 17 14:18:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647519513937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1647519513937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Qsys_led_test_system_builder -c Qsys_led_test_system_builder " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Qsys_led_test_system_builder -c Qsys_led_test_system_builder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1647519513938 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1647519514308 ""}
{ "Info" "0" "" "Project  = Qsys_led_test_system_builder" {  } {  } 0 0 "Project  = Qsys_led_test_system_builder" 0 0 "Fitter" 0 0 1647519514308 ""}
{ "Info" "0" "" "Revision = Qsys_led_test_system_builder" {  } {  } 0 0 "Revision = Qsys_led_test_system_builder" 0 0 "Fitter" 0 0 1647519514308 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1647519514739 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1647519514740 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Qsys_led_test_system_builder 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Qsys_led_test_system_builder\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1647519514790 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1647519514912 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1647519514912 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1647519516038 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1647519516115 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1647519516998 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 158 " "No exact pin location assignment(s) for 72 pins of 158 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1647519517726 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517775 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517776 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517776 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517776 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517782 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517782 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517782 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517793 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517794 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517795 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517795 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517796 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517797 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517797 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[0\] " "I/O \"HPS_DDR3_DQ\[0\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517798 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517798 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517800 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517800 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517800 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517800 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517800 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517801 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517801 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517801 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517801 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517801 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517801 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517801 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517802 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517802 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517802 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517802 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517802 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517802 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517802 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517803 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517803 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517803 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517803 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517804 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517804 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517804 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517804 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[1\] " "I/O \"HPS_DDR3_DQ\[1\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517805 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517805 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517805 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517805 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517806 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517806 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517806 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517806 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517806 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517806 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517807 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517807 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517807 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517807 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517807 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517807 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517807 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517807 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517808 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517808 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517808 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517808 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517808 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517808 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517808 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517809 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517809 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517809 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517809 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517809 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517809 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517809 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517809 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[2\] " "I/O \"HPS_DDR3_DQ\[2\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517810 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517810 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517810 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517810 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517810 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517810 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517810 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517810 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517811 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517811 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517811 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517811 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517811 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517811 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517811 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517811 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517812 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517812 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517812 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517812 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517812 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517812 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517812 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517812 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517813 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517813 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517813 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517813 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517813 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517813 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517813 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517814 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517814 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[3\] " "I/O \"HPS_DDR3_DQ\[3\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517814 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517814 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517814 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517814 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517815 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517815 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517815 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517816 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517816 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517816 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517816 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517816 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517816 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517817 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517817 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517817 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517817 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517817 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517817 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517817 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517818 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517818 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517818 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517818 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517818 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517818 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517818 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517818 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517818 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517819 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517819 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517819 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517819 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[4\] " "I/O \"HPS_DDR3_DQ\[4\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517819 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517819 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517819 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517819 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517819 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517819 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517819 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517820 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517820 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517820 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517820 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517820 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517820 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517820 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517820 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517821 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517821 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517821 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517821 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517821 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517821 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517821 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517821 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517822 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517822 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517822 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517822 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517822 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517822 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517822 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517822 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517822 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517822 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[5\] " "I/O \"HPS_DDR3_DQ\[5\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517822 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517823 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517823 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517823 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517823 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517823 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517823 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517823 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517823 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517823 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517823 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517823 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517823 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517824 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517824 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517824 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517824 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517824 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517824 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517824 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517824 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517824 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517824 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517824 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517824 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517824 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517824 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517825 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517825 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517825 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517825 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517825 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517825 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[6\] " "I/O \"HPS_DDR3_DQ\[6\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517825 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517825 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517825 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517825 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517825 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517826 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517826 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517826 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517826 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517826 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517826 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517826 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517826 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517827 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517827 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517827 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517827 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517827 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517827 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517827 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517827 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517828 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517828 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517828 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517828 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517828 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517828 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517828 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517829 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517829 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517829 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517829 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517829 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[7\] " "I/O \"HPS_DDR3_DQ\[7\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517829 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517829 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517830 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517830 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517830 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517830 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517830 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517830 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517830 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517830 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517830 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517830 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517830 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517830 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517831 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517831 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517831 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517831 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517831 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517832 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517832 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517832 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517832 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517833 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517833 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517833 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517833 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517833 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517834 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517834 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517834 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517834 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517835 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[8\] " "I/O \"HPS_DDR3_DQ\[8\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517835 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517835 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517835 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517835 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517836 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517836 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517836 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517836 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517836 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517836 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517836 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517837 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517837 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517837 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517837 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517837 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517837 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517838 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517838 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517838 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517838 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517838 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517838 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517838 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517839 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517839 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517839 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517839 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517839 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517839 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517839 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517839 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517839 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[9\] " "I/O \"HPS_DDR3_DQ\[9\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517840 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517840 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517840 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517840 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517840 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517840 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517840 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517840 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517840 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517840 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517841 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517841 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517841 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517841 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517841 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517841 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517841 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517841 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517842 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517842 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517842 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517842 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517842 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517842 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517842 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517842 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517843 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517843 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517843 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517843 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517843 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517843 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517843 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[10\] " "I/O \"HPS_DDR3_DQ\[10\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517843 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517843 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517844 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517844 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517844 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517844 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517844 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517844 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517844 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517844 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517844 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517844 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517844 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517844 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517844 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517845 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517845 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517845 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517845 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517845 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517845 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517845 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517845 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517846 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517846 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517846 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517846 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517846 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517846 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517846 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517846 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517846 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517846 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[11\] " "I/O \"HPS_DDR3_DQ\[11\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517847 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517847 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517847 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517847 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517847 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517847 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517847 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517847 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517847 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517847 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517847 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517847 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517848 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517848 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517848 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517848 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517848 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517848 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517848 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517849 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517849 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517849 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517849 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517849 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517849 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517849 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517850 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517850 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517850 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517850 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517850 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517850 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517850 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[12\] " "I/O \"HPS_DDR3_DQ\[12\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517851 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517851 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517851 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517851 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517851 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517851 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517851 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517851 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517852 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517852 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517852 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517852 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517852 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517852 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517852 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517853 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517853 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517853 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517853 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517853 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517853 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517853 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517853 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517853 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517853 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517853 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517853 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517853 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517853 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517854 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517854 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517854 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517854 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[13\] " "I/O \"HPS_DDR3_DQ\[13\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517854 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517854 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517854 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517854 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517854 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517854 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517854 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517855 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517855 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517855 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517855 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517855 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517855 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517855 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517855 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517855 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517856 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517856 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517856 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517856 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517856 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517856 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517856 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517856 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517856 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517856 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517856 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517856 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517857 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517857 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517857 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517857 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517857 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[14\] " "I/O \"HPS_DDR3_DQ\[14\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517857 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517857 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517857 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517857 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517857 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517857 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517857 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517857 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517858 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517858 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517858 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517858 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517858 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517858 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517858 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517858 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517858 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517858 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517858 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517858 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517858 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517858 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517859 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517859 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517859 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517859 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517859 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517859 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517859 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517859 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517859 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517859 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517859 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[15\] " "I/O \"HPS_DDR3_DQ\[15\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517859 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517859 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517860 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517860 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517860 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517860 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517860 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517860 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517860 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517860 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517860 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517860 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517860 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517860 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517860 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517860 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517861 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517861 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517861 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517861 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517861 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517861 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517861 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517862 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517862 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517862 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517862 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517862 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517862 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517862 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517863 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517863 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 8531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517863 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[16\] " "I/O \"HPS_DDR3_DQ\[16\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517863 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517863 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517863 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517864 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517864 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517864 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517864 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517864 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517864 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517865 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517865 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517865 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517866 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517866 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517866 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517866 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517866 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517866 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517866 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517866 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517866 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517867 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517867 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517867 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517867 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517867 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517867 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517867 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517868 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517868 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517868 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517868 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517868 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[17\] " "I/O \"HPS_DDR3_DQ\[17\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517868 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517869 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517869 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517869 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517869 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517869 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517869 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517869 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517869 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517869 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517869 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517869 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517870 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517870 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517870 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517870 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517870 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517870 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517870 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517870 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517870 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517871 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517871 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517871 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517871 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517871 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517871 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517872 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517872 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517872 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517872 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517872 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517872 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[18\] " "I/O \"HPS_DDR3_DQ\[18\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517872 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517873 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517873 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517873 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517873 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517873 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517873 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517873 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517873 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517873 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517873 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517873 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517873 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517874 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517874 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517874 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517874 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517874 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517874 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517874 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517874 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517874 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517874 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517874 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517875 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517875 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517875 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517875 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517875 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517875 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517875 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517875 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517875 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[19\] " "I/O \"HPS_DDR3_DQ\[19\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517875 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517875 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517875 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517875 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517876 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517876 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517876 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517876 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517876 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517876 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517876 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517876 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517876 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517876 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517876 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517876 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517876 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517877 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517877 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517877 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517877 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517877 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517877 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517877 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517877 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517877 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517877 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517877 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517877 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517877 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517878 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517878 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517878 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[20\] " "I/O \"HPS_DDR3_DQ\[20\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517878 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517878 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517878 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517878 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517878 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517878 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517878 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517878 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517878 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517878 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517879 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517879 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517879 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517879 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517879 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517879 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517879 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517879 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517879 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517879 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517879 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517879 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517879 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517879 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517880 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517880 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517880 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517880 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517880 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517880 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517880 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517880 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517880 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[21\] " "I/O \"HPS_DDR3_DQ\[21\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517880 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517880 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517880 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517881 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517881 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517881 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517881 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517882 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517882 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517883 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517883 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517883 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517883 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517883 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517883 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517883 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517884 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517884 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517884 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517884 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517884 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517884 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517884 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517885 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517885 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517885 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517885 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517885 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517885 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517885 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517886 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517886 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517886 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[22\] " "I/O \"HPS_DDR3_DQ\[22\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517886 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517886 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517886 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517886 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517887 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517887 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517887 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517887 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517887 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517887 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517887 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517887 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517887 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517887 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517887 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517887 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517888 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517888 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517888 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517888 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517888 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517888 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517888 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517888 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517888 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517888 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517888 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517888 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517888 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517888 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517889 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517889 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517889 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[23\] " "I/O \"HPS_DDR3_DQ\[23\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517889 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517889 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517889 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517889 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517889 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517889 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517889 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517889 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517889 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517890 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517890 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517890 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517890 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517890 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517890 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517890 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517890 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517890 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517890 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517891 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517891 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517891 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517891 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517891 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517891 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517891 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517891 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517891 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517891 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517892 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517892 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517892 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517892 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[24\] " "I/O \"HPS_DDR3_DQ\[24\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517892 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517892 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517893 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517893 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517893 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517893 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517893 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517893 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517893 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517893 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517893 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517893 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517893 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517893 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517894 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517894 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517894 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517894 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517894 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517894 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517894 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517894 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517894 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517894 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517894 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517894 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517894 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517895 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517895 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517895 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517895 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517895 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517895 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[25\] " "I/O \"HPS_DDR3_DQ\[25\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517895 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517895 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517895 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517895 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517895 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517895 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517895 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517896 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517896 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517896 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517896 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517896 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517896 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517896 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517896 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517896 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517896 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517896 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517896 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517896 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517896 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517897 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517897 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517897 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517897 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517897 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517897 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517897 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517897 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517897 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517897 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517898 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517898 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[26\] " "I/O \"HPS_DDR3_DQ\[26\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517898 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517898 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517899 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517899 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517899 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517899 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517899 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517899 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517899 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517899 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517900 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517900 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517900 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517900 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517900 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517900 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517900 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517900 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517901 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517901 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517901 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517901 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517901 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517901 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517901 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517901 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517901 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517901 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517901 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517902 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517902 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517902 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517902 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[27\] " "I/O \"HPS_DDR3_DQ\[27\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517902 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517902 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517902 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517902 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517902 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517903 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517903 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517903 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517903 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517903 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517903 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517903 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517903 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517903 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517904 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517904 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517904 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517904 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517904 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517904 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517904 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517904 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517904 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517904 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517904 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517904 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517904 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517905 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517905 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517905 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517905 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517905 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517905 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[28\] " "I/O \"HPS_DDR3_DQ\[28\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517905 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517905 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517905 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517905 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517905 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517905 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517905 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517906 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517906 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517906 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517906 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517906 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517906 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517906 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517906 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517906 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517906 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517906 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517906 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517907 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517907 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517907 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517907 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517907 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517907 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517907 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517908 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517908 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517908 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517908 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517908 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517908 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517909 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[29\] " "I/O \"HPS_DDR3_DQ\[29\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517909 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517909 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517909 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517909 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517909 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517910 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517910 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517910 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517910 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517910 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517910 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517910 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517911 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517911 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517911 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517911 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517911 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517911 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517911 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517912 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517912 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517912 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517912 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517912 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517912 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517912 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517912 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517912 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517912 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517912 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517912 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517912 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517913 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[30\] " "I/O \"HPS_DDR3_DQ\[30\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517913 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517913 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517913 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517913 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517913 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517913 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517913 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517913 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517913 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517913 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517913 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517913 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517913 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517914 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517914 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517914 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517914 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517914 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517914 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517914 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517914 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517915 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517915 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517915 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517915 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517915 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517916 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517916 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517916 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517916 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517916 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517916 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517916 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[31\] " "I/O \"HPS_DDR3_DQ\[31\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517917 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517917 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517917 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517917 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517917 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517917 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517917 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517918 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517918 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517918 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517918 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517918 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517918 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517918 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517918 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517919 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517919 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517919 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517919 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517919 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517920 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517920 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517920 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517920 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517920 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517920 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517921 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517921 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517921 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517921 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517921 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517921 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517921 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS_N\[0\] " "I/O \"HPS_DDR3_DQS_N\[0\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517921 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517922 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517922 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517922 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517922 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517922 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517922 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517922 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517922 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517923 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517923 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517923 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517923 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517923 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517923 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517923 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517923 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517923 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517923 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517924 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517924 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517924 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517924 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517924 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517924 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517924 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517924 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517925 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517925 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517925 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517925 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517925 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517925 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS_N\[1\] " "I/O \"HPS_DDR3_DQS_N\[1\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517925 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517925 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517925 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517925 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517925 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517925 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517925 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517926 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517926 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517926 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517926 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517926 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517926 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517926 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517926 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517926 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517926 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517926 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517926 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517927 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517927 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517927 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517927 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517927 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517927 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517927 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517927 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517927 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517927 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517927 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517927 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517927 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517928 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS_N\[2\] " "I/O \"HPS_DDR3_DQS_N\[2\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517928 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517928 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517928 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517928 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517928 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517928 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517928 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517928 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517928 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517929 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517929 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517929 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517929 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517929 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517929 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517929 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517929 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517929 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517929 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517930 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517930 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517930 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517930 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517930 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517930 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517930 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517930 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517931 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517931 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517932 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517932 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517932 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517932 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS_N\[3\] " "I/O \"HPS_DDR3_DQS_N\[3\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517933 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517933 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517933 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517933 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517933 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517933 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517933 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517934 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517934 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517934 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517934 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517934 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517934 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517934 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517934 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517934 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517935 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517935 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517935 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517935 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517935 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517935 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517935 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517935 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517936 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517936 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517936 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517936 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517936 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517936 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517936 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517936 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517936 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS_P\[0\] " "I/O \"HPS_DDR3_DQS_P\[0\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517937 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517937 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517937 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517937 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517937 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517937 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517937 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517937 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517937 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517937 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517937 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517937 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517937 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517937 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517938 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517938 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517938 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517938 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517938 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517938 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517938 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517938 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517938 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517938 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517938 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517938 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517939 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517939 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517939 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517939 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517939 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517939 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517940 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS_P\[1\] " "I/O \"HPS_DDR3_DQS_P\[1\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517940 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517940 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517940 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517940 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517940 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517940 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517941 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517941 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517941 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517941 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517941 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517941 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517941 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517942 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517942 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517942 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517942 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517942 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517942 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517942 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517942 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517943 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517943 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517943 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517943 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517943 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517943 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517943 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517943 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517943 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517943 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517943 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517943 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS_P\[2\] " "I/O \"HPS_DDR3_DQS_P\[2\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517944 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517944 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517944 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517944 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517944 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517944 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517944 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517944 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517944 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517944 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517944 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517944 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517945 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517945 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517945 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517945 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517945 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517945 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517945 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517945 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517945 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517945 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517945 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517946 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517946 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517946 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517946 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517946 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517946 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517946 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517946 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517946 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 6802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517946 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS_P\[3\] " "I/O \"HPS_DDR3_DQS_P\[3\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1647519517946 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517946 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517947 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517947 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517947 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517947 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517947 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517947 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517947 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517947 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517947 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517947 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517948 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517948 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517948 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517949 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517949 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517950 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517950 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517950 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517950 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517950 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517950 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517951 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517951 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517951 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517951 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517951 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517952 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517952 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517952 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517952 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1647519517952 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647519517959 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1647519520990 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "42 " "Following 42 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[0\] GND " "Pin HEX0\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[1\] GND " "Pin HEX0\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[2\] GND " "Pin HEX0\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[3\] GND " "Pin HEX0\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[4\] GND " "Pin HEX0\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[5\] GND " "Pin HEX0\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[6\] GND " "Pin HEX0\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[0\] GND " "Pin HEX1\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX1[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[1\] GND " "Pin HEX1\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX1[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[2\] GND " "Pin HEX1\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX1[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[3\] GND " "Pin HEX1\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX1[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[4\] GND " "Pin HEX1\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX1[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[5\] GND " "Pin HEX1\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX1[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[6\] GND " "Pin HEX1\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX1[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[0\] GND " "Pin HEX2\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[1\] GND " "Pin HEX2\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX2[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[2\] GND " "Pin HEX2\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX2[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[3\] GND " "Pin HEX2\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX2[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[4\] GND " "Pin HEX2\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX2[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[5\] GND " "Pin HEX2\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX2[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[6\] GND " "Pin HEX2\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX2[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[0\] GND " "Pin HEX3\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX3[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[1\] GND " "Pin HEX3\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX3[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[2\] GND " "Pin HEX3\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX3[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[3\] GND " "Pin HEX3\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX3[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[4\] GND " "Pin HEX3\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX3[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[5\] GND " "Pin HEX3\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX3[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[6\] GND " "Pin HEX3\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX3[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[0\] GND " "Pin HEX4\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX4[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[1\] GND " "Pin HEX4\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX4[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[2\] GND " "Pin HEX4\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX4[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[3\] GND " "Pin HEX4\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX4[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[4\] GND " "Pin HEX4\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX4[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[5\] GND " "Pin HEX4\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX4[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[6\] GND " "Pin HEX4\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX4[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[0\] GND " "Pin HEX5\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX5[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[1\] GND " "Pin HEX5\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX5[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[2\] GND " "Pin HEX5\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX5[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[3\] GND " "Pin HEX5\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX5[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[4\] GND " "Pin HEX5\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX5[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[5\] GND " "Pin HEX5\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX5[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[6\] GND " "Pin HEX5\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX5[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1647519521026 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1647519521026 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "qsys_led_test_system_builder.v" "" { Text "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/qsys_led_test_system_builder.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1647519521030 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1647519521030 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1647519521038 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 1449 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 1449 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5114 " "Peak virtual memory: 5114 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647519521541 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 17 14:18:41 2022 " "Processing ended: Thu Mar 17 14:18:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647519521541 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647519521541 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647519521541 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1647519521541 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 1451 s 137 s " "Quartus Prime Full Compilation was unsuccessful. 1451 errors, 137 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1647519522642 ""}
