$date
   Wed Dec  4 18:51:50 2024
$end

$version
  2023.2
  $dumpfile ("rf.vcd") 
$end

$timescale
  1ps
$end

$scope module tb_top $end
$var reg 1 ! clk $end
$var reg 5 " raddr1 [4:0] $end
$var wire 32 # rdata1 [31:0] $end
$var reg 5 $ raddr2 [4:0] $end
$var wire 32 % rdata2 [31:0] $end
$var reg 1 & we $end
$var reg 5 ' waddr [4:0] $end
$var reg 32 ( wdata [31:0] $end
$scope module u_regfile $end
$var wire 1 ) clk $end
$var wire 5 * raddr1 [4:0] $end
$var wire 32 # rdata1 [31:0] $end
$var wire 5 + raddr2 [4:0] $end
$var wire 32 % rdata2 [31:0] $end
$var wire 1 , we $end
$var wire 5 - waddr [4:0] $end
$var wire 32 . wdata [31:0] $end
$var integer 32 / i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
b0 "
b0 #
b0 $
b0 %
0&
b0 '
b0 (
0)
b0 *
b0 +
0,
b0 -
b0 .
b100000 /
$end

#5000
1!
1)

#10000
0!
1&
b1 '
b10100101101001011010010110100101 (
0)
1,
b1 -
b10100101101001011010010110100101 .

#15000
1!
1)

#20000
0!
b1 "
b10100101101001011010010110100101 #
0&
0)
b1 *
0,

#25000
1!
1)

#30000
0!
1&
b1010 '
b1011010010110100101101001011010 (
0)
1,
b1010 -
b1011010010110100101101001011010 .

#35000
1!
1)

#40000
0!
b1010 $
b1011010010110100101101001011010 %
0&
0)
b1010 +
0,

#45000
1!
1)

#50000
0!
0)

#55000
1!
1)

#60000
0!
1&
b1111 '
b11111111111111110000000000000000 (
0)
1,
b1111 -
b11111111111111110000000000000000 .

#65000
1!
1)

#70000
0!
b1111 "
b11111111111111110000000000000000 #
b1 $
b10100101101001011010010110100101 %
0&
0)
b1111 *
b1 +
0,

#75000
1!
1)

#80000
0!
0)

#85000
1!
1)

#90000
0!
0)

#95000
1!
1)

#100000
0!
0)

#105000
1!
1)

#110000
0!
0)

#115000
1!
1)
