{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667568391251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667568391257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 04 08:26:31 2022 " "Processing started: Fri Nov 04 08:26:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667568391257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667568391257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rcaWithVhdl -c rcaWithVhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off rcaWithVhdl -c rcaWithVhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667568391257 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667568391574 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667568391574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RCA-struct " "Found design unit 1: RCA-struct" {  } { { "rca.vhd" "" { Text "C:/Users/dahlgrenj/OneDrive - Milwaukee School of Engineering/Documents/CE1901/FAwithVHDL/rca.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667568400489 ""} { "Info" "ISGN_ENTITY_NAME" "1 RCA " "Found entity 1: RCA" {  } { { "rca.vhd" "" { Text "C:/Users/dahlgrenj/OneDrive - Milwaukee School of Engineering/Documents/CE1901/FAwithVHDL/rca.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667568400489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667568400489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-dataflow " "Found design unit 1: FA-dataflow" {  } { { "fa.vhd" "" { Text "C:/Users/dahlgrenj/OneDrive - Milwaukee School of Engineering/Documents/CE1901/FAwithVHDL/fa.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667568400493 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "fa.vhd" "" { Text "C:/Users/dahlgrenj/OneDrive - Milwaukee School of Engineering/Documents/CE1901/FAwithVHDL/fa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667568400493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667568400493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RCA8-struct " "Found design unit 1: RCA8-struct" {  } { { "rca8.vhd" "" { Text "C:/Users/dahlgrenj/OneDrive - Milwaukee School of Engineering/Documents/CE1901/FAwithVHDL/rca8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667568400493 ""} { "Info" "ISGN_ENTITY_NAME" "1 RCA8 " "Found entity 1: RCA8" {  } { { "rca8.vhd" "" { Text "C:/Users/dahlgrenj/OneDrive - Milwaukee School of Engineering/Documents/CE1901/FAwithVHDL/rca8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667568400493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667568400493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file csa8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 csa8-struct " "Found design unit 1: csa8-struct" {  } { { "csa8.vhd" "" { Text "C:/Users/dahlgrenj/OneDrive - Milwaukee School of Engineering/Documents/CE1901/FAwithVHDL/csa8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667568400493 ""} { "Info" "ISGN_ENTITY_NAME" "1 csa8 " "Found entity 1: csa8" {  } { { "csa8.vhd" "" { Text "C:/Users/dahlgrenj/OneDrive - Milwaukee School of Engineering/Documents/CE1901/FAwithVHDL/csa8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667568400493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667568400493 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "csa8 " "Elaborating entity \"csa8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667568400525 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "4 8 csa8.vhd(31) " "VHDL expression error at csa8.vhd(31): expression has 4 elements, but must have 8 elements" {  } { { "csa8.vhd" "" { Text "C:/Users/dahlgrenj/OneDrive - Milwaukee School of Engineering/Documents/CE1901/FAwithVHDL/csa8.vhd" 31 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1667568400525 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "4 8 csa8.vhd(32) " "VHDL expression error at csa8.vhd(32): expression has 4 elements, but must have 8 elements" {  } { { "csa8.vhd" "" { Text "C:/Users/dahlgrenj/OneDrive - Milwaukee School of Engineering/Documents/CE1901/FAwithVHDL/csa8.vhd" 32 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1667568400525 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667568400525 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667568400656 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 04 08:26:40 2022 " "Processing ended: Fri Nov 04 08:26:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667568400656 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667568400656 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667568400656 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667568400656 ""}
