Warning (10268): Verilog HDL information at fir_pe_wrapper.v(44): always construct contains both blocking and non-blocking assignments File: /home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-10_Lab8_FIR_PE_Emulation/emulation/fir_pe_wrapper.v Line: 44
