{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449855483360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449855483360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 12:38:03 2015 " "Processing started: Fri Dec 11 12:38:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449855483360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449855483360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjectV2 -c ProjectV2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjectV2 -c ProjectV2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449855483360 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449855484220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projectv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProjectV2-Simon " "Found design unit 1: ProjectV2-Simon" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449855485280 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProjectV2 " "Found entity 1: ProjectV2" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449855485280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449855485280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/random.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/random.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random-Behavioral " "Found design unit 1: random-Behavioral" {  } { { "output_files/Random.vhd" "" { Text "M:/ECE 287/ProjectV2/output_files/Random.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449855485310 ""} { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "output_files/Random.vhd" "" { Text "M:/ECE 287/ProjectV2/output_files/Random.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449855485310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449855485310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg-Display " "Found design unit 1: sevenseg-Display" {  } { { "output_files/sevenseg.vhd" "" { Text "M:/ECE 287/ProjectV2/output_files/sevenseg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449855485340 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "output_files/sevenseg.vhd" "" { Text "M:/ECE 287/ProjectV2/output_files/sevenseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449855485340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449855485340 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProjectV2 " "Elaborating entity \"ProjectV2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449855485450 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hard ProjectV2.vhd(137) " "VHDL Process Statement warning at ProjectV2.vhd(137): signal \"hard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449855485470 "|ProjectV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lvl3 ProjectV2.vhd(145) " "VHDL Process Statement warning at ProjectV2.vhd(145): signal \"lvl3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449855485470 "|ProjectV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lvl2 ProjectV2.vhd(153) " "VHDL Process Statement warning at ProjectV2.vhd(153): signal \"lvl2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449855485470 "|ProjectV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk ProjectV2.vhd(170) " "VHDL Process Statement warning at ProjectV2.vhd(170): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449855485470 "|ProjectV2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q ProjectV2.vhd(123) " "VHDL Process Statement warning at ProjectV2.vhd(123): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449855485490 "|ProjectV2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dif_0 ProjectV2.vhd(123) " "VHDL Process Statement warning at ProjectV2.vhd(123): inferring latch(es) for signal or variable \"dif_0\", which holds its previous value in one or more paths through the process" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449855485490 "|ProjectV2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dif_1 ProjectV2.vhd(123) " "VHDL Process Statement warning at ProjectV2.vhd(123): inferring latch(es) for signal or variable \"dif_1\", which holds its previous value in one or more paths through the process" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449855485490 "|ProjectV2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dif_2 ProjectV2.vhd(123) " "VHDL Process Statement warning at ProjectV2.vhd(123): inferring latch(es) for signal or variable \"dif_2\", which holds its previous value in one or more paths through the process" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449855485490 "|ProjectV2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dif_3 ProjectV2.vhd(123) " "VHDL Process Statement warning at ProjectV2.vhd(123): inferring latch(es) for signal or variable \"dif_3\", which holds its previous value in one or more paths through the process" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449855485500 "|ProjectV2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clkTime ProjectV2.vhd(123) " "VHDL Process Statement warning at ProjectV2.vhd(123): inferring latch(es) for signal or variable \"clkTime\", which holds its previous value in one or more paths through the process" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449855485500 "|ProjectV2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rnd ProjectV2.vhd(257) " "VHDL Process Statement warning at ProjectV2.vhd(257): inferring latch(es) for signal or variable \"rnd\", which holds its previous value in one or more paths through the process" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 257 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449855485500 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rnd\[0\] ProjectV2.vhd(259) " "Inferred latch for \"rnd\[0\]\" at ProjectV2.vhd(259)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rnd\[1\] ProjectV2.vhd(259) " "Inferred latch for \"rnd\[1\]\" at ProjectV2.vhd(259)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rnd\[2\] ProjectV2.vhd(259) " "Inferred latch for \"rnd\[2\]\" at ProjectV2.vhd(259)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rnd\[3\] ProjectV2.vhd(259) " "Inferred latch for \"rnd\[3\]\" at ProjectV2.vhd(259)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_3\[0\] ProjectV2.vhd(123) " "Inferred latch for \"dif_3\[0\]\" at ProjectV2.vhd(123)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_3\[1\] ProjectV2.vhd(123) " "Inferred latch for \"dif_3\[1\]\" at ProjectV2.vhd(123)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_3\[2\] ProjectV2.vhd(123) " "Inferred latch for \"dif_3\[2\]\" at ProjectV2.vhd(123)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_3\[3\] ProjectV2.vhd(123) " "Inferred latch for \"dif_3\[3\]\" at ProjectV2.vhd(123)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_3\[4\] ProjectV2.vhd(123) " "Inferred latch for \"dif_3\[4\]\" at ProjectV2.vhd(123)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_3\[5\] ProjectV2.vhd(123) " "Inferred latch for \"dif_3\[5\]\" at ProjectV2.vhd(123)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_3\[6\] ProjectV2.vhd(123) " "Inferred latch for \"dif_3\[6\]\" at ProjectV2.vhd(123)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_2\[0\] ProjectV2.vhd(123) " "Inferred latch for \"dif_2\[0\]\" at ProjectV2.vhd(123)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_2\[1\] ProjectV2.vhd(123) " "Inferred latch for \"dif_2\[1\]\" at ProjectV2.vhd(123)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_2\[2\] ProjectV2.vhd(123) " "Inferred latch for \"dif_2\[2\]\" at ProjectV2.vhd(123)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_2\[3\] ProjectV2.vhd(123) " "Inferred latch for \"dif_2\[3\]\" at ProjectV2.vhd(123)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_2\[4\] ProjectV2.vhd(123) " "Inferred latch for \"dif_2\[4\]\" at ProjectV2.vhd(123)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_2\[5\] ProjectV2.vhd(123) " "Inferred latch for \"dif_2\[5\]\" at ProjectV2.vhd(123)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_2\[6\] ProjectV2.vhd(123) " "Inferred latch for \"dif_2\[6\]\" at ProjectV2.vhd(123)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_1\[0\] ProjectV2.vhd(123) " "Inferred latch for \"dif_1\[0\]\" at ProjectV2.vhd(123)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_1\[1\] ProjectV2.vhd(123) " "Inferred latch for \"dif_1\[1\]\" at ProjectV2.vhd(123)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_1\[2\] ProjectV2.vhd(123) " "Inferred latch for \"dif_1\[2\]\" at ProjectV2.vhd(123)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_1\[3\] ProjectV2.vhd(123) " "Inferred latch for \"dif_1\[3\]\" at ProjectV2.vhd(123)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_1\[4\] ProjectV2.vhd(123) " "Inferred latch for \"dif_1\[4\]\" at ProjectV2.vhd(123)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_1\[5\] ProjectV2.vhd(123) " "Inferred latch for \"dif_1\[5\]\" at ProjectV2.vhd(123)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_1\[6\] ProjectV2.vhd(123) " "Inferred latch for \"dif_1\[6\]\" at ProjectV2.vhd(123)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_0\[0\] ProjectV2.vhd(123) " "Inferred latch for \"dif_0\[0\]\" at ProjectV2.vhd(123)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_0\[1\] ProjectV2.vhd(123) " "Inferred latch for \"dif_0\[1\]\" at ProjectV2.vhd(123)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_0\[2\] ProjectV2.vhd(123) " "Inferred latch for \"dif_0\[2\]\" at ProjectV2.vhd(123)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_0\[3\] ProjectV2.vhd(123) " "Inferred latch for \"dif_0\[3\]\" at ProjectV2.vhd(123)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_0\[4\] ProjectV2.vhd(123) " "Inferred latch for \"dif_0\[4\]\" at ProjectV2.vhd(123)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_0\[5\] ProjectV2.vhd(123) " "Inferred latch for \"dif_0\[5\]\" at ProjectV2.vhd(123)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_0\[6\] ProjectV2.vhd(123) " "Inferred latch for \"dif_0\[6\]\" at ProjectV2.vhd(123)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485540 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[0\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[0\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[1\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[1\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[2\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[2\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[3\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[3\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[4\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[4\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[5\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[5\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[6\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[6\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[7\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[7\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[8\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[8\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[9\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[9\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[10\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[10\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[11\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[11\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[12\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[12\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[13\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[13\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[14\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[14\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[15\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[15\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[16\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[16\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[17\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[17\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[18\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[18\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[19\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[19\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[20\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[20\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[21\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[21\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[22\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[22\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[23\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[23\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[24\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[24\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[25\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[25\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[26\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[26\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[27\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[27\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[28\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[28\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[29\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[29\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[30\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[30\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[31\] ProjectV2.vhd(125) " "Inferred latch for \"clkTime\[31\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485580 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] ProjectV2.vhd(125) " "Inferred latch for \"q\[0\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485590 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] ProjectV2.vhd(125) " "Inferred latch for \"q\[1\]\" at ProjectV2.vhd(125)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449855485590 "|ProjectV2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:uut " "Elaborating entity \"random\" for hierarchy \"random:uut\"" {  } { { "ProjectV2.vhd" "uut" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449855485890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:high0 " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:high0\"" {  } { { "ProjectV2.vhd" "high0" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449855485900 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sev sevenseg.vhd(16) " "VHDL Process Statement warning at sevenseg.vhd(16): signal \"sev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/sevenseg.vhd" "" { Text "M:/ECE 287/ProjectV2/output_files/sevenseg.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449855485910 "|ProjectV2|sevenseg:high0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sev sevenseg.vhd(17) " "VHDL Process Statement warning at sevenseg.vhd(17): signal \"sev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/sevenseg.vhd" "" { Text "M:/ECE 287/ProjectV2/output_files/sevenseg.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449855485910 "|ProjectV2|sevenseg:high0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sev sevenseg.vhd(18) " "VHDL Process Statement warning at sevenseg.vhd(18): signal \"sev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/sevenseg.vhd" "" { Text "M:/ECE 287/ProjectV2/output_files/sevenseg.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449855485910 "|ProjectV2|sevenseg:high0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sev sevenseg.vhd(19) " "VHDL Process Statement warning at sevenseg.vhd(19): signal \"sev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/sevenseg.vhd" "" { Text "M:/ECE 287/ProjectV2/output_files/sevenseg.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449855485910 "|ProjectV2|sevenseg:high0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sev sevenseg.vhd(20) " "VHDL Process Statement warning at sevenseg.vhd(20): signal \"sev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/sevenseg.vhd" "" { Text "M:/ECE 287/ProjectV2/output_files/sevenseg.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449855485910 "|ProjectV2|sevenseg:high0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sev sevenseg.vhd(21) " "VHDL Process Statement warning at sevenseg.vhd(21): signal \"sev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/sevenseg.vhd" "" { Text "M:/ECE 287/ProjectV2/output_files/sevenseg.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449855485910 "|ProjectV2|sevenseg:high0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sev sevenseg.vhd(22) " "VHDL Process Statement warning at sevenseg.vhd(22): signal \"sev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/sevenseg.vhd" "" { Text "M:/ECE 287/ProjectV2/output_files/sevenseg.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449855485910 "|ProjectV2|sevenseg:high0"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_0\[6\]\$latch dif_0\[2\]\$latch " "Duplicate LATCH primitive \"dif_0\[6\]\$latch\" merged with LATCH primitive \"dif_0\[2\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449855489140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_1\[6\]\$latch dif_0\[2\]\$latch " "Duplicate LATCH primitive \"dif_1\[6\]\$latch\" merged with LATCH primitive \"dif_0\[2\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449855489140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_1\[5\]\$latch dif_0\[2\]\$latch " "Duplicate LATCH primitive \"dif_1\[5\]\$latch\" merged with LATCH primitive \"dif_0\[2\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449855489140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_1\[1\]\$latch dif_0\[2\]\$latch " "Duplicate LATCH primitive \"dif_1\[1\]\$latch\" merged with LATCH primitive \"dif_0\[2\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449855489140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_1\[0\]\$latch dif_0\[2\]\$latch " "Duplicate LATCH primitive \"dif_1\[0\]\$latch\" merged with LATCH primitive \"dif_0\[2\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449855489140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_2\[6\]\$latch dif_0\[2\]\$latch " "Duplicate LATCH primitive \"dif_2\[6\]\$latch\" merged with LATCH primitive \"dif_0\[2\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449855489140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_1\[3\]\$latch dif_0\[3\]\$latch " "Duplicate LATCH primitive \"dif_1\[3\]\$latch\" merged with LATCH primitive \"dif_0\[3\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449855489140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_2\[5\]\$latch dif_0\[3\]\$latch " "Duplicate LATCH primitive \"dif_2\[5\]\$latch\" merged with LATCH primitive \"dif_0\[3\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449855489140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_2\[3\]\$latch dif_0\[3\]\$latch " "Duplicate LATCH primitive \"dif_2\[3\]\$latch\" merged with LATCH primitive \"dif_0\[3\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449855489140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "clkTime\[11\] dif_0\[3\]\$latch " "Duplicate LATCH primitive \"clkTime\[11\]\" merged with LATCH primitive \"dif_0\[3\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449855489140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "clkTime\[16\] dif_0\[3\]\$latch " "Duplicate LATCH primitive \"clkTime\[16\]\" merged with LATCH primitive \"dif_0\[3\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449855489140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "clkTime\[14\] dif_3\[0\]\$latch " "Duplicate LATCH primitive \"clkTime\[14\]\" merged with LATCH primitive \"dif_3\[0\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449855489140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "clkTime\[5\] dif_3\[2\]\$latch " "Duplicate LATCH primitive \"clkTime\[5\]\" merged with LATCH primitive \"dif_3\[2\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449855489140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "clkTime\[10\] dif_3\[2\]\$latch " "Duplicate LATCH primitive \"clkTime\[10\]\" merged with LATCH primitive \"dif_3\[2\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449855489140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_3\[6\]\$latch dif_3\[3\]\$latch " "Duplicate LATCH primitive \"dif_3\[6\]\$latch\" merged with LATCH primitive \"dif_3\[3\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449855489140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "clkTime\[7\] dif_3\[3\]\$latch " "Duplicate LATCH primitive \"clkTime\[7\]\" merged with LATCH primitive \"dif_3\[3\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449855489140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "clkTime\[17\] dif_3\[3\]\$latch " "Duplicate LATCH primitive \"clkTime\[17\]\" merged with LATCH primitive \"dif_3\[3\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449855489140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "clkTime\[15\] dif_3\[4\]\$latch " "Duplicate LATCH primitive \"clkTime\[15\]\" merged with LATCH primitive \"dif_3\[4\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449855489140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "clkTime\[23\] dif_3\[4\]\$latch " "Duplicate LATCH primitive \"clkTime\[23\]\" merged with LATCH primitive \"dif_3\[4\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449855489140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "clkTime\[6\] clkTime\[18\] " "Duplicate LATCH primitive \"clkTime\[6\]\" merged with LATCH primitive \"clkTime\[18\]\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449855489140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "clkTime\[0\] clkTime\[4\] " "Duplicate LATCH primitive \"clkTime\[0\]\" merged with LATCH primitive \"clkTime\[4\]\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449855489140 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "clkTime\[2\] clkTime\[4\] " "Duplicate LATCH primitive \"clkTime\[2\]\" merged with LATCH primitive \"clkTime\[4\]\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449855489140 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1449855489140 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1449855489160 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1449855489160 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "high_0\[0\] high_0\[0\]~_emulated high_0\[0\]~1 " "Register \"high_0\[0\]\" is converted into an equivalent circuit using register \"high_0\[0\]~_emulated\" and latch \"high_0\[0\]~1\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449855489160 "|ProjectV2|high_0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "high_0\[2\] high_0\[2\]~_emulated high_0\[2\]~5 " "Register \"high_0\[2\]\" is converted into an equivalent circuit using register \"high_0\[2\]~_emulated\" and latch \"high_0\[2\]~5\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449855489160 "|ProjectV2|high_0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "high_0\[3\] high_0\[3\]~_emulated high_0\[3\]~9 " "Register \"high_0\[3\]\" is converted into an equivalent circuit using register \"high_0\[3\]~_emulated\" and latch \"high_0\[3\]~9\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449855489160 "|ProjectV2|high_0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "high_0\[1\] high_0\[1\]~_emulated high_0\[1\]~13 " "Register \"high_0\[1\]\" is converted into an equivalent circuit using register \"high_0\[1\]~_emulated\" and latch \"high_0\[1\]~13\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449855489160 "|ProjectV2|high_0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "high_1\[0\] high_1\[0\]~_emulated high_1\[0\]~1 " "Register \"high_1\[0\]\" is converted into an equivalent circuit using register \"high_1\[0\]~_emulated\" and latch \"high_1\[0\]~1\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449855489160 "|ProjectV2|high_1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "high_1\[2\] high_1\[2\]~_emulated high_1\[2\]~5 " "Register \"high_1\[2\]\" is converted into an equivalent circuit using register \"high_1\[2\]~_emulated\" and latch \"high_1\[2\]~5\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449855489160 "|ProjectV2|high_1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "high_1\[3\] high_1\[3\]~_emulated high_1\[3\]~9 " "Register \"high_1\[3\]\" is converted into an equivalent circuit using register \"high_1\[3\]~_emulated\" and latch \"high_1\[3\]~9\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449855489160 "|ProjectV2|high_1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "high_1\[1\] high_1\[1\]~_emulated high_1\[1\]~13 " "Register \"high_1\[1\]\" is converted into an equivalent circuit using register \"high_1\[1\]~_emulated\" and latch \"high_1\[1\]~13\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449855489160 "|ProjectV2|high_1[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1449855489160 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dif_0\[0\] VCC " "Pin \"dif_0\[0\]\" is stuck at VCC" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449855490051 "|ProjectV2|dif_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dif_0\[1\] VCC " "Pin \"dif_0\[1\]\" is stuck at VCC" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449855490051 "|ProjectV2|dif_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dif_0\[4\] GND " "Pin \"dif_0\[4\]\" is stuck at GND" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449855490051 "|ProjectV2|dif_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dif_0\[5\] GND " "Pin \"dif_0\[5\]\" is stuck at GND" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449855490051 "|ProjectV2|dif_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dif_1\[2\] GND " "Pin \"dif_1\[2\]\" is stuck at GND" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449855490051 "|ProjectV2|dif_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dif_1\[4\] GND " "Pin \"dif_1\[4\]\" is stuck at GND" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449855490051 "|ProjectV2|dif_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dif_2\[0\] VCC " "Pin \"dif_2\[0\]\" is stuck at VCC" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449855490051 "|ProjectV2|dif_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dif_2\[1\] VCC " "Pin \"dif_2\[1\]\" is stuck at VCC" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449855490051 "|ProjectV2|dif_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dif_2\[2\] VCC " "Pin \"dif_2\[2\]\" is stuck at VCC" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449855490051 "|ProjectV2|dif_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dif_2\[4\] GND " "Pin \"dif_2\[4\]\" is stuck at GND" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449855490051 "|ProjectV2|dif_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dif_3\[1\] GND " "Pin \"dif_3\[1\]\" is stuck at GND" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449855490051 "|ProjectV2|dif_3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dif_3\[5\] VCC " "Pin \"dif_3\[5\]\" is stuck at VCC" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449855490051 "|ProjectV2|dif_3[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1449855490051 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1449855490311 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449855494701 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449855494701 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2940 " "Implemented 2940 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449855495341 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449855495341 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2870 " "Implemented 2870 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449855495341 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449855495341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "600 " "Peak virtual memory: 600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449855495562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 12:38:15 2015 " "Processing ended: Fri Dec 11 12:38:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449855495562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449855495562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449855495562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449855495562 ""}
