
*** Running vivado
    with args -log RockPaperScissors.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RockPaperScissors.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source RockPaperScissors.tcl -notrace
Command: synth_design -top RockPaperScissors -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10408 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 794.020 ; gain = 178.289
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RockPaperScissors' [R:/ECE2029/ECE2029-Final-Project/finalProject/finalProject.srcs/sources_1/new/RockPaperScissors.v:23]
INFO: [Synth 8-6157] synthesizing module 'BtnDebouncer' [R:/ECE2029/ECE2029-Final-Project/finalProject/finalProject.srcs/sources_1/new/BtnDebouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'SlowClock' [R:/ECE2029/ECE2029-Final-Project/finalProject/finalProject.srcs/sources_1/new/SlowClock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SlowClock' (1#1) [R:/ECE2029/ECE2029-Final-Project/finalProject/finalProject.srcs/sources_1/new/SlowClock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BtnDebouncer' (2#1) [R:/ECE2029/ECE2029-Final-Project/finalProject/finalProject.srcs/sources_1/new/BtnDebouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'StateMachine' [R:/ECE2029/ECE2029-Final-Project/finalProject/finalProject.srcs/sources_1/new/StateMachine.v:23]
	Parameter WAIT bound to: 0 - type: integer 
	Parameter P1R bound to: 1 - type: integer 
	Parameter P1P bound to: 2 - type: integer 
	Parameter P1S bound to: 3 - type: integer 
	Parameter TIE bound to: 4 - type: integer 
	Parameter P1W bound to: 5 - type: integer 
	Parameter P2W bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [R:/ECE2029/ECE2029-Final-Project/finalProject/finalProject.srcs/sources_1/new/StateMachine.v:46]
INFO: [Synth 8-6155] done synthesizing module 'StateMachine' (3#1) [R:/ECE2029/ECE2029-Final-Project/finalProject/finalProject.srcs/sources_1/new/StateMachine.v:23]
INFO: [Synth 8-6157] synthesizing module 'DisplayLogic' [R:/ECE2029/ECE2029-Final-Project/finalProject/finalProject.srcs/sources_1/new/DisplayLogic.v:23]
	Parameter WAIT bound to: 0 - type: integer 
	Parameter P1R bound to: 1 - type: integer 
	Parameter P1P bound to: 2 - type: integer 
	Parameter P1S bound to: 3 - type: integer 
	Parameter TIE bound to: 4 - type: integer 
	Parameter P1W bound to: 5 - type: integer 
	Parameter P2W bound to: 6 - type: integer 
	Parameter NULL bound to: 7'b1111111 
	Parameter P bound to: 7'b0011000 
	Parameter ONE bound to: 7'b1001111 
	Parameter TWO bound to: 7'b0010010 
	Parameter FIRST bound to: 4'b0111 
	Parameter SECOND bound to: 4'b1011 
	Parameter THIRD bound to: 4'b1101 
	Parameter FOURTH bound to: 4'b1110 
INFO: [Synth 8-6157] synthesizing module 'AnSelecter' [R:/ECE2029/ECE2029-Final-Project/finalProject/finalProject.srcs/sources_1/new/AnSelecter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AnSelecter' (4#1) [R:/ECE2029/ECE2029-Final-Project/finalProject/finalProject.srcs/sources_1/new/AnSelecter.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [R:/ECE2029/ECE2029-Final-Project/finalProject/finalProject.srcs/sources_1/new/DisplayLogic.v:52]
INFO: [Synth 8-155] case statement is not full and has no default [R:/ECE2029/ECE2029-Final-Project/finalProject/finalProject.srcs/sources_1/new/DisplayLogic.v:72]
INFO: [Synth 8-155] case statement is not full and has no default [R:/ECE2029/ECE2029-Final-Project/finalProject/finalProject.srcs/sources_1/new/DisplayLogic.v:92]
INFO: [Synth 8-155] case statement is not full and has no default [R:/ECE2029/ECE2029-Final-Project/finalProject/finalProject.srcs/sources_1/new/DisplayLogic.v:102]
INFO: [Synth 8-155] case statement is not full and has no default [R:/ECE2029/ECE2029-Final-Project/finalProject/finalProject.srcs/sources_1/new/DisplayLogic.v:112]
INFO: [Synth 8-155] case statement is not full and has no default [R:/ECE2029/ECE2029-Final-Project/finalProject/finalProject.srcs/sources_1/new/DisplayLogic.v:49]
INFO: [Synth 8-6155] done synthesizing module 'DisplayLogic' (5#1) [R:/ECE2029/ECE2029-Final-Project/finalProject/finalProject.srcs/sources_1/new/DisplayLogic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RockPaperScissors' (6#1) [R:/ECE2029/ECE2029-Final-Project/finalProject/finalProject.srcs/sources_1/new/RockPaperScissors.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 857.289 ; gain = 241.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 857.289 ; gain = 241.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 857.289 ; gain = 241.559
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [R:/ECE2029/ECE2029-Final-Project/finalProject/finalProject.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [R:/ECE2029/ECE2029-Final-Project/finalProject/finalProject.srcs/constrs_1/new/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [R:/ECE2029/ECE2029-Final-Project/finalProject/finalProject.srcs/constrs_1/new/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RockPaperScissors_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RockPaperScissors_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 978.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 978.074 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 978.074 ; gain = 362.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 978.074 ; gain = 362.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 978.074 ; gain = 362.344
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'StateMachine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                          0000001 |                              000
                     P1R |                          0000010 |                              001
                     P1P |                          0000100 |                              010
                     P1S |                          0001000 |                              011
                     P2W |                          0010000 |                              110
                     P1W |                          0100000 |                              101
                     TIE |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'one-hot' in module 'StateMachine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 978.074 ; gain = 362.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 17    
	   6 Input      7 Bit        Muxes := 2     
	   5 Input      7 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RockPaperScissors 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SlowClock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BtnDebouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module StateMachine 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 15    
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module AnSelecter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module DisplayLogic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   6 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   5 Input      7 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'disp/seg_reg[0]' (FDE) to 'disp/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'disp/seg_reg[2]' (FDE) to 'disp/seg_reg[6]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 978.074 ; gain = 362.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 978.074 ; gain = 362.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 978.074 ; gain = 362.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 978.074 ; gain = 362.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 979.285 ; gain = 363.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 979.285 ; gain = 363.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 979.285 ; gain = 363.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 979.285 ; gain = 363.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 979.285 ; gain = 363.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 979.285 ; gain = 363.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    30|
|3     |LUT1   |     7|
|4     |LUT2   |     6|
|5     |LUT3   |    10|
|6     |LUT4   |     4|
|7     |LUT5   |    19|
|8     |LUT6   |    29|
|9     |MUXF7  |     2|
|10    |FDRE   |   150|
|11    |IBUF   |     4|
|12    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   276|
|2     |  B0     |BtnDebouncer   |    37|
|3     |    C0   |SlowClock_5    |    35|
|4     |  B1     |BtnDebouncer_0 |    36|
|5     |    C0   |SlowClock_4    |    35|
|6     |  B2     |BtnDebouncer_1 |    37|
|7     |    C0   |SlowClock_3    |    35|
|8     |  disp   |DisplayLogic   |   106|
|9     |    C0   |SlowClock      |    35|
|10    |    C1   |SlowClock_2    |    35|
|11    |    sel  |AnSelecter     |    19|
|12    |  game   |StateMachine   |    38|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 979.285 ; gain = 363.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 979.285 ; gain = 242.770
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 979.285 ; gain = 363.555
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 998.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 998.578 ; gain = 643.121
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 998.578 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'R:/ECE2029/ECE2029-Final-Project/finalProject/finalProject.runs/synth_1/RockPaperScissors.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RockPaperScissors_utilization_synth.rpt -pb RockPaperScissors_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 18:59:54 2019...
