-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity main_design_v_mix_0_0_entry_proc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    HwReg_layerEnable_val16 : IN STD_LOGIC_VECTOR (2 downto 0);
    HwReg_layerEnable_val16_c12_din : OUT STD_LOGIC_VECTOR (2 downto 0);
    HwReg_layerEnable_val16_c12_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    HwReg_layerEnable_val16_c12_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    HwReg_layerEnable_val16_c12_full_n : IN STD_LOGIC;
    HwReg_layerEnable_val16_c12_write : OUT STD_LOGIC;
    HwReg_layerStartX_1_val17 : IN STD_LOGIC_VECTOR (15 downto 0);
    HwReg_layerStartX_1_val17_c_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    HwReg_layerStartX_1_val17_c_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    HwReg_layerStartX_1_val17_c_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    HwReg_layerStartX_1_val17_c_full_n : IN STD_LOGIC;
    HwReg_layerStartX_1_val17_c_write : OUT STD_LOGIC;
    HwReg_layerStartX_2_val18 : IN STD_LOGIC_VECTOR (15 downto 0);
    HwReg_layerStartX_2_val18_c_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    HwReg_layerStartX_2_val18_c_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    HwReg_layerStartX_2_val18_c_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    HwReg_layerStartX_2_val18_c_full_n : IN STD_LOGIC;
    HwReg_layerStartX_2_val18_c_write : OUT STD_LOGIC;
    HwReg_layerStartY_1_val19 : IN STD_LOGIC_VECTOR (15 downto 0);
    HwReg_layerStartY_1_val19_c_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    HwReg_layerStartY_1_val19_c_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    HwReg_layerStartY_1_val19_c_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    HwReg_layerStartY_1_val19_c_full_n : IN STD_LOGIC;
    HwReg_layerStartY_1_val19_c_write : OUT STD_LOGIC;
    HwReg_layerStartY_2_val20 : IN STD_LOGIC_VECTOR (15 downto 0);
    HwReg_layerStartY_2_val20_c_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    HwReg_layerStartY_2_val20_c_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    HwReg_layerStartY_2_val20_c_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    HwReg_layerStartY_2_val20_c_full_n : IN STD_LOGIC;
    HwReg_layerStartY_2_val20_c_write : OUT STD_LOGIC;
    HwReg_layerScaleFactor_1_val25 : IN STD_LOGIC_VECTOR (7 downto 0);
    HwReg_layerScaleFactor_1_val25_c_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    HwReg_layerScaleFactor_1_val25_c_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    HwReg_layerScaleFactor_1_val25_c_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    HwReg_layerScaleFactor_1_val25_c_full_n : IN STD_LOGIC;
    HwReg_layerScaleFactor_1_val25_c_write : OUT STD_LOGIC;
    HwReg_layerScaleFactor_2_val26 : IN STD_LOGIC_VECTOR (7 downto 0);
    HwReg_layerScaleFactor_2_val26_c_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    HwReg_layerScaleFactor_2_val26_c_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    HwReg_layerScaleFactor_2_val26_c_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    HwReg_layerScaleFactor_2_val26_c_full_n : IN STD_LOGIC;
    HwReg_layerScaleFactor_2_val26_c_write : OUT STD_LOGIC );
end;


architecture behav of main_design_v_mix_0_0_entry_proc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal HwReg_layerEnable_val16_c12_blk_n : STD_LOGIC;
    signal HwReg_layerStartX_1_val17_c_blk_n : STD_LOGIC;
    signal HwReg_layerStartX_2_val18_c_blk_n : STD_LOGIC;
    signal HwReg_layerStartY_1_val19_c_blk_n : STD_LOGIC;
    signal HwReg_layerStartY_2_val20_c_blk_n : STD_LOGIC;
    signal HwReg_layerScaleFactor_1_val25_c_blk_n : STD_LOGIC;
    signal HwReg_layerScaleFactor_2_val26_c_blk_n : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal HwReg_layerScaleFactor_2_val26_c_write_local : STD_LOGIC;
    signal HwReg_layerScaleFactor_1_val25_c_write_local : STD_LOGIC;
    signal HwReg_layerStartY_2_val20_c_write_local : STD_LOGIC;
    signal HwReg_layerStartY_1_val19_c_write_local : STD_LOGIC;
    signal HwReg_layerStartX_2_val18_c_write_local : STD_LOGIC;
    signal HwReg_layerStartX_1_val17_c_write_local : STD_LOGIC;
    signal HwReg_layerEnable_val16_c12_write_local : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;

    HwReg_layerEnable_val16_c12_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, HwReg_layerEnable_val16_c12_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_layerEnable_val16_c12_blk_n <= HwReg_layerEnable_val16_c12_full_n;
        else 
            HwReg_layerEnable_val16_c12_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    HwReg_layerEnable_val16_c12_din <= HwReg_layerEnable_val16;
    HwReg_layerEnable_val16_c12_write <= HwReg_layerEnable_val16_c12_write_local;

    HwReg_layerEnable_val16_c12_write_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            HwReg_layerEnable_val16_c12_write_local <= ap_const_logic_1;
        else 
            HwReg_layerEnable_val16_c12_write_local <= ap_const_logic_0;
        end if; 
    end process;


    HwReg_layerScaleFactor_1_val25_c_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, HwReg_layerScaleFactor_1_val25_c_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_layerScaleFactor_1_val25_c_blk_n <= HwReg_layerScaleFactor_1_val25_c_full_n;
        else 
            HwReg_layerScaleFactor_1_val25_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    HwReg_layerScaleFactor_1_val25_c_din <= HwReg_layerScaleFactor_1_val25;
    HwReg_layerScaleFactor_1_val25_c_write <= HwReg_layerScaleFactor_1_val25_c_write_local;

    HwReg_layerScaleFactor_1_val25_c_write_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            HwReg_layerScaleFactor_1_val25_c_write_local <= ap_const_logic_1;
        else 
            HwReg_layerScaleFactor_1_val25_c_write_local <= ap_const_logic_0;
        end if; 
    end process;


    HwReg_layerScaleFactor_2_val26_c_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, HwReg_layerScaleFactor_2_val26_c_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_layerScaleFactor_2_val26_c_blk_n <= HwReg_layerScaleFactor_2_val26_c_full_n;
        else 
            HwReg_layerScaleFactor_2_val26_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    HwReg_layerScaleFactor_2_val26_c_din <= HwReg_layerScaleFactor_2_val26;
    HwReg_layerScaleFactor_2_val26_c_write <= HwReg_layerScaleFactor_2_val26_c_write_local;

    HwReg_layerScaleFactor_2_val26_c_write_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            HwReg_layerScaleFactor_2_val26_c_write_local <= ap_const_logic_1;
        else 
            HwReg_layerScaleFactor_2_val26_c_write_local <= ap_const_logic_0;
        end if; 
    end process;


    HwReg_layerStartX_1_val17_c_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, HwReg_layerStartX_1_val17_c_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_layerStartX_1_val17_c_blk_n <= HwReg_layerStartX_1_val17_c_full_n;
        else 
            HwReg_layerStartX_1_val17_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    HwReg_layerStartX_1_val17_c_din <= HwReg_layerStartX_1_val17;
    HwReg_layerStartX_1_val17_c_write <= HwReg_layerStartX_1_val17_c_write_local;

    HwReg_layerStartX_1_val17_c_write_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            HwReg_layerStartX_1_val17_c_write_local <= ap_const_logic_1;
        else 
            HwReg_layerStartX_1_val17_c_write_local <= ap_const_logic_0;
        end if; 
    end process;


    HwReg_layerStartX_2_val18_c_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, HwReg_layerStartX_2_val18_c_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_layerStartX_2_val18_c_blk_n <= HwReg_layerStartX_2_val18_c_full_n;
        else 
            HwReg_layerStartX_2_val18_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    HwReg_layerStartX_2_val18_c_din <= HwReg_layerStartX_2_val18;
    HwReg_layerStartX_2_val18_c_write <= HwReg_layerStartX_2_val18_c_write_local;

    HwReg_layerStartX_2_val18_c_write_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            HwReg_layerStartX_2_val18_c_write_local <= ap_const_logic_1;
        else 
            HwReg_layerStartX_2_val18_c_write_local <= ap_const_logic_0;
        end if; 
    end process;


    HwReg_layerStartY_1_val19_c_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, HwReg_layerStartY_1_val19_c_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_layerStartY_1_val19_c_blk_n <= HwReg_layerStartY_1_val19_c_full_n;
        else 
            HwReg_layerStartY_1_val19_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    HwReg_layerStartY_1_val19_c_din <= HwReg_layerStartY_1_val19;
    HwReg_layerStartY_1_val19_c_write <= HwReg_layerStartY_1_val19_c_write_local;

    HwReg_layerStartY_1_val19_c_write_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            HwReg_layerStartY_1_val19_c_write_local <= ap_const_logic_1;
        else 
            HwReg_layerStartY_1_val19_c_write_local <= ap_const_logic_0;
        end if; 
    end process;


    HwReg_layerStartY_2_val20_c_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, HwReg_layerStartY_2_val20_c_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_layerStartY_2_val20_c_blk_n <= HwReg_layerStartY_2_val20_c_full_n;
        else 
            HwReg_layerStartY_2_val20_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    HwReg_layerStartY_2_val20_c_din <= HwReg_layerStartY_2_val20;
    HwReg_layerStartY_2_val20_c_write <= HwReg_layerStartY_2_val20_c_write_local;

    HwReg_layerStartY_2_val20_c_write_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            HwReg_layerStartY_2_val20_c_write_local <= ap_const_logic_1;
        else 
            HwReg_layerStartY_2_val20_c_write_local <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg, HwReg_layerEnable_val16_c12_full_n, HwReg_layerStartX_1_val17_c_full_n, HwReg_layerStartX_2_val18_c_full_n, HwReg_layerStartY_1_val19_c_full_n, HwReg_layerStartY_2_val20_c_full_n, HwReg_layerScaleFactor_1_val25_c_full_n, HwReg_layerScaleFactor_2_val26_c_full_n)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_const_logic_0 = HwReg_layerScaleFactor_2_val26_c_full_n) or (ap_const_logic_0 = HwReg_layerScaleFactor_1_val25_c_full_n) or (ap_const_logic_0 = HwReg_layerStartY_2_val20_c_full_n) or (ap_const_logic_0 = HwReg_layerStartY_1_val19_c_full_n) or (ap_const_logic_0 = HwReg_layerStartX_2_val18_c_full_n) or (ap_const_logic_0 = HwReg_layerStartX_1_val17_c_full_n) or (ap_const_logic_0 = HwReg_layerEnable_val16_c12_full_n) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
