Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  2 12:00:54 2024
| Host         : GOSU running 64-bit major release  (build 9200)
| Command      : report_methodology -file ADT_toplevel_methodology_drc_routed.rpt -pb ADT_toplevel_methodology_drc_routed.pb -rpx ADT_toplevel_methodology_drc_routed.rpx
| Design       : ADT_toplevel
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 45
+-----------+------------------+--------------------------------+------------+
| Rule      | Severity         | Description                    | Violations |
+-----------+------------------+--------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 5          |
| LUTAR-1   | Warning          | LUT drives async reset alert   | 8          |
| TIMING-18 | Warning          | Missing input or output delay  | 7          |
| TIMING-20 | Warning          | Non-clocked latch              | 24         |
| LATCH-1   | Advisory         | Existing latches in the design | 1          |
+-----------+------------------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin ADT/next_state[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin ADT/next_state[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin ADT/next_state[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin ADT/next_state[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin ADT/reset_counter_reg/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell ADT/next_state[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ADT/next_state[0]_C/CLR, ADT/next_state[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell ADT/next_state[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ADT/next_state[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell ADT/next_state[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ADT/next_state[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell ADT/next_state[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ADT/next_state[2]_C/CLR, ADT/next_state[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell ADT/next_state[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ADT/next_state[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell ADT/next_state[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ADT/next_state[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell ADT/reset_counter_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ADT/reset_counter_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell CLK_DIV/present_state[3]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ADT/counter_reg[29]/CLR, ADT/counter_reg[2]/CLR, ADT/counter_reg[30]/CLR,
ADT/counter_reg[31]/CLR, ADT/counter_reg[3]/CLR, ADT/counter_reg[4]/CLR,
ADT/counter_reg[5]/CLR, ADT/counter_reg[6]/CLR, ADT/counter_reg[7]/CLR,
ADT/counter_reg[8]/CLR, ADT/counter_reg[9]/CLR,
ADT/present_state_reg[0]/CLR, ADT/present_state_reg[1]/CLR,
ADT/present_state_reg[2]/CLR, ADT/present_state_reg[3]/CLR
 (the first 15 of 36 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on AD2_SCL relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on AD2_SDA relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on CPU_RESETN relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on AD2_SCL relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on AD2_SDA relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on LED16_G relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on LED17_R relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch ADT/A_I_reg[0] cannot be properly analyzed as its control pin ADT/A_I_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch ADT/DATA_OUT_reg[0] cannot be properly analyzed as its control pin ADT/DATA_OUT_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch ADT/DATA_OUT_reg[10] cannot be properly analyzed as its control pin ADT/DATA_OUT_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch ADT/DATA_OUT_reg[11] cannot be properly analyzed as its control pin ADT/DATA_OUT_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch ADT/DATA_OUT_reg[12] cannot be properly analyzed as its control pin ADT/DATA_OUT_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch ADT/DATA_OUT_reg[13] cannot be properly analyzed as its control pin ADT/DATA_OUT_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch ADT/DATA_OUT_reg[14] cannot be properly analyzed as its control pin ADT/DATA_OUT_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch ADT/DATA_OUT_reg[15] cannot be properly analyzed as its control pin ADT/DATA_OUT_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch ADT/DATA_OUT_reg[1] cannot be properly analyzed as its control pin ADT/DATA_OUT_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch ADT/DATA_OUT_reg[2] cannot be properly analyzed as its control pin ADT/DATA_OUT_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch ADT/DATA_OUT_reg[3] cannot be properly analyzed as its control pin ADT/DATA_OUT_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch ADT/DATA_OUT_reg[4] cannot be properly analyzed as its control pin ADT/DATA_OUT_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch ADT/DATA_OUT_reg[5] cannot be properly analyzed as its control pin ADT/DATA_OUT_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch ADT/DATA_OUT_reg[6] cannot be properly analyzed as its control pin ADT/DATA_OUT_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch ADT/DATA_OUT_reg[7] cannot be properly analyzed as its control pin ADT/DATA_OUT_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch ADT/DATA_OUT_reg[8] cannot be properly analyzed as its control pin ADT/DATA_OUT_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch ADT/DATA_OUT_reg[9] cannot be properly analyzed as its control pin ADT/DATA_OUT_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch ADT/MSG_I_reg cannot be properly analyzed as its control pin ADT/MSG_I_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch ADT/SRST_reg cannot be properly analyzed as its control pin ADT/SRST_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch ADT/STB_I_reg cannot be properly analyzed as its control pin ADT/STB_I_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch ADT/next_state[0]_LDC cannot be properly analyzed as its control pin ADT/next_state[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch ADT/next_state[1]_LDC cannot be properly analyzed as its control pin ADT/next_state[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch ADT/next_state[2]_LDC cannot be properly analyzed as its control pin ADT/next_state[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch ADT/next_state[3]_LDC cannot be properly analyzed as its control pin ADT/next_state[3]_LDC/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 24 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


