<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p405" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_405{left:774px;bottom:68px;letter-spacing:0.09px;}
#t2_405{left:820px;bottom:68px;letter-spacing:0.11px;}
#t3_405{left:491px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_405{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_405{left:152px;bottom:1083px;letter-spacing:0.14px;word-spacing:0.01px;}
#t6_405{left:70px;bottom:1059px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_405{left:70px;bottom:1042px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t8_405{left:70px;bottom:1025px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t9_405{left:70px;bottom:1001px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_405{left:70px;bottom:984px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_405{left:70px;bottom:967px;letter-spacing:-0.15px;word-spacing:-1.16px;}
#tc_405{left:70px;bottom:950px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#td_405{left:70px;bottom:926px;letter-spacing:-0.15px;word-spacing:-0.83px;}
#te_405{left:284px;bottom:926px;letter-spacing:-0.15px;word-spacing:-0.81px;}
#tf_405{left:787px;bottom:926px;letter-spacing:-0.13px;word-spacing:-0.78px;}
#tg_405{left:70px;bottom:909px;letter-spacing:-0.16px;word-spacing:-0.87px;}
#th_405{left:70px;bottom:892px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#ti_405{left:70px;bottom:834px;letter-spacing:0.14px;}
#tj_405{left:152px;bottom:834px;letter-spacing:0.15px;}
#tk_405{left:70px;bottom:810px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_405{left:70px;bottom:793px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#tm_405{left:70px;bottom:346px;}
#tn_405{left:96px;bottom:350px;letter-spacing:-0.23px;word-spacing:-0.27px;}
#to_405{left:96px;bottom:333px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#tp_405{left:96px;bottom:316px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tq_405{left:70px;bottom:290px;}
#tr_405{left:96px;bottom:293px;letter-spacing:-0.23px;word-spacing:-0.29px;}
#ts_405{left:96px;bottom:276px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#tt_405{left:96px;bottom:259px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tu_405{left:70px;bottom:233px;}
#tv_405{left:96px;bottom:237px;letter-spacing:-0.23px;word-spacing:-0.28px;}
#tw_405{left:96px;bottom:220px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_405{left:96px;bottom:203px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ty_405{left:70px;bottom:177px;}
#tz_405{left:96px;bottom:180px;letter-spacing:-0.24px;word-spacing:-0.25px;}
#t10_405{left:96px;bottom:163px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_405{left:96px;bottom:146px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t12_405{left:323px;bottom:403px;letter-spacing:0.12px;word-spacing:0.02px;}
#t13_405{left:415px;bottom:403px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t14_405{left:315px;bottom:567px;letter-spacing:0.1px;word-spacing:0.05px;}
#t15_405{left:315px;bottom:554px;letter-spacing:0.04px;word-spacing:0.05px;}
#t16_405{left:239px;bottom:757px;letter-spacing:-0.25px;}
#t17_405{left:667px;bottom:757px;}
#t18_405{left:362px;bottom:736px;letter-spacing:0.11px;}
#t19_405{left:572px;bottom:757px;}
#t1a_405{left:560px;bottom:757px;}
#t1b_405{left:653px;bottom:757px;}
#t1c_405{left:640px;bottom:757px;}
#t1d_405{left:627px;bottom:757px;}
#t1e_405{left:611px;bottom:757px;}
#t1f_405{left:599px;bottom:757px;}
#t1g_405{left:585px;bottom:757px;}
#t1h_405{left:314px;bottom:691px;letter-spacing:0.09px;word-spacing:-0.32px;}
#t1i_405{left:443px;bottom:697px;}
#t1j_405{left:314px;bottom:676px;letter-spacing:0.06px;word-spacing:0.03px;}
#t1k_405{left:314px;bottom:662px;letter-spacing:0.05px;word-spacing:0.09px;}
#t1l_405{left:314px;bottom:648px;letter-spacing:0.1px;}
#t1m_405{left:401px;bottom:654px;}
#t1n_405{left:314px;bottom:634px;letter-spacing:0.1px;word-spacing:-0.38px;}
#t1o_405{left:429px;bottom:640px;}
#t1p_405{left:314px;bottom:619px;letter-spacing:0.1px;word-spacing:-0.33px;}
#t1q_405{left:413px;bottom:625px;}
#t1r_405{left:314px;bottom:605px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1s_405{left:450px;bottom:611px;}
#t1t_405{left:314px;bottom:591px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1u_405{left:435px;bottom:597px;}
#t1v_405{left:314px;bottom:483px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1w_405{left:328px;bottom:469px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1x_405{left:313px;bottom:512px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1y_405{left:327px;bottom:498px;letter-spacing:0.08px;word-spacing:0.03px;}
#t1z_405{left:313px;bottom:532px;letter-spacing:0.14px;}
#t20_405{left:313px;bottom:456px;letter-spacing:0.1px;word-spacing:0.01px;}
#t21_405{left:327px;bottom:442px;letter-spacing:0.09px;word-spacing:0.01px;}

.s1_405{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_405{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_405{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_405{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_405{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_405{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_405{font-size:12px;font-family:Arial_3ed;color:#000;}
.s8_405{font-size:11px;font-family:Arial_3ed;color:#000;}
.s9_405{font-size:10px;font-family:Arial_3ed;color:#000;}
.sa_405{font-size:12px;font-family:Arial-Bold_3ea;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts405" type="text/css" >

@font-face {
	font-family: Arial-Bold_3ea;
	src: url("fonts/Arial-Bold_3ea.woff") format("woff");
}

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg405Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg405" style="-webkit-user-select: none;"><object width="935" height="1210" data="405/405.svg" type="image/svg+xml" id="pdf405" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_405" class="t s1_405">Vol. 3A </span><span id="t2_405" class="t s1_405">11-15 </span>
<span id="t3_405" class="t s2_405">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC) </span>
<span id="t4_405" class="t s3_405">11.5.2 </span><span id="t5_405" class="t s3_405">Valid Interrupt Vectors </span>
<span id="t6_405" class="t s4_405">The Intel 64 and IA-32 architectures define 256 vector numbers, ranging from 0 through 255 (see Section 6.2, </span>
<span id="t7_405" class="t s4_405">“Exception and Interrupt Vectors”). Local and I/O APICs support 240 of these vectors (in the range of 16 to 255) </span>
<span id="t8_405" class="t s4_405">as valid interrupts. </span>
<span id="t9_405" class="t s4_405">When an interrupt vector in the range of 0 to 15 is sent or received through the local APIC, the APIC indicates an </span>
<span id="ta_405" class="t s4_405">illegal vector in its Error Status Register (see Section 11.5.3, “Error Handling”). The Intel 64 and IA-32 architec- </span>
<span id="tb_405" class="t s4_405">tures reserve vectors 16 through 31 for predefined interrupts, exceptions, and Intel-reserved encodings (see Table </span>
<span id="tc_405" class="t s4_405">6-1). However, the local APIC does not treat vectors in this range as illegal. </span>
<span id="td_405" class="t s4_405">When an illegal vector value (0 </span><span id="te_405" class="t s4_405">to 15) is written to an LVT entry and the delivery mode is Fixed (bits 8-11 </span><span id="tf_405" class="t s4_405">equal 0), </span>
<span id="tg_405" class="t s4_405">the APIC may signal an illegal vector error, without regard to whether the mask bit is set or whether an interrupt is </span>
<span id="th_405" class="t s4_405">actually seen on the input. </span>
<span id="ti_405" class="t s3_405">11.5.3 </span><span id="tj_405" class="t s3_405">Error Handling </span>
<span id="tk_405" class="t s4_405">The local APIC records errors detected during interrupt handling in the error status register (ESR). The format of </span>
<span id="tl_405" class="t s4_405">the ESR is given in Figure 11-9; it contains the following flags: </span>
<span id="tm_405" class="t s5_405">• </span><span id="tn_405" class="t s4_405">Bit 0: Send Checksum Error. </span>
<span id="to_405" class="t s4_405">Set when the local APIC detects a checksum error for a message that it sent on the APIC bus. Used only on P6 </span>
<span id="tp_405" class="t s4_405">family and Pentium processors. </span>
<span id="tq_405" class="t s5_405">• </span><span id="tr_405" class="t s4_405">Bit 1: Receive Checksum Error. </span>
<span id="ts_405" class="t s4_405">Set when the local APIC detects a checksum error for a message that it received on the APIC bus. Used only on </span>
<span id="tt_405" class="t s4_405">P6 family and Pentium processors. </span>
<span id="tu_405" class="t s5_405">• </span><span id="tv_405" class="t s4_405">Bit 2: Send Accept Error. </span>
<span id="tw_405" class="t s4_405">Set when the local APIC detects that a message it sent was not accepted by any APIC on the APIC bus. Used </span>
<span id="tx_405" class="t s4_405">only on P6 family and Pentium processors. </span>
<span id="ty_405" class="t s5_405">• </span><span id="tz_405" class="t s4_405">Bit 3: Receive Accept Error. </span>
<span id="t10_405" class="t s4_405">Set when the local APIC detects that the message it received was not accepted by any APIC on the APIC bus, </span>
<span id="t11_405" class="t s4_405">including itself. Used only on P6 family and Pentium processors. </span>
<span id="t12_405" class="t s6_405">Figure 11-9. </span><span id="t13_405" class="t s6_405">Error Status Register (ESR) </span>
<span id="t14_405" class="t s7_405">Address: FEE0 0280H </span>
<span id="t15_405" class="t s7_405">Value after reset: 0H </span>
<span id="t16_405" class="t s8_405">31 </span><span id="t17_405" class="t s8_405">0 </span>
<span id="t18_405" class="t s7_405">Reserved </span>
<span id="t19_405" class="t s8_405">7 </span><span id="t1a_405" class="t s8_405">8 </span><span id="t1b_405" class="t s8_405">1 </span><span id="t1c_405" class="t s8_405">2 </span><span id="t1d_405" class="t s8_405">3 </span><span id="t1e_405" class="t s8_405">4 </span><span id="t1f_405" class="t s8_405">5 </span><span id="t1g_405" class="t s8_405">6 </span>
<span id="t1h_405" class="t s7_405">Illegal Register Address </span>
<span id="t1i_405" class="t s9_405">1 </span>
<span id="t1j_405" class="t s7_405">Received Illegal Vector </span>
<span id="t1k_405" class="t s7_405">Send Illegal Vector </span>
<span id="t1l_405" class="t s7_405">Redirectable IPI </span>
<span id="t1m_405" class="t s9_405">2 </span>
<span id="t1n_405" class="t s7_405">Receive Accept Error </span>
<span id="t1o_405" class="t s9_405">3 </span>
<span id="t1p_405" class="t s7_405">Send Accept Error </span>
<span id="t1q_405" class="t s9_405">3 </span>
<span id="t1r_405" class="t s7_405">Receive Checksum Error </span>
<span id="t1s_405" class="t s9_405">3 </span>
<span id="t1t_405" class="t s7_405">Send Checksum Error </span>
<span id="t1u_405" class="t s9_405">3 </span>
<span id="t1v_405" class="t s7_405">2. Used only by some Intel Core and Intel Xeon processors; </span>
<span id="t1w_405" class="t s7_405">reserved on other processors. </span>
<span id="t1x_405" class="t s7_405">1. Used only by Intel Core, Pentium 4, Intel Xeon, and P6 family </span>
<span id="t1y_405" class="t s7_405">processors; reserved on the Pentium processor. </span>
<span id="t1z_405" class="t sa_405">NOTES: </span>
<span id="t20_405" class="t s7_405">3. Used only by the P6 family and Pentium processors; </span>
<span id="t21_405" class="t s7_405">reserved on Intel Core, Pentium 4 and Intel Xeon processors. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
