IDLE 0 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 1 [(1,0)] D [] [] [] [] [] [] none
MERGE 2 [(1,0),(0,0)] D [] [4,5,6,7] [] [] [((0,0),(1,0))] [] none
DISCARD 3 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4 [(1,0),(0,0)] D [2] [] [] [] [((0,0),(1,0))] [4,5,6,7] CONDITIONAL_S
Y_MEAS 5 [(1,0)] HALF_D_PLUS_2 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
IDLE 6 [(0,0)] HALF_D_PLUS_2 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
DISCARD 7 [(1,0)] 0 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
IDLE 8 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 9 [(0,1)] D [] [] [] [] [] [] none
MERGE 10 [(0,1),(0,0)] D [] [12,13,14,15] [] [] [((0,0),(0,1))] [] none
DISCARD 11 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 12 [(0,1),(0,0)] D [10] [] [] [] [((0,0),(0,1))] [12,13,14,15] CONDITIONAL_S
Y_MEAS 13 [(0,1)] HALF_D_PLUS_2 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
IDLE 14 [(0,0)] HALF_D_PLUS_2 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
DISCARD 15 [(0,1)] 0 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
IDLE 16 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 17 [(1,0)] D [] [] [] [] [] [] none
MERGE 18 [(1,0),(0,0)] D [] [20,21,22,23] [] [] [((0,0),(1,0))] [] none
DISCARD 19 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 20 [(1,0),(0,0)] D [18] [] [] [] [((0,0),(1,0))] [20,21,22,23] CONDITIONAL_S
Y_MEAS 21 [(1,0)] HALF_D_PLUS_2 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
IDLE 22 [(0,0)] HALF_D_PLUS_2 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
DISCARD 23 [(1,0)] 0 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
IDLE 24 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 25 [(0,1)] D [] [] [] [] [] [] none
MERGE 26 [(0,1),(0,0)] D [] [28,29,30,31] [] [] [((0,0),(0,1))] [] none
DISCARD 27 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 28 [(0,1),(0,0)] D [26] [] [] [] [((0,0),(0,1))] [28,29,30,31] CONDITIONAL_S
Y_MEAS 29 [(0,1)] HALF_D_PLUS_2 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
IDLE 30 [(0,0)] HALF_D_PLUS_2 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
DISCARD 31 [(0,1)] 0 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
IDLE 32 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 33 [(1,0)] D [] [] [] [] [] [] none
MERGE 34 [(1,0),(0,0)] D [] [36,37,38,39] [] [] [((0,0),(1,0))] [] none
DISCARD 35 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 36 [(1,0),(0,0)] D [34] [] [] [] [((0,0),(1,0))] [36,37,38,39] CONDITIONAL_S
Y_MEAS 37 [(1,0)] HALF_D_PLUS_2 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
IDLE 38 [(0,0)] HALF_D_PLUS_2 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
DISCARD 39 [(1,0)] 0 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
IDLE 40 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 41 [(0,1)] D [] [] [] [] [] [] none
MERGE 42 [(0,1),(0,0)] D [] [44,45,46,47] [] [] [((0,0),(0,1))] [] none
DISCARD 43 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 44 [(0,1),(0,0)] D [42] [] [] [] [((0,0),(0,1))] [44,45,46,47] CONDITIONAL_S
Y_MEAS 45 [(0,1)] HALF_D_PLUS_2 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
IDLE 46 [(0,0)] HALF_D_PLUS_2 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
DISCARD 47 [(0,1)] 0 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
IDLE 48 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 49 [(1,0)] D [] [] [] [] [] [] none
MERGE 50 [(1,0),(0,0)] D [] [52,53,54,55] [] [] [((0,0),(1,0))] [] none
DISCARD 51 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 52 [(1,0),(0,0)] D [50] [] [] [] [((0,0),(1,0))] [52,53,54,55] CONDITIONAL_S
Y_MEAS 53 [(1,0)] HALF_D_PLUS_2 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
IDLE 54 [(0,0)] HALF_D_PLUS_2 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
DISCARD 55 [(1,0)] 0 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
IDLE 56 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 57 [(0,1)] D [] [] [] [] [] [] none
MERGE 58 [(0,1),(0,0)] D [] [60,61,62,63] [] [] [((0,0),(0,1))] [] none
DISCARD 59 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 60 [(0,1),(0,0)] D [58] [] [] [] [((0,0),(0,1))] [60,61,62,63] CONDITIONAL_S
Y_MEAS 61 [(0,1)] HALF_D_PLUS_2 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
IDLE 62 [(0,0)] HALF_D_PLUS_2 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
DISCARD 63 [(0,1)] 0 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
IDLE 64 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 65 [(1,0)] D [] [] [] [] [] [] none
MERGE 66 [(1,0),(0,0)] D [] [68,69,70,71] [] [] [((0,0),(1,0))] [] none
DISCARD 67 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 68 [(1,0),(0,0)] D [66] [] [] [] [((0,0),(1,0))] [68,69,70,71] CONDITIONAL_S
Y_MEAS 69 [(1,0)] HALF_D_PLUS_2 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
IDLE 70 [(0,0)] HALF_D_PLUS_2 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
DISCARD 71 [(1,0)] 0 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
IDLE 72 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 73 [(0,1)] D [] [] [] [] [] [] none
MERGE 74 [(0,1),(0,0)] D [] [76,77,78,79] [] [] [((0,0),(0,1))] [] none
DISCARD 75 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 76 [(0,1),(0,0)] D [74] [] [] [] [((0,0),(0,1))] [76,77,78,79] CONDITIONAL_S
Y_MEAS 77 [(0,1)] HALF_D_PLUS_2 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
IDLE 78 [(0,0)] HALF_D_PLUS_2 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
DISCARD 79 [(0,1)] 0 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
IDLE 80 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 81 [(1,0)] D [] [] [] [] [] [] none
MERGE 82 [(1,0),(0,0)] D [] [84,85,86,87] [] [] [((0,0),(1,0))] [] none
DISCARD 83 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 84 [(1,0),(0,0)] D [82] [] [] [] [((0,0),(1,0))] [84,85,86,87] CONDITIONAL_S
Y_MEAS 85 [(1,0)] HALF_D_PLUS_2 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
IDLE 86 [(0,0)] HALF_D_PLUS_2 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
DISCARD 87 [(1,0)] 0 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
IDLE 88 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 89 [(0,1)] D [] [] [] [] [] [] none
MERGE 90 [(0,1),(0,0)] D [] [92,93,94,95] [] [] [((0,0),(0,1))] [] none
DISCARD 91 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 92 [(0,1),(0,0)] D [90] [] [] [] [((0,0),(0,1))] [92,93,94,95] CONDITIONAL_S
Y_MEAS 93 [(0,1)] HALF_D_PLUS_2 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
IDLE 94 [(0,0)] HALF_D_PLUS_2 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
DISCARD 95 [(0,1)] 0 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
IDLE 96 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 97 [(1,0)] D [] [] [] [] [] [] none
MERGE 98 [(1,0),(0,0)] D [] [100,101,102,103] [] [] [((0,0),(1,0))] [] none
DISCARD 99 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 100 [(1,0),(0,0)] D [98] [] [] [] [((0,0),(1,0))] [100,101,102,103] CONDITIONAL_S
Y_MEAS 101 [(1,0)] HALF_D_PLUS_2 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
IDLE 102 [(0,0)] HALF_D_PLUS_2 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
DISCARD 103 [(1,0)] 0 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
IDLE 104 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 105 [(0,1)] D [] [] [] [] [] [] none
MERGE 106 [(0,1),(0,0)] D [] [108,109,110,111] [] [] [((0,0),(0,1))] [] none
DISCARD 107 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 108 [(0,1),(0,0)] D [106] [] [] [] [((0,0),(0,1))] [108,109,110,111] CONDITIONAL_S
Y_MEAS 109 [(0,1)] HALF_D_PLUS_2 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
IDLE 110 [(0,0)] HALF_D_PLUS_2 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
DISCARD 111 [(0,1)] 0 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
IDLE 112 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 113 [(1,0)] D [] [] [] [] [] [] none
MERGE 114 [(1,0),(0,0)] D [] [116,117,118,119] [] [] [((0,0),(1,0))] [] none
DISCARD 115 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 116 [(1,0),(0,0)] D [114] [] [] [] [((0,0),(1,0))] [116,117,118,119] CONDITIONAL_S
Y_MEAS 117 [(1,0)] HALF_D_PLUS_2 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
IDLE 118 [(0,0)] HALF_D_PLUS_2 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
DISCARD 119 [(1,0)] 0 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
IDLE 120 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 121 [(0,1)] D [] [] [] [] [] [] none
MERGE 122 [(0,1),(0,0)] D [] [124,125,126,127] [] [] [((0,0),(0,1))] [] none
DISCARD 123 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 124 [(0,1),(0,0)] D [122] [] [] [] [((0,0),(0,1))] [124,125,126,127] CONDITIONAL_S
Y_MEAS 125 [(0,1)] HALF_D_PLUS_2 [122] [] [] [] [] [124,125,126,127] CONDITIONAL_S
IDLE 126 [(0,0)] HALF_D_PLUS_2 [122] [] [] [] [] [124,125,126,127] CONDITIONAL_S
DISCARD 127 [(0,1)] 0 [122] [] [] [] [] [124,125,126,127] CONDITIONAL_S
IDLE 128 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 129 [(1,0)] D [] [] [] [] [] [] none
MERGE 130 [(1,0),(0,0)] D [] [132,133,134,135] [] [] [((0,0),(1,0))] [] none
DISCARD 131 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 132 [(1,0),(0,0)] D [130] [] [] [] [((0,0),(1,0))] [132,133,134,135] CONDITIONAL_S
Y_MEAS 133 [(1,0)] HALF_D_PLUS_2 [130] [] [] [] [] [132,133,134,135] CONDITIONAL_S
IDLE 134 [(0,0)] HALF_D_PLUS_2 [130] [] [] [] [] [132,133,134,135] CONDITIONAL_S
DISCARD 135 [(1,0)] 0 [130] [] [] [] [] [132,133,134,135] CONDITIONAL_S
IDLE 136 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 137 [(0,1)] D [] [] [] [] [] [] none
MERGE 138 [(0,1),(0,0)] D [] [140,141,142,143] [] [] [((0,0),(0,1))] [] none
DISCARD 139 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 140 [(0,1),(0,0)] D [138] [] [] [] [((0,0),(0,1))] [140,141,142,143] CONDITIONAL_S
Y_MEAS 141 [(0,1)] HALF_D_PLUS_2 [138] [] [] [] [] [140,141,142,143] CONDITIONAL_S
IDLE 142 [(0,0)] HALF_D_PLUS_2 [138] [] [] [] [] [140,141,142,143] CONDITIONAL_S
DISCARD 143 [(0,1)] 0 [138] [] [] [] [] [140,141,142,143] CONDITIONAL_S
IDLE 144 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 145 [(1,0)] D [] [] [] [] [] [] none
MERGE 146 [(1,0),(0,0)] D [] [148,149,150,151] [] [] [((0,0),(1,0))] [] none
DISCARD 147 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 148 [(1,0),(0,0)] D [146] [] [] [] [((0,0),(1,0))] [148,149,150,151] CONDITIONAL_S
Y_MEAS 149 [(1,0)] HALF_D_PLUS_2 [146] [] [] [] [] [148,149,150,151] CONDITIONAL_S
IDLE 150 [(0,0)] HALF_D_PLUS_2 [146] [] [] [] [] [148,149,150,151] CONDITIONAL_S
DISCARD 151 [(1,0)] 0 [146] [] [] [] [] [148,149,150,151] CONDITIONAL_S
IDLE 152 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 153 [(0,1)] D [] [] [] [] [] [] none
MERGE 154 [(0,1),(0,0)] D [] [156,157,158,159] [] [] [((0,0),(0,1))] [] none
DISCARD 155 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 156 [(0,1),(0,0)] D [154] [] [] [] [((0,0),(0,1))] [156,157,158,159] CONDITIONAL_S
Y_MEAS 157 [(0,1)] HALF_D_PLUS_2 [154] [] [] [] [] [156,157,158,159] CONDITIONAL_S
IDLE 158 [(0,0)] HALF_D_PLUS_2 [154] [] [] [] [] [156,157,158,159] CONDITIONAL_S
DISCARD 159 [(0,1)] 0 [154] [] [] [] [] [156,157,158,159] CONDITIONAL_S
IDLE 160 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 161 [(1,0)] D [] [] [] [] [] [] none
MERGE 162 [(1,0),(0,0)] D [] [164,165,166,167] [] [] [((0,0),(1,0))] [] none
DISCARD 163 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 164 [(1,0),(0,0)] D [162] [] [] [] [((0,0),(1,0))] [164,165,166,167] CONDITIONAL_S
Y_MEAS 165 [(1,0)] HALF_D_PLUS_2 [162] [] [] [] [] [164,165,166,167] CONDITIONAL_S
IDLE 166 [(0,0)] HALF_D_PLUS_2 [162] [] [] [] [] [164,165,166,167] CONDITIONAL_S
DISCARD 167 [(1,0)] 0 [162] [] [] [] [] [164,165,166,167] CONDITIONAL_S
IDLE 168 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 169 [(0,1)] D [] [] [] [] [] [] none
MERGE 170 [(0,1),(0,0)] D [] [172,173,174,175] [] [] [((0,0),(0,1))] [] none
DISCARD 171 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 172 [(0,1),(0,0)] D [170] [] [] [] [((0,0),(0,1))] [172,173,174,175] CONDITIONAL_S
Y_MEAS 173 [(0,1)] HALF_D_PLUS_2 [170] [] [] [] [] [172,173,174,175] CONDITIONAL_S
IDLE 174 [(0,0)] HALF_D_PLUS_2 [170] [] [] [] [] [172,173,174,175] CONDITIONAL_S
DISCARD 175 [(0,1)] 0 [170] [] [] [] [] [172,173,174,175] CONDITIONAL_S
IDLE 176 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 177 [(1,0)] D [] [] [] [] [] [] none
MERGE 178 [(1,0),(0,0)] D [] [180,181,182,183] [] [] [((0,0),(1,0))] [] none
DISCARD 179 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 180 [(1,0),(0,0)] D [178] [] [] [] [((0,0),(1,0))] [180,181,182,183] CONDITIONAL_S
Y_MEAS 181 [(1,0)] HALF_D_PLUS_2 [178] [] [] [] [] [180,181,182,183] CONDITIONAL_S
IDLE 182 [(0,0)] HALF_D_PLUS_2 [178] [] [] [] [] [180,181,182,183] CONDITIONAL_S
DISCARD 183 [(1,0)] 0 [178] [] [] [] [] [180,181,182,183] CONDITIONAL_S
IDLE 184 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 185 [(0,1)] D [] [] [] [] [] [] none
MERGE 186 [(0,1),(0,0)] D [] [188,189,190,191] [] [] [((0,0),(0,1))] [] none
DISCARD 187 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 188 [(0,1),(0,0)] D [186] [] [] [] [((0,0),(0,1))] [188,189,190,191] CONDITIONAL_S
Y_MEAS 189 [(0,1)] HALF_D_PLUS_2 [186] [] [] [] [] [188,189,190,191] CONDITIONAL_S
IDLE 190 [(0,0)] HALF_D_PLUS_2 [186] [] [] [] [] [188,189,190,191] CONDITIONAL_S
DISCARD 191 [(0,1)] 0 [186] [] [] [] [] [188,189,190,191] CONDITIONAL_S
IDLE 192 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 193 [(1,0)] D [] [] [] [] [] [] none
MERGE 194 [(1,0),(0,0)] D [] [196,197,198,199] [] [] [((0,0),(1,0))] [] none
DISCARD 195 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 196 [(1,0),(0,0)] D [194] [] [] [] [((0,0),(1,0))] [196,197,198,199] CONDITIONAL_S
Y_MEAS 197 [(1,0)] HALF_D_PLUS_2 [194] [] [] [] [] [196,197,198,199] CONDITIONAL_S
IDLE 198 [(0,0)] HALF_D_PLUS_2 [194] [] [] [] [] [196,197,198,199] CONDITIONAL_S
DISCARD 199 [(1,0)] 0 [194] [] [] [] [] [196,197,198,199] CONDITIONAL_S
IDLE 200 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 201 [(0,1)] D [] [] [] [] [] [] none
MERGE 202 [(0,1),(0,0)] D [] [204,205,206,207] [] [] [((0,0),(0,1))] [] none
DISCARD 203 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 204 [(0,1),(0,0)] D [202] [] [] [] [((0,0),(0,1))] [204,205,206,207] CONDITIONAL_S
Y_MEAS 205 [(0,1)] HALF_D_PLUS_2 [202] [] [] [] [] [204,205,206,207] CONDITIONAL_S
IDLE 206 [(0,0)] HALF_D_PLUS_2 [202] [] [] [] [] [204,205,206,207] CONDITIONAL_S
DISCARD 207 [(0,1)] 0 [202] [] [] [] [] [204,205,206,207] CONDITIONAL_S
IDLE 208 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 209 [(1,0)] D [] [] [] [] [] [] none
MERGE 210 [(1,0),(0,0)] D [] [212,213,214,215] [] [] [((0,0),(1,0))] [] none
DISCARD 211 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 212 [(1,0),(0,0)] D [210] [] [] [] [((0,0),(1,0))] [212,213,214,215] CONDITIONAL_S
Y_MEAS 213 [(1,0)] HALF_D_PLUS_2 [210] [] [] [] [] [212,213,214,215] CONDITIONAL_S
IDLE 214 [(0,0)] HALF_D_PLUS_2 [210] [] [] [] [] [212,213,214,215] CONDITIONAL_S
DISCARD 215 [(1,0)] 0 [210] [] [] [] [] [212,213,214,215] CONDITIONAL_S
IDLE 216 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 217 [(0,1)] D [] [] [] [] [] [] none
MERGE 218 [(0,1),(0,0)] D [] [220,221,222,223] [] [] [((0,0),(0,1))] [] none
DISCARD 219 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 220 [(0,1),(0,0)] D [218] [] [] [] [((0,0),(0,1))] [220,221,222,223] CONDITIONAL_S
Y_MEAS 221 [(0,1)] HALF_D_PLUS_2 [218] [] [] [] [] [220,221,222,223] CONDITIONAL_S
IDLE 222 [(0,0)] HALF_D_PLUS_2 [218] [] [] [] [] [220,221,222,223] CONDITIONAL_S
DISCARD 223 [(0,1)] 0 [218] [] [] [] [] [220,221,222,223] CONDITIONAL_S
IDLE 224 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 225 [(1,0)] D [] [] [] [] [] [] none
MERGE 226 [(1,0),(0,0)] D [] [228,229,230,231] [] [] [((0,0),(1,0))] [] none
DISCARD 227 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 228 [(1,0),(0,0)] D [226] [] [] [] [((0,0),(1,0))] [228,229,230,231] CONDITIONAL_S
Y_MEAS 229 [(1,0)] HALF_D_PLUS_2 [226] [] [] [] [] [228,229,230,231] CONDITIONAL_S
IDLE 230 [(0,0)] HALF_D_PLUS_2 [226] [] [] [] [] [228,229,230,231] CONDITIONAL_S
DISCARD 231 [(1,0)] 0 [226] [] [] [] [] [228,229,230,231] CONDITIONAL_S
IDLE 232 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 233 [(0,1)] D [] [] [] [] [] [] none
MERGE 234 [(0,1),(0,0)] D [] [236,237,238,239] [] [] [((0,0),(0,1))] [] none
DISCARD 235 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 236 [(0,1),(0,0)] D [234] [] [] [] [((0,0),(0,1))] [236,237,238,239] CONDITIONAL_S
Y_MEAS 237 [(0,1)] HALF_D_PLUS_2 [234] [] [] [] [] [236,237,238,239] CONDITIONAL_S
IDLE 238 [(0,0)] HALF_D_PLUS_2 [234] [] [] [] [] [236,237,238,239] CONDITIONAL_S
DISCARD 239 [(0,1)] 0 [234] [] [] [] [] [236,237,238,239] CONDITIONAL_S
IDLE 240 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 241 [(1,0)] D [] [] [] [] [] [] none
MERGE 242 [(1,0),(0,0)] D [] [244,245,246,247] [] [] [((0,0),(1,0))] [] none
DISCARD 243 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 244 [(1,0),(0,0)] D [242] [] [] [] [((0,0),(1,0))] [244,245,246,247] CONDITIONAL_S
Y_MEAS 245 [(1,0)] HALF_D_PLUS_2 [242] [] [] [] [] [244,245,246,247] CONDITIONAL_S
IDLE 246 [(0,0)] HALF_D_PLUS_2 [242] [] [] [] [] [244,245,246,247] CONDITIONAL_S
DISCARD 247 [(1,0)] 0 [242] [] [] [] [] [244,245,246,247] CONDITIONAL_S
IDLE 248 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 249 [(0,1)] D [] [] [] [] [] [] none
MERGE 250 [(0,1),(0,0)] D [] [252,253,254,255] [] [] [((0,0),(0,1))] [] none
DISCARD 251 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 252 [(0,1),(0,0)] D [250] [] [] [] [((0,0),(0,1))] [252,253,254,255] CONDITIONAL_S
Y_MEAS 253 [(0,1)] HALF_D_PLUS_2 [250] [] [] [] [] [252,253,254,255] CONDITIONAL_S
IDLE 254 [(0,0)] HALF_D_PLUS_2 [250] [] [] [] [] [252,253,254,255] CONDITIONAL_S
DISCARD 255 [(0,1)] 0 [250] [] [] [] [] [252,253,254,255] CONDITIONAL_S
IDLE 256 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 257 [(1,0)] D [] [] [] [] [] [] none
MERGE 258 [(1,0),(0,0)] D [] [260,261,262,263] [] [] [((0,0),(1,0))] [] none
DISCARD 259 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 260 [(1,0),(0,0)] D [258] [] [] [] [((0,0),(1,0))] [260,261,262,263] CONDITIONAL_S
Y_MEAS 261 [(1,0)] HALF_D_PLUS_2 [258] [] [] [] [] [260,261,262,263] CONDITIONAL_S
IDLE 262 [(0,0)] HALF_D_PLUS_2 [258] [] [] [] [] [260,261,262,263] CONDITIONAL_S
DISCARD 263 [(1,0)] 0 [258] [] [] [] [] [260,261,262,263] CONDITIONAL_S
IDLE 264 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 265 [(0,1)] D [] [] [] [] [] [] none
MERGE 266 [(0,1),(0,0)] D [] [268,269,270,271] [] [] [((0,0),(0,1))] [] none
DISCARD 267 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 268 [(0,1),(0,0)] D [266] [] [] [] [((0,0),(0,1))] [268,269,270,271] CONDITIONAL_S
Y_MEAS 269 [(0,1)] HALF_D_PLUS_2 [266] [] [] [] [] [268,269,270,271] CONDITIONAL_S
IDLE 270 [(0,0)] HALF_D_PLUS_2 [266] [] [] [] [] [268,269,270,271] CONDITIONAL_S
DISCARD 271 [(0,1)] 0 [266] [] [] [] [] [268,269,270,271] CONDITIONAL_S
IDLE 272 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 273 [(1,0)] D [] [] [] [] [] [] none
MERGE 274 [(1,0),(0,0)] D [] [276,277,278,279] [] [] [((0,0),(1,0))] [] none
DISCARD 275 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 276 [(1,0),(0,0)] D [274] [] [] [] [((0,0),(1,0))] [276,277,278,279] CONDITIONAL_S
Y_MEAS 277 [(1,0)] HALF_D_PLUS_2 [274] [] [] [] [] [276,277,278,279] CONDITIONAL_S
IDLE 278 [(0,0)] HALF_D_PLUS_2 [274] [] [] [] [] [276,277,278,279] CONDITIONAL_S
DISCARD 279 [(1,0)] 0 [274] [] [] [] [] [276,277,278,279] CONDITIONAL_S
IDLE 280 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 281 [(0,1)] D [] [] [] [] [] [] none
MERGE 282 [(0,1),(0,0)] D [] [284,285,286,287] [] [] [((0,0),(0,1))] [] none
DISCARD 283 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 284 [(0,1),(0,0)] D [282] [] [] [] [((0,0),(0,1))] [284,285,286,287] CONDITIONAL_S
Y_MEAS 285 [(0,1)] HALF_D_PLUS_2 [282] [] [] [] [] [284,285,286,287] CONDITIONAL_S
IDLE 286 [(0,0)] HALF_D_PLUS_2 [282] [] [] [] [] [284,285,286,287] CONDITIONAL_S
DISCARD 287 [(0,1)] 0 [282] [] [] [] [] [284,285,286,287] CONDITIONAL_S
IDLE 288 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 289 [(1,0)] D [] [] [] [] [] [] none
MERGE 290 [(1,0),(0,0)] D [] [292,293,294,295] [] [] [((0,0),(1,0))] [] none
DISCARD 291 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 292 [(1,0),(0,0)] D [290] [] [] [] [((0,0),(1,0))] [292,293,294,295] CONDITIONAL_S
Y_MEAS 293 [(1,0)] HALF_D_PLUS_2 [290] [] [] [] [] [292,293,294,295] CONDITIONAL_S
IDLE 294 [(0,0)] HALF_D_PLUS_2 [290] [] [] [] [] [292,293,294,295] CONDITIONAL_S
DISCARD 295 [(1,0)] 0 [290] [] [] [] [] [292,293,294,295] CONDITIONAL_S
IDLE 296 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 297 [(0,1)] D [] [] [] [] [] [] none
MERGE 298 [(0,1),(0,0)] D [] [300,301,302,303] [] [] [((0,0),(0,1))] [] none
DISCARD 299 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 300 [(0,1),(0,0)] D [298] [] [] [] [((0,0),(0,1))] [300,301,302,303] CONDITIONAL_S
Y_MEAS 301 [(0,1)] HALF_D_PLUS_2 [298] [] [] [] [] [300,301,302,303] CONDITIONAL_S
IDLE 302 [(0,0)] HALF_D_PLUS_2 [298] [] [] [] [] [300,301,302,303] CONDITIONAL_S
DISCARD 303 [(0,1)] 0 [298] [] [] [] [] [300,301,302,303] CONDITIONAL_S
IDLE 304 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 305 [(1,0)] D [] [] [] [] [] [] none
MERGE 306 [(1,0),(0,0)] D [] [308,309,310,311] [] [] [((0,0),(1,0))] [] none
DISCARD 307 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 308 [(1,0),(0,0)] D [306] [] [] [] [((0,0),(1,0))] [308,309,310,311] CONDITIONAL_S
Y_MEAS 309 [(1,0)] HALF_D_PLUS_2 [306] [] [] [] [] [308,309,310,311] CONDITIONAL_S
IDLE 310 [(0,0)] HALF_D_PLUS_2 [306] [] [] [] [] [308,309,310,311] CONDITIONAL_S
DISCARD 311 [(1,0)] 0 [306] [] [] [] [] [308,309,310,311] CONDITIONAL_S
IDLE 312 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 313 [(0,1)] D [] [] [] [] [] [] none
MERGE 314 [(0,1),(0,0)] D [] [316,317,318,319] [] [] [((0,0),(0,1))] [] none
DISCARD 315 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 316 [(0,1),(0,0)] D [314] [] [] [] [((0,0),(0,1))] [316,317,318,319] CONDITIONAL_S
Y_MEAS 317 [(0,1)] HALF_D_PLUS_2 [314] [] [] [] [] [316,317,318,319] CONDITIONAL_S
IDLE 318 [(0,0)] HALF_D_PLUS_2 [314] [] [] [] [] [316,317,318,319] CONDITIONAL_S
DISCARD 319 [(0,1)] 0 [314] [] [] [] [] [316,317,318,319] CONDITIONAL_S
IDLE 320 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 321 [(1,0)] D [] [] [] [] [] [] none
MERGE 322 [(1,0),(0,0)] D [] [324,325,326,327] [] [] [((0,0),(1,0))] [] none
DISCARD 323 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 324 [(1,0),(0,0)] D [322] [] [] [] [((0,0),(1,0))] [324,325,326,327] CONDITIONAL_S
Y_MEAS 325 [(1,0)] HALF_D_PLUS_2 [322] [] [] [] [] [324,325,326,327] CONDITIONAL_S
IDLE 326 [(0,0)] HALF_D_PLUS_2 [322] [] [] [] [] [324,325,326,327] CONDITIONAL_S
DISCARD 327 [(1,0)] 0 [322] [] [] [] [] [324,325,326,327] CONDITIONAL_S
IDLE 328 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 329 [(0,1)] D [] [] [] [] [] [] none
MERGE 330 [(0,1),(0,0)] D [] [332,333,334,335] [] [] [((0,0),(0,1))] [] none
DISCARD 331 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 332 [(0,1),(0,0)] D [330] [] [] [] [((0,0),(0,1))] [332,333,334,335] CONDITIONAL_S
Y_MEAS 333 [(0,1)] HALF_D_PLUS_2 [330] [] [] [] [] [332,333,334,335] CONDITIONAL_S
IDLE 334 [(0,0)] HALF_D_PLUS_2 [330] [] [] [] [] [332,333,334,335] CONDITIONAL_S
DISCARD 335 [(0,1)] 0 [330] [] [] [] [] [332,333,334,335] CONDITIONAL_S
IDLE 336 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 337 [(1,0)] D [] [] [] [] [] [] none
MERGE 338 [(1,0),(0,0)] D [] [340,341,342,343] [] [] [((0,0),(1,0))] [] none
DISCARD 339 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 340 [(1,0),(0,0)] D [338] [] [] [] [((0,0),(1,0))] [340,341,342,343] CONDITIONAL_S
Y_MEAS 341 [(1,0)] HALF_D_PLUS_2 [338] [] [] [] [] [340,341,342,343] CONDITIONAL_S
IDLE 342 [(0,0)] HALF_D_PLUS_2 [338] [] [] [] [] [340,341,342,343] CONDITIONAL_S
DISCARD 343 [(1,0)] 0 [338] [] [] [] [] [340,341,342,343] CONDITIONAL_S
IDLE 344 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 345 [(0,1)] D [] [] [] [] [] [] none
MERGE 346 [(0,1),(0,0)] D [] [348,349,350,351] [] [] [((0,0),(0,1))] [] none
DISCARD 347 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 348 [(0,1),(0,0)] D [346] [] [] [] [((0,0),(0,1))] [348,349,350,351] CONDITIONAL_S
Y_MEAS 349 [(0,1)] HALF_D_PLUS_2 [346] [] [] [] [] [348,349,350,351] CONDITIONAL_S
IDLE 350 [(0,0)] HALF_D_PLUS_2 [346] [] [] [] [] [348,349,350,351] CONDITIONAL_S
DISCARD 351 [(0,1)] 0 [346] [] [] [] [] [348,349,350,351] CONDITIONAL_S
IDLE 352 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 353 [(1,0)] D [] [] [] [] [] [] none
MERGE 354 [(1,0),(0,0)] D [] [356,357,358,359] [] [] [((0,0),(1,0))] [] none
DISCARD 355 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 356 [(1,0),(0,0)] D [354] [] [] [] [((0,0),(1,0))] [356,357,358,359] CONDITIONAL_S
Y_MEAS 357 [(1,0)] HALF_D_PLUS_2 [354] [] [] [] [] [356,357,358,359] CONDITIONAL_S
IDLE 358 [(0,0)] HALF_D_PLUS_2 [354] [] [] [] [] [356,357,358,359] CONDITIONAL_S
DISCARD 359 [(1,0)] 0 [354] [] [] [] [] [356,357,358,359] CONDITIONAL_S
IDLE 360 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 361 [(0,1)] D [] [] [] [] [] [] none
MERGE 362 [(0,1),(0,0)] D [] [364,365,366,367] [] [] [((0,0),(0,1))] [] none
DISCARD 363 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 364 [(0,1),(0,0)] D [362] [] [] [] [((0,0),(0,1))] [364,365,366,367] CONDITIONAL_S
Y_MEAS 365 [(0,1)] HALF_D_PLUS_2 [362] [] [] [] [] [364,365,366,367] CONDITIONAL_S
IDLE 366 [(0,0)] HALF_D_PLUS_2 [362] [] [] [] [] [364,365,366,367] CONDITIONAL_S
DISCARD 367 [(0,1)] 0 [362] [] [] [] [] [364,365,366,367] CONDITIONAL_S
IDLE 368 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 369 [(1,0)] D [] [] [] [] [] [] none
MERGE 370 [(1,0),(0,0)] D [] [372,373,374,375] [] [] [((0,0),(1,0))] [] none
DISCARD 371 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 372 [(1,0),(0,0)] D [370] [] [] [] [((0,0),(1,0))] [372,373,374,375] CONDITIONAL_S
Y_MEAS 373 [(1,0)] HALF_D_PLUS_2 [370] [] [] [] [] [372,373,374,375] CONDITIONAL_S
IDLE 374 [(0,0)] HALF_D_PLUS_2 [370] [] [] [] [] [372,373,374,375] CONDITIONAL_S
DISCARD 375 [(1,0)] 0 [370] [] [] [] [] [372,373,374,375] CONDITIONAL_S
IDLE 376 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 377 [(0,1)] D [] [] [] [] [] [] none
MERGE 378 [(0,1),(0,0)] D [] [380,381,382,383] [] [] [((0,0),(0,1))] [] none
DISCARD 379 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 380 [(0,1),(0,0)] D [378] [] [] [] [((0,0),(0,1))] [380,381,382,383] CONDITIONAL_S
Y_MEAS 381 [(0,1)] HALF_D_PLUS_2 [378] [] [] [] [] [380,381,382,383] CONDITIONAL_S
IDLE 382 [(0,0)] HALF_D_PLUS_2 [378] [] [] [] [] [380,381,382,383] CONDITIONAL_S
DISCARD 383 [(0,1)] 0 [378] [] [] [] [] [380,381,382,383] CONDITIONAL_S
IDLE 384 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 385 [(1,0)] D [] [] [] [] [] [] none
MERGE 386 [(1,0),(0,0)] D [] [388,389,390,391] [] [] [((0,0),(1,0))] [] none
DISCARD 387 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 388 [(1,0),(0,0)] D [386] [] [] [] [((0,0),(1,0))] [388,389,390,391] CONDITIONAL_S
Y_MEAS 389 [(1,0)] HALF_D_PLUS_2 [386] [] [] [] [] [388,389,390,391] CONDITIONAL_S
IDLE 390 [(0,0)] HALF_D_PLUS_2 [386] [] [] [] [] [388,389,390,391] CONDITIONAL_S
DISCARD 391 [(1,0)] 0 [386] [] [] [] [] [388,389,390,391] CONDITIONAL_S
IDLE 392 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 393 [(0,1)] D [] [] [] [] [] [] none
MERGE 394 [(0,1),(0,0)] D [] [396,397,398,399] [] [] [((0,0),(0,1))] [] none
DISCARD 395 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 396 [(0,1),(0,0)] D [394] [] [] [] [((0,0),(0,1))] [396,397,398,399] CONDITIONAL_S
Y_MEAS 397 [(0,1)] HALF_D_PLUS_2 [394] [] [] [] [] [396,397,398,399] CONDITIONAL_S
IDLE 398 [(0,0)] HALF_D_PLUS_2 [394] [] [] [] [] [396,397,398,399] CONDITIONAL_S
DISCARD 399 [(0,1)] 0 [394] [] [] [] [] [396,397,398,399] CONDITIONAL_S
IDLE 400 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 401 [(1,0)] D [] [] [] [] [] [] none
MERGE 402 [(1,0),(0,0)] D [] [404,405,406,407] [] [] [((0,0),(1,0))] [] none
DISCARD 403 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 404 [(1,0),(0,0)] D [402] [] [] [] [((0,0),(1,0))] [404,405,406,407] CONDITIONAL_S
Y_MEAS 405 [(1,0)] HALF_D_PLUS_2 [402] [] [] [] [] [404,405,406,407] CONDITIONAL_S
IDLE 406 [(0,0)] HALF_D_PLUS_2 [402] [] [] [] [] [404,405,406,407] CONDITIONAL_S
DISCARD 407 [(1,0)] 0 [402] [] [] [] [] [404,405,406,407] CONDITIONAL_S
IDLE 408 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 409 [(0,1)] D [] [] [] [] [] [] none
MERGE 410 [(0,1),(0,0)] D [] [412,413,414,415] [] [] [((0,0),(0,1))] [] none
DISCARD 411 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 412 [(0,1),(0,0)] D [410] [] [] [] [((0,0),(0,1))] [412,413,414,415] CONDITIONAL_S
Y_MEAS 413 [(0,1)] HALF_D_PLUS_2 [410] [] [] [] [] [412,413,414,415] CONDITIONAL_S
IDLE 414 [(0,0)] HALF_D_PLUS_2 [410] [] [] [] [] [412,413,414,415] CONDITIONAL_S
DISCARD 415 [(0,1)] 0 [410] [] [] [] [] [412,413,414,415] CONDITIONAL_S
IDLE 416 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 417 [(1,0)] D [] [] [] [] [] [] none
MERGE 418 [(1,0),(0,0)] D [] [420,421,422,423] [] [] [((0,0),(1,0))] [] none
DISCARD 419 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 420 [(1,0),(0,0)] D [418] [] [] [] [((0,0),(1,0))] [420,421,422,423] CONDITIONAL_S
Y_MEAS 421 [(1,0)] HALF_D_PLUS_2 [418] [] [] [] [] [420,421,422,423] CONDITIONAL_S
IDLE 422 [(0,0)] HALF_D_PLUS_2 [418] [] [] [] [] [420,421,422,423] CONDITIONAL_S
DISCARD 423 [(1,0)] 0 [418] [] [] [] [] [420,421,422,423] CONDITIONAL_S
IDLE 424 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 425 [(0,1)] D [] [] [] [] [] [] none
MERGE 426 [(0,1),(0,0)] D [] [428,429,430,431] [] [] [((0,0),(0,1))] [] none
DISCARD 427 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 428 [(0,1),(0,0)] D [426] [] [] [] [((0,0),(0,1))] [428,429,430,431] CONDITIONAL_S
Y_MEAS 429 [(0,1)] HALF_D_PLUS_2 [426] [] [] [] [] [428,429,430,431] CONDITIONAL_S
IDLE 430 [(0,0)] HALF_D_PLUS_2 [426] [] [] [] [] [428,429,430,431] CONDITIONAL_S
DISCARD 431 [(0,1)] 0 [426] [] [] [] [] [428,429,430,431] CONDITIONAL_S
IDLE 432 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 433 [(1,0)] D [] [] [] [] [] [] none
MERGE 434 [(1,0),(0,0)] D [] [436,437,438,439] [] [] [((0,0),(1,0))] [] none
DISCARD 435 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 436 [(1,0),(0,0)] D [434] [] [] [] [((0,0),(1,0))] [436,437,438,439] CONDITIONAL_S
Y_MEAS 437 [(1,0)] HALF_D_PLUS_2 [434] [] [] [] [] [436,437,438,439] CONDITIONAL_S
IDLE 438 [(0,0)] HALF_D_PLUS_2 [434] [] [] [] [] [436,437,438,439] CONDITIONAL_S
DISCARD 439 [(1,0)] 0 [434] [] [] [] [] [436,437,438,439] CONDITIONAL_S
IDLE 440 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 441 [(0,1)] D [] [] [] [] [] [] none
MERGE 442 [(0,1),(0,0)] D [] [444,445,446,447] [] [] [((0,0),(0,1))] [] none
DISCARD 443 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 444 [(0,1),(0,0)] D [442] [] [] [] [((0,0),(0,1))] [444,445,446,447] CONDITIONAL_S
Y_MEAS 445 [(0,1)] HALF_D_PLUS_2 [442] [] [] [] [] [444,445,446,447] CONDITIONAL_S
IDLE 446 [(0,0)] HALF_D_PLUS_2 [442] [] [] [] [] [444,445,446,447] CONDITIONAL_S
DISCARD 447 [(0,1)] 0 [442] [] [] [] [] [444,445,446,447] CONDITIONAL_S
IDLE 448 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 449 [(1,0)] D [] [] [] [] [] [] none
MERGE 450 [(1,0),(0,0)] D [] [452,453,454,455] [] [] [((0,0),(1,0))] [] none
DISCARD 451 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 452 [(1,0),(0,0)] D [450] [] [] [] [((0,0),(1,0))] [452,453,454,455] CONDITIONAL_S
Y_MEAS 453 [(1,0)] HALF_D_PLUS_2 [450] [] [] [] [] [452,453,454,455] CONDITIONAL_S
IDLE 454 [(0,0)] HALF_D_PLUS_2 [450] [] [] [] [] [452,453,454,455] CONDITIONAL_S
DISCARD 455 [(1,0)] 0 [450] [] [] [] [] [452,453,454,455] CONDITIONAL_S
IDLE 456 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 457 [(0,1)] D [] [] [] [] [] [] none
MERGE 458 [(0,1),(0,0)] D [] [460,461,462,463] [] [] [((0,0),(0,1))] [] none
DISCARD 459 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 460 [(0,1),(0,0)] D [458] [] [] [] [((0,0),(0,1))] [460,461,462,463] CONDITIONAL_S
Y_MEAS 461 [(0,1)] HALF_D_PLUS_2 [458] [] [] [] [] [460,461,462,463] CONDITIONAL_S
IDLE 462 [(0,0)] HALF_D_PLUS_2 [458] [] [] [] [] [460,461,462,463] CONDITIONAL_S
DISCARD 463 [(0,1)] 0 [458] [] [] [] [] [460,461,462,463] CONDITIONAL_S
IDLE 464 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 465 [(1,0)] D [] [] [] [] [] [] none
MERGE 466 [(1,0),(0,0)] D [] [468,469,470,471] [] [] [((0,0),(1,0))] [] none
DISCARD 467 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 468 [(1,0),(0,0)] D [466] [] [] [] [((0,0),(1,0))] [468,469,470,471] CONDITIONAL_S
Y_MEAS 469 [(1,0)] HALF_D_PLUS_2 [466] [] [] [] [] [468,469,470,471] CONDITIONAL_S
IDLE 470 [(0,0)] HALF_D_PLUS_2 [466] [] [] [] [] [468,469,470,471] CONDITIONAL_S
DISCARD 471 [(1,0)] 0 [466] [] [] [] [] [468,469,470,471] CONDITIONAL_S
IDLE 472 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 473 [(0,1)] D [] [] [] [] [] [] none
MERGE 474 [(0,1),(0,0)] D [] [476,477,478,479] [] [] [((0,0),(0,1))] [] none
DISCARD 475 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 476 [(0,1),(0,0)] D [474] [] [] [] [((0,0),(0,1))] [476,477,478,479] CONDITIONAL_S
Y_MEAS 477 [(0,1)] HALF_D_PLUS_2 [474] [] [] [] [] [476,477,478,479] CONDITIONAL_S
IDLE 478 [(0,0)] HALF_D_PLUS_2 [474] [] [] [] [] [476,477,478,479] CONDITIONAL_S
DISCARD 479 [(0,1)] 0 [474] [] [] [] [] [476,477,478,479] CONDITIONAL_S
IDLE 480 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 481 [(1,0)] D [] [] [] [] [] [] none
MERGE 482 [(1,0),(0,0)] D [] [484,485,486,487] [] [] [((0,0),(1,0))] [] none
DISCARD 483 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 484 [(1,0),(0,0)] D [482] [] [] [] [((0,0),(1,0))] [484,485,486,487] CONDITIONAL_S
Y_MEAS 485 [(1,0)] HALF_D_PLUS_2 [482] [] [] [] [] [484,485,486,487] CONDITIONAL_S
IDLE 486 [(0,0)] HALF_D_PLUS_2 [482] [] [] [] [] [484,485,486,487] CONDITIONAL_S
DISCARD 487 [(1,0)] 0 [482] [] [] [] [] [484,485,486,487] CONDITIONAL_S
IDLE 488 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 489 [(0,1)] D [] [] [] [] [] [] none
MERGE 490 [(0,1),(0,0)] D [] [492,493,494,495] [] [] [((0,0),(0,1))] [] none
DISCARD 491 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 492 [(0,1),(0,0)] D [490] [] [] [] [((0,0),(0,1))] [492,493,494,495] CONDITIONAL_S
Y_MEAS 493 [(0,1)] HALF_D_PLUS_2 [490] [] [] [] [] [492,493,494,495] CONDITIONAL_S
IDLE 494 [(0,0)] HALF_D_PLUS_2 [490] [] [] [] [] [492,493,494,495] CONDITIONAL_S
DISCARD 495 [(0,1)] 0 [490] [] [] [] [] [492,493,494,495] CONDITIONAL_S
IDLE 496 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 497 [(1,0)] D [] [] [] [] [] [] none
MERGE 498 [(1,0),(0,0)] D [] [500,501,502,503] [] [] [((0,0),(1,0))] [] none
DISCARD 499 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 500 [(1,0),(0,0)] D [498] [] [] [] [((0,0),(1,0))] [500,501,502,503] CONDITIONAL_S
Y_MEAS 501 [(1,0)] HALF_D_PLUS_2 [498] [] [] [] [] [500,501,502,503] CONDITIONAL_S
IDLE 502 [(0,0)] HALF_D_PLUS_2 [498] [] [] [] [] [500,501,502,503] CONDITIONAL_S
DISCARD 503 [(1,0)] 0 [498] [] [] [] [] [500,501,502,503] CONDITIONAL_S
IDLE 504 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 505 [(0,1)] D [] [] [] [] [] [] none
MERGE 506 [(0,1),(0,0)] D [] [508,509,510,511] [] [] [((0,0),(0,1))] [] none
DISCARD 507 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 508 [(0,1),(0,0)] D [506] [] [] [] [((0,0),(0,1))] [508,509,510,511] CONDITIONAL_S
Y_MEAS 509 [(0,1)] HALF_D_PLUS_2 [506] [] [] [] [] [508,509,510,511] CONDITIONAL_S
IDLE 510 [(0,0)] HALF_D_PLUS_2 [506] [] [] [] [] [508,509,510,511] CONDITIONAL_S
DISCARD 511 [(0,1)] 0 [506] [] [] [] [] [508,509,510,511] CONDITIONAL_S
IDLE 512 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 513 [(1,0)] D [] [] [] [] [] [] none
MERGE 514 [(1,0),(0,0)] D [] [516,517,518,519] [] [] [((0,0),(1,0))] [] none
DISCARD 515 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 516 [(1,0),(0,0)] D [514] [] [] [] [((0,0),(1,0))] [516,517,518,519] CONDITIONAL_S
Y_MEAS 517 [(1,0)] HALF_D_PLUS_2 [514] [] [] [] [] [516,517,518,519] CONDITIONAL_S
IDLE 518 [(0,0)] HALF_D_PLUS_2 [514] [] [] [] [] [516,517,518,519] CONDITIONAL_S
DISCARD 519 [(1,0)] 0 [514] [] [] [] [] [516,517,518,519] CONDITIONAL_S
IDLE 520 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 521 [(0,1)] D [] [] [] [] [] [] none
MERGE 522 [(0,1),(0,0)] D [] [524,525,526,527] [] [] [((0,0),(0,1))] [] none
DISCARD 523 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 524 [(0,1),(0,0)] D [522] [] [] [] [((0,0),(0,1))] [524,525,526,527] CONDITIONAL_S
Y_MEAS 525 [(0,1)] HALF_D_PLUS_2 [522] [] [] [] [] [524,525,526,527] CONDITIONAL_S
IDLE 526 [(0,0)] HALF_D_PLUS_2 [522] [] [] [] [] [524,525,526,527] CONDITIONAL_S
DISCARD 527 [(0,1)] 0 [522] [] [] [] [] [524,525,526,527] CONDITIONAL_S
IDLE 528 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 529 [(1,0)] D [] [] [] [] [] [] none
MERGE 530 [(1,0),(0,0)] D [] [532,533,534,535] [] [] [((0,0),(1,0))] [] none
DISCARD 531 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 532 [(1,0),(0,0)] D [530] [] [] [] [((0,0),(1,0))] [532,533,534,535] CONDITIONAL_S
Y_MEAS 533 [(1,0)] HALF_D_PLUS_2 [530] [] [] [] [] [532,533,534,535] CONDITIONAL_S
IDLE 534 [(0,0)] HALF_D_PLUS_2 [530] [] [] [] [] [532,533,534,535] CONDITIONAL_S
DISCARD 535 [(1,0)] 0 [530] [] [] [] [] [532,533,534,535] CONDITIONAL_S
IDLE 536 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 537 [(0,1)] D [] [] [] [] [] [] none
MERGE 538 [(0,1),(0,0)] D [] [540,541,542,543] [] [] [((0,0),(0,1))] [] none
DISCARD 539 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 540 [(0,1),(0,0)] D [538] [] [] [] [((0,0),(0,1))] [540,541,542,543] CONDITIONAL_S
Y_MEAS 541 [(0,1)] HALF_D_PLUS_2 [538] [] [] [] [] [540,541,542,543] CONDITIONAL_S
IDLE 542 [(0,0)] HALF_D_PLUS_2 [538] [] [] [] [] [540,541,542,543] CONDITIONAL_S
DISCARD 543 [(0,1)] 0 [538] [] [] [] [] [540,541,542,543] CONDITIONAL_S
IDLE 544 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 545 [(1,0)] D [] [] [] [] [] [] none
MERGE 546 [(1,0),(0,0)] D [] [548,549,550,551] [] [] [((0,0),(1,0))] [] none
DISCARD 547 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 548 [(1,0),(0,0)] D [546] [] [] [] [((0,0),(1,0))] [548,549,550,551] CONDITIONAL_S
Y_MEAS 549 [(1,0)] HALF_D_PLUS_2 [546] [] [] [] [] [548,549,550,551] CONDITIONAL_S
IDLE 550 [(0,0)] HALF_D_PLUS_2 [546] [] [] [] [] [548,549,550,551] CONDITIONAL_S
DISCARD 551 [(1,0)] 0 [546] [] [] [] [] [548,549,550,551] CONDITIONAL_S
IDLE 552 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 553 [(0,1)] D [] [] [] [] [] [] none
MERGE 554 [(0,1),(0,0)] D [] [556,557,558,559] [] [] [((0,0),(0,1))] [] none
DISCARD 555 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 556 [(0,1),(0,0)] D [554] [] [] [] [((0,0),(0,1))] [556,557,558,559] CONDITIONAL_S
Y_MEAS 557 [(0,1)] HALF_D_PLUS_2 [554] [] [] [] [] [556,557,558,559] CONDITIONAL_S
IDLE 558 [(0,0)] HALF_D_PLUS_2 [554] [] [] [] [] [556,557,558,559] CONDITIONAL_S
DISCARD 559 [(0,1)] 0 [554] [] [] [] [] [556,557,558,559] CONDITIONAL_S
IDLE 560 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 561 [(1,0)] D [] [] [] [] [] [] none
MERGE 562 [(1,0),(0,0)] D [] [564,565,566,567] [] [] [((0,0),(1,0))] [] none
DISCARD 563 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 564 [(1,0),(0,0)] D [562] [] [] [] [((0,0),(1,0))] [564,565,566,567] CONDITIONAL_S
Y_MEAS 565 [(1,0)] HALF_D_PLUS_2 [562] [] [] [] [] [564,565,566,567] CONDITIONAL_S
IDLE 566 [(0,0)] HALF_D_PLUS_2 [562] [] [] [] [] [564,565,566,567] CONDITIONAL_S
DISCARD 567 [(1,0)] 0 [562] [] [] [] [] [564,565,566,567] CONDITIONAL_S
IDLE 568 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 569 [(0,1)] D [] [] [] [] [] [] none
MERGE 570 [(0,1),(0,0)] D [] [572,573,574,575] [] [] [((0,0),(0,1))] [] none
DISCARD 571 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 572 [(0,1),(0,0)] D [570] [] [] [] [((0,0),(0,1))] [572,573,574,575] CONDITIONAL_S
Y_MEAS 573 [(0,1)] HALF_D_PLUS_2 [570] [] [] [] [] [572,573,574,575] CONDITIONAL_S
IDLE 574 [(0,0)] HALF_D_PLUS_2 [570] [] [] [] [] [572,573,574,575] CONDITIONAL_S
DISCARD 575 [(0,1)] 0 [570] [] [] [] [] [572,573,574,575] CONDITIONAL_S
IDLE 576 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 577 [(1,0)] D [] [] [] [] [] [] none
MERGE 578 [(1,0),(0,0)] D [] [580,581,582,583] [] [] [((0,0),(1,0))] [] none
DISCARD 579 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 580 [(1,0),(0,0)] D [578] [] [] [] [((0,0),(1,0))] [580,581,582,583] CONDITIONAL_S
Y_MEAS 581 [(1,0)] HALF_D_PLUS_2 [578] [] [] [] [] [580,581,582,583] CONDITIONAL_S
IDLE 582 [(0,0)] HALF_D_PLUS_2 [578] [] [] [] [] [580,581,582,583] CONDITIONAL_S
DISCARD 583 [(1,0)] 0 [578] [] [] [] [] [580,581,582,583] CONDITIONAL_S
IDLE 584 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 585 [(0,1)] D [] [] [] [] [] [] none
MERGE 586 [(0,1),(0,0)] D [] [588,589,590,591] [] [] [((0,0),(0,1))] [] none
DISCARD 587 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 588 [(0,1),(0,0)] D [586] [] [] [] [((0,0),(0,1))] [588,589,590,591] CONDITIONAL_S
Y_MEAS 589 [(0,1)] HALF_D_PLUS_2 [586] [] [] [] [] [588,589,590,591] CONDITIONAL_S
IDLE 590 [(0,0)] HALF_D_PLUS_2 [586] [] [] [] [] [588,589,590,591] CONDITIONAL_S
DISCARD 591 [(0,1)] 0 [586] [] [] [] [] [588,589,590,591] CONDITIONAL_S
IDLE 592 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 593 [(1,0)] D [] [] [] [] [] [] none
MERGE 594 [(1,0),(0,0)] D [] [596,597,598,599] [] [] [((0,0),(1,0))] [] none
DISCARD 595 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 596 [(1,0),(0,0)] D [594] [] [] [] [((0,0),(1,0))] [596,597,598,599] CONDITIONAL_S
Y_MEAS 597 [(1,0)] HALF_D_PLUS_2 [594] [] [] [] [] [596,597,598,599] CONDITIONAL_S
IDLE 598 [(0,0)] HALF_D_PLUS_2 [594] [] [] [] [] [596,597,598,599] CONDITIONAL_S
DISCARD 599 [(1,0)] 0 [594] [] [] [] [] [596,597,598,599] CONDITIONAL_S
IDLE 600 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 601 [(0,1)] D [] [] [] [] [] [] none
MERGE 602 [(0,1),(0,0)] D [] [604,605,606,607] [] [] [((0,0),(0,1))] [] none
DISCARD 603 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 604 [(0,1),(0,0)] D [602] [] [] [] [((0,0),(0,1))] [604,605,606,607] CONDITIONAL_S
Y_MEAS 605 [(0,1)] HALF_D_PLUS_2 [602] [] [] [] [] [604,605,606,607] CONDITIONAL_S
IDLE 606 [(0,0)] HALF_D_PLUS_2 [602] [] [] [] [] [604,605,606,607] CONDITIONAL_S
DISCARD 607 [(0,1)] 0 [602] [] [] [] [] [604,605,606,607] CONDITIONAL_S
IDLE 608 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 609 [(1,0)] D [] [] [] [] [] [] none
MERGE 610 [(1,0),(0,0)] D [] [612,613,614,615] [] [] [((0,0),(1,0))] [] none
DISCARD 611 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 612 [(1,0),(0,0)] D [610] [] [] [] [((0,0),(1,0))] [612,613,614,615] CONDITIONAL_S
Y_MEAS 613 [(1,0)] HALF_D_PLUS_2 [610] [] [] [] [] [612,613,614,615] CONDITIONAL_S
IDLE 614 [(0,0)] HALF_D_PLUS_2 [610] [] [] [] [] [612,613,614,615] CONDITIONAL_S
DISCARD 615 [(1,0)] 0 [610] [] [] [] [] [612,613,614,615] CONDITIONAL_S
IDLE 616 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 617 [(0,1)] D [] [] [] [] [] [] none
MERGE 618 [(0,1),(0,0)] D [] [620,621,622,623] [] [] [((0,0),(0,1))] [] none
DISCARD 619 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 620 [(0,1),(0,0)] D [618] [] [] [] [((0,0),(0,1))] [620,621,622,623] CONDITIONAL_S
Y_MEAS 621 [(0,1)] HALF_D_PLUS_2 [618] [] [] [] [] [620,621,622,623] CONDITIONAL_S
IDLE 622 [(0,0)] HALF_D_PLUS_2 [618] [] [] [] [] [620,621,622,623] CONDITIONAL_S
DISCARD 623 [(0,1)] 0 [618] [] [] [] [] [620,621,622,623] CONDITIONAL_S
IDLE 624 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 625 [(1,0)] D [] [] [] [] [] [] none
MERGE 626 [(1,0),(0,0)] D [] [628,629,630,631] [] [] [((0,0),(1,0))] [] none
DISCARD 627 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 628 [(1,0),(0,0)] D [626] [] [] [] [((0,0),(1,0))] [628,629,630,631] CONDITIONAL_S
Y_MEAS 629 [(1,0)] HALF_D_PLUS_2 [626] [] [] [] [] [628,629,630,631] CONDITIONAL_S
IDLE 630 [(0,0)] HALF_D_PLUS_2 [626] [] [] [] [] [628,629,630,631] CONDITIONAL_S
DISCARD 631 [(1,0)] 0 [626] [] [] [] [] [628,629,630,631] CONDITIONAL_S
IDLE 632 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 633 [(0,1)] D [] [] [] [] [] [] none
MERGE 634 [(0,1),(0,0)] D [] [636,637,638,639] [] [] [((0,0),(0,1))] [] none
DISCARD 635 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 636 [(0,1),(0,0)] D [634] [] [] [] [((0,0),(0,1))] [636,637,638,639] CONDITIONAL_S
Y_MEAS 637 [(0,1)] HALF_D_PLUS_2 [634] [] [] [] [] [636,637,638,639] CONDITIONAL_S
IDLE 638 [(0,0)] HALF_D_PLUS_2 [634] [] [] [] [] [636,637,638,639] CONDITIONAL_S
DISCARD 639 [(0,1)] 0 [634] [] [] [] [] [636,637,638,639] CONDITIONAL_S
IDLE 640 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 641 [(1,0)] D [] [] [] [] [] [] none
MERGE 642 [(1,0),(0,0)] D [] [644,645,646,647] [] [] [((0,0),(1,0))] [] none
DISCARD 643 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 644 [(1,0),(0,0)] D [642] [] [] [] [((0,0),(1,0))] [644,645,646,647] CONDITIONAL_S
Y_MEAS 645 [(1,0)] HALF_D_PLUS_2 [642] [] [] [] [] [644,645,646,647] CONDITIONAL_S
IDLE 646 [(0,0)] HALF_D_PLUS_2 [642] [] [] [] [] [644,645,646,647] CONDITIONAL_S
DISCARD 647 [(1,0)] 0 [642] [] [] [] [] [644,645,646,647] CONDITIONAL_S
IDLE 648 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 649 [(0,1)] D [] [] [] [] [] [] none
MERGE 650 [(0,1),(0,0)] D [] [652,653,654,655] [] [] [((0,0),(0,1))] [] none
DISCARD 651 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 652 [(0,1),(0,0)] D [650] [] [] [] [((0,0),(0,1))] [652,653,654,655] CONDITIONAL_S
Y_MEAS 653 [(0,1)] HALF_D_PLUS_2 [650] [] [] [] [] [652,653,654,655] CONDITIONAL_S
IDLE 654 [(0,0)] HALF_D_PLUS_2 [650] [] [] [] [] [652,653,654,655] CONDITIONAL_S
DISCARD 655 [(0,1)] 0 [650] [] [] [] [] [652,653,654,655] CONDITIONAL_S
IDLE 656 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 657 [(1,0)] D [] [] [] [] [] [] none
MERGE 658 [(1,0),(0,0)] D [] [660,661,662,663] [] [] [((0,0),(1,0))] [] none
DISCARD 659 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 660 [(1,0),(0,0)] D [658] [] [] [] [((0,0),(1,0))] [660,661,662,663] CONDITIONAL_S
Y_MEAS 661 [(1,0)] HALF_D_PLUS_2 [658] [] [] [] [] [660,661,662,663] CONDITIONAL_S
IDLE 662 [(0,0)] HALF_D_PLUS_2 [658] [] [] [] [] [660,661,662,663] CONDITIONAL_S
DISCARD 663 [(1,0)] 0 [658] [] [] [] [] [660,661,662,663] CONDITIONAL_S
IDLE 664 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 665 [(0,1)] D [] [] [] [] [] [] none
MERGE 666 [(0,1),(0,0)] D [] [668,669,670,671] [] [] [((0,0),(0,1))] [] none
DISCARD 667 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 668 [(0,1),(0,0)] D [666] [] [] [] [((0,0),(0,1))] [668,669,670,671] CONDITIONAL_S
Y_MEAS 669 [(0,1)] HALF_D_PLUS_2 [666] [] [] [] [] [668,669,670,671] CONDITIONAL_S
IDLE 670 [(0,0)] HALF_D_PLUS_2 [666] [] [] [] [] [668,669,670,671] CONDITIONAL_S
DISCARD 671 [(0,1)] 0 [666] [] [] [] [] [668,669,670,671] CONDITIONAL_S
IDLE 672 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 673 [(1,0)] D [] [] [] [] [] [] none
MERGE 674 [(1,0),(0,0)] D [] [676,677,678,679] [] [] [((0,0),(1,0))] [] none
DISCARD 675 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 676 [(1,0),(0,0)] D [674] [] [] [] [((0,0),(1,0))] [676,677,678,679] CONDITIONAL_S
Y_MEAS 677 [(1,0)] HALF_D_PLUS_2 [674] [] [] [] [] [676,677,678,679] CONDITIONAL_S
IDLE 678 [(0,0)] HALF_D_PLUS_2 [674] [] [] [] [] [676,677,678,679] CONDITIONAL_S
DISCARD 679 [(1,0)] 0 [674] [] [] [] [] [676,677,678,679] CONDITIONAL_S
IDLE 680 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 681 [(0,1)] D [] [] [] [] [] [] none
MERGE 682 [(0,1),(0,0)] D [] [684,685,686,687] [] [] [((0,0),(0,1))] [] none
DISCARD 683 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 684 [(0,1),(0,0)] D [682] [] [] [] [((0,0),(0,1))] [684,685,686,687] CONDITIONAL_S
Y_MEAS 685 [(0,1)] HALF_D_PLUS_2 [682] [] [] [] [] [684,685,686,687] CONDITIONAL_S
IDLE 686 [(0,0)] HALF_D_PLUS_2 [682] [] [] [] [] [684,685,686,687] CONDITIONAL_S
DISCARD 687 [(0,1)] 0 [682] [] [] [] [] [684,685,686,687] CONDITIONAL_S
IDLE 688 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 689 [(1,0)] D [] [] [] [] [] [] none
MERGE 690 [(1,0),(0,0)] D [] [692,693,694,695] [] [] [((0,0),(1,0))] [] none
DISCARD 691 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 692 [(1,0),(0,0)] D [690] [] [] [] [((0,0),(1,0))] [692,693,694,695] CONDITIONAL_S
Y_MEAS 693 [(1,0)] HALF_D_PLUS_2 [690] [] [] [] [] [692,693,694,695] CONDITIONAL_S
IDLE 694 [(0,0)] HALF_D_PLUS_2 [690] [] [] [] [] [692,693,694,695] CONDITIONAL_S
DISCARD 695 [(1,0)] 0 [690] [] [] [] [] [692,693,694,695] CONDITIONAL_S
IDLE 696 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 697 [(0,1)] D [] [] [] [] [] [] none
MERGE 698 [(0,1),(0,0)] D [] [700,701,702,703] [] [] [((0,0),(0,1))] [] none
DISCARD 699 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 700 [(0,1),(0,0)] D [698] [] [] [] [((0,0),(0,1))] [700,701,702,703] CONDITIONAL_S
Y_MEAS 701 [(0,1)] HALF_D_PLUS_2 [698] [] [] [] [] [700,701,702,703] CONDITIONAL_S
IDLE 702 [(0,0)] HALF_D_PLUS_2 [698] [] [] [] [] [700,701,702,703] CONDITIONAL_S
DISCARD 703 [(0,1)] 0 [698] [] [] [] [] [700,701,702,703] CONDITIONAL_S
IDLE 704 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 705 [(1,0)] D [] [] [] [] [] [] none
MERGE 706 [(1,0),(0,0)] D [] [708,709,710,711] [] [] [((0,0),(1,0))] [] none
DISCARD 707 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 708 [(1,0),(0,0)] D [706] [] [] [] [((0,0),(1,0))] [708,709,710,711] CONDITIONAL_S
Y_MEAS 709 [(1,0)] HALF_D_PLUS_2 [706] [] [] [] [] [708,709,710,711] CONDITIONAL_S
IDLE 710 [(0,0)] HALF_D_PLUS_2 [706] [] [] [] [] [708,709,710,711] CONDITIONAL_S
DISCARD 711 [(1,0)] 0 [706] [] [] [] [] [708,709,710,711] CONDITIONAL_S
IDLE 712 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 713 [(0,1)] D [] [] [] [] [] [] none
MERGE 714 [(0,1),(0,0)] D [] [716,717,718,719] [] [] [((0,0),(0,1))] [] none
DISCARD 715 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 716 [(0,1),(0,0)] D [714] [] [] [] [((0,0),(0,1))] [716,717,718,719] CONDITIONAL_S
Y_MEAS 717 [(0,1)] HALF_D_PLUS_2 [714] [] [] [] [] [716,717,718,719] CONDITIONAL_S
IDLE 718 [(0,0)] HALF_D_PLUS_2 [714] [] [] [] [] [716,717,718,719] CONDITIONAL_S
DISCARD 719 [(0,1)] 0 [714] [] [] [] [] [716,717,718,719] CONDITIONAL_S
IDLE 720 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 721 [(1,0)] D [] [] [] [] [] [] none
MERGE 722 [(1,0),(0,0)] D [] [724,725,726,727] [] [] [((0,0),(1,0))] [] none
DISCARD 723 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 724 [(1,0),(0,0)] D [722] [] [] [] [((0,0),(1,0))] [724,725,726,727] CONDITIONAL_S
Y_MEAS 725 [(1,0)] HALF_D_PLUS_2 [722] [] [] [] [] [724,725,726,727] CONDITIONAL_S
IDLE 726 [(0,0)] HALF_D_PLUS_2 [722] [] [] [] [] [724,725,726,727] CONDITIONAL_S
DISCARD 727 [(1,0)] 0 [722] [] [] [] [] [724,725,726,727] CONDITIONAL_S
IDLE 728 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 729 [(0,1)] D [] [] [] [] [] [] none
MERGE 730 [(0,1),(0,0)] D [] [732,733,734,735] [] [] [((0,0),(0,1))] [] none
DISCARD 731 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 732 [(0,1),(0,0)] D [730] [] [] [] [((0,0),(0,1))] [732,733,734,735] CONDITIONAL_S
Y_MEAS 733 [(0,1)] HALF_D_PLUS_2 [730] [] [] [] [] [732,733,734,735] CONDITIONAL_S
IDLE 734 [(0,0)] HALF_D_PLUS_2 [730] [] [] [] [] [732,733,734,735] CONDITIONAL_S
DISCARD 735 [(0,1)] 0 [730] [] [] [] [] [732,733,734,735] CONDITIONAL_S
IDLE 736 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 737 [(1,0)] D [] [] [] [] [] [] none
MERGE 738 [(1,0),(0,0)] D [] [740,741,742,743] [] [] [((0,0),(1,0))] [] none
DISCARD 739 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 740 [(1,0),(0,0)] D [738] [] [] [] [((0,0),(1,0))] [740,741,742,743] CONDITIONAL_S
Y_MEAS 741 [(1,0)] HALF_D_PLUS_2 [738] [] [] [] [] [740,741,742,743] CONDITIONAL_S
IDLE 742 [(0,0)] HALF_D_PLUS_2 [738] [] [] [] [] [740,741,742,743] CONDITIONAL_S
DISCARD 743 [(1,0)] 0 [738] [] [] [] [] [740,741,742,743] CONDITIONAL_S
IDLE 744 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 745 [(0,1)] D [] [] [] [] [] [] none
MERGE 746 [(0,1),(0,0)] D [] [748,749,750,751] [] [] [((0,0),(0,1))] [] none
DISCARD 747 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 748 [(0,1),(0,0)] D [746] [] [] [] [((0,0),(0,1))] [748,749,750,751] CONDITIONAL_S
Y_MEAS 749 [(0,1)] HALF_D_PLUS_2 [746] [] [] [] [] [748,749,750,751] CONDITIONAL_S
IDLE 750 [(0,0)] HALF_D_PLUS_2 [746] [] [] [] [] [748,749,750,751] CONDITIONAL_S
DISCARD 751 [(0,1)] 0 [746] [] [] [] [] [748,749,750,751] CONDITIONAL_S
IDLE 752 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 753 [(1,0)] D [] [] [] [] [] [] none
MERGE 754 [(1,0),(0,0)] D [] [756,757,758,759] [] [] [((0,0),(1,0))] [] none
DISCARD 755 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 756 [(1,0),(0,0)] D [754] [] [] [] [((0,0),(1,0))] [756,757,758,759] CONDITIONAL_S
Y_MEAS 757 [(1,0)] HALF_D_PLUS_2 [754] [] [] [] [] [756,757,758,759] CONDITIONAL_S
IDLE 758 [(0,0)] HALF_D_PLUS_2 [754] [] [] [] [] [756,757,758,759] CONDITIONAL_S
DISCARD 759 [(1,0)] 0 [754] [] [] [] [] [756,757,758,759] CONDITIONAL_S
IDLE 760 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 761 [(0,1)] D [] [] [] [] [] [] none
MERGE 762 [(0,1),(0,0)] D [] [764,765,766,767] [] [] [((0,0),(0,1))] [] none
DISCARD 763 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 764 [(0,1),(0,0)] D [762] [] [] [] [((0,0),(0,1))] [764,765,766,767] CONDITIONAL_S
Y_MEAS 765 [(0,1)] HALF_D_PLUS_2 [762] [] [] [] [] [764,765,766,767] CONDITIONAL_S
IDLE 766 [(0,0)] HALF_D_PLUS_2 [762] [] [] [] [] [764,765,766,767] CONDITIONAL_S
DISCARD 767 [(0,1)] 0 [762] [] [] [] [] [764,765,766,767] CONDITIONAL_S
IDLE 768 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 769 [(1,0)] D [] [] [] [] [] [] none
MERGE 770 [(1,0),(0,0)] D [] [772,773,774,775] [] [] [((0,0),(1,0))] [] none
DISCARD 771 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 772 [(1,0),(0,0)] D [770] [] [] [] [((0,0),(1,0))] [772,773,774,775] CONDITIONAL_S
Y_MEAS 773 [(1,0)] HALF_D_PLUS_2 [770] [] [] [] [] [772,773,774,775] CONDITIONAL_S
IDLE 774 [(0,0)] HALF_D_PLUS_2 [770] [] [] [] [] [772,773,774,775] CONDITIONAL_S
DISCARD 775 [(1,0)] 0 [770] [] [] [] [] [772,773,774,775] CONDITIONAL_S
IDLE 776 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 777 [(0,1)] D [] [] [] [] [] [] none
MERGE 778 [(0,1),(0,0)] D [] [780,781,782,783] [] [] [((0,0),(0,1))] [] none
DISCARD 779 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 780 [(0,1),(0,0)] D [778] [] [] [] [((0,0),(0,1))] [780,781,782,783] CONDITIONAL_S
Y_MEAS 781 [(0,1)] HALF_D_PLUS_2 [778] [] [] [] [] [780,781,782,783] CONDITIONAL_S
IDLE 782 [(0,0)] HALF_D_PLUS_2 [778] [] [] [] [] [780,781,782,783] CONDITIONAL_S
DISCARD 783 [(0,1)] 0 [778] [] [] [] [] [780,781,782,783] CONDITIONAL_S
IDLE 784 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 785 [(1,0)] D [] [] [] [] [] [] none
MERGE 786 [(1,0),(0,0)] D [] [788,789,790,791] [] [] [((0,0),(1,0))] [] none
DISCARD 787 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 788 [(1,0),(0,0)] D [786] [] [] [] [((0,0),(1,0))] [788,789,790,791] CONDITIONAL_S
Y_MEAS 789 [(1,0)] HALF_D_PLUS_2 [786] [] [] [] [] [788,789,790,791] CONDITIONAL_S
IDLE 790 [(0,0)] HALF_D_PLUS_2 [786] [] [] [] [] [788,789,790,791] CONDITIONAL_S
DISCARD 791 [(1,0)] 0 [786] [] [] [] [] [788,789,790,791] CONDITIONAL_S
IDLE 792 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 793 [(0,1)] D [] [] [] [] [] [] none
MERGE 794 [(0,1),(0,0)] D [] [796,797,798,799] [] [] [((0,0),(0,1))] [] none
DISCARD 795 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 796 [(0,1),(0,0)] D [794] [] [] [] [((0,0),(0,1))] [796,797,798,799] CONDITIONAL_S
Y_MEAS 797 [(0,1)] HALF_D_PLUS_2 [794] [] [] [] [] [796,797,798,799] CONDITIONAL_S
IDLE 798 [(0,0)] HALF_D_PLUS_2 [794] [] [] [] [] [796,797,798,799] CONDITIONAL_S
DISCARD 799 [(0,1)] 0 [794] [] [] [] [] [796,797,798,799] CONDITIONAL_S
IDLE 800 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 801 [(1,0)] D [] [] [] [] [] [] none
MERGE 802 [(1,0),(0,0)] D [] [804,805,806,807] [] [] [((0,0),(1,0))] [] none
DISCARD 803 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 804 [(1,0),(0,0)] D [802] [] [] [] [((0,0),(1,0))] [804,805,806,807] CONDITIONAL_S
Y_MEAS 805 [(1,0)] HALF_D_PLUS_2 [802] [] [] [] [] [804,805,806,807] CONDITIONAL_S
IDLE 806 [(0,0)] HALF_D_PLUS_2 [802] [] [] [] [] [804,805,806,807] CONDITIONAL_S
DISCARD 807 [(1,0)] 0 [802] [] [] [] [] [804,805,806,807] CONDITIONAL_S
IDLE 808 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 809 [(0,1)] D [] [] [] [] [] [] none
MERGE 810 [(0,1),(0,0)] D [] [812,813,814,815] [] [] [((0,0),(0,1))] [] none
DISCARD 811 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 812 [(0,1),(0,0)] D [810] [] [] [] [((0,0),(0,1))] [812,813,814,815] CONDITIONAL_S
Y_MEAS 813 [(0,1)] HALF_D_PLUS_2 [810] [] [] [] [] [812,813,814,815] CONDITIONAL_S
IDLE 814 [(0,0)] HALF_D_PLUS_2 [810] [] [] [] [] [812,813,814,815] CONDITIONAL_S
DISCARD 815 [(0,1)] 0 [810] [] [] [] [] [812,813,814,815] CONDITIONAL_S
IDLE 816 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 817 [(1,0)] D [] [] [] [] [] [] none
MERGE 818 [(1,0),(0,0)] D [] [820,821,822,823] [] [] [((0,0),(1,0))] [] none
DISCARD 819 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 820 [(1,0),(0,0)] D [818] [] [] [] [((0,0),(1,0))] [820,821,822,823] CONDITIONAL_S
Y_MEAS 821 [(1,0)] HALF_D_PLUS_2 [818] [] [] [] [] [820,821,822,823] CONDITIONAL_S
IDLE 822 [(0,0)] HALF_D_PLUS_2 [818] [] [] [] [] [820,821,822,823] CONDITIONAL_S
DISCARD 823 [(1,0)] 0 [818] [] [] [] [] [820,821,822,823] CONDITIONAL_S
IDLE 824 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 825 [(0,1)] D [] [] [] [] [] [] none
MERGE 826 [(0,1),(0,0)] D [] [828,829,830,831] [] [] [((0,0),(0,1))] [] none
DISCARD 827 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 828 [(0,1),(0,0)] D [826] [] [] [] [((0,0),(0,1))] [828,829,830,831] CONDITIONAL_S
Y_MEAS 829 [(0,1)] HALF_D_PLUS_2 [826] [] [] [] [] [828,829,830,831] CONDITIONAL_S
IDLE 830 [(0,0)] HALF_D_PLUS_2 [826] [] [] [] [] [828,829,830,831] CONDITIONAL_S
DISCARD 831 [(0,1)] 0 [826] [] [] [] [] [828,829,830,831] CONDITIONAL_S
IDLE 832 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 833 [(1,0)] D [] [] [] [] [] [] none
MERGE 834 [(1,0),(0,0)] D [] [836,837,838,839] [] [] [((0,0),(1,0))] [] none
DISCARD 835 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 836 [(1,0),(0,0)] D [834] [] [] [] [((0,0),(1,0))] [836,837,838,839] CONDITIONAL_S
Y_MEAS 837 [(1,0)] HALF_D_PLUS_2 [834] [] [] [] [] [836,837,838,839] CONDITIONAL_S
IDLE 838 [(0,0)] HALF_D_PLUS_2 [834] [] [] [] [] [836,837,838,839] CONDITIONAL_S
DISCARD 839 [(1,0)] 0 [834] [] [] [] [] [836,837,838,839] CONDITIONAL_S
IDLE 840 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 841 [(0,1)] D [] [] [] [] [] [] none
MERGE 842 [(0,1),(0,0)] D [] [844,845,846,847] [] [] [((0,0),(0,1))] [] none
DISCARD 843 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 844 [(0,1),(0,0)] D [842] [] [] [] [((0,0),(0,1))] [844,845,846,847] CONDITIONAL_S
Y_MEAS 845 [(0,1)] HALF_D_PLUS_2 [842] [] [] [] [] [844,845,846,847] CONDITIONAL_S
IDLE 846 [(0,0)] HALF_D_PLUS_2 [842] [] [] [] [] [844,845,846,847] CONDITIONAL_S
DISCARD 847 [(0,1)] 0 [842] [] [] [] [] [844,845,846,847] CONDITIONAL_S
IDLE 848 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 849 [(1,0)] D [] [] [] [] [] [] none
MERGE 850 [(1,0),(0,0)] D [] [852,853,854,855] [] [] [((0,0),(1,0))] [] none
DISCARD 851 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 852 [(1,0),(0,0)] D [850] [] [] [] [((0,0),(1,0))] [852,853,854,855] CONDITIONAL_S
Y_MEAS 853 [(1,0)] HALF_D_PLUS_2 [850] [] [] [] [] [852,853,854,855] CONDITIONAL_S
IDLE 854 [(0,0)] HALF_D_PLUS_2 [850] [] [] [] [] [852,853,854,855] CONDITIONAL_S
DISCARD 855 [(1,0)] 0 [850] [] [] [] [] [852,853,854,855] CONDITIONAL_S
IDLE 856 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 857 [(0,1)] D [] [] [] [] [] [] none
MERGE 858 [(0,1),(0,0)] D [] [860,861,862,863] [] [] [((0,0),(0,1))] [] none
DISCARD 859 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 860 [(0,1),(0,0)] D [858] [] [] [] [((0,0),(0,1))] [860,861,862,863] CONDITIONAL_S
Y_MEAS 861 [(0,1)] HALF_D_PLUS_2 [858] [] [] [] [] [860,861,862,863] CONDITIONAL_S
IDLE 862 [(0,0)] HALF_D_PLUS_2 [858] [] [] [] [] [860,861,862,863] CONDITIONAL_S
DISCARD 863 [(0,1)] 0 [858] [] [] [] [] [860,861,862,863] CONDITIONAL_S
IDLE 864 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 865 [(1,0)] D [] [] [] [] [] [] none
MERGE 866 [(1,0),(0,0)] D [] [868,869,870,871] [] [] [((0,0),(1,0))] [] none
DISCARD 867 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 868 [(1,0),(0,0)] D [866] [] [] [] [((0,0),(1,0))] [868,869,870,871] CONDITIONAL_S
Y_MEAS 869 [(1,0)] HALF_D_PLUS_2 [866] [] [] [] [] [868,869,870,871] CONDITIONAL_S
IDLE 870 [(0,0)] HALF_D_PLUS_2 [866] [] [] [] [] [868,869,870,871] CONDITIONAL_S
DISCARD 871 [(1,0)] 0 [866] [] [] [] [] [868,869,870,871] CONDITIONAL_S
IDLE 872 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 873 [(0,1)] D [] [] [] [] [] [] none
MERGE 874 [(0,1),(0,0)] D [] [876,877,878,879] [] [] [((0,0),(0,1))] [] none
DISCARD 875 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 876 [(0,1),(0,0)] D [874] [] [] [] [((0,0),(0,1))] [876,877,878,879] CONDITIONAL_S
Y_MEAS 877 [(0,1)] HALF_D_PLUS_2 [874] [] [] [] [] [876,877,878,879] CONDITIONAL_S
IDLE 878 [(0,0)] HALF_D_PLUS_2 [874] [] [] [] [] [876,877,878,879] CONDITIONAL_S
DISCARD 879 [(0,1)] 0 [874] [] [] [] [] [876,877,878,879] CONDITIONAL_S
IDLE 880 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 881 [(1,0)] D [] [] [] [] [] [] none
MERGE 882 [(1,0),(0,0)] D [] [884,885,886,887] [] [] [((0,0),(1,0))] [] none
DISCARD 883 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 884 [(1,0),(0,0)] D [882] [] [] [] [((0,0),(1,0))] [884,885,886,887] CONDITIONAL_S
Y_MEAS 885 [(1,0)] HALF_D_PLUS_2 [882] [] [] [] [] [884,885,886,887] CONDITIONAL_S
IDLE 886 [(0,0)] HALF_D_PLUS_2 [882] [] [] [] [] [884,885,886,887] CONDITIONAL_S
DISCARD 887 [(1,0)] 0 [882] [] [] [] [] [884,885,886,887] CONDITIONAL_S
IDLE 888 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 889 [(0,1)] D [] [] [] [] [] [] none
MERGE 890 [(0,1),(0,0)] D [] [892,893,894,895] [] [] [((0,0),(0,1))] [] none
DISCARD 891 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 892 [(0,1),(0,0)] D [890] [] [] [] [((0,0),(0,1))] [892,893,894,895] CONDITIONAL_S
Y_MEAS 893 [(0,1)] HALF_D_PLUS_2 [890] [] [] [] [] [892,893,894,895] CONDITIONAL_S
IDLE 894 [(0,0)] HALF_D_PLUS_2 [890] [] [] [] [] [892,893,894,895] CONDITIONAL_S
DISCARD 895 [(0,1)] 0 [890] [] [] [] [] [892,893,894,895] CONDITIONAL_S
IDLE 896 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 897 [(1,0)] D [] [] [] [] [] [] none
MERGE 898 [(1,0),(0,0)] D [] [900,901,902,903] [] [] [((0,0),(1,0))] [] none
DISCARD 899 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 900 [(1,0),(0,0)] D [898] [] [] [] [((0,0),(1,0))] [900,901,902,903] CONDITIONAL_S
Y_MEAS 901 [(1,0)] HALF_D_PLUS_2 [898] [] [] [] [] [900,901,902,903] CONDITIONAL_S
IDLE 902 [(0,0)] HALF_D_PLUS_2 [898] [] [] [] [] [900,901,902,903] CONDITIONAL_S
DISCARD 903 [(1,0)] 0 [898] [] [] [] [] [900,901,902,903] CONDITIONAL_S
IDLE 904 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 905 [(0,1)] D [] [] [] [] [] [] none
MERGE 906 [(0,1),(0,0)] D [] [908,909,910,911] [] [] [((0,0),(0,1))] [] none
DISCARD 907 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 908 [(0,1),(0,0)] D [906] [] [] [] [((0,0),(0,1))] [908,909,910,911] CONDITIONAL_S
Y_MEAS 909 [(0,1)] HALF_D_PLUS_2 [906] [] [] [] [] [908,909,910,911] CONDITIONAL_S
IDLE 910 [(0,0)] HALF_D_PLUS_2 [906] [] [] [] [] [908,909,910,911] CONDITIONAL_S
DISCARD 911 [(0,1)] 0 [906] [] [] [] [] [908,909,910,911] CONDITIONAL_S
IDLE 912 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 913 [(1,0)] D [] [] [] [] [] [] none
MERGE 914 [(1,0),(0,0)] D [] [916,917,918,919] [] [] [((0,0),(1,0))] [] none
DISCARD 915 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 916 [(1,0),(0,0)] D [914] [] [] [] [((0,0),(1,0))] [916,917,918,919] CONDITIONAL_S
Y_MEAS 917 [(1,0)] HALF_D_PLUS_2 [914] [] [] [] [] [916,917,918,919] CONDITIONAL_S
IDLE 918 [(0,0)] HALF_D_PLUS_2 [914] [] [] [] [] [916,917,918,919] CONDITIONAL_S
DISCARD 919 [(1,0)] 0 [914] [] [] [] [] [916,917,918,919] CONDITIONAL_S
IDLE 920 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 921 [(0,1)] D [] [] [] [] [] [] none
MERGE 922 [(0,1),(0,0)] D [] [924,925,926,927] [] [] [((0,0),(0,1))] [] none
DISCARD 923 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 924 [(0,1),(0,0)] D [922] [] [] [] [((0,0),(0,1))] [924,925,926,927] CONDITIONAL_S
Y_MEAS 925 [(0,1)] HALF_D_PLUS_2 [922] [] [] [] [] [924,925,926,927] CONDITIONAL_S
IDLE 926 [(0,0)] HALF_D_PLUS_2 [922] [] [] [] [] [924,925,926,927] CONDITIONAL_S
DISCARD 927 [(0,1)] 0 [922] [] [] [] [] [924,925,926,927] CONDITIONAL_S
IDLE 928 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 929 [(1,0)] D [] [] [] [] [] [] none
MERGE 930 [(1,0),(0,0)] D [] [932,933,934,935] [] [] [((0,0),(1,0))] [] none
DISCARD 931 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 932 [(1,0),(0,0)] D [930] [] [] [] [((0,0),(1,0))] [932,933,934,935] CONDITIONAL_S
Y_MEAS 933 [(1,0)] HALF_D_PLUS_2 [930] [] [] [] [] [932,933,934,935] CONDITIONAL_S
IDLE 934 [(0,0)] HALF_D_PLUS_2 [930] [] [] [] [] [932,933,934,935] CONDITIONAL_S
DISCARD 935 [(1,0)] 0 [930] [] [] [] [] [932,933,934,935] CONDITIONAL_S
IDLE 936 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 937 [(0,1)] D [] [] [] [] [] [] none
MERGE 938 [(0,1),(0,0)] D [] [940,941,942,943] [] [] [((0,0),(0,1))] [] none
DISCARD 939 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 940 [(0,1),(0,0)] D [938] [] [] [] [((0,0),(0,1))] [940,941,942,943] CONDITIONAL_S
Y_MEAS 941 [(0,1)] HALF_D_PLUS_2 [938] [] [] [] [] [940,941,942,943] CONDITIONAL_S
IDLE 942 [(0,0)] HALF_D_PLUS_2 [938] [] [] [] [] [940,941,942,943] CONDITIONAL_S
DISCARD 943 [(0,1)] 0 [938] [] [] [] [] [940,941,942,943] CONDITIONAL_S
IDLE 944 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 945 [(1,0)] D [] [] [] [] [] [] none
MERGE 946 [(1,0),(0,0)] D [] [948,949,950,951] [] [] [((0,0),(1,0))] [] none
DISCARD 947 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 948 [(1,0),(0,0)] D [946] [] [] [] [((0,0),(1,0))] [948,949,950,951] CONDITIONAL_S
Y_MEAS 949 [(1,0)] HALF_D_PLUS_2 [946] [] [] [] [] [948,949,950,951] CONDITIONAL_S
IDLE 950 [(0,0)] HALF_D_PLUS_2 [946] [] [] [] [] [948,949,950,951] CONDITIONAL_S
DISCARD 951 [(1,0)] 0 [946] [] [] [] [] [948,949,950,951] CONDITIONAL_S
IDLE 952 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 953 [(0,1)] D [] [] [] [] [] [] none
MERGE 954 [(0,1),(0,0)] D [] [956,957,958,959] [] [] [((0,0),(0,1))] [] none
DISCARD 955 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 956 [(0,1),(0,0)] D [954] [] [] [] [((0,0),(0,1))] [956,957,958,959] CONDITIONAL_S
Y_MEAS 957 [(0,1)] HALF_D_PLUS_2 [954] [] [] [] [] [956,957,958,959] CONDITIONAL_S
IDLE 958 [(0,0)] HALF_D_PLUS_2 [954] [] [] [] [] [956,957,958,959] CONDITIONAL_S
DISCARD 959 [(0,1)] 0 [954] [] [] [] [] [956,957,958,959] CONDITIONAL_S
IDLE 960 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 961 [(1,0)] D [] [] [] [] [] [] none
MERGE 962 [(1,0),(0,0)] D [] [964,965,966,967] [] [] [((0,0),(1,0))] [] none
DISCARD 963 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 964 [(1,0),(0,0)] D [962] [] [] [] [((0,0),(1,0))] [964,965,966,967] CONDITIONAL_S
Y_MEAS 965 [(1,0)] HALF_D_PLUS_2 [962] [] [] [] [] [964,965,966,967] CONDITIONAL_S
IDLE 966 [(0,0)] HALF_D_PLUS_2 [962] [] [] [] [] [964,965,966,967] CONDITIONAL_S
DISCARD 967 [(1,0)] 0 [962] [] [] [] [] [964,965,966,967] CONDITIONAL_S
IDLE 968 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 969 [(0,1)] D [] [] [] [] [] [] none
MERGE 970 [(0,1),(0,0)] D [] [972,973,974,975] [] [] [((0,0),(0,1))] [] none
DISCARD 971 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 972 [(0,1),(0,0)] D [970] [] [] [] [((0,0),(0,1))] [972,973,974,975] CONDITIONAL_S
Y_MEAS 973 [(0,1)] HALF_D_PLUS_2 [970] [] [] [] [] [972,973,974,975] CONDITIONAL_S
IDLE 974 [(0,0)] HALF_D_PLUS_2 [970] [] [] [] [] [972,973,974,975] CONDITIONAL_S
DISCARD 975 [(0,1)] 0 [970] [] [] [] [] [972,973,974,975] CONDITIONAL_S
IDLE 976 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 977 [(1,0)] D [] [] [] [] [] [] none
MERGE 978 [(1,0),(0,0)] D [] [980,981,982,983] [] [] [((0,0),(1,0))] [] none
DISCARD 979 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 980 [(1,0),(0,0)] D [978] [] [] [] [((0,0),(1,0))] [980,981,982,983] CONDITIONAL_S
Y_MEAS 981 [(1,0)] HALF_D_PLUS_2 [978] [] [] [] [] [980,981,982,983] CONDITIONAL_S
IDLE 982 [(0,0)] HALF_D_PLUS_2 [978] [] [] [] [] [980,981,982,983] CONDITIONAL_S
DISCARD 983 [(1,0)] 0 [978] [] [] [] [] [980,981,982,983] CONDITIONAL_S
IDLE 984 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 985 [(0,1)] D [] [] [] [] [] [] none
MERGE 986 [(0,1),(0,0)] D [] [988,989,990,991] [] [] [((0,0),(0,1))] [] none
DISCARD 987 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 988 [(0,1),(0,0)] D [986] [] [] [] [((0,0),(0,1))] [988,989,990,991] CONDITIONAL_S
Y_MEAS 989 [(0,1)] HALF_D_PLUS_2 [986] [] [] [] [] [988,989,990,991] CONDITIONAL_S
IDLE 990 [(0,0)] HALF_D_PLUS_2 [986] [] [] [] [] [988,989,990,991] CONDITIONAL_S
DISCARD 991 [(0,1)] 0 [986] [] [] [] [] [988,989,990,991] CONDITIONAL_S
IDLE 992 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 993 [(1,0)] D [] [] [] [] [] [] none
MERGE 994 [(1,0),(0,0)] D [] [996,997,998,999] [] [] [((0,0),(1,0))] [] none
DISCARD 995 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 996 [(1,0),(0,0)] D [994] [] [] [] [((0,0),(1,0))] [996,997,998,999] CONDITIONAL_S
Y_MEAS 997 [(1,0)] HALF_D_PLUS_2 [994] [] [] [] [] [996,997,998,999] CONDITIONAL_S
IDLE 998 [(0,0)] HALF_D_PLUS_2 [994] [] [] [] [] [996,997,998,999] CONDITIONAL_S
DISCARD 999 [(1,0)] 0 [994] [] [] [] [] [996,997,998,999] CONDITIONAL_S
IDLE 1000 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 1001 [(0,1)] D [] [] [] [] [] [] none
MERGE 1002 [(0,1),(0,0)] D [] [1004,1005,1006,1007] [] [] [((0,0),(0,1))] [] none
DISCARD 1003 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1004 [(0,1),(0,0)] D [1002] [] [] [] [((0,0),(0,1))] [1004,1005,1006,1007] CONDITIONAL_S
Y_MEAS 1005 [(0,1)] HALF_D_PLUS_2 [1002] [] [] [] [] [1004,1005,1006,1007] CONDITIONAL_S
IDLE 1006 [(0,0)] HALF_D_PLUS_2 [1002] [] [] [] [] [1004,1005,1006,1007] CONDITIONAL_S
DISCARD 1007 [(0,1)] 0 [1002] [] [] [] [] [1004,1005,1006,1007] CONDITIONAL_S
IDLE 1008 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 1009 [(1,0)] D [] [] [] [] [] [] none
MERGE 1010 [(1,0),(0,0)] D [] [1012,1013,1014,1015] [] [] [((0,0),(1,0))] [] none
DISCARD 1011 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1012 [(1,0),(0,0)] D [1010] [] [] [] [((0,0),(1,0))] [1012,1013,1014,1015] CONDITIONAL_S
Y_MEAS 1013 [(1,0)] HALF_D_PLUS_2 [1010] [] [] [] [] [1012,1013,1014,1015] CONDITIONAL_S
IDLE 1014 [(0,0)] HALF_D_PLUS_2 [1010] [] [] [] [] [1012,1013,1014,1015] CONDITIONAL_S
DISCARD 1015 [(1,0)] 0 [1010] [] [] [] [] [1012,1013,1014,1015] CONDITIONAL_S
IDLE 1016 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 1017 [(0,1)] D [] [] [] [] [] [] none
MERGE 1018 [(0,1),(0,0)] D [] [1020,1021,1022,1023] [] [] [((0,0),(0,1))] [] none
DISCARD 1019 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1020 [(0,1),(0,0)] D [1018] [] [] [] [((0,0),(0,1))] [1020,1021,1022,1023] CONDITIONAL_S
Y_MEAS 1021 [(0,1)] HALF_D_PLUS_2 [1018] [] [] [] [] [1020,1021,1022,1023] CONDITIONAL_S
IDLE 1022 [(0,0)] HALF_D_PLUS_2 [1018] [] [] [] [] [1020,1021,1022,1023] CONDITIONAL_S
DISCARD 1023 [(0,1)] 0 [1018] [] [] [] [] [1020,1021,1022,1023] CONDITIONAL_S
IDLE 1024 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 1025 [(1,0)] D [] [] [] [] [] [] none
MERGE 1026 [(1,0),(0,0)] D [] [1028,1029,1030,1031] [] [] [((0,0),(1,0))] [] none
DISCARD 1027 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1028 [(1,0),(0,0)] D [1026] [] [] [] [((0,0),(1,0))] [1028,1029,1030,1031] CONDITIONAL_S
Y_MEAS 1029 [(1,0)] HALF_D_PLUS_2 [1026] [] [] [] [] [1028,1029,1030,1031] CONDITIONAL_S
IDLE 1030 [(0,0)] HALF_D_PLUS_2 [1026] [] [] [] [] [1028,1029,1030,1031] CONDITIONAL_S
DISCARD 1031 [(1,0)] 0 [1026] [] [] [] [] [1028,1029,1030,1031] CONDITIONAL_S
IDLE 1032 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 1033 [(0,1)] D [] [] [] [] [] [] none
MERGE 1034 [(0,1),(0,0)] D [] [1036,1037,1038,1039] [] [] [((0,0),(0,1))] [] none
DISCARD 1035 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1036 [(0,1),(0,0)] D [1034] [] [] [] [((0,0),(0,1))] [1036,1037,1038,1039] CONDITIONAL_S
Y_MEAS 1037 [(0,1)] HALF_D_PLUS_2 [1034] [] [] [] [] [1036,1037,1038,1039] CONDITIONAL_S
IDLE 1038 [(0,0)] HALF_D_PLUS_2 [1034] [] [] [] [] [1036,1037,1038,1039] CONDITIONAL_S
DISCARD 1039 [(0,1)] 0 [1034] [] [] [] [] [1036,1037,1038,1039] CONDITIONAL_S
INJECT_T 1040 [(1,0)] D [] [] [] [] [] [] none
MERGE 1041 [(1,0),(0,0)] D [] [1043,1044,1045,1046] [] [] [((0,0),(1,0))] [] none
DISCARD 1042 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1043 [(1,0),(0,0)] D [1041] [] [] [] [((0,0),(1,0))] [1043,1044,1045,1046] CONDITIONAL_S
Y_MEAS 1044 [(1,0)] HALF_D_PLUS_2 [1041] [] [] [] [] [1043,1044,1045,1046] CONDITIONAL_S
IDLE 1045 [(0,0)] HALF_D_PLUS_2 [1041] [] [] [] [] [1043,1044,1045,1046] CONDITIONAL_S
DISCARD 1046 [(1,0)] 0 [1041] [] [] [] [] [1043,1044,1045,1046] CONDITIONAL_S
IDLE 1047 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 1048 [(0,1)] D [] [] [] [] [] [] none
MERGE 1049 [(0,1),(0,0)] D [] [1051,1052,1053,1054] [] [] [((0,0),(0,1))] [] none
DISCARD 1050 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1051 [(0,1),(0,0)] D [1049] [] [] [] [((0,0),(0,1))] [1051,1052,1053,1054] CONDITIONAL_S
Y_MEAS 1052 [(0,1)] HALF_D_PLUS_2 [1049] [] [] [] [] [1051,1052,1053,1054] CONDITIONAL_S
IDLE 1053 [(0,0)] HALF_D_PLUS_2 [1049] [] [] [] [] [1051,1052,1053,1054] CONDITIONAL_S
DISCARD 1054 [(0,1)] 0 [1049] [] [] [] [] [1051,1052,1053,1054] CONDITIONAL_S
IDLE 1055 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 1056 [(1,0)] D [] [] [] [] [] [] none
MERGE 1057 [(1,0),(0,0)] D [] [1059,1060,1061,1062] [] [] [((0,0),(1,0))] [] none
DISCARD 1058 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1059 [(1,0),(0,0)] D [1057] [] [] [] [((0,0),(1,0))] [1059,1060,1061,1062] CONDITIONAL_S
Y_MEAS 1060 [(1,0)] HALF_D_PLUS_2 [1057] [] [] [] [] [1059,1060,1061,1062] CONDITIONAL_S
IDLE 1061 [(0,0)] HALF_D_PLUS_2 [1057] [] [] [] [] [1059,1060,1061,1062] CONDITIONAL_S
DISCARD 1062 [(1,0)] 0 [1057] [] [] [] [] [1059,1060,1061,1062] CONDITIONAL_S
IDLE 1063 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 1064 [(0,1)] D [] [] [] [] [] [] none
MERGE 1065 [(0,1),(0,0)] D [] [1067,1068,1069,1070] [] [] [((0,0),(0,1))] [] none
DISCARD 1066 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1067 [(0,1),(0,0)] D [1065] [] [] [] [((0,0),(0,1))] [1067,1068,1069,1070] CONDITIONAL_S
Y_MEAS 1068 [(0,1)] HALF_D_PLUS_2 [1065] [] [] [] [] [1067,1068,1069,1070] CONDITIONAL_S
IDLE 1069 [(0,0)] HALF_D_PLUS_2 [1065] [] [] [] [] [1067,1068,1069,1070] CONDITIONAL_S
DISCARD 1070 [(0,1)] 0 [1065] [] [] [] [] [1067,1068,1069,1070] CONDITIONAL_S
IDLE 1071 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 1072 [(1,0)] D [] [] [] [] [] [] none
MERGE 1073 [(1,0),(0,0)] D [] [1075,1076,1077,1078] [] [] [((0,0),(1,0))] [] none
DISCARD 1074 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1075 [(1,0),(0,0)] D [1073] [] [] [] [((0,0),(1,0))] [1075,1076,1077,1078] CONDITIONAL_S
Y_MEAS 1076 [(1,0)] HALF_D_PLUS_2 [1073] [] [] [] [] [1075,1076,1077,1078] CONDITIONAL_S
IDLE 1077 [(0,0)] HALF_D_PLUS_2 [1073] [] [] [] [] [1075,1076,1077,1078] CONDITIONAL_S
DISCARD 1078 [(1,0)] 0 [1073] [] [] [] [] [1075,1076,1077,1078] CONDITIONAL_S
IDLE 1079 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 1080 [(0,1)] D [] [] [] [] [] [] none
MERGE 1081 [(0,1),(0,0)] D [] [1083,1084,1085,1086] [] [] [((0,0),(0,1))] [] none
DISCARD 1082 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1083 [(0,1),(0,0)] D [1081] [] [] [] [((0,0),(0,1))] [1083,1084,1085,1086] CONDITIONAL_S
Y_MEAS 1084 [(0,1)] HALF_D_PLUS_2 [1081] [] [] [] [] [1083,1084,1085,1086] CONDITIONAL_S
IDLE 1085 [(0,0)] HALF_D_PLUS_2 [1081] [] [] [] [] [1083,1084,1085,1086] CONDITIONAL_S
DISCARD 1086 [(0,1)] 0 [1081] [] [] [] [] [1083,1084,1085,1086] CONDITIONAL_S
IDLE 1087 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 1088 [(1,0)] D [] [] [] [] [] [] none
MERGE 1089 [(1,0),(0,0)] D [] [1091,1092,1093,1094] [] [] [((0,0),(1,0))] [] none
DISCARD 1090 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1091 [(1,0),(0,0)] D [1089] [] [] [] [((0,0),(1,0))] [1091,1092,1093,1094] CONDITIONAL_S
Y_MEAS 1092 [(1,0)] HALF_D_PLUS_2 [1089] [] [] [] [] [1091,1092,1093,1094] CONDITIONAL_S
IDLE 1093 [(0,0)] HALF_D_PLUS_2 [1089] [] [] [] [] [1091,1092,1093,1094] CONDITIONAL_S
DISCARD 1094 [(1,0)] 0 [1089] [] [] [] [] [1091,1092,1093,1094] CONDITIONAL_S
IDLE 1095 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 1096 [(0,1)] D [] [] [] [] [] [] none
MERGE 1097 [(0,1),(0,0)] D [] [1099,1100,1101,1102] [] [] [((0,0),(0,1))] [] none
DISCARD 1098 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1099 [(0,1),(0,0)] D [1097] [] [] [] [((0,0),(0,1))] [1099,1100,1101,1102] CONDITIONAL_S
Y_MEAS 1100 [(0,1)] HALF_D_PLUS_2 [1097] [] [] [] [] [1099,1100,1101,1102] CONDITIONAL_S
IDLE 1101 [(0,0)] HALF_D_PLUS_2 [1097] [] [] [] [] [1099,1100,1101,1102] CONDITIONAL_S
DISCARD 1102 [(0,1)] 0 [1097] [] [] [] [] [1099,1100,1101,1102] CONDITIONAL_S
IDLE 1103 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 1104 [(1,0)] D [] [] [] [] [] [] none
MERGE 1105 [(1,0),(0,0)] D [] [1107,1108,1109,1110] [] [] [((0,0),(1,0))] [] none
DISCARD 1106 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1107 [(1,0),(0,0)] D [1105] [] [] [] [((0,0),(1,0))] [1107,1108,1109,1110] CONDITIONAL_S
Y_MEAS 1108 [(1,0)] HALF_D_PLUS_2 [1105] [] [] [] [] [1107,1108,1109,1110] CONDITIONAL_S
IDLE 1109 [(0,0)] HALF_D_PLUS_2 [1105] [] [] [] [] [1107,1108,1109,1110] CONDITIONAL_S
DISCARD 1110 [(1,0)] 0 [1105] [] [] [] [] [1107,1108,1109,1110] CONDITIONAL_S
IDLE 1111 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 1112 [(0,1)] D [] [] [] [] [] [] none
MERGE 1113 [(0,1),(0,0)] D [] [1115,1116,1117,1118] [] [] [((0,0),(0,1))] [] none
DISCARD 1114 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1115 [(0,1),(0,0)] D [1113] [] [] [] [((0,0),(0,1))] [1115,1116,1117,1118] CONDITIONAL_S
Y_MEAS 1116 [(0,1)] HALF_D_PLUS_2 [1113] [] [] [] [] [1115,1116,1117,1118] CONDITIONAL_S
IDLE 1117 [(0,0)] HALF_D_PLUS_2 [1113] [] [] [] [] [1115,1116,1117,1118] CONDITIONAL_S
DISCARD 1118 [(0,1)] 0 [1113] [] [] [] [] [1115,1116,1117,1118] CONDITIONAL_S
IDLE 1119 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 1120 [(1,0)] D [] [] [] [] [] [] none
MERGE 1121 [(1,0),(0,0)] D [] [1123,1124,1125,1126] [] [] [((0,0),(1,0))] [] none
DISCARD 1122 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1123 [(1,0),(0,0)] D [1121] [] [] [] [((0,0),(1,0))] [1123,1124,1125,1126] CONDITIONAL_S
Y_MEAS 1124 [(1,0)] HALF_D_PLUS_2 [1121] [] [] [] [] [1123,1124,1125,1126] CONDITIONAL_S
IDLE 1125 [(0,0)] HALF_D_PLUS_2 [1121] [] [] [] [] [1123,1124,1125,1126] CONDITIONAL_S
DISCARD 1126 [(1,0)] 0 [1121] [] [] [] [] [1123,1124,1125,1126] CONDITIONAL_S
IDLE 1127 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 1128 [(0,1)] D [] [] [] [] [] [] none
MERGE 1129 [(0,1),(0,0)] D [] [1131,1132,1133,1134] [] [] [((0,0),(0,1))] [] none
DISCARD 1130 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1131 [(0,1),(0,0)] D [1129] [] [] [] [((0,0),(0,1))] [1131,1132,1133,1134] CONDITIONAL_S
Y_MEAS 1132 [(0,1)] HALF_D_PLUS_2 [1129] [] [] [] [] [1131,1132,1133,1134] CONDITIONAL_S
IDLE 1133 [(0,0)] HALF_D_PLUS_2 [1129] [] [] [] [] [1131,1132,1133,1134] CONDITIONAL_S
DISCARD 1134 [(0,1)] 0 [1129] [] [] [] [] [1131,1132,1133,1134] CONDITIONAL_S
IDLE 1135 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 1136 [(1,0)] D [] [] [] [] [] [] none
MERGE 1137 [(1,0),(0,0)] D [] [1139,1140,1141,1142] [] [] [((0,0),(1,0))] [] none
DISCARD 1138 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1139 [(1,0),(0,0)] D [1137] [] [] [] [((0,0),(1,0))] [1139,1140,1141,1142] CONDITIONAL_S
Y_MEAS 1140 [(1,0)] HALF_D_PLUS_2 [1137] [] [] [] [] [1139,1140,1141,1142] CONDITIONAL_S
IDLE 1141 [(0,0)] HALF_D_PLUS_2 [1137] [] [] [] [] [1139,1140,1141,1142] CONDITIONAL_S
DISCARD 1142 [(1,0)] 0 [1137] [] [] [] [] [1139,1140,1141,1142] CONDITIONAL_S
IDLE 1143 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 1144 [(0,1)] D [] [] [] [] [] [] none
MERGE 1145 [(0,1),(0,0)] D [] [1147,1148,1149,1150] [] [] [((0,0),(0,1))] [] none
DISCARD 1146 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1147 [(0,1),(0,0)] D [1145] [] [] [] [((0,0),(0,1))] [1147,1148,1149,1150] CONDITIONAL_S
Y_MEAS 1148 [(0,1)] HALF_D_PLUS_2 [1145] [] [] [] [] [1147,1148,1149,1150] CONDITIONAL_S
IDLE 1149 [(0,0)] HALF_D_PLUS_2 [1145] [] [] [] [] [1147,1148,1149,1150] CONDITIONAL_S
DISCARD 1150 [(0,1)] 0 [1145] [] [] [] [] [1147,1148,1149,1150] CONDITIONAL_S
IDLE 1151 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 1152 [(1,0)] D [] [] [] [] [] [] none
MERGE 1153 [(1,0),(0,0)] D [] [1155,1156,1157,1158] [] [] [((0,0),(1,0))] [] none
DISCARD 1154 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1155 [(1,0),(0,0)] D [1153] [] [] [] [((0,0),(1,0))] [1155,1156,1157,1158] CONDITIONAL_S
Y_MEAS 1156 [(1,0)] HALF_D_PLUS_2 [1153] [] [] [] [] [1155,1156,1157,1158] CONDITIONAL_S
IDLE 1157 [(0,0)] HALF_D_PLUS_2 [1153] [] [] [] [] [1155,1156,1157,1158] CONDITIONAL_S
DISCARD 1158 [(1,0)] 0 [1153] [] [] [] [] [1155,1156,1157,1158] CONDITIONAL_S
IDLE 1159 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 1160 [(0,1)] D [] [] [] [] [] [] none
MERGE 1161 [(0,1),(0,0)] D [] [1163,1164,1165,1166] [] [] [((0,0),(0,1))] [] none
DISCARD 1162 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1163 [(0,1),(0,0)] D [1161] [] [] [] [((0,0),(0,1))] [1163,1164,1165,1166] CONDITIONAL_S
Y_MEAS 1164 [(0,1)] HALF_D_PLUS_2 [1161] [] [] [] [] [1163,1164,1165,1166] CONDITIONAL_S
IDLE 1165 [(0,0)] HALF_D_PLUS_2 [1161] [] [] [] [] [1163,1164,1165,1166] CONDITIONAL_S
DISCARD 1166 [(0,1)] 0 [1161] [] [] [] [] [1163,1164,1165,1166] CONDITIONAL_S
IDLE 1167 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 1168 [(1,0)] D [] [] [] [] [] [] none
MERGE 1169 [(1,0),(0,0)] D [] [1171,1172,1173,1174] [] [] [((0,0),(1,0))] [] none
DISCARD 1170 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1171 [(1,0),(0,0)] D [1169] [] [] [] [((0,0),(1,0))] [1171,1172,1173,1174] CONDITIONAL_S
Y_MEAS 1172 [(1,0)] HALF_D_PLUS_2 [1169] [] [] [] [] [1171,1172,1173,1174] CONDITIONAL_S
IDLE 1173 [(0,0)] HALF_D_PLUS_2 [1169] [] [] [] [] [1171,1172,1173,1174] CONDITIONAL_S
DISCARD 1174 [(1,0)] 0 [1169] [] [] [] [] [1171,1172,1173,1174] CONDITIONAL_S
IDLE 1175 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 1176 [(0,1)] D [] [] [] [] [] [] none
MERGE 1177 [(0,1),(0,0)] D [] [1179,1180,1181,1182] [] [] [((0,0),(0,1))] [] none
DISCARD 1178 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1179 [(0,1),(0,0)] D [1177] [] [] [] [((0,0),(0,1))] [1179,1180,1181,1182] CONDITIONAL_S
Y_MEAS 1180 [(0,1)] HALF_D_PLUS_2 [1177] [] [] [] [] [1179,1180,1181,1182] CONDITIONAL_S
IDLE 1181 [(0,0)] HALF_D_PLUS_2 [1177] [] [] [] [] [1179,1180,1181,1182] CONDITIONAL_S
DISCARD 1182 [(0,1)] 0 [1177] [] [] [] [] [1179,1180,1181,1182] CONDITIONAL_S
IDLE 1183 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 1184 [(1,0)] D [] [] [] [] [] [] none
MERGE 1185 [(1,0),(0,0)] D [] [1187,1188,1189,1190] [] [] [((0,0),(1,0))] [] none
DISCARD 1186 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1187 [(1,0),(0,0)] D [1185] [] [] [] [((0,0),(1,0))] [1187,1188,1189,1190] CONDITIONAL_S
Y_MEAS 1188 [(1,0)] HALF_D_PLUS_2 [1185] [] [] [] [] [1187,1188,1189,1190] CONDITIONAL_S
IDLE 1189 [(0,0)] HALF_D_PLUS_2 [1185] [] [] [] [] [1187,1188,1189,1190] CONDITIONAL_S
DISCARD 1190 [(1,0)] 0 [1185] [] [] [] [] [1187,1188,1189,1190] CONDITIONAL_S
IDLE 1191 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 1192 [(0,1)] D [] [] [] [] [] [] none
MERGE 1193 [(0,1),(0,0)] D [] [1195,1196,1197,1198] [] [] [((0,0),(0,1))] [] none
DISCARD 1194 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1195 [(0,1),(0,0)] D [1193] [] [] [] [((0,0),(0,1))] [1195,1196,1197,1198] CONDITIONAL_S
Y_MEAS 1196 [(0,1)] HALF_D_PLUS_2 [1193] [] [] [] [] [1195,1196,1197,1198] CONDITIONAL_S
IDLE 1197 [(0,0)] HALF_D_PLUS_2 [1193] [] [] [] [] [1195,1196,1197,1198] CONDITIONAL_S
DISCARD 1198 [(0,1)] 0 [1193] [] [] [] [] [1195,1196,1197,1198] CONDITIONAL_S
IDLE 1199 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 1200 [(1,0)] D [] [] [] [] [] [] none
MERGE 1201 [(1,0),(0,0)] D [] [1203,1204,1205,1206] [] [] [((0,0),(1,0))] [] none
DISCARD 1202 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1203 [(1,0),(0,0)] D [1201] [] [] [] [((0,0),(1,0))] [1203,1204,1205,1206] CONDITIONAL_S
Y_MEAS 1204 [(1,0)] HALF_D_PLUS_2 [1201] [] [] [] [] [1203,1204,1205,1206] CONDITIONAL_S
IDLE 1205 [(0,0)] HALF_D_PLUS_2 [1201] [] [] [] [] [1203,1204,1205,1206] CONDITIONAL_S
DISCARD 1206 [(1,0)] 0 [1201] [] [] [] [] [1203,1204,1205,1206] CONDITIONAL_S
IDLE 1207 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 1208 [(0,1)] D [] [] [] [] [] [] none
MERGE 1209 [(0,1),(0,0)] D [] [1211,1212,1213,1214] [] [] [((0,0),(0,1))] [] none
DISCARD 1210 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1211 [(0,1),(0,0)] D [1209] [] [] [] [((0,0),(0,1))] [1211,1212,1213,1214] CONDITIONAL_S
Y_MEAS 1212 [(0,1)] HALF_D_PLUS_2 [1209] [] [] [] [] [1211,1212,1213,1214] CONDITIONAL_S
IDLE 1213 [(0,0)] HALF_D_PLUS_2 [1209] [] [] [] [] [1211,1212,1213,1214] CONDITIONAL_S
DISCARD 1214 [(0,1)] 0 [1209] [] [] [] [] [1211,1212,1213,1214] CONDITIONAL_S
IDLE 1215 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 1216 [(1,0)] D [] [] [] [] [] [] none
MERGE 1217 [(1,0),(0,0)] D [] [1219,1220,1221,1222] [] [] [((0,0),(1,0))] [] none
DISCARD 1218 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1219 [(1,0),(0,0)] D [1217] [] [] [] [((0,0),(1,0))] [1219,1220,1221,1222] CONDITIONAL_S
Y_MEAS 1220 [(1,0)] HALF_D_PLUS_2 [1217] [] [] [] [] [1219,1220,1221,1222] CONDITIONAL_S
IDLE 1221 [(0,0)] HALF_D_PLUS_2 [1217] [] [] [] [] [1219,1220,1221,1222] CONDITIONAL_S
DISCARD 1222 [(1,0)] 0 [1217] [] [] [] [] [1219,1220,1221,1222] CONDITIONAL_S
IDLE 1223 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 1224 [(0,1)] D [] [] [] [] [] [] none
MERGE 1225 [(0,1),(0,0)] D [] [1227,1228,1229,1230] [] [] [((0,0),(0,1))] [] none
DISCARD 1226 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1227 [(0,1),(0,0)] D [1225] [] [] [] [((0,0),(0,1))] [1227,1228,1229,1230] CONDITIONAL_S
Y_MEAS 1228 [(0,1)] HALF_D_PLUS_2 [1225] [] [] [] [] [1227,1228,1229,1230] CONDITIONAL_S
IDLE 1229 [(0,0)] HALF_D_PLUS_2 [1225] [] [] [] [] [1227,1228,1229,1230] CONDITIONAL_S
DISCARD 1230 [(0,1)] 0 [1225] [] [] [] [] [1227,1228,1229,1230] CONDITIONAL_S
IDLE 1231 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 1232 [(1,0)] D [] [] [] [] [] [] none
MERGE 1233 [(1,0),(0,0)] D [] [1235,1236,1237,1238] [] [] [((0,0),(1,0))] [] none
DISCARD 1234 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1235 [(1,0),(0,0)] D [1233] [] [] [] [((0,0),(1,0))] [1235,1236,1237,1238] CONDITIONAL_S
Y_MEAS 1236 [(1,0)] HALF_D_PLUS_2 [1233] [] [] [] [] [1235,1236,1237,1238] CONDITIONAL_S
IDLE 1237 [(0,0)] HALF_D_PLUS_2 [1233] [] [] [] [] [1235,1236,1237,1238] CONDITIONAL_S
DISCARD 1238 [(1,0)] 0 [1233] [] [] [] [] [1235,1236,1237,1238] CONDITIONAL_S
IDLE 1239 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 1240 [(0,1)] D [] [] [] [] [] [] none
MERGE 1241 [(0,1),(0,0)] D [] [1243,1244,1245,1246] [] [] [((0,0),(0,1))] [] none
DISCARD 1242 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1243 [(0,1),(0,0)] D [1241] [] [] [] [((0,0),(0,1))] [1243,1244,1245,1246] CONDITIONAL_S
Y_MEAS 1244 [(0,1)] HALF_D_PLUS_2 [1241] [] [] [] [] [1243,1244,1245,1246] CONDITIONAL_S
IDLE 1245 [(0,0)] HALF_D_PLUS_2 [1241] [] [] [] [] [1243,1244,1245,1246] CONDITIONAL_S
DISCARD 1246 [(0,1)] 0 [1241] [] [] [] [] [1243,1244,1245,1246] CONDITIONAL_S
IDLE 1247 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 1248 [(1,0)] D [] [] [] [] [] [] none
MERGE 1249 [(1,0),(0,0)] D [] [1251,1252,1253,1254] [] [] [((0,0),(1,0))] [] none
DISCARD 1250 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1251 [(1,0),(0,0)] D [1249] [] [] [] [((0,0),(1,0))] [1251,1252,1253,1254] CONDITIONAL_S
Y_MEAS 1252 [(1,0)] HALF_D_PLUS_2 [1249] [] [] [] [] [1251,1252,1253,1254] CONDITIONAL_S
IDLE 1253 [(0,0)] HALF_D_PLUS_2 [1249] [] [] [] [] [1251,1252,1253,1254] CONDITIONAL_S
DISCARD 1254 [(1,0)] 0 [1249] [] [] [] [] [1251,1252,1253,1254] CONDITIONAL_S
IDLE 1255 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 1256 [(0,1)] D [] [] [] [] [] [] none
MERGE 1257 [(0,1),(0,0)] D [] [1259,1260,1261,1262] [] [] [((0,0),(0,1))] [] none
DISCARD 1258 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1259 [(0,1),(0,0)] D [1257] [] [] [] [((0,0),(0,1))] [1259,1260,1261,1262] CONDITIONAL_S
Y_MEAS 1260 [(0,1)] HALF_D_PLUS_2 [1257] [] [] [] [] [1259,1260,1261,1262] CONDITIONAL_S
IDLE 1261 [(0,0)] HALF_D_PLUS_2 [1257] [] [] [] [] [1259,1260,1261,1262] CONDITIONAL_S
DISCARD 1262 [(0,1)] 0 [1257] [] [] [] [] [1259,1260,1261,1262] CONDITIONAL_S
IDLE 1263 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 1264 [(1,0)] D [] [] [] [] [] [] none
MERGE 1265 [(1,0),(0,0)] D [] [1267,1268,1269,1270] [] [] [((0,0),(1,0))] [] none
DISCARD 1266 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1267 [(1,0),(0,0)] D [1265] [] [] [] [((0,0),(1,0))] [1267,1268,1269,1270] CONDITIONAL_S
Y_MEAS 1268 [(1,0)] HALF_D_PLUS_2 [1265] [] [] [] [] [1267,1268,1269,1270] CONDITIONAL_S
IDLE 1269 [(0,0)] HALF_D_PLUS_2 [1265] [] [] [] [] [1267,1268,1269,1270] CONDITIONAL_S
DISCARD 1270 [(1,0)] 0 [1265] [] [] [] [] [1267,1268,1269,1270] CONDITIONAL_S
IDLE 1271 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 1272 [(0,1)] D [] [] [] [] [] [] none
MERGE 1273 [(0,1),(0,0)] D [] [1275,1276,1277,1278] [] [] [((0,0),(0,1))] [] none
DISCARD 1274 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1275 [(0,1),(0,0)] D [1273] [] [] [] [((0,0),(0,1))] [1275,1276,1277,1278] CONDITIONAL_S
Y_MEAS 1276 [(0,1)] HALF_D_PLUS_2 [1273] [] [] [] [] [1275,1276,1277,1278] CONDITIONAL_S
IDLE 1277 [(0,0)] HALF_D_PLUS_2 [1273] [] [] [] [] [1275,1276,1277,1278] CONDITIONAL_S
DISCARD 1278 [(0,1)] 0 [1273] [] [] [] [] [1275,1276,1277,1278] CONDITIONAL_S
IDLE 1279 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 1280 [(1,0)] D [] [] [] [] [] [] none
MERGE 1281 [(1,0),(0,0)] D [] [1283,1284,1285,1286] [] [] [((0,0),(1,0))] [] none
DISCARD 1282 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1283 [(1,0),(0,0)] D [1281] [] [] [] [((0,0),(1,0))] [1283,1284,1285,1286] CONDITIONAL_S
Y_MEAS 1284 [(1,0)] HALF_D_PLUS_2 [1281] [] [] [] [] [1283,1284,1285,1286] CONDITIONAL_S
IDLE 1285 [(0,0)] HALF_D_PLUS_2 [1281] [] [] [] [] [1283,1284,1285,1286] CONDITIONAL_S
DISCARD 1286 [(1,0)] 0 [1281] [] [] [] [] [1283,1284,1285,1286] CONDITIONAL_S
IDLE 1287 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 1288 [(0,1)] D [] [] [] [] [] [] none
MERGE 1289 [(0,1),(0,0)] D [] [1291,1292,1293,1294] [] [] [((0,0),(0,1))] [] none
DISCARD 1290 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1291 [(0,1),(0,0)] D [1289] [] [] [] [((0,0),(0,1))] [1291,1292,1293,1294] CONDITIONAL_S
Y_MEAS 1292 [(0,1)] HALF_D_PLUS_2 [1289] [] [] [] [] [1291,1292,1293,1294] CONDITIONAL_S
IDLE 1293 [(0,0)] HALF_D_PLUS_2 [1289] [] [] [] [] [1291,1292,1293,1294] CONDITIONAL_S
DISCARD 1294 [(0,1)] 0 [1289] [] [] [] [] [1291,1292,1293,1294] CONDITIONAL_S
IDLE 1295 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 1296 [(1,0)] D [] [] [] [] [] [] none
MERGE 1297 [(1,0),(0,0)] D [] [1299,1300,1301,1302] [] [] [((0,0),(1,0))] [] none
DISCARD 1298 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1299 [(1,0),(0,0)] D [1297] [] [] [] [((0,0),(1,0))] [1299,1300,1301,1302] CONDITIONAL_S
Y_MEAS 1300 [(1,0)] HALF_D_PLUS_2 [1297] [] [] [] [] [1299,1300,1301,1302] CONDITIONAL_S
IDLE 1301 [(0,0)] HALF_D_PLUS_2 [1297] [] [] [] [] [1299,1300,1301,1302] CONDITIONAL_S
DISCARD 1302 [(1,0)] 0 [1297] [] [] [] [] [1299,1300,1301,1302] CONDITIONAL_S
IDLE 1303 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 1304 [(0,1)] D [] [] [] [] [] [] none
MERGE 1305 [(0,1),(0,0)] D [] [1307,1308,1309,1310] [] [] [((0,0),(0,1))] [] none
DISCARD 1306 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1307 [(0,1),(0,0)] D [1305] [] [] [] [((0,0),(0,1))] [1307,1308,1309,1310] CONDITIONAL_S
Y_MEAS 1308 [(0,1)] HALF_D_PLUS_2 [1305] [] [] [] [] [1307,1308,1309,1310] CONDITIONAL_S
IDLE 1309 [(0,0)] HALF_D_PLUS_2 [1305] [] [] [] [] [1307,1308,1309,1310] CONDITIONAL_S
DISCARD 1310 [(0,1)] 0 [1305] [] [] [] [] [1307,1308,1309,1310] CONDITIONAL_S
IDLE 1311 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 1312 [(1,0)] D [] [] [] [] [] [] none
MERGE 1313 [(1,0),(0,0)] D [] [1315,1316,1317,1318] [] [] [((0,0),(1,0))] [] none
DISCARD 1314 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1315 [(1,0),(0,0)] D [1313] [] [] [] [((0,0),(1,0))] [1315,1316,1317,1318] CONDITIONAL_S
Y_MEAS 1316 [(1,0)] HALF_D_PLUS_2 [1313] [] [] [] [] [1315,1316,1317,1318] CONDITIONAL_S
IDLE 1317 [(0,0)] HALF_D_PLUS_2 [1313] [] [] [] [] [1315,1316,1317,1318] CONDITIONAL_S
DISCARD 1318 [(1,0)] 0 [1313] [] [] [] [] [1315,1316,1317,1318] CONDITIONAL_S
IDLE 1319 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 1320 [(0,1)] D [] [] [] [] [] [] none
MERGE 1321 [(0,1),(0,0)] D [] [1323,1324,1325,1326] [] [] [((0,0),(0,1))] [] none
DISCARD 1322 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1323 [(0,1),(0,0)] D [1321] [] [] [] [((0,0),(0,1))] [1323,1324,1325,1326] CONDITIONAL_S
Y_MEAS 1324 [(0,1)] HALF_D_PLUS_2 [1321] [] [] [] [] [1323,1324,1325,1326] CONDITIONAL_S
IDLE 1325 [(0,0)] HALF_D_PLUS_2 [1321] [] [] [] [] [1323,1324,1325,1326] CONDITIONAL_S
DISCARD 1326 [(0,1)] 0 [1321] [] [] [] [] [1323,1324,1325,1326] CONDITIONAL_S
IDLE 1327 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 1328 [(1,0)] D [] [] [] [] [] [] none
MERGE 1329 [(1,0),(0,0)] D [] [1331,1332,1333,1334] [] [] [((0,0),(1,0))] [] none
DISCARD 1330 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1331 [(1,0),(0,0)] D [1329] [] [] [] [((0,0),(1,0))] [1331,1332,1333,1334] CONDITIONAL_S
Y_MEAS 1332 [(1,0)] HALF_D_PLUS_2 [1329] [] [] [] [] [1331,1332,1333,1334] CONDITIONAL_S
IDLE 1333 [(0,0)] HALF_D_PLUS_2 [1329] [] [] [] [] [1331,1332,1333,1334] CONDITIONAL_S
DISCARD 1334 [(1,0)] 0 [1329] [] [] [] [] [1331,1332,1333,1334] CONDITIONAL_S
IDLE 1335 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 1336 [(0,1)] D [] [] [] [] [] [] none
MERGE 1337 [(0,1),(0,0)] D [] [1339,1340,1341,1342] [] [] [((0,0),(0,1))] [] none
DISCARD 1338 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1339 [(0,1),(0,0)] D [1337] [] [] [] [((0,0),(0,1))] [1339,1340,1341,1342] CONDITIONAL_S
Y_MEAS 1340 [(0,1)] HALF_D_PLUS_2 [1337] [] [] [] [] [1339,1340,1341,1342] CONDITIONAL_S
IDLE 1341 [(0,0)] HALF_D_PLUS_2 [1337] [] [] [] [] [1339,1340,1341,1342] CONDITIONAL_S
DISCARD 1342 [(0,1)] 0 [1337] [] [] [] [] [1339,1340,1341,1342] CONDITIONAL_S
IDLE 1343 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 1344 [(1,0)] D [] [] [] [] [] [] none
MERGE 1345 [(1,0),(0,0)] D [] [1347,1348,1349,1350] [] [] [((0,0),(1,0))] [] none
DISCARD 1346 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1347 [(1,0),(0,0)] D [1345] [] [] [] [((0,0),(1,0))] [1347,1348,1349,1350] CONDITIONAL_S
Y_MEAS 1348 [(1,0)] HALF_D_PLUS_2 [1345] [] [] [] [] [1347,1348,1349,1350] CONDITIONAL_S
IDLE 1349 [(0,0)] HALF_D_PLUS_2 [1345] [] [] [] [] [1347,1348,1349,1350] CONDITIONAL_S
DISCARD 1350 [(1,0)] 0 [1345] [] [] [] [] [1347,1348,1349,1350] CONDITIONAL_S
IDLE 1351 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 1352 [(0,1)] D [] [] [] [] [] [] none
MERGE 1353 [(0,1),(0,0)] D [] [1355,1356,1357,1358] [] [] [((0,0),(0,1))] [] none
DISCARD 1354 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1355 [(0,1),(0,0)] D [1353] [] [] [] [((0,0),(0,1))] [1355,1356,1357,1358] CONDITIONAL_S
Y_MEAS 1356 [(0,1)] HALF_D_PLUS_2 [1353] [] [] [] [] [1355,1356,1357,1358] CONDITIONAL_S
IDLE 1357 [(0,0)] HALF_D_PLUS_2 [1353] [] [] [] [] [1355,1356,1357,1358] CONDITIONAL_S
DISCARD 1358 [(0,1)] 0 [1353] [] [] [] [] [1355,1356,1357,1358] CONDITIONAL_S
IDLE 1359 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 1360 [(1,0)] D [] [] [] [] [] [] none
MERGE 1361 [(1,0),(0,0)] D [] [1363,1364,1365,1366] [] [] [((0,0),(1,0))] [] none
DISCARD 1362 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1363 [(1,0),(0,0)] D [1361] [] [] [] [((0,0),(1,0))] [1363,1364,1365,1366] CONDITIONAL_S
Y_MEAS 1364 [(1,0)] HALF_D_PLUS_2 [1361] [] [] [] [] [1363,1364,1365,1366] CONDITIONAL_S
IDLE 1365 [(0,0)] HALF_D_PLUS_2 [1361] [] [] [] [] [1363,1364,1365,1366] CONDITIONAL_S
DISCARD 1366 [(1,0)] 0 [1361] [] [] [] [] [1363,1364,1365,1366] CONDITIONAL_S
IDLE 1367 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 1368 [(0,1)] D [] [] [] [] [] [] none
MERGE 1369 [(0,1),(0,0)] D [] [1371,1372,1373,1374] [] [] [((0,0),(0,1))] [] none
DISCARD 1370 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1371 [(0,1),(0,0)] D [1369] [] [] [] [((0,0),(0,1))] [1371,1372,1373,1374] CONDITIONAL_S
Y_MEAS 1372 [(0,1)] HALF_D_PLUS_2 [1369] [] [] [] [] [1371,1372,1373,1374] CONDITIONAL_S
IDLE 1373 [(0,0)] HALF_D_PLUS_2 [1369] [] [] [] [] [1371,1372,1373,1374] CONDITIONAL_S
DISCARD 1374 [(0,1)] 0 [1369] [] [] [] [] [1371,1372,1373,1374] CONDITIONAL_S
IDLE 1375 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 1376 [(1,0)] D [] [] [] [] [] [] none
MERGE 1377 [(1,0),(0,0)] D [] [1379,1380,1381,1382] [] [] [((0,0),(1,0))] [] none
DISCARD 1378 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1379 [(1,0),(0,0)] D [1377] [] [] [] [((0,0),(1,0))] [1379,1380,1381,1382] CONDITIONAL_S
Y_MEAS 1380 [(1,0)] HALF_D_PLUS_2 [1377] [] [] [] [] [1379,1380,1381,1382] CONDITIONAL_S
IDLE 1381 [(0,0)] HALF_D_PLUS_2 [1377] [] [] [] [] [1379,1380,1381,1382] CONDITIONAL_S
DISCARD 1382 [(1,0)] 0 [1377] [] [] [] [] [1379,1380,1381,1382] CONDITIONAL_S
IDLE 1383 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 1384 [(0,1)] D [] [] [] [] [] [] none
MERGE 1385 [(0,1),(0,0)] D [] [1387,1388,1389,1390] [] [] [((0,0),(0,1))] [] none
DISCARD 1386 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1387 [(0,1),(0,0)] D [1385] [] [] [] [((0,0),(0,1))] [1387,1388,1389,1390] CONDITIONAL_S
Y_MEAS 1388 [(0,1)] HALF_D_PLUS_2 [1385] [] [] [] [] [1387,1388,1389,1390] CONDITIONAL_S
IDLE 1389 [(0,0)] HALF_D_PLUS_2 [1385] [] [] [] [] [1387,1388,1389,1390] CONDITIONAL_S
DISCARD 1390 [(0,1)] 0 [1385] [] [] [] [] [1387,1388,1389,1390] CONDITIONAL_S
IDLE 1391 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 1392 [(1,0)] D [] [] [] [] [] [] none
MERGE 1393 [(1,0),(0,0)] D [] [1395,1396,1397,1398] [] [] [((0,0),(1,0))] [] none
DISCARD 1394 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1395 [(1,0),(0,0)] D [1393] [] [] [] [((0,0),(1,0))] [1395,1396,1397,1398] CONDITIONAL_S
Y_MEAS 1396 [(1,0)] HALF_D_PLUS_2 [1393] [] [] [] [] [1395,1396,1397,1398] CONDITIONAL_S
IDLE 1397 [(0,0)] HALF_D_PLUS_2 [1393] [] [] [] [] [1395,1396,1397,1398] CONDITIONAL_S
DISCARD 1398 [(1,0)] 0 [1393] [] [] [] [] [1395,1396,1397,1398] CONDITIONAL_S
IDLE 1399 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 1400 [(0,1)] D [] [] [] [] [] [] none
MERGE 1401 [(0,1),(0,0)] D [] [1403,1404,1405,1406] [] [] [((0,0),(0,1))] [] none
DISCARD 1402 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1403 [(0,1),(0,0)] D [1401] [] [] [] [((0,0),(0,1))] [1403,1404,1405,1406] CONDITIONAL_S
Y_MEAS 1404 [(0,1)] HALF_D_PLUS_2 [1401] [] [] [] [] [1403,1404,1405,1406] CONDITIONAL_S
IDLE 1405 [(0,0)] HALF_D_PLUS_2 [1401] [] [] [] [] [1403,1404,1405,1406] CONDITIONAL_S
DISCARD 1406 [(0,1)] 0 [1401] [] [] [] [] [1403,1404,1405,1406] CONDITIONAL_S
IDLE 1407 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 1408 [(1,0)] D [] [] [] [] [] [] none
MERGE 1409 [(1,0),(0,0)] D [] [1411,1412,1413,1414] [] [] [((0,0),(1,0))] [] none
DISCARD 1410 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1411 [(1,0),(0,0)] D [1409] [] [] [] [((0,0),(1,0))] [1411,1412,1413,1414] CONDITIONAL_S
Y_MEAS 1412 [(1,0)] HALF_D_PLUS_2 [1409] [] [] [] [] [1411,1412,1413,1414] CONDITIONAL_S
IDLE 1413 [(0,0)] HALF_D_PLUS_2 [1409] [] [] [] [] [1411,1412,1413,1414] CONDITIONAL_S
DISCARD 1414 [(1,0)] 0 [1409] [] [] [] [] [1411,1412,1413,1414] CONDITIONAL_S
IDLE 1415 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 1416 [(0,1)] D [] [] [] [] [] [] none
MERGE 1417 [(0,1),(0,0)] D [] [1419,1420,1421,1422] [] [] [((0,0),(0,1))] [] none
DISCARD 1418 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1419 [(0,1),(0,0)] D [1417] [] [] [] [((0,0),(0,1))] [1419,1420,1421,1422] CONDITIONAL_S
Y_MEAS 1420 [(0,1)] HALF_D_PLUS_2 [1417] [] [] [] [] [1419,1420,1421,1422] CONDITIONAL_S
IDLE 1421 [(0,0)] HALF_D_PLUS_2 [1417] [] [] [] [] [1419,1420,1421,1422] CONDITIONAL_S
DISCARD 1422 [(0,1)] 0 [1417] [] [] [] [] [1419,1420,1421,1422] CONDITIONAL_S
IDLE 1423 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 1424 [(1,0)] D [] [] [] [] [] [] none
MERGE 1425 [(1,0),(0,0)] D [] [1427,1428,1429,1430] [] [] [((0,0),(1,0))] [] none
DISCARD 1426 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1427 [(1,0),(0,0)] D [1425] [] [] [] [((0,0),(1,0))] [1427,1428,1429,1430] CONDITIONAL_S
Y_MEAS 1428 [(1,0)] HALF_D_PLUS_2 [1425] [] [] [] [] [1427,1428,1429,1430] CONDITIONAL_S
IDLE 1429 [(0,0)] HALF_D_PLUS_2 [1425] [] [] [] [] [1427,1428,1429,1430] CONDITIONAL_S
DISCARD 1430 [(1,0)] 0 [1425] [] [] [] [] [1427,1428,1429,1430] CONDITIONAL_S
IDLE 1431 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 1432 [(0,1)] D [] [] [] [] [] [] none
MERGE 1433 [(0,1),(0,0)] D [] [1435,1436,1437,1438] [] [] [((0,0),(0,1))] [] none
DISCARD 1434 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1435 [(0,1),(0,0)] D [1433] [] [] [] [((0,0),(0,1))] [1435,1436,1437,1438] CONDITIONAL_S
Y_MEAS 1436 [(0,1)] HALF_D_PLUS_2 [1433] [] [] [] [] [1435,1436,1437,1438] CONDITIONAL_S
IDLE 1437 [(0,0)] HALF_D_PLUS_2 [1433] [] [] [] [] [1435,1436,1437,1438] CONDITIONAL_S
DISCARD 1438 [(0,1)] 0 [1433] [] [] [] [] [1435,1436,1437,1438] CONDITIONAL_S
IDLE 1439 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 1440 [(1,0)] D [] [] [] [] [] [] none
MERGE 1441 [(1,0),(0,0)] D [] [1443,1444,1445,1446] [] [] [((0,0),(1,0))] [] none
DISCARD 1442 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1443 [(1,0),(0,0)] D [1441] [] [] [] [((0,0),(1,0))] [1443,1444,1445,1446] CONDITIONAL_S
Y_MEAS 1444 [(1,0)] HALF_D_PLUS_2 [1441] [] [] [] [] [1443,1444,1445,1446] CONDITIONAL_S
IDLE 1445 [(0,0)] HALF_D_PLUS_2 [1441] [] [] [] [] [1443,1444,1445,1446] CONDITIONAL_S
DISCARD 1446 [(1,0)] 0 [1441] [] [] [] [] [1443,1444,1445,1446] CONDITIONAL_S
IDLE 1447 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 1448 [(0,1)] D [] [] [] [] [] [] none
MERGE 1449 [(0,1),(0,0)] D [] [1451,1452,1453,1454] [] [] [((0,0),(0,1))] [] none
DISCARD 1450 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1451 [(0,1),(0,0)] D [1449] [] [] [] [((0,0),(0,1))] [1451,1452,1453,1454] CONDITIONAL_S
Y_MEAS 1452 [(0,1)] HALF_D_PLUS_2 [1449] [] [] [] [] [1451,1452,1453,1454] CONDITIONAL_S
IDLE 1453 [(0,0)] HALF_D_PLUS_2 [1449] [] [] [] [] [1451,1452,1453,1454] CONDITIONAL_S
DISCARD 1454 [(0,1)] 0 [1449] [] [] [] [] [1451,1452,1453,1454] CONDITIONAL_S
IDLE 1455 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 1456 [(1,0)] D [] [] [] [] [] [] none
MERGE 1457 [(1,0),(0,0)] D [] [1459,1460,1461,1462] [] [] [((0,0),(1,0))] [] none
DISCARD 1458 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1459 [(1,0),(0,0)] D [1457] [] [] [] [((0,0),(1,0))] [1459,1460,1461,1462] CONDITIONAL_S
Y_MEAS 1460 [(1,0)] HALF_D_PLUS_2 [1457] [] [] [] [] [1459,1460,1461,1462] CONDITIONAL_S
IDLE 1461 [(0,0)] HALF_D_PLUS_2 [1457] [] [] [] [] [1459,1460,1461,1462] CONDITIONAL_S
DISCARD 1462 [(1,0)] 0 [1457] [] [] [] [] [1459,1460,1461,1462] CONDITIONAL_S
IDLE 1463 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 1464 [(0,1)] D [] [] [] [] [] [] none
MERGE 1465 [(0,1),(0,0)] D [] [1467,1468,1469,1470] [] [] [((0,0),(0,1))] [] none
DISCARD 1466 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1467 [(0,1),(0,0)] D [1465] [] [] [] [((0,0),(0,1))] [1467,1468,1469,1470] CONDITIONAL_S
Y_MEAS 1468 [(0,1)] HALF_D_PLUS_2 [1465] [] [] [] [] [1467,1468,1469,1470] CONDITIONAL_S
IDLE 1469 [(0,0)] HALF_D_PLUS_2 [1465] [] [] [] [] [1467,1468,1469,1470] CONDITIONAL_S
DISCARD 1470 [(0,1)] 0 [1465] [] [] [] [] [1467,1468,1469,1470] CONDITIONAL_S
IDLE 1471 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 1472 [(1,0)] D [] [] [] [] [] [] none
MERGE 1473 [(1,0),(0,0)] D [] [1475,1476,1477,1478] [] [] [((0,0),(1,0))] [] none
DISCARD 1474 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1475 [(1,0),(0,0)] D [1473] [] [] [] [((0,0),(1,0))] [1475,1476,1477,1478] CONDITIONAL_S
Y_MEAS 1476 [(1,0)] HALF_D_PLUS_2 [1473] [] [] [] [] [1475,1476,1477,1478] CONDITIONAL_S
IDLE 1477 [(0,0)] HALF_D_PLUS_2 [1473] [] [] [] [] [1475,1476,1477,1478] CONDITIONAL_S
DISCARD 1478 [(1,0)] 0 [1473] [] [] [] [] [1475,1476,1477,1478] CONDITIONAL_S
IDLE 1479 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 1480 [(0,1)] D [] [] [] [] [] [] none
MERGE 1481 [(0,1),(0,0)] D [] [1483,1484,1485,1486] [] [] [((0,0),(0,1))] [] none
DISCARD 1482 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1483 [(0,1),(0,0)] D [1481] [] [] [] [((0,0),(0,1))] [1483,1484,1485,1486] CONDITIONAL_S
Y_MEAS 1484 [(0,1)] HALF_D_PLUS_2 [1481] [] [] [] [] [1483,1484,1485,1486] CONDITIONAL_S
IDLE 1485 [(0,0)] HALF_D_PLUS_2 [1481] [] [] [] [] [1483,1484,1485,1486] CONDITIONAL_S
DISCARD 1486 [(0,1)] 0 [1481] [] [] [] [] [1483,1484,1485,1486] CONDITIONAL_S
IDLE 1487 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 1488 [(1,0)] D [] [] [] [] [] [] none
MERGE 1489 [(1,0),(0,0)] D [] [1491,1492,1493,1494] [] [] [((0,0),(1,0))] [] none
DISCARD 1490 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1491 [(1,0),(0,0)] D [1489] [] [] [] [((0,0),(1,0))] [1491,1492,1493,1494] CONDITIONAL_S
Y_MEAS 1492 [(1,0)] HALF_D_PLUS_2 [1489] [] [] [] [] [1491,1492,1493,1494] CONDITIONAL_S
IDLE 1493 [(0,0)] HALF_D_PLUS_2 [1489] [] [] [] [] [1491,1492,1493,1494] CONDITIONAL_S
DISCARD 1494 [(1,0)] 0 [1489] [] [] [] [] [1491,1492,1493,1494] CONDITIONAL_S
IDLE 1495 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 1496 [(0,1)] D [] [] [] [] [] [] none
MERGE 1497 [(0,1),(0,0)] D [] [1499,1500,1501,1502] [] [] [((0,0),(0,1))] [] none
DISCARD 1498 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1499 [(0,1),(0,0)] D [1497] [] [] [] [((0,0),(0,1))] [1499,1500,1501,1502] CONDITIONAL_S
Y_MEAS 1500 [(0,1)] HALF_D_PLUS_2 [1497] [] [] [] [] [1499,1500,1501,1502] CONDITIONAL_S
IDLE 1501 [(0,0)] HALF_D_PLUS_2 [1497] [] [] [] [] [1499,1500,1501,1502] CONDITIONAL_S
DISCARD 1502 [(0,1)] 0 [1497] [] [] [] [] [1499,1500,1501,1502] CONDITIONAL_S
IDLE 1503 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 1504 [(1,0)] D [] [] [] [] [] [] none
MERGE 1505 [(1,0),(0,0)] D [] [1507,1508,1509,1510] [] [] [((0,0),(1,0))] [] none
DISCARD 1506 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1507 [(1,0),(0,0)] D [1505] [] [] [] [((0,0),(1,0))] [1507,1508,1509,1510] CONDITIONAL_S
Y_MEAS 1508 [(1,0)] HALF_D_PLUS_2 [1505] [] [] [] [] [1507,1508,1509,1510] CONDITIONAL_S
IDLE 1509 [(0,0)] HALF_D_PLUS_2 [1505] [] [] [] [] [1507,1508,1509,1510] CONDITIONAL_S
DISCARD 1510 [(1,0)] 0 [1505] [] [] [] [] [1507,1508,1509,1510] CONDITIONAL_S
IDLE 1511 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 1512 [(0,1)] D [] [] [] [] [] [] none
MERGE 1513 [(0,1),(0,0)] D [] [1515,1516,1517,1518] [] [] [((0,0),(0,1))] [] none
DISCARD 1514 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1515 [(0,1),(0,0)] D [1513] [] [] [] [((0,0),(0,1))] [1515,1516,1517,1518] CONDITIONAL_S
Y_MEAS 1516 [(0,1)] HALF_D_PLUS_2 [1513] [] [] [] [] [1515,1516,1517,1518] CONDITIONAL_S
IDLE 1517 [(0,0)] HALF_D_PLUS_2 [1513] [] [] [] [] [1515,1516,1517,1518] CONDITIONAL_S
DISCARD 1518 [(0,1)] 0 [1513] [] [] [] [] [1515,1516,1517,1518] CONDITIONAL_S
IDLE 1519 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 1520 [(1,0)] D [] [] [] [] [] [] none
MERGE 1521 [(1,0),(0,0)] D [] [1523,1524,1525,1526] [] [] [((0,0),(1,0))] [] none
DISCARD 1522 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1523 [(1,0),(0,0)] D [1521] [] [] [] [((0,0),(1,0))] [1523,1524,1525,1526] CONDITIONAL_S
Y_MEAS 1524 [(1,0)] HALF_D_PLUS_2 [1521] [] [] [] [] [1523,1524,1525,1526] CONDITIONAL_S
IDLE 1525 [(0,0)] HALF_D_PLUS_2 [1521] [] [] [] [] [1523,1524,1525,1526] CONDITIONAL_S
DISCARD 1526 [(1,0)] 0 [1521] [] [] [] [] [1523,1524,1525,1526] CONDITIONAL_S
IDLE 1527 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 1528 [(0,1)] D [] [] [] [] [] [] none
MERGE 1529 [(0,1),(0,0)] D [] [1531,1532,1533,1534] [] [] [((0,0),(0,1))] [] none
DISCARD 1530 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1531 [(0,1),(0,0)] D [1529] [] [] [] [((0,0),(0,1))] [1531,1532,1533,1534] CONDITIONAL_S
Y_MEAS 1532 [(0,1)] HALF_D_PLUS_2 [1529] [] [] [] [] [1531,1532,1533,1534] CONDITIONAL_S
IDLE 1533 [(0,0)] HALF_D_PLUS_2 [1529] [] [] [] [] [1531,1532,1533,1534] CONDITIONAL_S
DISCARD 1534 [(0,1)] 0 [1529] [] [] [] [] [1531,1532,1533,1534] CONDITIONAL_S
IDLE 1535 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 1536 [(1,0)] D [] [] [] [] [] [] none
MERGE 1537 [(1,0),(0,0)] D [] [1539,1540,1541,1542] [] [] [((0,0),(1,0))] [] none
DISCARD 1538 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1539 [(1,0),(0,0)] D [1537] [] [] [] [((0,0),(1,0))] [1539,1540,1541,1542] CONDITIONAL_S
Y_MEAS 1540 [(1,0)] HALF_D_PLUS_2 [1537] [] [] [] [] [1539,1540,1541,1542] CONDITIONAL_S
IDLE 1541 [(0,0)] HALF_D_PLUS_2 [1537] [] [] [] [] [1539,1540,1541,1542] CONDITIONAL_S
DISCARD 1542 [(1,0)] 0 [1537] [] [] [] [] [1539,1540,1541,1542] CONDITIONAL_S
IDLE 1543 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 1544 [(0,1)] D [] [] [] [] [] [] none
MERGE 1545 [(0,1),(0,0)] D [] [1547,1548,1549,1550] [] [] [((0,0),(0,1))] [] none
DISCARD 1546 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1547 [(0,1),(0,0)] D [1545] [] [] [] [((0,0),(0,1))] [1547,1548,1549,1550] CONDITIONAL_S
Y_MEAS 1548 [(0,1)] HALF_D_PLUS_2 [1545] [] [] [] [] [1547,1548,1549,1550] CONDITIONAL_S
IDLE 1549 [(0,0)] HALF_D_PLUS_2 [1545] [] [] [] [] [1547,1548,1549,1550] CONDITIONAL_S
DISCARD 1550 [(0,1)] 0 [1545] [] [] [] [] [1547,1548,1549,1550] CONDITIONAL_S
IDLE 1551 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 1552 [(1,0)] D [] [] [] [] [] [] none
MERGE 1553 [(1,0),(0,0)] D [] [1555,1556,1557,1558] [] [] [((0,0),(1,0))] [] none
DISCARD 1554 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1555 [(1,0),(0,0)] D [1553] [] [] [] [((0,0),(1,0))] [1555,1556,1557,1558] CONDITIONAL_S
Y_MEAS 1556 [(1,0)] HALF_D_PLUS_2 [1553] [] [] [] [] [1555,1556,1557,1558] CONDITIONAL_S
IDLE 1557 [(0,0)] HALF_D_PLUS_2 [1553] [] [] [] [] [1555,1556,1557,1558] CONDITIONAL_S
DISCARD 1558 [(1,0)] 0 [1553] [] [] [] [] [1555,1556,1557,1558] CONDITIONAL_S
IDLE 1559 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 1560 [(0,1)] D [] [] [] [] [] [] none
MERGE 1561 [(0,1),(0,0)] D [] [1563,1564,1565,1566] [] [] [((0,0),(0,1))] [] none
DISCARD 1562 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1563 [(0,1),(0,0)] D [1561] [] [] [] [((0,0),(0,1))] [1563,1564,1565,1566] CONDITIONAL_S
Y_MEAS 1564 [(0,1)] HALF_D_PLUS_2 [1561] [] [] [] [] [1563,1564,1565,1566] CONDITIONAL_S
IDLE 1565 [(0,0)] HALF_D_PLUS_2 [1561] [] [] [] [] [1563,1564,1565,1566] CONDITIONAL_S
DISCARD 1566 [(0,1)] 0 [1561] [] [] [] [] [1563,1564,1565,1566] CONDITIONAL_S
INJECT_T 1567 [(1,0)] D [] [] [] [] [] [] none
MERGE 1568 [(1,0),(0,0)] D [] [1570,1571,1572,1573] [] [] [((0,0),(1,0))] [] none
DISCARD 1569 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1570 [(1,0),(0,0)] D [1568] [] [] [] [((0,0),(1,0))] [1570,1571,1572,1573] CONDITIONAL_S
Y_MEAS 1571 [(1,0)] HALF_D_PLUS_2 [1568] [] [] [] [] [1570,1571,1572,1573] CONDITIONAL_S
IDLE 1572 [(0,0)] HALF_D_PLUS_2 [1568] [] [] [] [] [1570,1571,1572,1573] CONDITIONAL_S
DISCARD 1573 [(1,0)] 0 [1568] [] [] [] [] [1570,1571,1572,1573] CONDITIONAL_S
IDLE 1574 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 1575 [(0,1)] D [] [] [] [] [] [] none
MERGE 1576 [(0,1),(0,0)] D [] [1578,1579,1580,1581] [] [] [((0,0),(0,1))] [] none
DISCARD 1577 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1578 [(0,1),(0,0)] D [1576] [] [] [] [((0,0),(0,1))] [1578,1579,1580,1581] CONDITIONAL_S
Y_MEAS 1579 [(0,1)] HALF_D_PLUS_2 [1576] [] [] [] [] [1578,1579,1580,1581] CONDITIONAL_S
IDLE 1580 [(0,0)] HALF_D_PLUS_2 [1576] [] [] [] [] [1578,1579,1580,1581] CONDITIONAL_S
DISCARD 1581 [(0,1)] 0 [1576] [] [] [] [] [1578,1579,1580,1581] CONDITIONAL_S
IDLE 1582 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 1583 [(1,0)] D [] [] [] [] [] [] none
MERGE 1584 [(1,0),(0,0)] D [] [1586,1587,1588,1589] [] [] [((0,0),(1,0))] [] none
DISCARD 1585 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1586 [(1,0),(0,0)] D [1584] [] [] [] [((0,0),(1,0))] [1586,1587,1588,1589] CONDITIONAL_S
Y_MEAS 1587 [(1,0)] HALF_D_PLUS_2 [1584] [] [] [] [] [1586,1587,1588,1589] CONDITIONAL_S
IDLE 1588 [(0,0)] HALF_D_PLUS_2 [1584] [] [] [] [] [1586,1587,1588,1589] CONDITIONAL_S
DISCARD 1589 [(1,0)] 0 [1584] [] [] [] [] [1586,1587,1588,1589] CONDITIONAL_S
IDLE 1590 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 1591 [(0,1)] D [] [] [] [] [] [] none
MERGE 1592 [(0,1),(0,0)] D [] [1594,1595,1596,1597] [] [] [((0,0),(0,1))] [] none
DISCARD 1593 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1594 [(0,1),(0,0)] D [1592] [] [] [] [((0,0),(0,1))] [1594,1595,1596,1597] CONDITIONAL_S
Y_MEAS 1595 [(0,1)] HALF_D_PLUS_2 [1592] [] [] [] [] [1594,1595,1596,1597] CONDITIONAL_S
IDLE 1596 [(0,0)] HALF_D_PLUS_2 [1592] [] [] [] [] [1594,1595,1596,1597] CONDITIONAL_S
DISCARD 1597 [(0,1)] 0 [1592] [] [] [] [] [1594,1595,1596,1597] CONDITIONAL_S
IDLE 1598 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 1599 [(1,0)] D [] [] [] [] [] [] none
MERGE 1600 [(1,0),(0,0)] D [] [1602,1603,1604,1605] [] [] [((0,0),(1,0))] [] none
DISCARD 1601 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1602 [(1,0),(0,0)] D [1600] [] [] [] [((0,0),(1,0))] [1602,1603,1604,1605] CONDITIONAL_S
Y_MEAS 1603 [(1,0)] HALF_D_PLUS_2 [1600] [] [] [] [] [1602,1603,1604,1605] CONDITIONAL_S
IDLE 1604 [(0,0)] HALF_D_PLUS_2 [1600] [] [] [] [] [1602,1603,1604,1605] CONDITIONAL_S
DISCARD 1605 [(1,0)] 0 [1600] [] [] [] [] [1602,1603,1604,1605] CONDITIONAL_S
IDLE 1606 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 1607 [(0,1)] D [] [] [] [] [] [] none
MERGE 1608 [(0,1),(0,0)] D [] [1610,1611,1612,1613] [] [] [((0,0),(0,1))] [] none
DISCARD 1609 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1610 [(0,1),(0,0)] D [1608] [] [] [] [((0,0),(0,1))] [1610,1611,1612,1613] CONDITIONAL_S
Y_MEAS 1611 [(0,1)] HALF_D_PLUS_2 [1608] [] [] [] [] [1610,1611,1612,1613] CONDITIONAL_S
IDLE 1612 [(0,0)] HALF_D_PLUS_2 [1608] [] [] [] [] [1610,1611,1612,1613] CONDITIONAL_S
DISCARD 1613 [(0,1)] 0 [1608] [] [] [] [] [1610,1611,1612,1613] CONDITIONAL_S
IDLE 1614 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 1615 [(1,0)] D [] [] [] [] [] [] none
MERGE 1616 [(1,0),(0,0)] D [] [1618,1619,1620,1621] [] [] [((0,0),(1,0))] [] none
DISCARD 1617 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1618 [(1,0),(0,0)] D [1616] [] [] [] [((0,0),(1,0))] [1618,1619,1620,1621] CONDITIONAL_S
Y_MEAS 1619 [(1,0)] HALF_D_PLUS_2 [1616] [] [] [] [] [1618,1619,1620,1621] CONDITIONAL_S
IDLE 1620 [(0,0)] HALF_D_PLUS_2 [1616] [] [] [] [] [1618,1619,1620,1621] CONDITIONAL_S
DISCARD 1621 [(1,0)] 0 [1616] [] [] [] [] [1618,1619,1620,1621] CONDITIONAL_S
IDLE 1622 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 1623 [(0,1)] D [] [] [] [] [] [] none
MERGE 1624 [(0,1),(0,0)] D [] [1626,1627,1628,1629] [] [] [((0,0),(0,1))] [] none
DISCARD 1625 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1626 [(0,1),(0,0)] D [1624] [] [] [] [((0,0),(0,1))] [1626,1627,1628,1629] CONDITIONAL_S
Y_MEAS 1627 [(0,1)] HALF_D_PLUS_2 [1624] [] [] [] [] [1626,1627,1628,1629] CONDITIONAL_S
IDLE 1628 [(0,0)] HALF_D_PLUS_2 [1624] [] [] [] [] [1626,1627,1628,1629] CONDITIONAL_S
DISCARD 1629 [(0,1)] 0 [1624] [] [] [] [] [1626,1627,1628,1629] CONDITIONAL_S
IDLE 1630 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 1631 [(1,0)] D [] [] [] [] [] [] none
MERGE 1632 [(1,0),(0,0)] D [] [1634,1635,1636,1637] [] [] [((0,0),(1,0))] [] none
DISCARD 1633 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1634 [(1,0),(0,0)] D [1632] [] [] [] [((0,0),(1,0))] [1634,1635,1636,1637] CONDITIONAL_S
Y_MEAS 1635 [(1,0)] HALF_D_PLUS_2 [1632] [] [] [] [] [1634,1635,1636,1637] CONDITIONAL_S
IDLE 1636 [(0,0)] HALF_D_PLUS_2 [1632] [] [] [] [] [1634,1635,1636,1637] CONDITIONAL_S
DISCARD 1637 [(1,0)] 0 [1632] [] [] [] [] [1634,1635,1636,1637] CONDITIONAL_S
IDLE 1638 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 1639 [(0,1)] D [] [] [] [] [] [] none
MERGE 1640 [(0,1),(0,0)] D [] [1642,1643,1644,1645] [] [] [((0,0),(0,1))] [] none
DISCARD 1641 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1642 [(0,1),(0,0)] D [1640] [] [] [] [((0,0),(0,1))] [1642,1643,1644,1645] CONDITIONAL_S
Y_MEAS 1643 [(0,1)] HALF_D_PLUS_2 [1640] [] [] [] [] [1642,1643,1644,1645] CONDITIONAL_S
IDLE 1644 [(0,0)] HALF_D_PLUS_2 [1640] [] [] [] [] [1642,1643,1644,1645] CONDITIONAL_S
DISCARD 1645 [(0,1)] 0 [1640] [] [] [] [] [1642,1643,1644,1645] CONDITIONAL_S
IDLE 1646 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 1647 [(1,0)] D [] [] [] [] [] [] none
MERGE 1648 [(1,0),(0,0)] D [] [1650,1651,1652,1653] [] [] [((0,0),(1,0))] [] none
DISCARD 1649 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1650 [(1,0),(0,0)] D [1648] [] [] [] [((0,0),(1,0))] [1650,1651,1652,1653] CONDITIONAL_S
Y_MEAS 1651 [(1,0)] HALF_D_PLUS_2 [1648] [] [] [] [] [1650,1651,1652,1653] CONDITIONAL_S
IDLE 1652 [(0,0)] HALF_D_PLUS_2 [1648] [] [] [] [] [1650,1651,1652,1653] CONDITIONAL_S
DISCARD 1653 [(1,0)] 0 [1648] [] [] [] [] [1650,1651,1652,1653] CONDITIONAL_S
IDLE 1654 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 1655 [(0,1)] D [] [] [] [] [] [] none
MERGE 1656 [(0,1),(0,0)] D [] [1658,1659,1660,1661] [] [] [((0,0),(0,1))] [] none
DISCARD 1657 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1658 [(0,1),(0,0)] D [1656] [] [] [] [((0,0),(0,1))] [1658,1659,1660,1661] CONDITIONAL_S
Y_MEAS 1659 [(0,1)] HALF_D_PLUS_2 [1656] [] [] [] [] [1658,1659,1660,1661] CONDITIONAL_S
IDLE 1660 [(0,0)] HALF_D_PLUS_2 [1656] [] [] [] [] [1658,1659,1660,1661] CONDITIONAL_S
DISCARD 1661 [(0,1)] 0 [1656] [] [] [] [] [1658,1659,1660,1661] CONDITIONAL_S
IDLE 1662 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 1663 [(1,0)] D [] [] [] [] [] [] none
MERGE 1664 [(1,0),(0,0)] D [] [1666,1667,1668,1669] [] [] [((0,0),(1,0))] [] none
DISCARD 1665 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1666 [(1,0),(0,0)] D [1664] [] [] [] [((0,0),(1,0))] [1666,1667,1668,1669] CONDITIONAL_S
Y_MEAS 1667 [(1,0)] HALF_D_PLUS_2 [1664] [] [] [] [] [1666,1667,1668,1669] CONDITIONAL_S
IDLE 1668 [(0,0)] HALF_D_PLUS_2 [1664] [] [] [] [] [1666,1667,1668,1669] CONDITIONAL_S
DISCARD 1669 [(1,0)] 0 [1664] [] [] [] [] [1666,1667,1668,1669] CONDITIONAL_S
IDLE 1670 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 1671 [(0,1)] D [] [] [] [] [] [] none
MERGE 1672 [(0,1),(0,0)] D [] [1674,1675,1676,1677] [] [] [((0,0),(0,1))] [] none
DISCARD 1673 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1674 [(0,1),(0,0)] D [1672] [] [] [] [((0,0),(0,1))] [1674,1675,1676,1677] CONDITIONAL_S
Y_MEAS 1675 [(0,1)] HALF_D_PLUS_2 [1672] [] [] [] [] [1674,1675,1676,1677] CONDITIONAL_S
IDLE 1676 [(0,0)] HALF_D_PLUS_2 [1672] [] [] [] [] [1674,1675,1676,1677] CONDITIONAL_S
DISCARD 1677 [(0,1)] 0 [1672] [] [] [] [] [1674,1675,1676,1677] CONDITIONAL_S
IDLE 1678 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 1679 [(1,0)] D [] [] [] [] [] [] none
MERGE 1680 [(1,0),(0,0)] D [] [1682,1683,1684,1685] [] [] [((0,0),(1,0))] [] none
DISCARD 1681 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1682 [(1,0),(0,0)] D [1680] [] [] [] [((0,0),(1,0))] [1682,1683,1684,1685] CONDITIONAL_S
Y_MEAS 1683 [(1,0)] HALF_D_PLUS_2 [1680] [] [] [] [] [1682,1683,1684,1685] CONDITIONAL_S
IDLE 1684 [(0,0)] HALF_D_PLUS_2 [1680] [] [] [] [] [1682,1683,1684,1685] CONDITIONAL_S
DISCARD 1685 [(1,0)] 0 [1680] [] [] [] [] [1682,1683,1684,1685] CONDITIONAL_S
IDLE 1686 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 1687 [(0,1)] D [] [] [] [] [] [] none
MERGE 1688 [(0,1),(0,0)] D [] [1690,1691,1692,1693] [] [] [((0,0),(0,1))] [] none
DISCARD 1689 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1690 [(0,1),(0,0)] D [1688] [] [] [] [((0,0),(0,1))] [1690,1691,1692,1693] CONDITIONAL_S
Y_MEAS 1691 [(0,1)] HALF_D_PLUS_2 [1688] [] [] [] [] [1690,1691,1692,1693] CONDITIONAL_S
IDLE 1692 [(0,0)] HALF_D_PLUS_2 [1688] [] [] [] [] [1690,1691,1692,1693] CONDITIONAL_S
DISCARD 1693 [(0,1)] 0 [1688] [] [] [] [] [1690,1691,1692,1693] CONDITIONAL_S
IDLE 1694 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 1695 [(1,0)] D [] [] [] [] [] [] none
MERGE 1696 [(1,0),(0,0)] D [] [1698,1699,1700,1701] [] [] [((0,0),(1,0))] [] none
DISCARD 1697 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1698 [(1,0),(0,0)] D [1696] [] [] [] [((0,0),(1,0))] [1698,1699,1700,1701] CONDITIONAL_S
Y_MEAS 1699 [(1,0)] HALF_D_PLUS_2 [1696] [] [] [] [] [1698,1699,1700,1701] CONDITIONAL_S
IDLE 1700 [(0,0)] HALF_D_PLUS_2 [1696] [] [] [] [] [1698,1699,1700,1701] CONDITIONAL_S
DISCARD 1701 [(1,0)] 0 [1696] [] [] [] [] [1698,1699,1700,1701] CONDITIONAL_S
IDLE 1702 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 1703 [(0,1)] D [] [] [] [] [] [] none
MERGE 1704 [(0,1),(0,0)] D [] [1706,1707,1708,1709] [] [] [((0,0),(0,1))] [] none
DISCARD 1705 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1706 [(0,1),(0,0)] D [1704] [] [] [] [((0,0),(0,1))] [1706,1707,1708,1709] CONDITIONAL_S
Y_MEAS 1707 [(0,1)] HALF_D_PLUS_2 [1704] [] [] [] [] [1706,1707,1708,1709] CONDITIONAL_S
IDLE 1708 [(0,0)] HALF_D_PLUS_2 [1704] [] [] [] [] [1706,1707,1708,1709] CONDITIONAL_S
DISCARD 1709 [(0,1)] 0 [1704] [] [] [] [] [1706,1707,1708,1709] CONDITIONAL_S
IDLE 1710 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 1711 [(1,0)] D [] [] [] [] [] [] none
MERGE 1712 [(1,0),(0,0)] D [] [1714,1715,1716,1717] [] [] [((0,0),(1,0))] [] none
DISCARD 1713 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1714 [(1,0),(0,0)] D [1712] [] [] [] [((0,0),(1,0))] [1714,1715,1716,1717] CONDITIONAL_S
Y_MEAS 1715 [(1,0)] HALF_D_PLUS_2 [1712] [] [] [] [] [1714,1715,1716,1717] CONDITIONAL_S
IDLE 1716 [(0,0)] HALF_D_PLUS_2 [1712] [] [] [] [] [1714,1715,1716,1717] CONDITIONAL_S
DISCARD 1717 [(1,0)] 0 [1712] [] [] [] [] [1714,1715,1716,1717] CONDITIONAL_S
IDLE 1718 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 1719 [(0,1)] D [] [] [] [] [] [] none
MERGE 1720 [(0,1),(0,0)] D [] [1722,1723,1724,1725] [] [] [((0,0),(0,1))] [] none
DISCARD 1721 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1722 [(0,1),(0,0)] D [1720] [] [] [] [((0,0),(0,1))] [1722,1723,1724,1725] CONDITIONAL_S
Y_MEAS 1723 [(0,1)] HALF_D_PLUS_2 [1720] [] [] [] [] [1722,1723,1724,1725] CONDITIONAL_S
IDLE 1724 [(0,0)] HALF_D_PLUS_2 [1720] [] [] [] [] [1722,1723,1724,1725] CONDITIONAL_S
DISCARD 1725 [(0,1)] 0 [1720] [] [] [] [] [1722,1723,1724,1725] CONDITIONAL_S
IDLE 1726 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 1727 [(1,0)] D [] [] [] [] [] [] none
MERGE 1728 [(1,0),(0,0)] D [] [1730,1731,1732,1733] [] [] [((0,0),(1,0))] [] none
DISCARD 1729 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1730 [(1,0),(0,0)] D [1728] [] [] [] [((0,0),(1,0))] [1730,1731,1732,1733] CONDITIONAL_S
Y_MEAS 1731 [(1,0)] HALF_D_PLUS_2 [1728] [] [] [] [] [1730,1731,1732,1733] CONDITIONAL_S
IDLE 1732 [(0,0)] HALF_D_PLUS_2 [1728] [] [] [] [] [1730,1731,1732,1733] CONDITIONAL_S
DISCARD 1733 [(1,0)] 0 [1728] [] [] [] [] [1730,1731,1732,1733] CONDITIONAL_S
IDLE 1734 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 1735 [(0,1)] D [] [] [] [] [] [] none
MERGE 1736 [(0,1),(0,0)] D [] [1738,1739,1740,1741] [] [] [((0,0),(0,1))] [] none
DISCARD 1737 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1738 [(0,1),(0,0)] D [1736] [] [] [] [((0,0),(0,1))] [1738,1739,1740,1741] CONDITIONAL_S
Y_MEAS 1739 [(0,1)] HALF_D_PLUS_2 [1736] [] [] [] [] [1738,1739,1740,1741] CONDITIONAL_S
IDLE 1740 [(0,0)] HALF_D_PLUS_2 [1736] [] [] [] [] [1738,1739,1740,1741] CONDITIONAL_S
DISCARD 1741 [(0,1)] 0 [1736] [] [] [] [] [1738,1739,1740,1741] CONDITIONAL_S
IDLE 1742 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 1743 [(1,0)] D [] [] [] [] [] [] none
MERGE 1744 [(1,0),(0,0)] D [] [1746,1747,1748,1749] [] [] [((0,0),(1,0))] [] none
DISCARD 1745 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1746 [(1,0),(0,0)] D [1744] [] [] [] [((0,0),(1,0))] [1746,1747,1748,1749] CONDITIONAL_S
Y_MEAS 1747 [(1,0)] HALF_D_PLUS_2 [1744] [] [] [] [] [1746,1747,1748,1749] CONDITIONAL_S
IDLE 1748 [(0,0)] HALF_D_PLUS_2 [1744] [] [] [] [] [1746,1747,1748,1749] CONDITIONAL_S
DISCARD 1749 [(1,0)] 0 [1744] [] [] [] [] [1746,1747,1748,1749] CONDITIONAL_S
IDLE 1750 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 1751 [(0,1)] D [] [] [] [] [] [] none
MERGE 1752 [(0,1),(0,0)] D [] [1754,1755,1756,1757] [] [] [((0,0),(0,1))] [] none
DISCARD 1753 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1754 [(0,1),(0,0)] D [1752] [] [] [] [((0,0),(0,1))] [1754,1755,1756,1757] CONDITIONAL_S
Y_MEAS 1755 [(0,1)] HALF_D_PLUS_2 [1752] [] [] [] [] [1754,1755,1756,1757] CONDITIONAL_S
IDLE 1756 [(0,0)] HALF_D_PLUS_2 [1752] [] [] [] [] [1754,1755,1756,1757] CONDITIONAL_S
DISCARD 1757 [(0,1)] 0 [1752] [] [] [] [] [1754,1755,1756,1757] CONDITIONAL_S
IDLE 1758 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 1759 [(1,0)] D [] [] [] [] [] [] none
MERGE 1760 [(1,0),(0,0)] D [] [1762,1763,1764,1765] [] [] [((0,0),(1,0))] [] none
DISCARD 1761 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1762 [(1,0),(0,0)] D [1760] [] [] [] [((0,0),(1,0))] [1762,1763,1764,1765] CONDITIONAL_S
Y_MEAS 1763 [(1,0)] HALF_D_PLUS_2 [1760] [] [] [] [] [1762,1763,1764,1765] CONDITIONAL_S
IDLE 1764 [(0,0)] HALF_D_PLUS_2 [1760] [] [] [] [] [1762,1763,1764,1765] CONDITIONAL_S
DISCARD 1765 [(1,0)] 0 [1760] [] [] [] [] [1762,1763,1764,1765] CONDITIONAL_S
IDLE 1766 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 1767 [(0,1)] D [] [] [] [] [] [] none
MERGE 1768 [(0,1),(0,0)] D [] [1770,1771,1772,1773] [] [] [((0,0),(0,1))] [] none
DISCARD 1769 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1770 [(0,1),(0,0)] D [1768] [] [] [] [((0,0),(0,1))] [1770,1771,1772,1773] CONDITIONAL_S
Y_MEAS 1771 [(0,1)] HALF_D_PLUS_2 [1768] [] [] [] [] [1770,1771,1772,1773] CONDITIONAL_S
IDLE 1772 [(0,0)] HALF_D_PLUS_2 [1768] [] [] [] [] [1770,1771,1772,1773] CONDITIONAL_S
DISCARD 1773 [(0,1)] 0 [1768] [] [] [] [] [1770,1771,1772,1773] CONDITIONAL_S
IDLE 1774 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 1775 [(1,0)] D [] [] [] [] [] [] none
MERGE 1776 [(1,0),(0,0)] D [] [1778,1779,1780,1781] [] [] [((0,0),(1,0))] [] none
DISCARD 1777 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1778 [(1,0),(0,0)] D [1776] [] [] [] [((0,0),(1,0))] [1778,1779,1780,1781] CONDITIONAL_S
Y_MEAS 1779 [(1,0)] HALF_D_PLUS_2 [1776] [] [] [] [] [1778,1779,1780,1781] CONDITIONAL_S
IDLE 1780 [(0,0)] HALF_D_PLUS_2 [1776] [] [] [] [] [1778,1779,1780,1781] CONDITIONAL_S
DISCARD 1781 [(1,0)] 0 [1776] [] [] [] [] [1778,1779,1780,1781] CONDITIONAL_S
IDLE 1782 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 1783 [(0,1)] D [] [] [] [] [] [] none
MERGE 1784 [(0,1),(0,0)] D [] [1786,1787,1788,1789] [] [] [((0,0),(0,1))] [] none
DISCARD 1785 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1786 [(0,1),(0,0)] D [1784] [] [] [] [((0,0),(0,1))] [1786,1787,1788,1789] CONDITIONAL_S
Y_MEAS 1787 [(0,1)] HALF_D_PLUS_2 [1784] [] [] [] [] [1786,1787,1788,1789] CONDITIONAL_S
IDLE 1788 [(0,0)] HALF_D_PLUS_2 [1784] [] [] [] [] [1786,1787,1788,1789] CONDITIONAL_S
DISCARD 1789 [(0,1)] 0 [1784] [] [] [] [] [1786,1787,1788,1789] CONDITIONAL_S
IDLE 1790 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 1791 [(1,0)] D [] [] [] [] [] [] none
MERGE 1792 [(1,0),(0,0)] D [] [1794,1795,1796,1797] [] [] [((0,0),(1,0))] [] none
DISCARD 1793 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1794 [(1,0),(0,0)] D [1792] [] [] [] [((0,0),(1,0))] [1794,1795,1796,1797] CONDITIONAL_S
Y_MEAS 1795 [(1,0)] HALF_D_PLUS_2 [1792] [] [] [] [] [1794,1795,1796,1797] CONDITIONAL_S
IDLE 1796 [(0,0)] HALF_D_PLUS_2 [1792] [] [] [] [] [1794,1795,1796,1797] CONDITIONAL_S
DISCARD 1797 [(1,0)] 0 [1792] [] [] [] [] [1794,1795,1796,1797] CONDITIONAL_S
IDLE 1798 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 1799 [(0,1)] D [] [] [] [] [] [] none
MERGE 1800 [(0,1),(0,0)] D [] [1802,1803,1804,1805] [] [] [((0,0),(0,1))] [] none
DISCARD 1801 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1802 [(0,1),(0,0)] D [1800] [] [] [] [((0,0),(0,1))] [1802,1803,1804,1805] CONDITIONAL_S
Y_MEAS 1803 [(0,1)] HALF_D_PLUS_2 [1800] [] [] [] [] [1802,1803,1804,1805] CONDITIONAL_S
IDLE 1804 [(0,0)] HALF_D_PLUS_2 [1800] [] [] [] [] [1802,1803,1804,1805] CONDITIONAL_S
DISCARD 1805 [(0,1)] 0 [1800] [] [] [] [] [1802,1803,1804,1805] CONDITIONAL_S
IDLE 1806 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 1807 [(1,0)] D [] [] [] [] [] [] none
MERGE 1808 [(1,0),(0,0)] D [] [1810,1811,1812,1813] [] [] [((0,0),(1,0))] [] none
DISCARD 1809 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1810 [(1,0),(0,0)] D [1808] [] [] [] [((0,0),(1,0))] [1810,1811,1812,1813] CONDITIONAL_S
Y_MEAS 1811 [(1,0)] HALF_D_PLUS_2 [1808] [] [] [] [] [1810,1811,1812,1813] CONDITIONAL_S
IDLE 1812 [(0,0)] HALF_D_PLUS_2 [1808] [] [] [] [] [1810,1811,1812,1813] CONDITIONAL_S
DISCARD 1813 [(1,0)] 0 [1808] [] [] [] [] [1810,1811,1812,1813] CONDITIONAL_S
IDLE 1814 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 1815 [(0,1)] D [] [] [] [] [] [] none
MERGE 1816 [(0,1),(0,0)] D [] [1818,1819,1820,1821] [] [] [((0,0),(0,1))] [] none
DISCARD 1817 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1818 [(0,1),(0,0)] D [1816] [] [] [] [((0,0),(0,1))] [1818,1819,1820,1821] CONDITIONAL_S
Y_MEAS 1819 [(0,1)] HALF_D_PLUS_2 [1816] [] [] [] [] [1818,1819,1820,1821] CONDITIONAL_S
IDLE 1820 [(0,0)] HALF_D_PLUS_2 [1816] [] [] [] [] [1818,1819,1820,1821] CONDITIONAL_S
DISCARD 1821 [(0,1)] 0 [1816] [] [] [] [] [1818,1819,1820,1821] CONDITIONAL_S
IDLE 1822 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 1823 [(1,0)] D [] [] [] [] [] [] none
MERGE 1824 [(1,0),(0,0)] D [] [1826,1827,1828,1829] [] [] [((0,0),(1,0))] [] none
DISCARD 1825 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1826 [(1,0),(0,0)] D [1824] [] [] [] [((0,0),(1,0))] [1826,1827,1828,1829] CONDITIONAL_S
Y_MEAS 1827 [(1,0)] HALF_D_PLUS_2 [1824] [] [] [] [] [1826,1827,1828,1829] CONDITIONAL_S
IDLE 1828 [(0,0)] HALF_D_PLUS_2 [1824] [] [] [] [] [1826,1827,1828,1829] CONDITIONAL_S
DISCARD 1829 [(1,0)] 0 [1824] [] [] [] [] [1826,1827,1828,1829] CONDITIONAL_S
IDLE 1830 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 1831 [(0,1)] D [] [] [] [] [] [] none
MERGE 1832 [(0,1),(0,0)] D [] [1834,1835,1836,1837] [] [] [((0,0),(0,1))] [] none
DISCARD 1833 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1834 [(0,1),(0,0)] D [1832] [] [] [] [((0,0),(0,1))] [1834,1835,1836,1837] CONDITIONAL_S
Y_MEAS 1835 [(0,1)] HALF_D_PLUS_2 [1832] [] [] [] [] [1834,1835,1836,1837] CONDITIONAL_S
IDLE 1836 [(0,0)] HALF_D_PLUS_2 [1832] [] [] [] [] [1834,1835,1836,1837] CONDITIONAL_S
DISCARD 1837 [(0,1)] 0 [1832] [] [] [] [] [1834,1835,1836,1837] CONDITIONAL_S
IDLE 1838 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 1839 [(1,0)] D [] [] [] [] [] [] none
MERGE 1840 [(1,0),(0,0)] D [] [1842,1843,1844,1845] [] [] [((0,0),(1,0))] [] none
DISCARD 1841 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1842 [(1,0),(0,0)] D [1840] [] [] [] [((0,0),(1,0))] [1842,1843,1844,1845] CONDITIONAL_S
Y_MEAS 1843 [(1,0)] HALF_D_PLUS_2 [1840] [] [] [] [] [1842,1843,1844,1845] CONDITIONAL_S
IDLE 1844 [(0,0)] HALF_D_PLUS_2 [1840] [] [] [] [] [1842,1843,1844,1845] CONDITIONAL_S
DISCARD 1845 [(1,0)] 0 [1840] [] [] [] [] [1842,1843,1844,1845] CONDITIONAL_S
IDLE 1846 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 1847 [(0,1)] D [] [] [] [] [] [] none
MERGE 1848 [(0,1),(0,0)] D [] [1850,1851,1852,1853] [] [] [((0,0),(0,1))] [] none
DISCARD 1849 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1850 [(0,1),(0,0)] D [1848] [] [] [] [((0,0),(0,1))] [1850,1851,1852,1853] CONDITIONAL_S
Y_MEAS 1851 [(0,1)] HALF_D_PLUS_2 [1848] [] [] [] [] [1850,1851,1852,1853] CONDITIONAL_S
IDLE 1852 [(0,0)] HALF_D_PLUS_2 [1848] [] [] [] [] [1850,1851,1852,1853] CONDITIONAL_S
DISCARD 1853 [(0,1)] 0 [1848] [] [] [] [] [1850,1851,1852,1853] CONDITIONAL_S
IDLE 1854 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 1855 [(1,0)] D [] [] [] [] [] [] none
MERGE 1856 [(1,0),(0,0)] D [] [1858,1859,1860,1861] [] [] [((0,0),(1,0))] [] none
DISCARD 1857 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1858 [(1,0),(0,0)] D [1856] [] [] [] [((0,0),(1,0))] [1858,1859,1860,1861] CONDITIONAL_S
Y_MEAS 1859 [(1,0)] HALF_D_PLUS_2 [1856] [] [] [] [] [1858,1859,1860,1861] CONDITIONAL_S
IDLE 1860 [(0,0)] HALF_D_PLUS_2 [1856] [] [] [] [] [1858,1859,1860,1861] CONDITIONAL_S
DISCARD 1861 [(1,0)] 0 [1856] [] [] [] [] [1858,1859,1860,1861] CONDITIONAL_S
IDLE 1862 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 1863 [(0,1)] D [] [] [] [] [] [] none
MERGE 1864 [(0,1),(0,0)] D [] [1866,1867,1868,1869] [] [] [((0,0),(0,1))] [] none
DISCARD 1865 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1866 [(0,1),(0,0)] D [1864] [] [] [] [((0,0),(0,1))] [1866,1867,1868,1869] CONDITIONAL_S
Y_MEAS 1867 [(0,1)] HALF_D_PLUS_2 [1864] [] [] [] [] [1866,1867,1868,1869] CONDITIONAL_S
IDLE 1868 [(0,0)] HALF_D_PLUS_2 [1864] [] [] [] [] [1866,1867,1868,1869] CONDITIONAL_S
DISCARD 1869 [(0,1)] 0 [1864] [] [] [] [] [1866,1867,1868,1869] CONDITIONAL_S
IDLE 1870 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 1871 [(1,0)] D [] [] [] [] [] [] none
MERGE 1872 [(1,0),(0,0)] D [] [1874,1875,1876,1877] [] [] [((0,0),(1,0))] [] none
DISCARD 1873 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1874 [(1,0),(0,0)] D [1872] [] [] [] [((0,0),(1,0))] [1874,1875,1876,1877] CONDITIONAL_S
Y_MEAS 1875 [(1,0)] HALF_D_PLUS_2 [1872] [] [] [] [] [1874,1875,1876,1877] CONDITIONAL_S
IDLE 1876 [(0,0)] HALF_D_PLUS_2 [1872] [] [] [] [] [1874,1875,1876,1877] CONDITIONAL_S
DISCARD 1877 [(1,0)] 0 [1872] [] [] [] [] [1874,1875,1876,1877] CONDITIONAL_S
IDLE 1878 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 1879 [(0,1)] D [] [] [] [] [] [] none
MERGE 1880 [(0,1),(0,0)] D [] [1882,1883,1884,1885] [] [] [((0,0),(0,1))] [] none
DISCARD 1881 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1882 [(0,1),(0,0)] D [1880] [] [] [] [((0,0),(0,1))] [1882,1883,1884,1885] CONDITIONAL_S
Y_MEAS 1883 [(0,1)] HALF_D_PLUS_2 [1880] [] [] [] [] [1882,1883,1884,1885] CONDITIONAL_S
IDLE 1884 [(0,0)] HALF_D_PLUS_2 [1880] [] [] [] [] [1882,1883,1884,1885] CONDITIONAL_S
DISCARD 1885 [(0,1)] 0 [1880] [] [] [] [] [1882,1883,1884,1885] CONDITIONAL_S
IDLE 1886 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 1887 [(1,0)] D [] [] [] [] [] [] none
MERGE 1888 [(1,0),(0,0)] D [] [1890,1891,1892,1893] [] [] [((0,0),(1,0))] [] none
DISCARD 1889 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1890 [(1,0),(0,0)] D [1888] [] [] [] [((0,0),(1,0))] [1890,1891,1892,1893] CONDITIONAL_S
Y_MEAS 1891 [(1,0)] HALF_D_PLUS_2 [1888] [] [] [] [] [1890,1891,1892,1893] CONDITIONAL_S
IDLE 1892 [(0,0)] HALF_D_PLUS_2 [1888] [] [] [] [] [1890,1891,1892,1893] CONDITIONAL_S
DISCARD 1893 [(1,0)] 0 [1888] [] [] [] [] [1890,1891,1892,1893] CONDITIONAL_S
IDLE 1894 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 1895 [(0,1)] D [] [] [] [] [] [] none
MERGE 1896 [(0,1),(0,0)] D [] [1898,1899,1900,1901] [] [] [((0,0),(0,1))] [] none
DISCARD 1897 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1898 [(0,1),(0,0)] D [1896] [] [] [] [((0,0),(0,1))] [1898,1899,1900,1901] CONDITIONAL_S
Y_MEAS 1899 [(0,1)] HALF_D_PLUS_2 [1896] [] [] [] [] [1898,1899,1900,1901] CONDITIONAL_S
IDLE 1900 [(0,0)] HALF_D_PLUS_2 [1896] [] [] [] [] [1898,1899,1900,1901] CONDITIONAL_S
DISCARD 1901 [(0,1)] 0 [1896] [] [] [] [] [1898,1899,1900,1901] CONDITIONAL_S
IDLE 1902 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 1903 [(1,0)] D [] [] [] [] [] [] none
MERGE 1904 [(1,0),(0,0)] D [] [1906,1907,1908,1909] [] [] [((0,0),(1,0))] [] none
DISCARD 1905 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1906 [(1,0),(0,0)] D [1904] [] [] [] [((0,0),(1,0))] [1906,1907,1908,1909] CONDITIONAL_S
Y_MEAS 1907 [(1,0)] HALF_D_PLUS_2 [1904] [] [] [] [] [1906,1907,1908,1909] CONDITIONAL_S
IDLE 1908 [(0,0)] HALF_D_PLUS_2 [1904] [] [] [] [] [1906,1907,1908,1909] CONDITIONAL_S
DISCARD 1909 [(1,0)] 0 [1904] [] [] [] [] [1906,1907,1908,1909] CONDITIONAL_S
IDLE 1910 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 1911 [(0,1)] D [] [] [] [] [] [] none
MERGE 1912 [(0,1),(0,0)] D [] [1914,1915,1916,1917] [] [] [((0,0),(0,1))] [] none
DISCARD 1913 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1914 [(0,1),(0,0)] D [1912] [] [] [] [((0,0),(0,1))] [1914,1915,1916,1917] CONDITIONAL_S
Y_MEAS 1915 [(0,1)] HALF_D_PLUS_2 [1912] [] [] [] [] [1914,1915,1916,1917] CONDITIONAL_S
IDLE 1916 [(0,0)] HALF_D_PLUS_2 [1912] [] [] [] [] [1914,1915,1916,1917] CONDITIONAL_S
DISCARD 1917 [(0,1)] 0 [1912] [] [] [] [] [1914,1915,1916,1917] CONDITIONAL_S
IDLE 1918 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 1919 [(1,0)] D [] [] [] [] [] [] none
MERGE 1920 [(1,0),(0,0)] D [] [1922,1923,1924,1925] [] [] [((0,0),(1,0))] [] none
DISCARD 1921 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1922 [(1,0),(0,0)] D [1920] [] [] [] [((0,0),(1,0))] [1922,1923,1924,1925] CONDITIONAL_S
Y_MEAS 1923 [(1,0)] HALF_D_PLUS_2 [1920] [] [] [] [] [1922,1923,1924,1925] CONDITIONAL_S
IDLE 1924 [(0,0)] HALF_D_PLUS_2 [1920] [] [] [] [] [1922,1923,1924,1925] CONDITIONAL_S
DISCARD 1925 [(1,0)] 0 [1920] [] [] [] [] [1922,1923,1924,1925] CONDITIONAL_S
IDLE 1926 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 1927 [(0,1)] D [] [] [] [] [] [] none
MERGE 1928 [(0,1),(0,0)] D [] [1930,1931,1932,1933] [] [] [((0,0),(0,1))] [] none
DISCARD 1929 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1930 [(0,1),(0,0)] D [1928] [] [] [] [((0,0),(0,1))] [1930,1931,1932,1933] CONDITIONAL_S
Y_MEAS 1931 [(0,1)] HALF_D_PLUS_2 [1928] [] [] [] [] [1930,1931,1932,1933] CONDITIONAL_S
IDLE 1932 [(0,0)] HALF_D_PLUS_2 [1928] [] [] [] [] [1930,1931,1932,1933] CONDITIONAL_S
DISCARD 1933 [(0,1)] 0 [1928] [] [] [] [] [1930,1931,1932,1933] CONDITIONAL_S
IDLE 1934 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 1935 [(1,0)] D [] [] [] [] [] [] none
MERGE 1936 [(1,0),(0,0)] D [] [1938,1939,1940,1941] [] [] [((0,0),(1,0))] [] none
DISCARD 1937 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1938 [(1,0),(0,0)] D [1936] [] [] [] [((0,0),(1,0))] [1938,1939,1940,1941] CONDITIONAL_S
Y_MEAS 1939 [(1,0)] HALF_D_PLUS_2 [1936] [] [] [] [] [1938,1939,1940,1941] CONDITIONAL_S
IDLE 1940 [(0,0)] HALF_D_PLUS_2 [1936] [] [] [] [] [1938,1939,1940,1941] CONDITIONAL_S
DISCARD 1941 [(1,0)] 0 [1936] [] [] [] [] [1938,1939,1940,1941] CONDITIONAL_S
IDLE 1942 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 1943 [(0,1)] D [] [] [] [] [] [] none
MERGE 1944 [(0,1),(0,0)] D [] [1946,1947,1948,1949] [] [] [((0,0),(0,1))] [] none
DISCARD 1945 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1946 [(0,1),(0,0)] D [1944] [] [] [] [((0,0),(0,1))] [1946,1947,1948,1949] CONDITIONAL_S
Y_MEAS 1947 [(0,1)] HALF_D_PLUS_2 [1944] [] [] [] [] [1946,1947,1948,1949] CONDITIONAL_S
IDLE 1948 [(0,0)] HALF_D_PLUS_2 [1944] [] [] [] [] [1946,1947,1948,1949] CONDITIONAL_S
DISCARD 1949 [(0,1)] 0 [1944] [] [] [] [] [1946,1947,1948,1949] CONDITIONAL_S
IDLE 1950 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 1951 [(1,0)] D [] [] [] [] [] [] none
MERGE 1952 [(1,0),(0,0)] D [] [1954,1955,1956,1957] [] [] [((0,0),(1,0))] [] none
DISCARD 1953 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1954 [(1,0),(0,0)] D [1952] [] [] [] [((0,0),(1,0))] [1954,1955,1956,1957] CONDITIONAL_S
Y_MEAS 1955 [(1,0)] HALF_D_PLUS_2 [1952] [] [] [] [] [1954,1955,1956,1957] CONDITIONAL_S
IDLE 1956 [(0,0)] HALF_D_PLUS_2 [1952] [] [] [] [] [1954,1955,1956,1957] CONDITIONAL_S
DISCARD 1957 [(1,0)] 0 [1952] [] [] [] [] [1954,1955,1956,1957] CONDITIONAL_S
IDLE 1958 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 1959 [(0,1)] D [] [] [] [] [] [] none
MERGE 1960 [(0,1),(0,0)] D [] [1962,1963,1964,1965] [] [] [((0,0),(0,1))] [] none
DISCARD 1961 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1962 [(0,1),(0,0)] D [1960] [] [] [] [((0,0),(0,1))] [1962,1963,1964,1965] CONDITIONAL_S
Y_MEAS 1963 [(0,1)] HALF_D_PLUS_2 [1960] [] [] [] [] [1962,1963,1964,1965] CONDITIONAL_S
IDLE 1964 [(0,0)] HALF_D_PLUS_2 [1960] [] [] [] [] [1962,1963,1964,1965] CONDITIONAL_S
DISCARD 1965 [(0,1)] 0 [1960] [] [] [] [] [1962,1963,1964,1965] CONDITIONAL_S
IDLE 1966 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 1967 [(1,0)] D [] [] [] [] [] [] none
MERGE 1968 [(1,0),(0,0)] D [] [1970,1971,1972,1973] [] [] [((0,0),(1,0))] [] none
DISCARD 1969 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1970 [(1,0),(0,0)] D [1968] [] [] [] [((0,0),(1,0))] [1970,1971,1972,1973] CONDITIONAL_S
Y_MEAS 1971 [(1,0)] HALF_D_PLUS_2 [1968] [] [] [] [] [1970,1971,1972,1973] CONDITIONAL_S
IDLE 1972 [(0,0)] HALF_D_PLUS_2 [1968] [] [] [] [] [1970,1971,1972,1973] CONDITIONAL_S
DISCARD 1973 [(1,0)] 0 [1968] [] [] [] [] [1970,1971,1972,1973] CONDITIONAL_S
IDLE 1974 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 1975 [(0,1)] D [] [] [] [] [] [] none
MERGE 1976 [(0,1),(0,0)] D [] [1978,1979,1980,1981] [] [] [((0,0),(0,1))] [] none
DISCARD 1977 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1978 [(0,1),(0,0)] D [1976] [] [] [] [((0,0),(0,1))] [1978,1979,1980,1981] CONDITIONAL_S
Y_MEAS 1979 [(0,1)] HALF_D_PLUS_2 [1976] [] [] [] [] [1978,1979,1980,1981] CONDITIONAL_S
IDLE 1980 [(0,0)] HALF_D_PLUS_2 [1976] [] [] [] [] [1978,1979,1980,1981] CONDITIONAL_S
DISCARD 1981 [(0,1)] 0 [1976] [] [] [] [] [1978,1979,1980,1981] CONDITIONAL_S
IDLE 1982 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 1983 [(1,0)] D [] [] [] [] [] [] none
MERGE 1984 [(1,0),(0,0)] D [] [1986,1987,1988,1989] [] [] [((0,0),(1,0))] [] none
DISCARD 1985 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1986 [(1,0),(0,0)] D [1984] [] [] [] [((0,0),(1,0))] [1986,1987,1988,1989] CONDITIONAL_S
Y_MEAS 1987 [(1,0)] HALF_D_PLUS_2 [1984] [] [] [] [] [1986,1987,1988,1989] CONDITIONAL_S
IDLE 1988 [(0,0)] HALF_D_PLUS_2 [1984] [] [] [] [] [1986,1987,1988,1989] CONDITIONAL_S
DISCARD 1989 [(1,0)] 0 [1984] [] [] [] [] [1986,1987,1988,1989] CONDITIONAL_S
IDLE 1990 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 1991 [(0,1)] D [] [] [] [] [] [] none
MERGE 1992 [(0,1),(0,0)] D [] [1994,1995,1996,1997] [] [] [((0,0),(0,1))] [] none
DISCARD 1993 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1994 [(0,1),(0,0)] D [1992] [] [] [] [((0,0),(0,1))] [1994,1995,1996,1997] CONDITIONAL_S
Y_MEAS 1995 [(0,1)] HALF_D_PLUS_2 [1992] [] [] [] [] [1994,1995,1996,1997] CONDITIONAL_S
IDLE 1996 [(0,0)] HALF_D_PLUS_2 [1992] [] [] [] [] [1994,1995,1996,1997] CONDITIONAL_S
DISCARD 1997 [(0,1)] 0 [1992] [] [] [] [] [1994,1995,1996,1997] CONDITIONAL_S
IDLE 1998 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 1999 [(1,0)] D [] [] [] [] [] [] none
MERGE 2000 [(1,0),(0,0)] D [] [2002,2003,2004,2005] [] [] [((0,0),(1,0))] [] none
DISCARD 2001 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2002 [(1,0),(0,0)] D [2000] [] [] [] [((0,0),(1,0))] [2002,2003,2004,2005] CONDITIONAL_S
Y_MEAS 2003 [(1,0)] HALF_D_PLUS_2 [2000] [] [] [] [] [2002,2003,2004,2005] CONDITIONAL_S
IDLE 2004 [(0,0)] HALF_D_PLUS_2 [2000] [] [] [] [] [2002,2003,2004,2005] CONDITIONAL_S
DISCARD 2005 [(1,0)] 0 [2000] [] [] [] [] [2002,2003,2004,2005] CONDITIONAL_S
IDLE 2006 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 2007 [(0,1)] D [] [] [] [] [] [] none
MERGE 2008 [(0,1),(0,0)] D [] [2010,2011,2012,2013] [] [] [((0,0),(0,1))] [] none
DISCARD 2009 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2010 [(0,1),(0,0)] D [2008] [] [] [] [((0,0),(0,1))] [2010,2011,2012,2013] CONDITIONAL_S
Y_MEAS 2011 [(0,1)] HALF_D_PLUS_2 [2008] [] [] [] [] [2010,2011,2012,2013] CONDITIONAL_S
IDLE 2012 [(0,0)] HALF_D_PLUS_2 [2008] [] [] [] [] [2010,2011,2012,2013] CONDITIONAL_S
DISCARD 2013 [(0,1)] 0 [2008] [] [] [] [] [2010,2011,2012,2013] CONDITIONAL_S
IDLE 2014 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 2015 [(1,0)] D [] [] [] [] [] [] none
MERGE 2016 [(1,0),(0,0)] D [] [2018,2019,2020,2021] [] [] [((0,0),(1,0))] [] none
DISCARD 2017 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2018 [(1,0),(0,0)] D [2016] [] [] [] [((0,0),(1,0))] [2018,2019,2020,2021] CONDITIONAL_S
Y_MEAS 2019 [(1,0)] HALF_D_PLUS_2 [2016] [] [] [] [] [2018,2019,2020,2021] CONDITIONAL_S
IDLE 2020 [(0,0)] HALF_D_PLUS_2 [2016] [] [] [] [] [2018,2019,2020,2021] CONDITIONAL_S
DISCARD 2021 [(1,0)] 0 [2016] [] [] [] [] [2018,2019,2020,2021] CONDITIONAL_S
IDLE 2022 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 2023 [(0,1)] D [] [] [] [] [] [] none
MERGE 2024 [(0,1),(0,0)] D [] [2026,2027,2028,2029] [] [] [((0,0),(0,1))] [] none
DISCARD 2025 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2026 [(0,1),(0,0)] D [2024] [] [] [] [((0,0),(0,1))] [2026,2027,2028,2029] CONDITIONAL_S
Y_MEAS 2027 [(0,1)] HALF_D_PLUS_2 [2024] [] [] [] [] [2026,2027,2028,2029] CONDITIONAL_S
IDLE 2028 [(0,0)] HALF_D_PLUS_2 [2024] [] [] [] [] [2026,2027,2028,2029] CONDITIONAL_S
DISCARD 2029 [(0,1)] 0 [2024] [] [] [] [] [2026,2027,2028,2029] CONDITIONAL_S
IDLE 2030 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 2031 [(1,0)] D [] [] [] [] [] [] none
MERGE 2032 [(1,0),(0,0)] D [] [2034,2035,2036,2037] [] [] [((0,0),(1,0))] [] none
DISCARD 2033 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2034 [(1,0),(0,0)] D [2032] [] [] [] [((0,0),(1,0))] [2034,2035,2036,2037] CONDITIONAL_S
Y_MEAS 2035 [(1,0)] HALF_D_PLUS_2 [2032] [] [] [] [] [2034,2035,2036,2037] CONDITIONAL_S
IDLE 2036 [(0,0)] HALF_D_PLUS_2 [2032] [] [] [] [] [2034,2035,2036,2037] CONDITIONAL_S
DISCARD 2037 [(1,0)] 0 [2032] [] [] [] [] [2034,2035,2036,2037] CONDITIONAL_S
IDLE 2038 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 2039 [(0,1)] D [] [] [] [] [] [] none
MERGE 2040 [(0,1),(0,0)] D [] [2042,2043,2044,2045] [] [] [((0,0),(0,1))] [] none
DISCARD 2041 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2042 [(0,1),(0,0)] D [2040] [] [] [] [((0,0),(0,1))] [2042,2043,2044,2045] CONDITIONAL_S
Y_MEAS 2043 [(0,1)] HALF_D_PLUS_2 [2040] [] [] [] [] [2042,2043,2044,2045] CONDITIONAL_S
IDLE 2044 [(0,0)] HALF_D_PLUS_2 [2040] [] [] [] [] [2042,2043,2044,2045] CONDITIONAL_S
DISCARD 2045 [(0,1)] 0 [2040] [] [] [] [] [2042,2043,2044,2045] CONDITIONAL_S
IDLE 2046 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 2047 [(1,0)] D [] [] [] [] [] [] none
MERGE 2048 [(1,0),(0,0)] D [] [2050,2051,2052,2053] [] [] [((0,0),(1,0))] [] none
DISCARD 2049 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2050 [(1,0),(0,0)] D [2048] [] [] [] [((0,0),(1,0))] [2050,2051,2052,2053] CONDITIONAL_S
Y_MEAS 2051 [(1,0)] HALF_D_PLUS_2 [2048] [] [] [] [] [2050,2051,2052,2053] CONDITIONAL_S
IDLE 2052 [(0,0)] HALF_D_PLUS_2 [2048] [] [] [] [] [2050,2051,2052,2053] CONDITIONAL_S
DISCARD 2053 [(1,0)] 0 [2048] [] [] [] [] [2050,2051,2052,2053] CONDITIONAL_S
IDLE 2054 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 2055 [(0,1)] D [] [] [] [] [] [] none
MERGE 2056 [(0,1),(0,0)] D [] [2058,2059,2060,2061] [] [] [((0,0),(0,1))] [] none
DISCARD 2057 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2058 [(0,1),(0,0)] D [2056] [] [] [] [((0,0),(0,1))] [2058,2059,2060,2061] CONDITIONAL_S
Y_MEAS 2059 [(0,1)] HALF_D_PLUS_2 [2056] [] [] [] [] [2058,2059,2060,2061] CONDITIONAL_S
IDLE 2060 [(0,0)] HALF_D_PLUS_2 [2056] [] [] [] [] [2058,2059,2060,2061] CONDITIONAL_S
DISCARD 2061 [(0,1)] 0 [2056] [] [] [] [] [2058,2059,2060,2061] CONDITIONAL_S
IDLE 2062 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 2063 [(1,0)] D [] [] [] [] [] [] none
MERGE 2064 [(1,0),(0,0)] D [] [2066,2067,2068,2069] [] [] [((0,0),(1,0))] [] none
DISCARD 2065 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2066 [(1,0),(0,0)] D [2064] [] [] [] [((0,0),(1,0))] [2066,2067,2068,2069] CONDITIONAL_S
Y_MEAS 2067 [(1,0)] HALF_D_PLUS_2 [2064] [] [] [] [] [2066,2067,2068,2069] CONDITIONAL_S
IDLE 2068 [(0,0)] HALF_D_PLUS_2 [2064] [] [] [] [] [2066,2067,2068,2069] CONDITIONAL_S
DISCARD 2069 [(1,0)] 0 [2064] [] [] [] [] [2066,2067,2068,2069] CONDITIONAL_S
IDLE 2070 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 2071 [(0,1)] D [] [] [] [] [] [] none
MERGE 2072 [(0,1),(0,0)] D [] [2074,2075,2076,2077] [] [] [((0,0),(0,1))] [] none
DISCARD 2073 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2074 [(0,1),(0,0)] D [2072] [] [] [] [((0,0),(0,1))] [2074,2075,2076,2077] CONDITIONAL_S
Y_MEAS 2075 [(0,1)] HALF_D_PLUS_2 [2072] [] [] [] [] [2074,2075,2076,2077] CONDITIONAL_S
IDLE 2076 [(0,0)] HALF_D_PLUS_2 [2072] [] [] [] [] [2074,2075,2076,2077] CONDITIONAL_S
DISCARD 2077 [(0,1)] 0 [2072] [] [] [] [] [2074,2075,2076,2077] CONDITIONAL_S
IDLE 2078 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 2079 [(1,0)] D [] [] [] [] [] [] none
MERGE 2080 [(1,0),(0,0)] D [] [2082,2083,2084,2085] [] [] [((0,0),(1,0))] [] none
DISCARD 2081 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2082 [(1,0),(0,0)] D [2080] [] [] [] [((0,0),(1,0))] [2082,2083,2084,2085] CONDITIONAL_S
Y_MEAS 2083 [(1,0)] HALF_D_PLUS_2 [2080] [] [] [] [] [2082,2083,2084,2085] CONDITIONAL_S
IDLE 2084 [(0,0)] HALF_D_PLUS_2 [2080] [] [] [] [] [2082,2083,2084,2085] CONDITIONAL_S
DISCARD 2085 [(1,0)] 0 [2080] [] [] [] [] [2082,2083,2084,2085] CONDITIONAL_S
IDLE 2086 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 2087 [(0,1)] D [] [] [] [] [] [] none
MERGE 2088 [(0,1),(0,0)] D [] [2090,2091,2092,2093] [] [] [((0,0),(0,1))] [] none
DISCARD 2089 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2090 [(0,1),(0,0)] D [2088] [] [] [] [((0,0),(0,1))] [2090,2091,2092,2093] CONDITIONAL_S
Y_MEAS 2091 [(0,1)] HALF_D_PLUS_2 [2088] [] [] [] [] [2090,2091,2092,2093] CONDITIONAL_S
IDLE 2092 [(0,0)] HALF_D_PLUS_2 [2088] [] [] [] [] [2090,2091,2092,2093] CONDITIONAL_S
DISCARD 2093 [(0,1)] 0 [2088] [] [] [] [] [2090,2091,2092,2093] CONDITIONAL_S
IDLE 2094 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 2095 [(1,0)] D [] [] [] [] [] [] none
MERGE 2096 [(1,0),(0,0)] D [] [2098,2099,2100,2101] [] [] [((0,0),(1,0))] [] none
DISCARD 2097 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2098 [(1,0),(0,0)] D [2096] [] [] [] [((0,0),(1,0))] [2098,2099,2100,2101] CONDITIONAL_S
Y_MEAS 2099 [(1,0)] HALF_D_PLUS_2 [2096] [] [] [] [] [2098,2099,2100,2101] CONDITIONAL_S
IDLE 2100 [(0,0)] HALF_D_PLUS_2 [2096] [] [] [] [] [2098,2099,2100,2101] CONDITIONAL_S
DISCARD 2101 [(1,0)] 0 [2096] [] [] [] [] [2098,2099,2100,2101] CONDITIONAL_S
IDLE 2102 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 2103 [(0,1)] D [] [] [] [] [] [] none
MERGE 2104 [(0,1),(0,0)] D [] [2106,2107,2108,2109] [] [] [((0,0),(0,1))] [] none
DISCARD 2105 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2106 [(0,1),(0,0)] D [2104] [] [] [] [((0,0),(0,1))] [2106,2107,2108,2109] CONDITIONAL_S
Y_MEAS 2107 [(0,1)] HALF_D_PLUS_2 [2104] [] [] [] [] [2106,2107,2108,2109] CONDITIONAL_S
IDLE 2108 [(0,0)] HALF_D_PLUS_2 [2104] [] [] [] [] [2106,2107,2108,2109] CONDITIONAL_S
DISCARD 2109 [(0,1)] 0 [2104] [] [] [] [] [2106,2107,2108,2109] CONDITIONAL_S
IDLE 2110 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 2111 [(1,0)] D [] [] [] [] [] [] none
MERGE 2112 [(1,0),(0,0)] D [] [2114,2115,2116,2117] [] [] [((0,0),(1,0))] [] none
DISCARD 2113 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2114 [(1,0),(0,0)] D [2112] [] [] [] [((0,0),(1,0))] [2114,2115,2116,2117] CONDITIONAL_S
Y_MEAS 2115 [(1,0)] HALF_D_PLUS_2 [2112] [] [] [] [] [2114,2115,2116,2117] CONDITIONAL_S
IDLE 2116 [(0,0)] HALF_D_PLUS_2 [2112] [] [] [] [] [2114,2115,2116,2117] CONDITIONAL_S
DISCARD 2117 [(1,0)] 0 [2112] [] [] [] [] [2114,2115,2116,2117] CONDITIONAL_S
IDLE 2118 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 2119 [(0,1)] D [] [] [] [] [] [] none
MERGE 2120 [(0,1),(0,0)] D [] [2122,2123,2124,2125] [] [] [((0,0),(0,1))] [] none
DISCARD 2121 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2122 [(0,1),(0,0)] D [2120] [] [] [] [((0,0),(0,1))] [2122,2123,2124,2125] CONDITIONAL_S
Y_MEAS 2123 [(0,1)] HALF_D_PLUS_2 [2120] [] [] [] [] [2122,2123,2124,2125] CONDITIONAL_S
IDLE 2124 [(0,0)] HALF_D_PLUS_2 [2120] [] [] [] [] [2122,2123,2124,2125] CONDITIONAL_S
DISCARD 2125 [(0,1)] 0 [2120] [] [] [] [] [2122,2123,2124,2125] CONDITIONAL_S
IDLE 2126 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 2127 [(1,0)] D [] [] [] [] [] [] none
MERGE 2128 [(1,0),(0,0)] D [] [2130,2131,2132,2133] [] [] [((0,0),(1,0))] [] none
DISCARD 2129 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2130 [(1,0),(0,0)] D [2128] [] [] [] [((0,0),(1,0))] [2130,2131,2132,2133] CONDITIONAL_S
Y_MEAS 2131 [(1,0)] HALF_D_PLUS_2 [2128] [] [] [] [] [2130,2131,2132,2133] CONDITIONAL_S
IDLE 2132 [(0,0)] HALF_D_PLUS_2 [2128] [] [] [] [] [2130,2131,2132,2133] CONDITIONAL_S
DISCARD 2133 [(1,0)] 0 [2128] [] [] [] [] [2130,2131,2132,2133] CONDITIONAL_S
IDLE 2134 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 2135 [(0,1)] D [] [] [] [] [] [] none
MERGE 2136 [(0,1),(0,0)] D [] [2138,2139,2140,2141] [] [] [((0,0),(0,1))] [] none
DISCARD 2137 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2138 [(0,1),(0,0)] D [2136] [] [] [] [((0,0),(0,1))] [2138,2139,2140,2141] CONDITIONAL_S
Y_MEAS 2139 [(0,1)] HALF_D_PLUS_2 [2136] [] [] [] [] [2138,2139,2140,2141] CONDITIONAL_S
IDLE 2140 [(0,0)] HALF_D_PLUS_2 [2136] [] [] [] [] [2138,2139,2140,2141] CONDITIONAL_S
DISCARD 2141 [(0,1)] 0 [2136] [] [] [] [] [2138,2139,2140,2141] CONDITIONAL_S
IDLE 2142 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 2143 [(1,0)] D [] [] [] [] [] [] none
MERGE 2144 [(1,0),(0,0)] D [] [2146,2147,2148,2149] [] [] [((0,0),(1,0))] [] none
DISCARD 2145 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2146 [(1,0),(0,0)] D [2144] [] [] [] [((0,0),(1,0))] [2146,2147,2148,2149] CONDITIONAL_S
Y_MEAS 2147 [(1,0)] HALF_D_PLUS_2 [2144] [] [] [] [] [2146,2147,2148,2149] CONDITIONAL_S
IDLE 2148 [(0,0)] HALF_D_PLUS_2 [2144] [] [] [] [] [2146,2147,2148,2149] CONDITIONAL_S
DISCARD 2149 [(1,0)] 0 [2144] [] [] [] [] [2146,2147,2148,2149] CONDITIONAL_S
IDLE 2150 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 2151 [(0,1)] D [] [] [] [] [] [] none
MERGE 2152 [(0,1),(0,0)] D [] [2154,2155,2156,2157] [] [] [((0,0),(0,1))] [] none
DISCARD 2153 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2154 [(0,1),(0,0)] D [2152] [] [] [] [((0,0),(0,1))] [2154,2155,2156,2157] CONDITIONAL_S
Y_MEAS 2155 [(0,1)] HALF_D_PLUS_2 [2152] [] [] [] [] [2154,2155,2156,2157] CONDITIONAL_S
IDLE 2156 [(0,0)] HALF_D_PLUS_2 [2152] [] [] [] [] [2154,2155,2156,2157] CONDITIONAL_S
DISCARD 2157 [(0,1)] 0 [2152] [] [] [] [] [2154,2155,2156,2157] CONDITIONAL_S
IDLE 2158 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 2159 [(1,0)] D [] [] [] [] [] [] none
MERGE 2160 [(1,0),(0,0)] D [] [2162,2163,2164,2165] [] [] [((0,0),(1,0))] [] none
DISCARD 2161 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2162 [(1,0),(0,0)] D [2160] [] [] [] [((0,0),(1,0))] [2162,2163,2164,2165] CONDITIONAL_S
Y_MEAS 2163 [(1,0)] HALF_D_PLUS_2 [2160] [] [] [] [] [2162,2163,2164,2165] CONDITIONAL_S
IDLE 2164 [(0,0)] HALF_D_PLUS_2 [2160] [] [] [] [] [2162,2163,2164,2165] CONDITIONAL_S
DISCARD 2165 [(1,0)] 0 [2160] [] [] [] [] [2162,2163,2164,2165] CONDITIONAL_S
IDLE 2166 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 2167 [(0,1)] D [] [] [] [] [] [] none
MERGE 2168 [(0,1),(0,0)] D [] [2170,2171,2172,2173] [] [] [((0,0),(0,1))] [] none
DISCARD 2169 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2170 [(0,1),(0,0)] D [2168] [] [] [] [((0,0),(0,1))] [2170,2171,2172,2173] CONDITIONAL_S
Y_MEAS 2171 [(0,1)] HALF_D_PLUS_2 [2168] [] [] [] [] [2170,2171,2172,2173] CONDITIONAL_S
IDLE 2172 [(0,0)] HALF_D_PLUS_2 [2168] [] [] [] [] [2170,2171,2172,2173] CONDITIONAL_S
DISCARD 2173 [(0,1)] 0 [2168] [] [] [] [] [2170,2171,2172,2173] CONDITIONAL_S
IDLE 2174 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 2175 [(1,0)] D [] [] [] [] [] [] none
MERGE 2176 [(1,0),(0,0)] D [] [2178,2179,2180,2181] [] [] [((0,0),(1,0))] [] none
DISCARD 2177 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2178 [(1,0),(0,0)] D [2176] [] [] [] [((0,0),(1,0))] [2178,2179,2180,2181] CONDITIONAL_S
Y_MEAS 2179 [(1,0)] HALF_D_PLUS_2 [2176] [] [] [] [] [2178,2179,2180,2181] CONDITIONAL_S
IDLE 2180 [(0,0)] HALF_D_PLUS_2 [2176] [] [] [] [] [2178,2179,2180,2181] CONDITIONAL_S
DISCARD 2181 [(1,0)] 0 [2176] [] [] [] [] [2178,2179,2180,2181] CONDITIONAL_S
IDLE 2182 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 2183 [(0,1)] D [] [] [] [] [] [] none
MERGE 2184 [(0,1),(0,0)] D [] [2186,2187,2188,2189] [] [] [((0,0),(0,1))] [] none
DISCARD 2185 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2186 [(0,1),(0,0)] D [2184] [] [] [] [((0,0),(0,1))] [2186,2187,2188,2189] CONDITIONAL_S
Y_MEAS 2187 [(0,1)] HALF_D_PLUS_2 [2184] [] [] [] [] [2186,2187,2188,2189] CONDITIONAL_S
IDLE 2188 [(0,0)] HALF_D_PLUS_2 [2184] [] [] [] [] [2186,2187,2188,2189] CONDITIONAL_S
DISCARD 2189 [(0,1)] 0 [2184] [] [] [] [] [2186,2187,2188,2189] CONDITIONAL_S
IDLE 2190 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 2191 [(1,0)] D [] [] [] [] [] [] none
MERGE 2192 [(1,0),(0,0)] D [] [2194,2195,2196,2197] [] [] [((0,0),(1,0))] [] none
DISCARD 2193 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2194 [(1,0),(0,0)] D [2192] [] [] [] [((0,0),(1,0))] [2194,2195,2196,2197] CONDITIONAL_S
Y_MEAS 2195 [(1,0)] HALF_D_PLUS_2 [2192] [] [] [] [] [2194,2195,2196,2197] CONDITIONAL_S
IDLE 2196 [(0,0)] HALF_D_PLUS_2 [2192] [] [] [] [] [2194,2195,2196,2197] CONDITIONAL_S
DISCARD 2197 [(1,0)] 0 [2192] [] [] [] [] [2194,2195,2196,2197] CONDITIONAL_S
IDLE 2198 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 2199 [(0,1)] D [] [] [] [] [] [] none
MERGE 2200 [(0,1),(0,0)] D [] [2202,2203,2204,2205] [] [] [((0,0),(0,1))] [] none
DISCARD 2201 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2202 [(0,1),(0,0)] D [2200] [] [] [] [((0,0),(0,1))] [2202,2203,2204,2205] CONDITIONAL_S
Y_MEAS 2203 [(0,1)] HALF_D_PLUS_2 [2200] [] [] [] [] [2202,2203,2204,2205] CONDITIONAL_S
IDLE 2204 [(0,0)] HALF_D_PLUS_2 [2200] [] [] [] [] [2202,2203,2204,2205] CONDITIONAL_S
DISCARD 2205 [(0,1)] 0 [2200] [] [] [] [] [2202,2203,2204,2205] CONDITIONAL_S
IDLE 2206 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 2207 [(1,0)] D [] [] [] [] [] [] none
MERGE 2208 [(1,0),(0,0)] D [] [2210,2211,2212,2213] [] [] [((0,0),(1,0))] [] none
DISCARD 2209 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2210 [(1,0),(0,0)] D [2208] [] [] [] [((0,0),(1,0))] [2210,2211,2212,2213] CONDITIONAL_S
Y_MEAS 2211 [(1,0)] HALF_D_PLUS_2 [2208] [] [] [] [] [2210,2211,2212,2213] CONDITIONAL_S
IDLE 2212 [(0,0)] HALF_D_PLUS_2 [2208] [] [] [] [] [2210,2211,2212,2213] CONDITIONAL_S
DISCARD 2213 [(1,0)] 0 [2208] [] [] [] [] [2210,2211,2212,2213] CONDITIONAL_S
IDLE 2214 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 2215 [(0,1)] D [] [] [] [] [] [] none
MERGE 2216 [(0,1),(0,0)] D [] [2218,2219,2220,2221] [] [] [((0,0),(0,1))] [] none
DISCARD 2217 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2218 [(0,1),(0,0)] D [2216] [] [] [] [((0,0),(0,1))] [2218,2219,2220,2221] CONDITIONAL_S
Y_MEAS 2219 [(0,1)] HALF_D_PLUS_2 [2216] [] [] [] [] [2218,2219,2220,2221] CONDITIONAL_S
IDLE 2220 [(0,0)] HALF_D_PLUS_2 [2216] [] [] [] [] [2218,2219,2220,2221] CONDITIONAL_S
DISCARD 2221 [(0,1)] 0 [2216] [] [] [] [] [2218,2219,2220,2221] CONDITIONAL_S
IDLE 2222 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 2223 [(1,0)] D [] [] [] [] [] [] none
MERGE 2224 [(1,0),(0,0)] D [] [2226,2227,2228,2229] [] [] [((0,0),(1,0))] [] none
DISCARD 2225 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2226 [(1,0),(0,0)] D [2224] [] [] [] [((0,0),(1,0))] [2226,2227,2228,2229] CONDITIONAL_S
Y_MEAS 2227 [(1,0)] HALF_D_PLUS_2 [2224] [] [] [] [] [2226,2227,2228,2229] CONDITIONAL_S
IDLE 2228 [(0,0)] HALF_D_PLUS_2 [2224] [] [] [] [] [2226,2227,2228,2229] CONDITIONAL_S
DISCARD 2229 [(1,0)] 0 [2224] [] [] [] [] [2226,2227,2228,2229] CONDITIONAL_S
IDLE 2230 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 2231 [(0,1)] D [] [] [] [] [] [] none
MERGE 2232 [(0,1),(0,0)] D [] [2234,2235,2236,2237] [] [] [((0,0),(0,1))] [] none
DISCARD 2233 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2234 [(0,1),(0,0)] D [2232] [] [] [] [((0,0),(0,1))] [2234,2235,2236,2237] CONDITIONAL_S
Y_MEAS 2235 [(0,1)] HALF_D_PLUS_2 [2232] [] [] [] [] [2234,2235,2236,2237] CONDITIONAL_S
IDLE 2236 [(0,0)] HALF_D_PLUS_2 [2232] [] [] [] [] [2234,2235,2236,2237] CONDITIONAL_S
DISCARD 2237 [(0,1)] 0 [2232] [] [] [] [] [2234,2235,2236,2237] CONDITIONAL_S
IDLE 2238 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 2239 [(1,0)] D [] [] [] [] [] [] none
MERGE 2240 [(1,0),(0,0)] D [] [2242,2243,2244,2245] [] [] [((0,0),(1,0))] [] none
DISCARD 2241 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2242 [(1,0),(0,0)] D [2240] [] [] [] [((0,0),(1,0))] [2242,2243,2244,2245] CONDITIONAL_S
Y_MEAS 2243 [(1,0)] HALF_D_PLUS_2 [2240] [] [] [] [] [2242,2243,2244,2245] CONDITIONAL_S
IDLE 2244 [(0,0)] HALF_D_PLUS_2 [2240] [] [] [] [] [2242,2243,2244,2245] CONDITIONAL_S
DISCARD 2245 [(1,0)] 0 [2240] [] [] [] [] [2242,2243,2244,2245] CONDITIONAL_S
IDLE 2246 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 2247 [(0,1)] D [] [] [] [] [] [] none
MERGE 2248 [(0,1),(0,0)] D [] [2250,2251,2252,2253] [] [] [((0,0),(0,1))] [] none
DISCARD 2249 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2250 [(0,1),(0,0)] D [2248] [] [] [] [((0,0),(0,1))] [2250,2251,2252,2253] CONDITIONAL_S
Y_MEAS 2251 [(0,1)] HALF_D_PLUS_2 [2248] [] [] [] [] [2250,2251,2252,2253] CONDITIONAL_S
IDLE 2252 [(0,0)] HALF_D_PLUS_2 [2248] [] [] [] [] [2250,2251,2252,2253] CONDITIONAL_S
DISCARD 2253 [(0,1)] 0 [2248] [] [] [] [] [2250,2251,2252,2253] CONDITIONAL_S
IDLE 2254 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 2255 [(1,0)] D [] [] [] [] [] [] none
MERGE 2256 [(1,0),(0,0)] D [] [2258,2259,2260,2261] [] [] [((0,0),(1,0))] [] none
DISCARD 2257 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2258 [(1,0),(0,0)] D [2256] [] [] [] [((0,0),(1,0))] [2258,2259,2260,2261] CONDITIONAL_S
Y_MEAS 2259 [(1,0)] HALF_D_PLUS_2 [2256] [] [] [] [] [2258,2259,2260,2261] CONDITIONAL_S
IDLE 2260 [(0,0)] HALF_D_PLUS_2 [2256] [] [] [] [] [2258,2259,2260,2261] CONDITIONAL_S
DISCARD 2261 [(1,0)] 0 [2256] [] [] [] [] [2258,2259,2260,2261] CONDITIONAL_S
IDLE 2262 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 2263 [(0,1)] D [] [] [] [] [] [] none
MERGE 2264 [(0,1),(0,0)] D [] [2266,2267,2268,2269] [] [] [((0,0),(0,1))] [] none
DISCARD 2265 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2266 [(0,1),(0,0)] D [2264] [] [] [] [((0,0),(0,1))] [2266,2267,2268,2269] CONDITIONAL_S
Y_MEAS 2267 [(0,1)] HALF_D_PLUS_2 [2264] [] [] [] [] [2266,2267,2268,2269] CONDITIONAL_S
IDLE 2268 [(0,0)] HALF_D_PLUS_2 [2264] [] [] [] [] [2266,2267,2268,2269] CONDITIONAL_S
DISCARD 2269 [(0,1)] 0 [2264] [] [] [] [] [2266,2267,2268,2269] CONDITIONAL_S
IDLE 2270 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 2271 [(1,0)] D [] [] [] [] [] [] none
MERGE 2272 [(1,0),(0,0)] D [] [2274,2275,2276,2277] [] [] [((0,0),(1,0))] [] none
DISCARD 2273 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2274 [(1,0),(0,0)] D [2272] [] [] [] [((0,0),(1,0))] [2274,2275,2276,2277] CONDITIONAL_S
Y_MEAS 2275 [(1,0)] HALF_D_PLUS_2 [2272] [] [] [] [] [2274,2275,2276,2277] CONDITIONAL_S
IDLE 2276 [(0,0)] HALF_D_PLUS_2 [2272] [] [] [] [] [2274,2275,2276,2277] CONDITIONAL_S
DISCARD 2277 [(1,0)] 0 [2272] [] [] [] [] [2274,2275,2276,2277] CONDITIONAL_S
IDLE 2278 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 2279 [(0,1)] D [] [] [] [] [] [] none
MERGE 2280 [(0,1),(0,0)] D [] [2282,2283,2284,2285] [] [] [((0,0),(0,1))] [] none
DISCARD 2281 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2282 [(0,1),(0,0)] D [2280] [] [] [] [((0,0),(0,1))] [2282,2283,2284,2285] CONDITIONAL_S
Y_MEAS 2283 [(0,1)] HALF_D_PLUS_2 [2280] [] [] [] [] [2282,2283,2284,2285] CONDITIONAL_S
IDLE 2284 [(0,0)] HALF_D_PLUS_2 [2280] [] [] [] [] [2282,2283,2284,2285] CONDITIONAL_S
DISCARD 2285 [(0,1)] 0 [2280] [] [] [] [] [2282,2283,2284,2285] CONDITIONAL_S
IDLE 2286 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 2287 [(1,0)] D [] [] [] [] [] [] none
MERGE 2288 [(1,0),(0,0)] D [] [2290,2291,2292,2293] [] [] [((0,0),(1,0))] [] none
DISCARD 2289 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2290 [(1,0),(0,0)] D [2288] [] [] [] [((0,0),(1,0))] [2290,2291,2292,2293] CONDITIONAL_S
Y_MEAS 2291 [(1,0)] HALF_D_PLUS_2 [2288] [] [] [] [] [2290,2291,2292,2293] CONDITIONAL_S
IDLE 2292 [(0,0)] HALF_D_PLUS_2 [2288] [] [] [] [] [2290,2291,2292,2293] CONDITIONAL_S
DISCARD 2293 [(1,0)] 0 [2288] [] [] [] [] [2290,2291,2292,2293] CONDITIONAL_S
IDLE 2294 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 2295 [(0,1)] D [] [] [] [] [] [] none
MERGE 2296 [(0,1),(0,0)] D [] [2298,2299,2300,2301] [] [] [((0,0),(0,1))] [] none
DISCARD 2297 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2298 [(0,1),(0,0)] D [2296] [] [] [] [((0,0),(0,1))] [2298,2299,2300,2301] CONDITIONAL_S
Y_MEAS 2299 [(0,1)] HALF_D_PLUS_2 [2296] [] [] [] [] [2298,2299,2300,2301] CONDITIONAL_S
IDLE 2300 [(0,0)] HALF_D_PLUS_2 [2296] [] [] [] [] [2298,2299,2300,2301] CONDITIONAL_S
DISCARD 2301 [(0,1)] 0 [2296] [] [] [] [] [2298,2299,2300,2301] CONDITIONAL_S
IDLE 2302 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 2303 [(1,0)] D [] [] [] [] [] [] none
MERGE 2304 [(1,0),(0,0)] D [] [2306,2307,2308,2309] [] [] [((0,0),(1,0))] [] none
DISCARD 2305 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2306 [(1,0),(0,0)] D [2304] [] [] [] [((0,0),(1,0))] [2306,2307,2308,2309] CONDITIONAL_S
Y_MEAS 2307 [(1,0)] HALF_D_PLUS_2 [2304] [] [] [] [] [2306,2307,2308,2309] CONDITIONAL_S
IDLE 2308 [(0,0)] HALF_D_PLUS_2 [2304] [] [] [] [] [2306,2307,2308,2309] CONDITIONAL_S
DISCARD 2309 [(1,0)] 0 [2304] [] [] [] [] [2306,2307,2308,2309] CONDITIONAL_S
IDLE 2310 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 2311 [(0,1)] D [] [] [] [] [] [] none
MERGE 2312 [(0,1),(0,0)] D [] [2314,2315,2316,2317] [] [] [((0,0),(0,1))] [] none
DISCARD 2313 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2314 [(0,1),(0,0)] D [2312] [] [] [] [((0,0),(0,1))] [2314,2315,2316,2317] CONDITIONAL_S
Y_MEAS 2315 [(0,1)] HALF_D_PLUS_2 [2312] [] [] [] [] [2314,2315,2316,2317] CONDITIONAL_S
IDLE 2316 [(0,0)] HALF_D_PLUS_2 [2312] [] [] [] [] [2314,2315,2316,2317] CONDITIONAL_S
DISCARD 2317 [(0,1)] 0 [2312] [] [] [] [] [2314,2315,2316,2317] CONDITIONAL_S
IDLE 2318 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 2319 [(1,0)] D [] [] [] [] [] [] none
MERGE 2320 [(1,0),(0,0)] D [] [2322,2323,2324,2325] [] [] [((0,0),(1,0))] [] none
DISCARD 2321 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2322 [(1,0),(0,0)] D [2320] [] [] [] [((0,0),(1,0))] [2322,2323,2324,2325] CONDITIONAL_S
Y_MEAS 2323 [(1,0)] HALF_D_PLUS_2 [2320] [] [] [] [] [2322,2323,2324,2325] CONDITIONAL_S
IDLE 2324 [(0,0)] HALF_D_PLUS_2 [2320] [] [] [] [] [2322,2323,2324,2325] CONDITIONAL_S
DISCARD 2325 [(1,0)] 0 [2320] [] [] [] [] [2322,2323,2324,2325] CONDITIONAL_S
IDLE 2326 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 2327 [(0,1)] D [] [] [] [] [] [] none
MERGE 2328 [(0,1),(0,0)] D [] [2330,2331,2332,2333] [] [] [((0,0),(0,1))] [] none
DISCARD 2329 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2330 [(0,1),(0,0)] D [2328] [] [] [] [((0,0),(0,1))] [2330,2331,2332,2333] CONDITIONAL_S
Y_MEAS 2331 [(0,1)] HALF_D_PLUS_2 [2328] [] [] [] [] [2330,2331,2332,2333] CONDITIONAL_S
IDLE 2332 [(0,0)] HALF_D_PLUS_2 [2328] [] [] [] [] [2330,2331,2332,2333] CONDITIONAL_S
DISCARD 2333 [(0,1)] 0 [2328] [] [] [] [] [2330,2331,2332,2333] CONDITIONAL_S
IDLE 2334 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 2335 [(1,0)] D [] [] [] [] [] [] none
MERGE 2336 [(1,0),(0,0)] D [] [2338,2339,2340,2341] [] [] [((0,0),(1,0))] [] none
DISCARD 2337 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2338 [(1,0),(0,0)] D [2336] [] [] [] [((0,0),(1,0))] [2338,2339,2340,2341] CONDITIONAL_S
Y_MEAS 2339 [(1,0)] HALF_D_PLUS_2 [2336] [] [] [] [] [2338,2339,2340,2341] CONDITIONAL_S
IDLE 2340 [(0,0)] HALF_D_PLUS_2 [2336] [] [] [] [] [2338,2339,2340,2341] CONDITIONAL_S
DISCARD 2341 [(1,0)] 0 [2336] [] [] [] [] [2338,2339,2340,2341] CONDITIONAL_S
IDLE 2342 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 2343 [(0,1)] D [] [] [] [] [] [] none
MERGE 2344 [(0,1),(0,0)] D [] [2346,2347,2348,2349] [] [] [((0,0),(0,1))] [] none
DISCARD 2345 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2346 [(0,1),(0,0)] D [2344] [] [] [] [((0,0),(0,1))] [2346,2347,2348,2349] CONDITIONAL_S
Y_MEAS 2347 [(0,1)] HALF_D_PLUS_2 [2344] [] [] [] [] [2346,2347,2348,2349] CONDITIONAL_S
IDLE 2348 [(0,0)] HALF_D_PLUS_2 [2344] [] [] [] [] [2346,2347,2348,2349] CONDITIONAL_S
DISCARD 2349 [(0,1)] 0 [2344] [] [] [] [] [2346,2347,2348,2349] CONDITIONAL_S
IDLE 2350 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 2351 [(1,0)] D [] [] [] [] [] [] none
MERGE 2352 [(1,0),(0,0)] D [] [2354,2355,2356,2357] [] [] [((0,0),(1,0))] [] none
DISCARD 2353 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2354 [(1,0),(0,0)] D [2352] [] [] [] [((0,0),(1,0))] [2354,2355,2356,2357] CONDITIONAL_S
Y_MEAS 2355 [(1,0)] HALF_D_PLUS_2 [2352] [] [] [] [] [2354,2355,2356,2357] CONDITIONAL_S
IDLE 2356 [(0,0)] HALF_D_PLUS_2 [2352] [] [] [] [] [2354,2355,2356,2357] CONDITIONAL_S
DISCARD 2357 [(1,0)] 0 [2352] [] [] [] [] [2354,2355,2356,2357] CONDITIONAL_S
IDLE 2358 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 2359 [(0,1)] D [] [] [] [] [] [] none
MERGE 2360 [(0,1),(0,0)] D [] [2362,2363,2364,2365] [] [] [((0,0),(0,1))] [] none
DISCARD 2361 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2362 [(0,1),(0,0)] D [2360] [] [] [] [((0,0),(0,1))] [2362,2363,2364,2365] CONDITIONAL_S
Y_MEAS 2363 [(0,1)] HALF_D_PLUS_2 [2360] [] [] [] [] [2362,2363,2364,2365] CONDITIONAL_S
IDLE 2364 [(0,0)] HALF_D_PLUS_2 [2360] [] [] [] [] [2362,2363,2364,2365] CONDITIONAL_S
DISCARD 2365 [(0,1)] 0 [2360] [] [] [] [] [2362,2363,2364,2365] CONDITIONAL_S
IDLE 2366 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 2367 [(1,0)] D [] [] [] [] [] [] none
MERGE 2368 [(1,0),(0,0)] D [] [2370,2371,2372,2373] [] [] [((0,0),(1,0))] [] none
DISCARD 2369 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2370 [(1,0),(0,0)] D [2368] [] [] [] [((0,0),(1,0))] [2370,2371,2372,2373] CONDITIONAL_S
Y_MEAS 2371 [(1,0)] HALF_D_PLUS_2 [2368] [] [] [] [] [2370,2371,2372,2373] CONDITIONAL_S
IDLE 2372 [(0,0)] HALF_D_PLUS_2 [2368] [] [] [] [] [2370,2371,2372,2373] CONDITIONAL_S
DISCARD 2373 [(1,0)] 0 [2368] [] [] [] [] [2370,2371,2372,2373] CONDITIONAL_S
IDLE 2374 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 2375 [(0,1)] D [] [] [] [] [] [] none
MERGE 2376 [(0,1),(0,0)] D [] [2378,2379,2380,2381] [] [] [((0,0),(0,1))] [] none
DISCARD 2377 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2378 [(0,1),(0,0)] D [2376] [] [] [] [((0,0),(0,1))] [2378,2379,2380,2381] CONDITIONAL_S
Y_MEAS 2379 [(0,1)] HALF_D_PLUS_2 [2376] [] [] [] [] [2378,2379,2380,2381] CONDITIONAL_S
IDLE 2380 [(0,0)] HALF_D_PLUS_2 [2376] [] [] [] [] [2378,2379,2380,2381] CONDITIONAL_S
DISCARD 2381 [(0,1)] 0 [2376] [] [] [] [] [2378,2379,2380,2381] CONDITIONAL_S
IDLE 2382 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 2383 [(1,0)] D [] [] [] [] [] [] none
MERGE 2384 [(1,0),(0,0)] D [] [2386,2387,2388,2389] [] [] [((0,0),(1,0))] [] none
DISCARD 2385 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2386 [(1,0),(0,0)] D [2384] [] [] [] [((0,0),(1,0))] [2386,2387,2388,2389] CONDITIONAL_S
Y_MEAS 2387 [(1,0)] HALF_D_PLUS_2 [2384] [] [] [] [] [2386,2387,2388,2389] CONDITIONAL_S
IDLE 2388 [(0,0)] HALF_D_PLUS_2 [2384] [] [] [] [] [2386,2387,2388,2389] CONDITIONAL_S
DISCARD 2389 [(1,0)] 0 [2384] [] [] [] [] [2386,2387,2388,2389] CONDITIONAL_S
IDLE 2390 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 2391 [(0,1)] D [] [] [] [] [] [] none
MERGE 2392 [(0,1),(0,0)] D [] [2394,2395,2396,2397] [] [] [((0,0),(0,1))] [] none
DISCARD 2393 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2394 [(0,1),(0,0)] D [2392] [] [] [] [((0,0),(0,1))] [2394,2395,2396,2397] CONDITIONAL_S
Y_MEAS 2395 [(0,1)] HALF_D_PLUS_2 [2392] [] [] [] [] [2394,2395,2396,2397] CONDITIONAL_S
IDLE 2396 [(0,0)] HALF_D_PLUS_2 [2392] [] [] [] [] [2394,2395,2396,2397] CONDITIONAL_S
DISCARD 2397 [(0,1)] 0 [2392] [] [] [] [] [2394,2395,2396,2397] CONDITIONAL_S
IDLE 2398 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 2399 [(1,0)] D [] [] [] [] [] [] none
MERGE 2400 [(1,0),(0,0)] D [] [2402,2403,2404,2405] [] [] [((0,0),(1,0))] [] none
DISCARD 2401 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2402 [(1,0),(0,0)] D [2400] [] [] [] [((0,0),(1,0))] [2402,2403,2404,2405] CONDITIONAL_S
Y_MEAS 2403 [(1,0)] HALF_D_PLUS_2 [2400] [] [] [] [] [2402,2403,2404,2405] CONDITIONAL_S
IDLE 2404 [(0,0)] HALF_D_PLUS_2 [2400] [] [] [] [] [2402,2403,2404,2405] CONDITIONAL_S
DISCARD 2405 [(1,0)] 0 [2400] [] [] [] [] [2402,2403,2404,2405] CONDITIONAL_S
IDLE 2406 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 2407 [(0,1)] D [] [] [] [] [] [] none
MERGE 2408 [(0,1),(0,0)] D [] [2410,2411,2412,2413] [] [] [((0,0),(0,1))] [] none
DISCARD 2409 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2410 [(0,1),(0,0)] D [2408] [] [] [] [((0,0),(0,1))] [2410,2411,2412,2413] CONDITIONAL_S
Y_MEAS 2411 [(0,1)] HALF_D_PLUS_2 [2408] [] [] [] [] [2410,2411,2412,2413] CONDITIONAL_S
IDLE 2412 [(0,0)] HALF_D_PLUS_2 [2408] [] [] [] [] [2410,2411,2412,2413] CONDITIONAL_S
DISCARD 2413 [(0,1)] 0 [2408] [] [] [] [] [2410,2411,2412,2413] CONDITIONAL_S
IDLE 2414 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 2415 [(1,0)] D [] [] [] [] [] [] none
MERGE 2416 [(1,0),(0,0)] D [] [2418,2419,2420,2421] [] [] [((0,0),(1,0))] [] none
DISCARD 2417 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2418 [(1,0),(0,0)] D [2416] [] [] [] [((0,0),(1,0))] [2418,2419,2420,2421] CONDITIONAL_S
Y_MEAS 2419 [(1,0)] HALF_D_PLUS_2 [2416] [] [] [] [] [2418,2419,2420,2421] CONDITIONAL_S
IDLE 2420 [(0,0)] HALF_D_PLUS_2 [2416] [] [] [] [] [2418,2419,2420,2421] CONDITIONAL_S
DISCARD 2421 [(1,0)] 0 [2416] [] [] [] [] [2418,2419,2420,2421] CONDITIONAL_S
IDLE 2422 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 2423 [(0,1)] D [] [] [] [] [] [] none
MERGE 2424 [(0,1),(0,0)] D [] [2426,2427,2428,2429] [] [] [((0,0),(0,1))] [] none
DISCARD 2425 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2426 [(0,1),(0,0)] D [2424] [] [] [] [((0,0),(0,1))] [2426,2427,2428,2429] CONDITIONAL_S
Y_MEAS 2427 [(0,1)] HALF_D_PLUS_2 [2424] [] [] [] [] [2426,2427,2428,2429] CONDITIONAL_S
IDLE 2428 [(0,0)] HALF_D_PLUS_2 [2424] [] [] [] [] [2426,2427,2428,2429] CONDITIONAL_S
DISCARD 2429 [(0,1)] 0 [2424] [] [] [] [] [2426,2427,2428,2429] CONDITIONAL_S
IDLE 2430 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 2431 [(1,0)] D [] [] [] [] [] [] none
MERGE 2432 [(1,0),(0,0)] D [] [2434,2435,2436,2437] [] [] [((0,0),(1,0))] [] none
DISCARD 2433 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2434 [(1,0),(0,0)] D [2432] [] [] [] [((0,0),(1,0))] [2434,2435,2436,2437] CONDITIONAL_S
Y_MEAS 2435 [(1,0)] HALF_D_PLUS_2 [2432] [] [] [] [] [2434,2435,2436,2437] CONDITIONAL_S
IDLE 2436 [(0,0)] HALF_D_PLUS_2 [2432] [] [] [] [] [2434,2435,2436,2437] CONDITIONAL_S
DISCARD 2437 [(1,0)] 0 [2432] [] [] [] [] [2434,2435,2436,2437] CONDITIONAL_S
IDLE 2438 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 2439 [(0,1)] D [] [] [] [] [] [] none
MERGE 2440 [(0,1),(0,0)] D [] [2442,2443,2444,2445] [] [] [((0,0),(0,1))] [] none
DISCARD 2441 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2442 [(0,1),(0,0)] D [2440] [] [] [] [((0,0),(0,1))] [2442,2443,2444,2445] CONDITIONAL_S
Y_MEAS 2443 [(0,1)] HALF_D_PLUS_2 [2440] [] [] [] [] [2442,2443,2444,2445] CONDITIONAL_S
IDLE 2444 [(0,0)] HALF_D_PLUS_2 [2440] [] [] [] [] [2442,2443,2444,2445] CONDITIONAL_S
DISCARD 2445 [(0,1)] 0 [2440] [] [] [] [] [2442,2443,2444,2445] CONDITIONAL_S
IDLE 2446 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 2447 [(1,0)] D [] [] [] [] [] [] none
MERGE 2448 [(1,0),(0,0)] D [] [2450,2451,2452,2453] [] [] [((0,0),(1,0))] [] none
DISCARD 2449 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2450 [(1,0),(0,0)] D [2448] [] [] [] [((0,0),(1,0))] [2450,2451,2452,2453] CONDITIONAL_S
Y_MEAS 2451 [(1,0)] HALF_D_PLUS_2 [2448] [] [] [] [] [2450,2451,2452,2453] CONDITIONAL_S
IDLE 2452 [(0,0)] HALF_D_PLUS_2 [2448] [] [] [] [] [2450,2451,2452,2453] CONDITIONAL_S
DISCARD 2453 [(1,0)] 0 [2448] [] [] [] [] [2450,2451,2452,2453] CONDITIONAL_S
IDLE 2454 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 2455 [(0,1)] D [] [] [] [] [] [] none
MERGE 2456 [(0,1),(0,0)] D [] [2458,2459,2460,2461] [] [] [((0,0),(0,1))] [] none
DISCARD 2457 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2458 [(0,1),(0,0)] D [2456] [] [] [] [((0,0),(0,1))] [2458,2459,2460,2461] CONDITIONAL_S
Y_MEAS 2459 [(0,1)] HALF_D_PLUS_2 [2456] [] [] [] [] [2458,2459,2460,2461] CONDITIONAL_S
IDLE 2460 [(0,0)] HALF_D_PLUS_2 [2456] [] [] [] [] [2458,2459,2460,2461] CONDITIONAL_S
DISCARD 2461 [(0,1)] 0 [2456] [] [] [] [] [2458,2459,2460,2461] CONDITIONAL_S
IDLE 2462 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 2463 [(1,0)] D [] [] [] [] [] [] none
MERGE 2464 [(1,0),(0,0)] D [] [2466,2467,2468,2469] [] [] [((0,0),(1,0))] [] none
DISCARD 2465 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2466 [(1,0),(0,0)] D [2464] [] [] [] [((0,0),(1,0))] [2466,2467,2468,2469] CONDITIONAL_S
Y_MEAS 2467 [(1,0)] HALF_D_PLUS_2 [2464] [] [] [] [] [2466,2467,2468,2469] CONDITIONAL_S
IDLE 2468 [(0,0)] HALF_D_PLUS_2 [2464] [] [] [] [] [2466,2467,2468,2469] CONDITIONAL_S
DISCARD 2469 [(1,0)] 0 [2464] [] [] [] [] [2466,2467,2468,2469] CONDITIONAL_S
IDLE 2470 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 2471 [(0,1)] D [] [] [] [] [] [] none
MERGE 2472 [(0,1),(0,0)] D [] [2474,2475,2476,2477] [] [] [((0,0),(0,1))] [] none
DISCARD 2473 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2474 [(0,1),(0,0)] D [2472] [] [] [] [((0,0),(0,1))] [2474,2475,2476,2477] CONDITIONAL_S
Y_MEAS 2475 [(0,1)] HALF_D_PLUS_2 [2472] [] [] [] [] [2474,2475,2476,2477] CONDITIONAL_S
IDLE 2476 [(0,0)] HALF_D_PLUS_2 [2472] [] [] [] [] [2474,2475,2476,2477] CONDITIONAL_S
DISCARD 2477 [(0,1)] 0 [2472] [] [] [] [] [2474,2475,2476,2477] CONDITIONAL_S
IDLE 2478 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 2479 [(1,0)] D [] [] [] [] [] [] none
MERGE 2480 [(1,0),(0,0)] D [] [2482,2483,2484,2485] [] [] [((0,0),(1,0))] [] none
DISCARD 2481 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2482 [(1,0),(0,0)] D [2480] [] [] [] [((0,0),(1,0))] [2482,2483,2484,2485] CONDITIONAL_S
Y_MEAS 2483 [(1,0)] HALF_D_PLUS_2 [2480] [] [] [] [] [2482,2483,2484,2485] CONDITIONAL_S
IDLE 2484 [(0,0)] HALF_D_PLUS_2 [2480] [] [] [] [] [2482,2483,2484,2485] CONDITIONAL_S
DISCARD 2485 [(1,0)] 0 [2480] [] [] [] [] [2482,2483,2484,2485] CONDITIONAL_S
IDLE 2486 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 2487 [(0,1)] D [] [] [] [] [] [] none
MERGE 2488 [(0,1),(0,0)] D [] [2490,2491,2492,2493] [] [] [((0,0),(0,1))] [] none
DISCARD 2489 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2490 [(0,1),(0,0)] D [2488] [] [] [] [((0,0),(0,1))] [2490,2491,2492,2493] CONDITIONAL_S
Y_MEAS 2491 [(0,1)] HALF_D_PLUS_2 [2488] [] [] [] [] [2490,2491,2492,2493] CONDITIONAL_S
IDLE 2492 [(0,0)] HALF_D_PLUS_2 [2488] [] [] [] [] [2490,2491,2492,2493] CONDITIONAL_S
DISCARD 2493 [(0,1)] 0 [2488] [] [] [] [] [2490,2491,2492,2493] CONDITIONAL_S
IDLE 2494 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 2495 [(1,0)] D [] [] [] [] [] [] none
MERGE 2496 [(1,0),(0,0)] D [] [2498,2499,2500,2501] [] [] [((0,0),(1,0))] [] none
DISCARD 2497 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2498 [(1,0),(0,0)] D [2496] [] [] [] [((0,0),(1,0))] [2498,2499,2500,2501] CONDITIONAL_S
Y_MEAS 2499 [(1,0)] HALF_D_PLUS_2 [2496] [] [] [] [] [2498,2499,2500,2501] CONDITIONAL_S
IDLE 2500 [(0,0)] HALF_D_PLUS_2 [2496] [] [] [] [] [2498,2499,2500,2501] CONDITIONAL_S
DISCARD 2501 [(1,0)] 0 [2496] [] [] [] [] [2498,2499,2500,2501] CONDITIONAL_S
IDLE 2502 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 2503 [(0,1)] D [] [] [] [] [] [] none
MERGE 2504 [(0,1),(0,0)] D [] [2506,2507,2508,2509] [] [] [((0,0),(0,1))] [] none
DISCARD 2505 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2506 [(0,1),(0,0)] D [2504] [] [] [] [((0,0),(0,1))] [2506,2507,2508,2509] CONDITIONAL_S
Y_MEAS 2507 [(0,1)] HALF_D_PLUS_2 [2504] [] [] [] [] [2506,2507,2508,2509] CONDITIONAL_S
IDLE 2508 [(0,0)] HALF_D_PLUS_2 [2504] [] [] [] [] [2506,2507,2508,2509] CONDITIONAL_S
DISCARD 2509 [(0,1)] 0 [2504] [] [] [] [] [2506,2507,2508,2509] CONDITIONAL_S
IDLE 2510 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 2511 [(1,0)] D [] [] [] [] [] [] none
MERGE 2512 [(1,0),(0,0)] D [] [2514,2515,2516,2517] [] [] [((0,0),(1,0))] [] none
DISCARD 2513 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2514 [(1,0),(0,0)] D [2512] [] [] [] [((0,0),(1,0))] [2514,2515,2516,2517] CONDITIONAL_S
Y_MEAS 2515 [(1,0)] HALF_D_PLUS_2 [2512] [] [] [] [] [2514,2515,2516,2517] CONDITIONAL_S
IDLE 2516 [(0,0)] HALF_D_PLUS_2 [2512] [] [] [] [] [2514,2515,2516,2517] CONDITIONAL_S
DISCARD 2517 [(1,0)] 0 [2512] [] [] [] [] [2514,2515,2516,2517] CONDITIONAL_S
IDLE 2518 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 2519 [(0,1)] D [] [] [] [] [] [] none
MERGE 2520 [(0,1),(0,0)] D [] [2522,2523,2524,2525] [] [] [((0,0),(0,1))] [] none
DISCARD 2521 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2522 [(0,1),(0,0)] D [2520] [] [] [] [((0,0),(0,1))] [2522,2523,2524,2525] CONDITIONAL_S
Y_MEAS 2523 [(0,1)] HALF_D_PLUS_2 [2520] [] [] [] [] [2522,2523,2524,2525] CONDITIONAL_S
IDLE 2524 [(0,0)] HALF_D_PLUS_2 [2520] [] [] [] [] [2522,2523,2524,2525] CONDITIONAL_S
DISCARD 2525 [(0,1)] 0 [2520] [] [] [] [] [2522,2523,2524,2525] CONDITIONAL_S
IDLE 2526 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 2527 [(1,0)] D [] [] [] [] [] [] none
MERGE 2528 [(1,0),(0,0)] D [] [2530,2531,2532,2533] [] [] [((0,0),(1,0))] [] none
DISCARD 2529 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2530 [(1,0),(0,0)] D [2528] [] [] [] [((0,0),(1,0))] [2530,2531,2532,2533] CONDITIONAL_S
Y_MEAS 2531 [(1,0)] HALF_D_PLUS_2 [2528] [] [] [] [] [2530,2531,2532,2533] CONDITIONAL_S
IDLE 2532 [(0,0)] HALF_D_PLUS_2 [2528] [] [] [] [] [2530,2531,2532,2533] CONDITIONAL_S
DISCARD 2533 [(1,0)] 0 [2528] [] [] [] [] [2530,2531,2532,2533] CONDITIONAL_S
IDLE 2534 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 2535 [(0,1)] D [] [] [] [] [] [] none
MERGE 2536 [(0,1),(0,0)] D [] [2538,2539,2540,2541] [] [] [((0,0),(0,1))] [] none
DISCARD 2537 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2538 [(0,1),(0,0)] D [2536] [] [] [] [((0,0),(0,1))] [2538,2539,2540,2541] CONDITIONAL_S
Y_MEAS 2539 [(0,1)] HALF_D_PLUS_2 [2536] [] [] [] [] [2538,2539,2540,2541] CONDITIONAL_S
IDLE 2540 [(0,0)] HALF_D_PLUS_2 [2536] [] [] [] [] [2538,2539,2540,2541] CONDITIONAL_S
DISCARD 2541 [(0,1)] 0 [2536] [] [] [] [] [2538,2539,2540,2541] CONDITIONAL_S
IDLE 2542 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 2543 [(1,0)] D [] [] [] [] [] [] none
MERGE 2544 [(1,0),(0,0)] D [] [2546,2547,2548,2549] [] [] [((0,0),(1,0))] [] none
DISCARD 2545 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2546 [(1,0),(0,0)] D [2544] [] [] [] [((0,0),(1,0))] [2546,2547,2548,2549] CONDITIONAL_S
Y_MEAS 2547 [(1,0)] HALF_D_PLUS_2 [2544] [] [] [] [] [2546,2547,2548,2549] CONDITIONAL_S
IDLE 2548 [(0,0)] HALF_D_PLUS_2 [2544] [] [] [] [] [2546,2547,2548,2549] CONDITIONAL_S
DISCARD 2549 [(1,0)] 0 [2544] [] [] [] [] [2546,2547,2548,2549] CONDITIONAL_S
IDLE 2550 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 2551 [(0,1)] D [] [] [] [] [] [] none
MERGE 2552 [(0,1),(0,0)] D [] [2554,2555,2556,2557] [] [] [((0,0),(0,1))] [] none
DISCARD 2553 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2554 [(0,1),(0,0)] D [2552] [] [] [] [((0,0),(0,1))] [2554,2555,2556,2557] CONDITIONAL_S
Y_MEAS 2555 [(0,1)] HALF_D_PLUS_2 [2552] [] [] [] [] [2554,2555,2556,2557] CONDITIONAL_S
IDLE 2556 [(0,0)] HALF_D_PLUS_2 [2552] [] [] [] [] [2554,2555,2556,2557] CONDITIONAL_S
DISCARD 2557 [(0,1)] 0 [2552] [] [] [] [] [2554,2555,2556,2557] CONDITIONAL_S
IDLE 2558 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 2559 [(1,0)] D [] [] [] [] [] [] none
MERGE 2560 [(1,0),(0,0)] D [] [2562,2563,2564,2565] [] [] [((0,0),(1,0))] [] none
DISCARD 2561 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2562 [(1,0),(0,0)] D [2560] [] [] [] [((0,0),(1,0))] [2562,2563,2564,2565] CONDITIONAL_S
Y_MEAS 2563 [(1,0)] HALF_D_PLUS_2 [2560] [] [] [] [] [2562,2563,2564,2565] CONDITIONAL_S
IDLE 2564 [(0,0)] HALF_D_PLUS_2 [2560] [] [] [] [] [2562,2563,2564,2565] CONDITIONAL_S
DISCARD 2565 [(1,0)] 0 [2560] [] [] [] [] [2562,2563,2564,2565] CONDITIONAL_S
IDLE 2566 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 2567 [(0,1)] D [] [] [] [] [] [] none
MERGE 2568 [(0,1),(0,0)] D [] [2570,2571,2572,2573] [] [] [((0,0),(0,1))] [] none
DISCARD 2569 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2570 [(0,1),(0,0)] D [2568] [] [] [] [((0,0),(0,1))] [2570,2571,2572,2573] CONDITIONAL_S
Y_MEAS 2571 [(0,1)] HALF_D_PLUS_2 [2568] [] [] [] [] [2570,2571,2572,2573] CONDITIONAL_S
IDLE 2572 [(0,0)] HALF_D_PLUS_2 [2568] [] [] [] [] [2570,2571,2572,2573] CONDITIONAL_S
DISCARD 2573 [(0,1)] 0 [2568] [] [] [] [] [2570,2571,2572,2573] CONDITIONAL_S
IDLE 2574 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 2575 [(1,0)] D [] [] [] [] [] [] none
MERGE 2576 [(1,0),(0,0)] D [] [2578,2579,2580,2581] [] [] [((0,0),(1,0))] [] none
DISCARD 2577 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2578 [(1,0),(0,0)] D [2576] [] [] [] [((0,0),(1,0))] [2578,2579,2580,2581] CONDITIONAL_S
Y_MEAS 2579 [(1,0)] HALF_D_PLUS_2 [2576] [] [] [] [] [2578,2579,2580,2581] CONDITIONAL_S
IDLE 2580 [(0,0)] HALF_D_PLUS_2 [2576] [] [] [] [] [2578,2579,2580,2581] CONDITIONAL_S
DISCARD 2581 [(1,0)] 0 [2576] [] [] [] [] [2578,2579,2580,2581] CONDITIONAL_S
IDLE 2582 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 2583 [(0,1)] D [] [] [] [] [] [] none
MERGE 2584 [(0,1),(0,0)] D [] [2586,2587,2588,2589] [] [] [((0,0),(0,1))] [] none
DISCARD 2585 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2586 [(0,1),(0,0)] D [2584] [] [] [] [((0,0),(0,1))] [2586,2587,2588,2589] CONDITIONAL_S
Y_MEAS 2587 [(0,1)] HALF_D_PLUS_2 [2584] [] [] [] [] [2586,2587,2588,2589] CONDITIONAL_S
IDLE 2588 [(0,0)] HALF_D_PLUS_2 [2584] [] [] [] [] [2586,2587,2588,2589] CONDITIONAL_S
DISCARD 2589 [(0,1)] 0 [2584] [] [] [] [] [2586,2587,2588,2589] CONDITIONAL_S
IDLE 2590 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 2591 [(1,0)] D [] [] [] [] [] [] none
MERGE 2592 [(1,0),(0,0)] D [] [2594,2595,2596,2597] [] [] [((0,0),(1,0))] [] none
DISCARD 2593 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2594 [(1,0),(0,0)] D [2592] [] [] [] [((0,0),(1,0))] [2594,2595,2596,2597] CONDITIONAL_S
Y_MEAS 2595 [(1,0)] HALF_D_PLUS_2 [2592] [] [] [] [] [2594,2595,2596,2597] CONDITIONAL_S
IDLE 2596 [(0,0)] HALF_D_PLUS_2 [2592] [] [] [] [] [2594,2595,2596,2597] CONDITIONAL_S
DISCARD 2597 [(1,0)] 0 [2592] [] [] [] [] [2594,2595,2596,2597] CONDITIONAL_S
IDLE 2598 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 2599 [(0,1)] D [] [] [] [] [] [] none
MERGE 2600 [(0,1),(0,0)] D [] [2602,2603,2604,2605] [] [] [((0,0),(0,1))] [] none
DISCARD 2601 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2602 [(0,1),(0,0)] D [2600] [] [] [] [((0,0),(0,1))] [2602,2603,2604,2605] CONDITIONAL_S
Y_MEAS 2603 [(0,1)] HALF_D_PLUS_2 [2600] [] [] [] [] [2602,2603,2604,2605] CONDITIONAL_S
IDLE 2604 [(0,0)] HALF_D_PLUS_2 [2600] [] [] [] [] [2602,2603,2604,2605] CONDITIONAL_S
DISCARD 2605 [(0,1)] 0 [2600] [] [] [] [] [2602,2603,2604,2605] CONDITIONAL_S
IDLE 2606 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 2607 [(1,0)] D [] [] [] [] [] [] none
MERGE 2608 [(1,0),(0,0)] D [] [2610,2611,2612,2613] [] [] [((0,0),(1,0))] [] none
DISCARD 2609 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2610 [(1,0),(0,0)] D [2608] [] [] [] [((0,0),(1,0))] [2610,2611,2612,2613] CONDITIONAL_S
Y_MEAS 2611 [(1,0)] HALF_D_PLUS_2 [2608] [] [] [] [] [2610,2611,2612,2613] CONDITIONAL_S
IDLE 2612 [(0,0)] HALF_D_PLUS_2 [2608] [] [] [] [] [2610,2611,2612,2613] CONDITIONAL_S
DISCARD 2613 [(1,0)] 0 [2608] [] [] [] [] [2610,2611,2612,2613] CONDITIONAL_S
IDLE 2614 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 2615 [(0,1)] D [] [] [] [] [] [] none
MERGE 2616 [(0,1),(0,0)] D [] [2618,2619,2620,2621] [] [] [((0,0),(0,1))] [] none
DISCARD 2617 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2618 [(0,1),(0,0)] D [2616] [] [] [] [((0,0),(0,1))] [2618,2619,2620,2621] CONDITIONAL_S
Y_MEAS 2619 [(0,1)] HALF_D_PLUS_2 [2616] [] [] [] [] [2618,2619,2620,2621] CONDITIONAL_S
IDLE 2620 [(0,0)] HALF_D_PLUS_2 [2616] [] [] [] [] [2618,2619,2620,2621] CONDITIONAL_S
DISCARD 2621 [(0,1)] 0 [2616] [] [] [] [] [2618,2619,2620,2621] CONDITIONAL_S
IDLE 2622 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 2623 [(1,0)] D [] [] [] [] [] [] none
MERGE 2624 [(1,0),(0,0)] D [] [2626,2627,2628,2629] [] [] [((0,0),(1,0))] [] none
DISCARD 2625 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2626 [(1,0),(0,0)] D [2624] [] [] [] [((0,0),(1,0))] [2626,2627,2628,2629] CONDITIONAL_S
Y_MEAS 2627 [(1,0)] HALF_D_PLUS_2 [2624] [] [] [] [] [2626,2627,2628,2629] CONDITIONAL_S
IDLE 2628 [(0,0)] HALF_D_PLUS_2 [2624] [] [] [] [] [2626,2627,2628,2629] CONDITIONAL_S
DISCARD 2629 [(1,0)] 0 [2624] [] [] [] [] [2626,2627,2628,2629] CONDITIONAL_S
IDLE 2630 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 2631 [(0,1)] D [] [] [] [] [] [] none
MERGE 2632 [(0,1),(0,0)] D [] [2634,2635,2636,2637] [] [] [((0,0),(0,1))] [] none
DISCARD 2633 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2634 [(0,1),(0,0)] D [2632] [] [] [] [((0,0),(0,1))] [2634,2635,2636,2637] CONDITIONAL_S
Y_MEAS 2635 [(0,1)] HALF_D_PLUS_2 [2632] [] [] [] [] [2634,2635,2636,2637] CONDITIONAL_S
IDLE 2636 [(0,0)] HALF_D_PLUS_2 [2632] [] [] [] [] [2634,2635,2636,2637] CONDITIONAL_S
DISCARD 2637 [(0,1)] 0 [2632] [] [] [] [] [2634,2635,2636,2637] CONDITIONAL_S
IDLE 2638 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 2639 [(1,0)] D [] [] [] [] [] [] none
MERGE 2640 [(1,0),(0,0)] D [] [2642,2643,2644,2645] [] [] [((0,0),(1,0))] [] none
DISCARD 2641 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2642 [(1,0),(0,0)] D [2640] [] [] [] [((0,0),(1,0))] [2642,2643,2644,2645] CONDITIONAL_S
Y_MEAS 2643 [(1,0)] HALF_D_PLUS_2 [2640] [] [] [] [] [2642,2643,2644,2645] CONDITIONAL_S
IDLE 2644 [(0,0)] HALF_D_PLUS_2 [2640] [] [] [] [] [2642,2643,2644,2645] CONDITIONAL_S
DISCARD 2645 [(1,0)] 0 [2640] [] [] [] [] [2642,2643,2644,2645] CONDITIONAL_S
IDLE 2646 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 2647 [(0,1)] D [] [] [] [] [] [] none
MERGE 2648 [(0,1),(0,0)] D [] [2650,2651,2652,2653] [] [] [((0,0),(0,1))] [] none
DISCARD 2649 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2650 [(0,1),(0,0)] D [2648] [] [] [] [((0,0),(0,1))] [2650,2651,2652,2653] CONDITIONAL_S
Y_MEAS 2651 [(0,1)] HALF_D_PLUS_2 [2648] [] [] [] [] [2650,2651,2652,2653] CONDITIONAL_S
IDLE 2652 [(0,0)] HALF_D_PLUS_2 [2648] [] [] [] [] [2650,2651,2652,2653] CONDITIONAL_S
DISCARD 2653 [(0,1)] 0 [2648] [] [] [] [] [2650,2651,2652,2653] CONDITIONAL_S
IDLE 2654 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 2655 [(1,0)] D [] [] [] [] [] [] none
MERGE 2656 [(1,0),(0,0)] D [] [2658,2659,2660,2661] [] [] [((0,0),(1,0))] [] none
DISCARD 2657 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2658 [(1,0),(0,0)] D [2656] [] [] [] [((0,0),(1,0))] [2658,2659,2660,2661] CONDITIONAL_S
Y_MEAS 2659 [(1,0)] HALF_D_PLUS_2 [2656] [] [] [] [] [2658,2659,2660,2661] CONDITIONAL_S
IDLE 2660 [(0,0)] HALF_D_PLUS_2 [2656] [] [] [] [] [2658,2659,2660,2661] CONDITIONAL_S
DISCARD 2661 [(1,0)] 0 [2656] [] [] [] [] [2658,2659,2660,2661] CONDITIONAL_S
IDLE 2662 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 2663 [(0,1)] D [] [] [] [] [] [] none
MERGE 2664 [(0,1),(0,0)] D [] [2666,2667,2668,2669] [] [] [((0,0),(0,1))] [] none
DISCARD 2665 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2666 [(0,1),(0,0)] D [2664] [] [] [] [((0,0),(0,1))] [2666,2667,2668,2669] CONDITIONAL_S
Y_MEAS 2667 [(0,1)] HALF_D_PLUS_2 [2664] [] [] [] [] [2666,2667,2668,2669] CONDITIONAL_S
IDLE 2668 [(0,0)] HALF_D_PLUS_2 [2664] [] [] [] [] [2666,2667,2668,2669] CONDITIONAL_S
DISCARD 2669 [(0,1)] 0 [2664] [] [] [] [] [2666,2667,2668,2669] CONDITIONAL_S
IDLE 2670 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 2671 [(1,0)] D [] [] [] [] [] [] none
MERGE 2672 [(1,0),(0,0)] D [] [2674,2675,2676,2677] [] [] [((0,0),(1,0))] [] none
DISCARD 2673 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2674 [(1,0),(0,0)] D [2672] [] [] [] [((0,0),(1,0))] [2674,2675,2676,2677] CONDITIONAL_S
Y_MEAS 2675 [(1,0)] HALF_D_PLUS_2 [2672] [] [] [] [] [2674,2675,2676,2677] CONDITIONAL_S
IDLE 2676 [(0,0)] HALF_D_PLUS_2 [2672] [] [] [] [] [2674,2675,2676,2677] CONDITIONAL_S
DISCARD 2677 [(1,0)] 0 [2672] [] [] [] [] [2674,2675,2676,2677] CONDITIONAL_S
IDLE 2678 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 2679 [(0,1)] D [] [] [] [] [] [] none
MERGE 2680 [(0,1),(0,0)] D [] [2682,2683,2684,2685] [] [] [((0,0),(0,1))] [] none
DISCARD 2681 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2682 [(0,1),(0,0)] D [2680] [] [] [] [((0,0),(0,1))] [2682,2683,2684,2685] CONDITIONAL_S
Y_MEAS 2683 [(0,1)] HALF_D_PLUS_2 [2680] [] [] [] [] [2682,2683,2684,2685] CONDITIONAL_S
IDLE 2684 [(0,0)] HALF_D_PLUS_2 [2680] [] [] [] [] [2682,2683,2684,2685] CONDITIONAL_S
DISCARD 2685 [(0,1)] 0 [2680] [] [] [] [] [2682,2683,2684,2685] CONDITIONAL_S
INJECT_T 2686 [(1,0)] D [] [] [] [] [] [] none
MERGE 2687 [(1,0),(0,0)] D [] [2689,2690,2691,2692] [] [] [((0,0),(1,0))] [] none
DISCARD 2688 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2689 [(1,0),(0,0)] D [2687] [] [] [] [((0,0),(1,0))] [2689,2690,2691,2692] CONDITIONAL_S
Y_MEAS 2690 [(1,0)] HALF_D_PLUS_2 [2687] [] [] [] [] [2689,2690,2691,2692] CONDITIONAL_S
IDLE 2691 [(0,0)] HALF_D_PLUS_2 [2687] [] [] [] [] [2689,2690,2691,2692] CONDITIONAL_S
DISCARD 2692 [(1,0)] 0 [2687] [] [] [] [] [2689,2690,2691,2692] CONDITIONAL_S
IDLE 2693 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 2694 [(0,1)] D [] [] [] [] [] [] none
MERGE 2695 [(0,1),(0,0)] D [] [2697,2698,2699,2700] [] [] [((0,0),(0,1))] [] none
DISCARD 2696 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2697 [(0,1),(0,0)] D [2695] [] [] [] [((0,0),(0,1))] [2697,2698,2699,2700] CONDITIONAL_S
Y_MEAS 2698 [(0,1)] HALF_D_PLUS_2 [2695] [] [] [] [] [2697,2698,2699,2700] CONDITIONAL_S
IDLE 2699 [(0,0)] HALF_D_PLUS_2 [2695] [] [] [] [] [2697,2698,2699,2700] CONDITIONAL_S
DISCARD 2700 [(0,1)] 0 [2695] [] [] [] [] [2697,2698,2699,2700] CONDITIONAL_S
IDLE 2701 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 2702 [(1,0)] D [] [] [] [] [] [] none
MERGE 2703 [(1,0),(0,0)] D [] [2705,2706,2707,2708] [] [] [((0,0),(1,0))] [] none
DISCARD 2704 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2705 [(1,0),(0,0)] D [2703] [] [] [] [((0,0),(1,0))] [2705,2706,2707,2708] CONDITIONAL_S
Y_MEAS 2706 [(1,0)] HALF_D_PLUS_2 [2703] [] [] [] [] [2705,2706,2707,2708] CONDITIONAL_S
IDLE 2707 [(0,0)] HALF_D_PLUS_2 [2703] [] [] [] [] [2705,2706,2707,2708] CONDITIONAL_S
DISCARD 2708 [(1,0)] 0 [2703] [] [] [] [] [2705,2706,2707,2708] CONDITIONAL_S
IDLE 2709 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 2710 [(0,1)] D [] [] [] [] [] [] none
MERGE 2711 [(0,1),(0,0)] D [] [2713,2714,2715,2716] [] [] [((0,0),(0,1))] [] none
DISCARD 2712 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2713 [(0,1),(0,0)] D [2711] [] [] [] [((0,0),(0,1))] [2713,2714,2715,2716] CONDITIONAL_S
Y_MEAS 2714 [(0,1)] HALF_D_PLUS_2 [2711] [] [] [] [] [2713,2714,2715,2716] CONDITIONAL_S
IDLE 2715 [(0,0)] HALF_D_PLUS_2 [2711] [] [] [] [] [2713,2714,2715,2716] CONDITIONAL_S
DISCARD 2716 [(0,1)] 0 [2711] [] [] [] [] [2713,2714,2715,2716] CONDITIONAL_S
IDLE 2717 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 2718 [(1,0)] D [] [] [] [] [] [] none
MERGE 2719 [(1,0),(0,0)] D [] [2721,2722,2723,2724] [] [] [((0,0),(1,0))] [] none
DISCARD 2720 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2721 [(1,0),(0,0)] D [2719] [] [] [] [((0,0),(1,0))] [2721,2722,2723,2724] CONDITIONAL_S
Y_MEAS 2722 [(1,0)] HALF_D_PLUS_2 [2719] [] [] [] [] [2721,2722,2723,2724] CONDITIONAL_S
IDLE 2723 [(0,0)] HALF_D_PLUS_2 [2719] [] [] [] [] [2721,2722,2723,2724] CONDITIONAL_S
DISCARD 2724 [(1,0)] 0 [2719] [] [] [] [] [2721,2722,2723,2724] CONDITIONAL_S
IDLE 2725 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 2726 [(0,1)] D [] [] [] [] [] [] none
MERGE 2727 [(0,1),(0,0)] D [] [2729,2730,2731,2732] [] [] [((0,0),(0,1))] [] none
DISCARD 2728 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2729 [(0,1),(0,0)] D [2727] [] [] [] [((0,0),(0,1))] [2729,2730,2731,2732] CONDITIONAL_S
Y_MEAS 2730 [(0,1)] HALF_D_PLUS_2 [2727] [] [] [] [] [2729,2730,2731,2732] CONDITIONAL_S
IDLE 2731 [(0,0)] HALF_D_PLUS_2 [2727] [] [] [] [] [2729,2730,2731,2732] CONDITIONAL_S
DISCARD 2732 [(0,1)] 0 [2727] [] [] [] [] [2729,2730,2731,2732] CONDITIONAL_S
IDLE 2733 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 2734 [(1,0)] D [] [] [] [] [] [] none
MERGE 2735 [(1,0),(0,0)] D [] [2737,2738,2739,2740] [] [] [((0,0),(1,0))] [] none
DISCARD 2736 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2737 [(1,0),(0,0)] D [2735] [] [] [] [((0,0),(1,0))] [2737,2738,2739,2740] CONDITIONAL_S
Y_MEAS 2738 [(1,0)] HALF_D_PLUS_2 [2735] [] [] [] [] [2737,2738,2739,2740] CONDITIONAL_S
IDLE 2739 [(0,0)] HALF_D_PLUS_2 [2735] [] [] [] [] [2737,2738,2739,2740] CONDITIONAL_S
DISCARD 2740 [(1,0)] 0 [2735] [] [] [] [] [2737,2738,2739,2740] CONDITIONAL_S
IDLE 2741 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 2742 [(0,1)] D [] [] [] [] [] [] none
MERGE 2743 [(0,1),(0,0)] D [] [2745,2746,2747,2748] [] [] [((0,0),(0,1))] [] none
DISCARD 2744 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2745 [(0,1),(0,0)] D [2743] [] [] [] [((0,0),(0,1))] [2745,2746,2747,2748] CONDITIONAL_S
Y_MEAS 2746 [(0,1)] HALF_D_PLUS_2 [2743] [] [] [] [] [2745,2746,2747,2748] CONDITIONAL_S
IDLE 2747 [(0,0)] HALF_D_PLUS_2 [2743] [] [] [] [] [2745,2746,2747,2748] CONDITIONAL_S
DISCARD 2748 [(0,1)] 0 [2743] [] [] [] [] [2745,2746,2747,2748] CONDITIONAL_S
IDLE 2749 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 2750 [(1,0)] D [] [] [] [] [] [] none
MERGE 2751 [(1,0),(0,0)] D [] [2753,2754,2755,2756] [] [] [((0,0),(1,0))] [] none
DISCARD 2752 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2753 [(1,0),(0,0)] D [2751] [] [] [] [((0,0),(1,0))] [2753,2754,2755,2756] CONDITIONAL_S
Y_MEAS 2754 [(1,0)] HALF_D_PLUS_2 [2751] [] [] [] [] [2753,2754,2755,2756] CONDITIONAL_S
IDLE 2755 [(0,0)] HALF_D_PLUS_2 [2751] [] [] [] [] [2753,2754,2755,2756] CONDITIONAL_S
DISCARD 2756 [(1,0)] 0 [2751] [] [] [] [] [2753,2754,2755,2756] CONDITIONAL_S
IDLE 2757 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 2758 [(0,1)] D [] [] [] [] [] [] none
MERGE 2759 [(0,1),(0,0)] D [] [2761,2762,2763,2764] [] [] [((0,0),(0,1))] [] none
DISCARD 2760 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2761 [(0,1),(0,0)] D [2759] [] [] [] [((0,0),(0,1))] [2761,2762,2763,2764] CONDITIONAL_S
Y_MEAS 2762 [(0,1)] HALF_D_PLUS_2 [2759] [] [] [] [] [2761,2762,2763,2764] CONDITIONAL_S
IDLE 2763 [(0,0)] HALF_D_PLUS_2 [2759] [] [] [] [] [2761,2762,2763,2764] CONDITIONAL_S
DISCARD 2764 [(0,1)] 0 [2759] [] [] [] [] [2761,2762,2763,2764] CONDITIONAL_S
IDLE 2765 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 2766 [(1,0)] D [] [] [] [] [] [] none
MERGE 2767 [(1,0),(0,0)] D [] [2769,2770,2771,2772] [] [] [((0,0),(1,0))] [] none
DISCARD 2768 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2769 [(1,0),(0,0)] D [2767] [] [] [] [((0,0),(1,0))] [2769,2770,2771,2772] CONDITIONAL_S
Y_MEAS 2770 [(1,0)] HALF_D_PLUS_2 [2767] [] [] [] [] [2769,2770,2771,2772] CONDITIONAL_S
IDLE 2771 [(0,0)] HALF_D_PLUS_2 [2767] [] [] [] [] [2769,2770,2771,2772] CONDITIONAL_S
DISCARD 2772 [(1,0)] 0 [2767] [] [] [] [] [2769,2770,2771,2772] CONDITIONAL_S
IDLE 2773 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 2774 [(0,1)] D [] [] [] [] [] [] none
MERGE 2775 [(0,1),(0,0)] D [] [2777,2778,2779,2780] [] [] [((0,0),(0,1))] [] none
DISCARD 2776 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2777 [(0,1),(0,0)] D [2775] [] [] [] [((0,0),(0,1))] [2777,2778,2779,2780] CONDITIONAL_S
Y_MEAS 2778 [(0,1)] HALF_D_PLUS_2 [2775] [] [] [] [] [2777,2778,2779,2780] CONDITIONAL_S
IDLE 2779 [(0,0)] HALF_D_PLUS_2 [2775] [] [] [] [] [2777,2778,2779,2780] CONDITIONAL_S
DISCARD 2780 [(0,1)] 0 [2775] [] [] [] [] [2777,2778,2779,2780] CONDITIONAL_S
IDLE 2781 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 2782 [(1,0)] D [] [] [] [] [] [] none
MERGE 2783 [(1,0),(0,0)] D [] [2785,2786,2787,2788] [] [] [((0,0),(1,0))] [] none
DISCARD 2784 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2785 [(1,0),(0,0)] D [2783] [] [] [] [((0,0),(1,0))] [2785,2786,2787,2788] CONDITIONAL_S
Y_MEAS 2786 [(1,0)] HALF_D_PLUS_2 [2783] [] [] [] [] [2785,2786,2787,2788] CONDITIONAL_S
IDLE 2787 [(0,0)] HALF_D_PLUS_2 [2783] [] [] [] [] [2785,2786,2787,2788] CONDITIONAL_S
DISCARD 2788 [(1,0)] 0 [2783] [] [] [] [] [2785,2786,2787,2788] CONDITIONAL_S
IDLE 2789 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 2790 [(0,1)] D [] [] [] [] [] [] none
MERGE 2791 [(0,1),(0,0)] D [] [2793,2794,2795,2796] [] [] [((0,0),(0,1))] [] none
DISCARD 2792 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2793 [(0,1),(0,0)] D [2791] [] [] [] [((0,0),(0,1))] [2793,2794,2795,2796] CONDITIONAL_S
Y_MEAS 2794 [(0,1)] HALF_D_PLUS_2 [2791] [] [] [] [] [2793,2794,2795,2796] CONDITIONAL_S
IDLE 2795 [(0,0)] HALF_D_PLUS_2 [2791] [] [] [] [] [2793,2794,2795,2796] CONDITIONAL_S
DISCARD 2796 [(0,1)] 0 [2791] [] [] [] [] [2793,2794,2795,2796] CONDITIONAL_S
IDLE 2797 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 2798 [(1,0)] D [] [] [] [] [] [] none
MERGE 2799 [(1,0),(0,0)] D [] [2801,2802,2803,2804] [] [] [((0,0),(1,0))] [] none
DISCARD 2800 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2801 [(1,0),(0,0)] D [2799] [] [] [] [((0,0),(1,0))] [2801,2802,2803,2804] CONDITIONAL_S
Y_MEAS 2802 [(1,0)] HALF_D_PLUS_2 [2799] [] [] [] [] [2801,2802,2803,2804] CONDITIONAL_S
IDLE 2803 [(0,0)] HALF_D_PLUS_2 [2799] [] [] [] [] [2801,2802,2803,2804] CONDITIONAL_S
DISCARD 2804 [(1,0)] 0 [2799] [] [] [] [] [2801,2802,2803,2804] CONDITIONAL_S
IDLE 2805 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 2806 [(0,1)] D [] [] [] [] [] [] none
MERGE 2807 [(0,1),(0,0)] D [] [2809,2810,2811,2812] [] [] [((0,0),(0,1))] [] none
DISCARD 2808 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2809 [(0,1),(0,0)] D [2807] [] [] [] [((0,0),(0,1))] [2809,2810,2811,2812] CONDITIONAL_S
Y_MEAS 2810 [(0,1)] HALF_D_PLUS_2 [2807] [] [] [] [] [2809,2810,2811,2812] CONDITIONAL_S
IDLE 2811 [(0,0)] HALF_D_PLUS_2 [2807] [] [] [] [] [2809,2810,2811,2812] CONDITIONAL_S
DISCARD 2812 [(0,1)] 0 [2807] [] [] [] [] [2809,2810,2811,2812] CONDITIONAL_S
IDLE 2813 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 2814 [(1,0)] D [] [] [] [] [] [] none
MERGE 2815 [(1,0),(0,0)] D [] [2817,2818,2819,2820] [] [] [((0,0),(1,0))] [] none
DISCARD 2816 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2817 [(1,0),(0,0)] D [2815] [] [] [] [((0,0),(1,0))] [2817,2818,2819,2820] CONDITIONAL_S
Y_MEAS 2818 [(1,0)] HALF_D_PLUS_2 [2815] [] [] [] [] [2817,2818,2819,2820] CONDITIONAL_S
IDLE 2819 [(0,0)] HALF_D_PLUS_2 [2815] [] [] [] [] [2817,2818,2819,2820] CONDITIONAL_S
DISCARD 2820 [(1,0)] 0 [2815] [] [] [] [] [2817,2818,2819,2820] CONDITIONAL_S
IDLE 2821 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 2822 [(0,1)] D [] [] [] [] [] [] none
MERGE 2823 [(0,1),(0,0)] D [] [2825,2826,2827,2828] [] [] [((0,0),(0,1))] [] none
DISCARD 2824 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2825 [(0,1),(0,0)] D [2823] [] [] [] [((0,0),(0,1))] [2825,2826,2827,2828] CONDITIONAL_S
Y_MEAS 2826 [(0,1)] HALF_D_PLUS_2 [2823] [] [] [] [] [2825,2826,2827,2828] CONDITIONAL_S
IDLE 2827 [(0,0)] HALF_D_PLUS_2 [2823] [] [] [] [] [2825,2826,2827,2828] CONDITIONAL_S
DISCARD 2828 [(0,1)] 0 [2823] [] [] [] [] [2825,2826,2827,2828] CONDITIONAL_S
IDLE 2829 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 2830 [(1,0)] D [] [] [] [] [] [] none
MERGE 2831 [(1,0),(0,0)] D [] [2833,2834,2835,2836] [] [] [((0,0),(1,0))] [] none
DISCARD 2832 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2833 [(1,0),(0,0)] D [2831] [] [] [] [((0,0),(1,0))] [2833,2834,2835,2836] CONDITIONAL_S
Y_MEAS 2834 [(1,0)] HALF_D_PLUS_2 [2831] [] [] [] [] [2833,2834,2835,2836] CONDITIONAL_S
IDLE 2835 [(0,0)] HALF_D_PLUS_2 [2831] [] [] [] [] [2833,2834,2835,2836] CONDITIONAL_S
DISCARD 2836 [(1,0)] 0 [2831] [] [] [] [] [2833,2834,2835,2836] CONDITIONAL_S
IDLE 2837 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 2838 [(0,1)] D [] [] [] [] [] [] none
MERGE 2839 [(0,1),(0,0)] D [] [2841,2842,2843,2844] [] [] [((0,0),(0,1))] [] none
DISCARD 2840 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2841 [(0,1),(0,0)] D [2839] [] [] [] [((0,0),(0,1))] [2841,2842,2843,2844] CONDITIONAL_S
Y_MEAS 2842 [(0,1)] HALF_D_PLUS_2 [2839] [] [] [] [] [2841,2842,2843,2844] CONDITIONAL_S
IDLE 2843 [(0,0)] HALF_D_PLUS_2 [2839] [] [] [] [] [2841,2842,2843,2844] CONDITIONAL_S
DISCARD 2844 [(0,1)] 0 [2839] [] [] [] [] [2841,2842,2843,2844] CONDITIONAL_S
IDLE 2845 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 2846 [(1,0)] D [] [] [] [] [] [] none
MERGE 2847 [(1,0),(0,0)] D [] [2849,2850,2851,2852] [] [] [((0,0),(1,0))] [] none
DISCARD 2848 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2849 [(1,0),(0,0)] D [2847] [] [] [] [((0,0),(1,0))] [2849,2850,2851,2852] CONDITIONAL_S
Y_MEAS 2850 [(1,0)] HALF_D_PLUS_2 [2847] [] [] [] [] [2849,2850,2851,2852] CONDITIONAL_S
IDLE 2851 [(0,0)] HALF_D_PLUS_2 [2847] [] [] [] [] [2849,2850,2851,2852] CONDITIONAL_S
DISCARD 2852 [(1,0)] 0 [2847] [] [] [] [] [2849,2850,2851,2852] CONDITIONAL_S
IDLE 2853 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 2854 [(0,1)] D [] [] [] [] [] [] none
MERGE 2855 [(0,1),(0,0)] D [] [2857,2858,2859,2860] [] [] [((0,0),(0,1))] [] none
DISCARD 2856 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2857 [(0,1),(0,0)] D [2855] [] [] [] [((0,0),(0,1))] [2857,2858,2859,2860] CONDITIONAL_S
Y_MEAS 2858 [(0,1)] HALF_D_PLUS_2 [2855] [] [] [] [] [2857,2858,2859,2860] CONDITIONAL_S
IDLE 2859 [(0,0)] HALF_D_PLUS_2 [2855] [] [] [] [] [2857,2858,2859,2860] CONDITIONAL_S
DISCARD 2860 [(0,1)] 0 [2855] [] [] [] [] [2857,2858,2859,2860] CONDITIONAL_S
IDLE 2861 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 2862 [(1,0)] D [] [] [] [] [] [] none
MERGE 2863 [(1,0),(0,0)] D [] [2865,2866,2867,2868] [] [] [((0,0),(1,0))] [] none
DISCARD 2864 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2865 [(1,0),(0,0)] D [2863] [] [] [] [((0,0),(1,0))] [2865,2866,2867,2868] CONDITIONAL_S
Y_MEAS 2866 [(1,0)] HALF_D_PLUS_2 [2863] [] [] [] [] [2865,2866,2867,2868] CONDITIONAL_S
IDLE 2867 [(0,0)] HALF_D_PLUS_2 [2863] [] [] [] [] [2865,2866,2867,2868] CONDITIONAL_S
DISCARD 2868 [(1,0)] 0 [2863] [] [] [] [] [2865,2866,2867,2868] CONDITIONAL_S
IDLE 2869 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 2870 [(0,1)] D [] [] [] [] [] [] none
MERGE 2871 [(0,1),(0,0)] D [] [2873,2874,2875,2876] [] [] [((0,0),(0,1))] [] none
DISCARD 2872 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2873 [(0,1),(0,0)] D [2871] [] [] [] [((0,0),(0,1))] [2873,2874,2875,2876] CONDITIONAL_S
Y_MEAS 2874 [(0,1)] HALF_D_PLUS_2 [2871] [] [] [] [] [2873,2874,2875,2876] CONDITIONAL_S
IDLE 2875 [(0,0)] HALF_D_PLUS_2 [2871] [] [] [] [] [2873,2874,2875,2876] CONDITIONAL_S
DISCARD 2876 [(0,1)] 0 [2871] [] [] [] [] [2873,2874,2875,2876] CONDITIONAL_S
IDLE 2877 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 2878 [(1,0)] D [] [] [] [] [] [] none
MERGE 2879 [(1,0),(0,0)] D [] [2881,2882,2883,2884] [] [] [((0,0),(1,0))] [] none
DISCARD 2880 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2881 [(1,0),(0,0)] D [2879] [] [] [] [((0,0),(1,0))] [2881,2882,2883,2884] CONDITIONAL_S
Y_MEAS 2882 [(1,0)] HALF_D_PLUS_2 [2879] [] [] [] [] [2881,2882,2883,2884] CONDITIONAL_S
IDLE 2883 [(0,0)] HALF_D_PLUS_2 [2879] [] [] [] [] [2881,2882,2883,2884] CONDITIONAL_S
DISCARD 2884 [(1,0)] 0 [2879] [] [] [] [] [2881,2882,2883,2884] CONDITIONAL_S
IDLE 2885 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 2886 [(0,1)] D [] [] [] [] [] [] none
MERGE 2887 [(0,1),(0,0)] D [] [2889,2890,2891,2892] [] [] [((0,0),(0,1))] [] none
DISCARD 2888 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2889 [(0,1),(0,0)] D [2887] [] [] [] [((0,0),(0,1))] [2889,2890,2891,2892] CONDITIONAL_S
Y_MEAS 2890 [(0,1)] HALF_D_PLUS_2 [2887] [] [] [] [] [2889,2890,2891,2892] CONDITIONAL_S
IDLE 2891 [(0,0)] HALF_D_PLUS_2 [2887] [] [] [] [] [2889,2890,2891,2892] CONDITIONAL_S
DISCARD 2892 [(0,1)] 0 [2887] [] [] [] [] [2889,2890,2891,2892] CONDITIONAL_S
IDLE 2893 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 2894 [(1,0)] D [] [] [] [] [] [] none
MERGE 2895 [(1,0),(0,0)] D [] [2897,2898,2899,2900] [] [] [((0,0),(1,0))] [] none
DISCARD 2896 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2897 [(1,0),(0,0)] D [2895] [] [] [] [((0,0),(1,0))] [2897,2898,2899,2900] CONDITIONAL_S
Y_MEAS 2898 [(1,0)] HALF_D_PLUS_2 [2895] [] [] [] [] [2897,2898,2899,2900] CONDITIONAL_S
IDLE 2899 [(0,0)] HALF_D_PLUS_2 [2895] [] [] [] [] [2897,2898,2899,2900] CONDITIONAL_S
DISCARD 2900 [(1,0)] 0 [2895] [] [] [] [] [2897,2898,2899,2900] CONDITIONAL_S
IDLE 2901 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 2902 [(0,1)] D [] [] [] [] [] [] none
MERGE 2903 [(0,1),(0,0)] D [] [2905,2906,2907,2908] [] [] [((0,0),(0,1))] [] none
DISCARD 2904 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2905 [(0,1),(0,0)] D [2903] [] [] [] [((0,0),(0,1))] [2905,2906,2907,2908] CONDITIONAL_S
Y_MEAS 2906 [(0,1)] HALF_D_PLUS_2 [2903] [] [] [] [] [2905,2906,2907,2908] CONDITIONAL_S
IDLE 2907 [(0,0)] HALF_D_PLUS_2 [2903] [] [] [] [] [2905,2906,2907,2908] CONDITIONAL_S
DISCARD 2908 [(0,1)] 0 [2903] [] [] [] [] [2905,2906,2907,2908] CONDITIONAL_S
IDLE 2909 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 2910 [(1,0)] D [] [] [] [] [] [] none
MERGE 2911 [(1,0),(0,0)] D [] [2913,2914,2915,2916] [] [] [((0,0),(1,0))] [] none
DISCARD 2912 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2913 [(1,0),(0,0)] D [2911] [] [] [] [((0,0),(1,0))] [2913,2914,2915,2916] CONDITIONAL_S
Y_MEAS 2914 [(1,0)] HALF_D_PLUS_2 [2911] [] [] [] [] [2913,2914,2915,2916] CONDITIONAL_S
IDLE 2915 [(0,0)] HALF_D_PLUS_2 [2911] [] [] [] [] [2913,2914,2915,2916] CONDITIONAL_S
DISCARD 2916 [(1,0)] 0 [2911] [] [] [] [] [2913,2914,2915,2916] CONDITIONAL_S
IDLE 2917 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 2918 [(0,1)] D [] [] [] [] [] [] none
MERGE 2919 [(0,1),(0,0)] D [] [2921,2922,2923,2924] [] [] [((0,0),(0,1))] [] none
DISCARD 2920 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2921 [(0,1),(0,0)] D [2919] [] [] [] [((0,0),(0,1))] [2921,2922,2923,2924] CONDITIONAL_S
Y_MEAS 2922 [(0,1)] HALF_D_PLUS_2 [2919] [] [] [] [] [2921,2922,2923,2924] CONDITIONAL_S
IDLE 2923 [(0,0)] HALF_D_PLUS_2 [2919] [] [] [] [] [2921,2922,2923,2924] CONDITIONAL_S
DISCARD 2924 [(0,1)] 0 [2919] [] [] [] [] [2921,2922,2923,2924] CONDITIONAL_S
IDLE 2925 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 2926 [(1,0)] D [] [] [] [] [] [] none
MERGE 2927 [(1,0),(0,0)] D [] [2929,2930,2931,2932] [] [] [((0,0),(1,0))] [] none
DISCARD 2928 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2929 [(1,0),(0,0)] D [2927] [] [] [] [((0,0),(1,0))] [2929,2930,2931,2932] CONDITIONAL_S
Y_MEAS 2930 [(1,0)] HALF_D_PLUS_2 [2927] [] [] [] [] [2929,2930,2931,2932] CONDITIONAL_S
IDLE 2931 [(0,0)] HALF_D_PLUS_2 [2927] [] [] [] [] [2929,2930,2931,2932] CONDITIONAL_S
DISCARD 2932 [(1,0)] 0 [2927] [] [] [] [] [2929,2930,2931,2932] CONDITIONAL_S
IDLE 2933 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 2934 [(0,1)] D [] [] [] [] [] [] none
MERGE 2935 [(0,1),(0,0)] D [] [2937,2938,2939,2940] [] [] [((0,0),(0,1))] [] none
DISCARD 2936 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2937 [(0,1),(0,0)] D [2935] [] [] [] [((0,0),(0,1))] [2937,2938,2939,2940] CONDITIONAL_S
Y_MEAS 2938 [(0,1)] HALF_D_PLUS_2 [2935] [] [] [] [] [2937,2938,2939,2940] CONDITIONAL_S
IDLE 2939 [(0,0)] HALF_D_PLUS_2 [2935] [] [] [] [] [2937,2938,2939,2940] CONDITIONAL_S
DISCARD 2940 [(0,1)] 0 [2935] [] [] [] [] [2937,2938,2939,2940] CONDITIONAL_S
IDLE 2941 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 2942 [(1,0)] D [] [] [] [] [] [] none
MERGE 2943 [(1,0),(0,0)] D [] [2945,2946,2947,2948] [] [] [((0,0),(1,0))] [] none
DISCARD 2944 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2945 [(1,0),(0,0)] D [2943] [] [] [] [((0,0),(1,0))] [2945,2946,2947,2948] CONDITIONAL_S
Y_MEAS 2946 [(1,0)] HALF_D_PLUS_2 [2943] [] [] [] [] [2945,2946,2947,2948] CONDITIONAL_S
IDLE 2947 [(0,0)] HALF_D_PLUS_2 [2943] [] [] [] [] [2945,2946,2947,2948] CONDITIONAL_S
DISCARD 2948 [(1,0)] 0 [2943] [] [] [] [] [2945,2946,2947,2948] CONDITIONAL_S
IDLE 2949 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 2950 [(0,1)] D [] [] [] [] [] [] none
MERGE 2951 [(0,1),(0,0)] D [] [2953,2954,2955,2956] [] [] [((0,0),(0,1))] [] none
DISCARD 2952 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2953 [(0,1),(0,0)] D [2951] [] [] [] [((0,0),(0,1))] [2953,2954,2955,2956] CONDITIONAL_S
Y_MEAS 2954 [(0,1)] HALF_D_PLUS_2 [2951] [] [] [] [] [2953,2954,2955,2956] CONDITIONAL_S
IDLE 2955 [(0,0)] HALF_D_PLUS_2 [2951] [] [] [] [] [2953,2954,2955,2956] CONDITIONAL_S
DISCARD 2956 [(0,1)] 0 [2951] [] [] [] [] [2953,2954,2955,2956] CONDITIONAL_S
IDLE 2957 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 2958 [(1,0)] D [] [] [] [] [] [] none
MERGE 2959 [(1,0),(0,0)] D [] [2961,2962,2963,2964] [] [] [((0,0),(1,0))] [] none
DISCARD 2960 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2961 [(1,0),(0,0)] D [2959] [] [] [] [((0,0),(1,0))] [2961,2962,2963,2964] CONDITIONAL_S
Y_MEAS 2962 [(1,0)] HALF_D_PLUS_2 [2959] [] [] [] [] [2961,2962,2963,2964] CONDITIONAL_S
IDLE 2963 [(0,0)] HALF_D_PLUS_2 [2959] [] [] [] [] [2961,2962,2963,2964] CONDITIONAL_S
DISCARD 2964 [(1,0)] 0 [2959] [] [] [] [] [2961,2962,2963,2964] CONDITIONAL_S
IDLE 2965 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 2966 [(0,1)] D [] [] [] [] [] [] none
MERGE 2967 [(0,1),(0,0)] D [] [2969,2970,2971,2972] [] [] [((0,0),(0,1))] [] none
DISCARD 2968 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2969 [(0,1),(0,0)] D [2967] [] [] [] [((0,0),(0,1))] [2969,2970,2971,2972] CONDITIONAL_S
Y_MEAS 2970 [(0,1)] HALF_D_PLUS_2 [2967] [] [] [] [] [2969,2970,2971,2972] CONDITIONAL_S
IDLE 2971 [(0,0)] HALF_D_PLUS_2 [2967] [] [] [] [] [2969,2970,2971,2972] CONDITIONAL_S
DISCARD 2972 [(0,1)] 0 [2967] [] [] [] [] [2969,2970,2971,2972] CONDITIONAL_S
IDLE 2973 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 2974 [(1,0)] D [] [] [] [] [] [] none
MERGE 2975 [(1,0),(0,0)] D [] [2977,2978,2979,2980] [] [] [((0,0),(1,0))] [] none
DISCARD 2976 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2977 [(1,0),(0,0)] D [2975] [] [] [] [((0,0),(1,0))] [2977,2978,2979,2980] CONDITIONAL_S
Y_MEAS 2978 [(1,0)] HALF_D_PLUS_2 [2975] [] [] [] [] [2977,2978,2979,2980] CONDITIONAL_S
IDLE 2979 [(0,0)] HALF_D_PLUS_2 [2975] [] [] [] [] [2977,2978,2979,2980] CONDITIONAL_S
DISCARD 2980 [(1,0)] 0 [2975] [] [] [] [] [2977,2978,2979,2980] CONDITIONAL_S
IDLE 2981 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 2982 [(0,1)] D [] [] [] [] [] [] none
MERGE 2983 [(0,1),(0,0)] D [] [2985,2986,2987,2988] [] [] [((0,0),(0,1))] [] none
DISCARD 2984 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2985 [(0,1),(0,0)] D [2983] [] [] [] [((0,0),(0,1))] [2985,2986,2987,2988] CONDITIONAL_S
Y_MEAS 2986 [(0,1)] HALF_D_PLUS_2 [2983] [] [] [] [] [2985,2986,2987,2988] CONDITIONAL_S
IDLE 2987 [(0,0)] HALF_D_PLUS_2 [2983] [] [] [] [] [2985,2986,2987,2988] CONDITIONAL_S
DISCARD 2988 [(0,1)] 0 [2983] [] [] [] [] [2985,2986,2987,2988] CONDITIONAL_S
IDLE 2989 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 2990 [(1,0)] D [] [] [] [] [] [] none
MERGE 2991 [(1,0),(0,0)] D [] [2993,2994,2995,2996] [] [] [((0,0),(1,0))] [] none
DISCARD 2992 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2993 [(1,0),(0,0)] D [2991] [] [] [] [((0,0),(1,0))] [2993,2994,2995,2996] CONDITIONAL_S
Y_MEAS 2994 [(1,0)] HALF_D_PLUS_2 [2991] [] [] [] [] [2993,2994,2995,2996] CONDITIONAL_S
IDLE 2995 [(0,0)] HALF_D_PLUS_2 [2991] [] [] [] [] [2993,2994,2995,2996] CONDITIONAL_S
DISCARD 2996 [(1,0)] 0 [2991] [] [] [] [] [2993,2994,2995,2996] CONDITIONAL_S
IDLE 2997 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 2998 [(0,1)] D [] [] [] [] [] [] none
MERGE 2999 [(0,1),(0,0)] D [] [3001,3002,3003,3004] [] [] [((0,0),(0,1))] [] none
DISCARD 3000 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3001 [(0,1),(0,0)] D [2999] [] [] [] [((0,0),(0,1))] [3001,3002,3003,3004] CONDITIONAL_S
Y_MEAS 3002 [(0,1)] HALF_D_PLUS_2 [2999] [] [] [] [] [3001,3002,3003,3004] CONDITIONAL_S
IDLE 3003 [(0,0)] HALF_D_PLUS_2 [2999] [] [] [] [] [3001,3002,3003,3004] CONDITIONAL_S
DISCARD 3004 [(0,1)] 0 [2999] [] [] [] [] [3001,3002,3003,3004] CONDITIONAL_S
IDLE 3005 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 3006 [(1,0)] D [] [] [] [] [] [] none
MERGE 3007 [(1,0),(0,0)] D [] [3009,3010,3011,3012] [] [] [((0,0),(1,0))] [] none
DISCARD 3008 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3009 [(1,0),(0,0)] D [3007] [] [] [] [((0,0),(1,0))] [3009,3010,3011,3012] CONDITIONAL_S
Y_MEAS 3010 [(1,0)] HALF_D_PLUS_2 [3007] [] [] [] [] [3009,3010,3011,3012] CONDITIONAL_S
IDLE 3011 [(0,0)] HALF_D_PLUS_2 [3007] [] [] [] [] [3009,3010,3011,3012] CONDITIONAL_S
DISCARD 3012 [(1,0)] 0 [3007] [] [] [] [] [3009,3010,3011,3012] CONDITIONAL_S
IDLE 3013 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 3014 [(0,1)] D [] [] [] [] [] [] none
MERGE 3015 [(0,1),(0,0)] D [] [3017,3018,3019,3020] [] [] [((0,0),(0,1))] [] none
DISCARD 3016 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3017 [(0,1),(0,0)] D [3015] [] [] [] [((0,0),(0,1))] [3017,3018,3019,3020] CONDITIONAL_S
Y_MEAS 3018 [(0,1)] HALF_D_PLUS_2 [3015] [] [] [] [] [3017,3018,3019,3020] CONDITIONAL_S
IDLE 3019 [(0,0)] HALF_D_PLUS_2 [3015] [] [] [] [] [3017,3018,3019,3020] CONDITIONAL_S
DISCARD 3020 [(0,1)] 0 [3015] [] [] [] [] [3017,3018,3019,3020] CONDITIONAL_S
IDLE 3021 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 3022 [(1,0)] D [] [] [] [] [] [] none
MERGE 3023 [(1,0),(0,0)] D [] [3025,3026,3027,3028] [] [] [((0,0),(1,0))] [] none
DISCARD 3024 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3025 [(1,0),(0,0)] D [3023] [] [] [] [((0,0),(1,0))] [3025,3026,3027,3028] CONDITIONAL_S
Y_MEAS 3026 [(1,0)] HALF_D_PLUS_2 [3023] [] [] [] [] [3025,3026,3027,3028] CONDITIONAL_S
IDLE 3027 [(0,0)] HALF_D_PLUS_2 [3023] [] [] [] [] [3025,3026,3027,3028] CONDITIONAL_S
DISCARD 3028 [(1,0)] 0 [3023] [] [] [] [] [3025,3026,3027,3028] CONDITIONAL_S
IDLE 3029 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 3030 [(0,1)] D [] [] [] [] [] [] none
MERGE 3031 [(0,1),(0,0)] D [] [3033,3034,3035,3036] [] [] [((0,0),(0,1))] [] none
DISCARD 3032 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3033 [(0,1),(0,0)] D [3031] [] [] [] [((0,0),(0,1))] [3033,3034,3035,3036] CONDITIONAL_S
Y_MEAS 3034 [(0,1)] HALF_D_PLUS_2 [3031] [] [] [] [] [3033,3034,3035,3036] CONDITIONAL_S
IDLE 3035 [(0,0)] HALF_D_PLUS_2 [3031] [] [] [] [] [3033,3034,3035,3036] CONDITIONAL_S
DISCARD 3036 [(0,1)] 0 [3031] [] [] [] [] [3033,3034,3035,3036] CONDITIONAL_S
IDLE 3037 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 3038 [(1,0)] D [] [] [] [] [] [] none
MERGE 3039 [(1,0),(0,0)] D [] [3041,3042,3043,3044] [] [] [((0,0),(1,0))] [] none
DISCARD 3040 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3041 [(1,0),(0,0)] D [3039] [] [] [] [((0,0),(1,0))] [3041,3042,3043,3044] CONDITIONAL_S
Y_MEAS 3042 [(1,0)] HALF_D_PLUS_2 [3039] [] [] [] [] [3041,3042,3043,3044] CONDITIONAL_S
IDLE 3043 [(0,0)] HALF_D_PLUS_2 [3039] [] [] [] [] [3041,3042,3043,3044] CONDITIONAL_S
DISCARD 3044 [(1,0)] 0 [3039] [] [] [] [] [3041,3042,3043,3044] CONDITIONAL_S
IDLE 3045 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 3046 [(0,1)] D [] [] [] [] [] [] none
MERGE 3047 [(0,1),(0,0)] D [] [3049,3050,3051,3052] [] [] [((0,0),(0,1))] [] none
DISCARD 3048 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3049 [(0,1),(0,0)] D [3047] [] [] [] [((0,0),(0,1))] [3049,3050,3051,3052] CONDITIONAL_S
Y_MEAS 3050 [(0,1)] HALF_D_PLUS_2 [3047] [] [] [] [] [3049,3050,3051,3052] CONDITIONAL_S
IDLE 3051 [(0,0)] HALF_D_PLUS_2 [3047] [] [] [] [] [3049,3050,3051,3052] CONDITIONAL_S
DISCARD 3052 [(0,1)] 0 [3047] [] [] [] [] [3049,3050,3051,3052] CONDITIONAL_S
IDLE 3053 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 3054 [(1,0)] D [] [] [] [] [] [] none
MERGE 3055 [(1,0),(0,0)] D [] [3057,3058,3059,3060] [] [] [((0,0),(1,0))] [] none
DISCARD 3056 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3057 [(1,0),(0,0)] D [3055] [] [] [] [((0,0),(1,0))] [3057,3058,3059,3060] CONDITIONAL_S
Y_MEAS 3058 [(1,0)] HALF_D_PLUS_2 [3055] [] [] [] [] [3057,3058,3059,3060] CONDITIONAL_S
IDLE 3059 [(0,0)] HALF_D_PLUS_2 [3055] [] [] [] [] [3057,3058,3059,3060] CONDITIONAL_S
DISCARD 3060 [(1,0)] 0 [3055] [] [] [] [] [3057,3058,3059,3060] CONDITIONAL_S
IDLE 3061 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 3062 [(0,1)] D [] [] [] [] [] [] none
MERGE 3063 [(0,1),(0,0)] D [] [3065,3066,3067,3068] [] [] [((0,0),(0,1))] [] none
DISCARD 3064 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3065 [(0,1),(0,0)] D [3063] [] [] [] [((0,0),(0,1))] [3065,3066,3067,3068] CONDITIONAL_S
Y_MEAS 3066 [(0,1)] HALF_D_PLUS_2 [3063] [] [] [] [] [3065,3066,3067,3068] CONDITIONAL_S
IDLE 3067 [(0,0)] HALF_D_PLUS_2 [3063] [] [] [] [] [3065,3066,3067,3068] CONDITIONAL_S
DISCARD 3068 [(0,1)] 0 [3063] [] [] [] [] [3065,3066,3067,3068] CONDITIONAL_S
IDLE 3069 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 3070 [(1,0)] D [] [] [] [] [] [] none
MERGE 3071 [(1,0),(0,0)] D [] [3073,3074,3075,3076] [] [] [((0,0),(1,0))] [] none
DISCARD 3072 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3073 [(1,0),(0,0)] D [3071] [] [] [] [((0,0),(1,0))] [3073,3074,3075,3076] CONDITIONAL_S
Y_MEAS 3074 [(1,0)] HALF_D_PLUS_2 [3071] [] [] [] [] [3073,3074,3075,3076] CONDITIONAL_S
IDLE 3075 [(0,0)] HALF_D_PLUS_2 [3071] [] [] [] [] [3073,3074,3075,3076] CONDITIONAL_S
DISCARD 3076 [(1,0)] 0 [3071] [] [] [] [] [3073,3074,3075,3076] CONDITIONAL_S
IDLE 3077 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 3078 [(0,1)] D [] [] [] [] [] [] none
MERGE 3079 [(0,1),(0,0)] D [] [3081,3082,3083,3084] [] [] [((0,0),(0,1))] [] none
DISCARD 3080 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3081 [(0,1),(0,0)] D [3079] [] [] [] [((0,0),(0,1))] [3081,3082,3083,3084] CONDITIONAL_S
Y_MEAS 3082 [(0,1)] HALF_D_PLUS_2 [3079] [] [] [] [] [3081,3082,3083,3084] CONDITIONAL_S
IDLE 3083 [(0,0)] HALF_D_PLUS_2 [3079] [] [] [] [] [3081,3082,3083,3084] CONDITIONAL_S
DISCARD 3084 [(0,1)] 0 [3079] [] [] [] [] [3081,3082,3083,3084] CONDITIONAL_S
IDLE 3085 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 3086 [(1,0)] D [] [] [] [] [] [] none
MERGE 3087 [(1,0),(0,0)] D [] [3089,3090,3091,3092] [] [] [((0,0),(1,0))] [] none
DISCARD 3088 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3089 [(1,0),(0,0)] D [3087] [] [] [] [((0,0),(1,0))] [3089,3090,3091,3092] CONDITIONAL_S
Y_MEAS 3090 [(1,0)] HALF_D_PLUS_2 [3087] [] [] [] [] [3089,3090,3091,3092] CONDITIONAL_S
IDLE 3091 [(0,0)] HALF_D_PLUS_2 [3087] [] [] [] [] [3089,3090,3091,3092] CONDITIONAL_S
DISCARD 3092 [(1,0)] 0 [3087] [] [] [] [] [3089,3090,3091,3092] CONDITIONAL_S
IDLE 3093 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 3094 [(0,1)] D [] [] [] [] [] [] none
MERGE 3095 [(0,1),(0,0)] D [] [3097,3098,3099,3100] [] [] [((0,0),(0,1))] [] none
DISCARD 3096 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3097 [(0,1),(0,0)] D [3095] [] [] [] [((0,0),(0,1))] [3097,3098,3099,3100] CONDITIONAL_S
Y_MEAS 3098 [(0,1)] HALF_D_PLUS_2 [3095] [] [] [] [] [3097,3098,3099,3100] CONDITIONAL_S
IDLE 3099 [(0,0)] HALF_D_PLUS_2 [3095] [] [] [] [] [3097,3098,3099,3100] CONDITIONAL_S
DISCARD 3100 [(0,1)] 0 [3095] [] [] [] [] [3097,3098,3099,3100] CONDITIONAL_S
IDLE 3101 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 3102 [(1,0)] D [] [] [] [] [] [] none
MERGE 3103 [(1,0),(0,0)] D [] [3105,3106,3107,3108] [] [] [((0,0),(1,0))] [] none
DISCARD 3104 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3105 [(1,0),(0,0)] D [3103] [] [] [] [((0,0),(1,0))] [3105,3106,3107,3108] CONDITIONAL_S
Y_MEAS 3106 [(1,0)] HALF_D_PLUS_2 [3103] [] [] [] [] [3105,3106,3107,3108] CONDITIONAL_S
IDLE 3107 [(0,0)] HALF_D_PLUS_2 [3103] [] [] [] [] [3105,3106,3107,3108] CONDITIONAL_S
DISCARD 3108 [(1,0)] 0 [3103] [] [] [] [] [3105,3106,3107,3108] CONDITIONAL_S
IDLE 3109 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 3110 [(0,1)] D [] [] [] [] [] [] none
MERGE 3111 [(0,1),(0,0)] D [] [3113,3114,3115,3116] [] [] [((0,0),(0,1))] [] none
DISCARD 3112 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3113 [(0,1),(0,0)] D [3111] [] [] [] [((0,0),(0,1))] [3113,3114,3115,3116] CONDITIONAL_S
Y_MEAS 3114 [(0,1)] HALF_D_PLUS_2 [3111] [] [] [] [] [3113,3114,3115,3116] CONDITIONAL_S
IDLE 3115 [(0,0)] HALF_D_PLUS_2 [3111] [] [] [] [] [3113,3114,3115,3116] CONDITIONAL_S
DISCARD 3116 [(0,1)] 0 [3111] [] [] [] [] [3113,3114,3115,3116] CONDITIONAL_S
IDLE 3117 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 3118 [(1,0)] D [] [] [] [] [] [] none
MERGE 3119 [(1,0),(0,0)] D [] [3121,3122,3123,3124] [] [] [((0,0),(1,0))] [] none
DISCARD 3120 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3121 [(1,0),(0,0)] D [3119] [] [] [] [((0,0),(1,0))] [3121,3122,3123,3124] CONDITIONAL_S
Y_MEAS 3122 [(1,0)] HALF_D_PLUS_2 [3119] [] [] [] [] [3121,3122,3123,3124] CONDITIONAL_S
IDLE 3123 [(0,0)] HALF_D_PLUS_2 [3119] [] [] [] [] [3121,3122,3123,3124] CONDITIONAL_S
DISCARD 3124 [(1,0)] 0 [3119] [] [] [] [] [3121,3122,3123,3124] CONDITIONAL_S
IDLE 3125 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 3126 [(0,1)] D [] [] [] [] [] [] none
MERGE 3127 [(0,1),(0,0)] D [] [3129,3130,3131,3132] [] [] [((0,0),(0,1))] [] none
DISCARD 3128 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3129 [(0,1),(0,0)] D [3127] [] [] [] [((0,0),(0,1))] [3129,3130,3131,3132] CONDITIONAL_S
Y_MEAS 3130 [(0,1)] HALF_D_PLUS_2 [3127] [] [] [] [] [3129,3130,3131,3132] CONDITIONAL_S
IDLE 3131 [(0,0)] HALF_D_PLUS_2 [3127] [] [] [] [] [3129,3130,3131,3132] CONDITIONAL_S
DISCARD 3132 [(0,1)] 0 [3127] [] [] [] [] [3129,3130,3131,3132] CONDITIONAL_S
IDLE 3133 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 3134 [(1,0)] D [] [] [] [] [] [] none
MERGE 3135 [(1,0),(0,0)] D [] [3137,3138,3139,3140] [] [] [((0,0),(1,0))] [] none
DISCARD 3136 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3137 [(1,0),(0,0)] D [3135] [] [] [] [((0,0),(1,0))] [3137,3138,3139,3140] CONDITIONAL_S
Y_MEAS 3138 [(1,0)] HALF_D_PLUS_2 [3135] [] [] [] [] [3137,3138,3139,3140] CONDITIONAL_S
IDLE 3139 [(0,0)] HALF_D_PLUS_2 [3135] [] [] [] [] [3137,3138,3139,3140] CONDITIONAL_S
DISCARD 3140 [(1,0)] 0 [3135] [] [] [] [] [3137,3138,3139,3140] CONDITIONAL_S
IDLE 3141 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 3142 [(0,1)] D [] [] [] [] [] [] none
MERGE 3143 [(0,1),(0,0)] D [] [3145,3146,3147,3148] [] [] [((0,0),(0,1))] [] none
DISCARD 3144 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3145 [(0,1),(0,0)] D [3143] [] [] [] [((0,0),(0,1))] [3145,3146,3147,3148] CONDITIONAL_S
Y_MEAS 3146 [(0,1)] HALF_D_PLUS_2 [3143] [] [] [] [] [3145,3146,3147,3148] CONDITIONAL_S
IDLE 3147 [(0,0)] HALF_D_PLUS_2 [3143] [] [] [] [] [3145,3146,3147,3148] CONDITIONAL_S
DISCARD 3148 [(0,1)] 0 [3143] [] [] [] [] [3145,3146,3147,3148] CONDITIONAL_S
IDLE 3149 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 3150 [(1,0)] D [] [] [] [] [] [] none
MERGE 3151 [(1,0),(0,0)] D [] [3153,3154,3155,3156] [] [] [((0,0),(1,0))] [] none
DISCARD 3152 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3153 [(1,0),(0,0)] D [3151] [] [] [] [((0,0),(1,0))] [3153,3154,3155,3156] CONDITIONAL_S
Y_MEAS 3154 [(1,0)] HALF_D_PLUS_2 [3151] [] [] [] [] [3153,3154,3155,3156] CONDITIONAL_S
IDLE 3155 [(0,0)] HALF_D_PLUS_2 [3151] [] [] [] [] [3153,3154,3155,3156] CONDITIONAL_S
DISCARD 3156 [(1,0)] 0 [3151] [] [] [] [] [3153,3154,3155,3156] CONDITIONAL_S
IDLE 3157 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 3158 [(0,1)] D [] [] [] [] [] [] none
MERGE 3159 [(0,1),(0,0)] D [] [3161,3162,3163,3164] [] [] [((0,0),(0,1))] [] none
DISCARD 3160 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3161 [(0,1),(0,0)] D [3159] [] [] [] [((0,0),(0,1))] [3161,3162,3163,3164] CONDITIONAL_S
Y_MEAS 3162 [(0,1)] HALF_D_PLUS_2 [3159] [] [] [] [] [3161,3162,3163,3164] CONDITIONAL_S
IDLE 3163 [(0,0)] HALF_D_PLUS_2 [3159] [] [] [] [] [3161,3162,3163,3164] CONDITIONAL_S
DISCARD 3164 [(0,1)] 0 [3159] [] [] [] [] [3161,3162,3163,3164] CONDITIONAL_S
IDLE 3165 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 3166 [(1,0)] D [] [] [] [] [] [] none
MERGE 3167 [(1,0),(0,0)] D [] [3169,3170,3171,3172] [] [] [((0,0),(1,0))] [] none
DISCARD 3168 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3169 [(1,0),(0,0)] D [3167] [] [] [] [((0,0),(1,0))] [3169,3170,3171,3172] CONDITIONAL_S
Y_MEAS 3170 [(1,0)] HALF_D_PLUS_2 [3167] [] [] [] [] [3169,3170,3171,3172] CONDITIONAL_S
IDLE 3171 [(0,0)] HALF_D_PLUS_2 [3167] [] [] [] [] [3169,3170,3171,3172] CONDITIONAL_S
DISCARD 3172 [(1,0)] 0 [3167] [] [] [] [] [3169,3170,3171,3172] CONDITIONAL_S
IDLE 3173 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 3174 [(0,1)] D [] [] [] [] [] [] none
MERGE 3175 [(0,1),(0,0)] D [] [3177,3178,3179,3180] [] [] [((0,0),(0,1))] [] none
DISCARD 3176 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3177 [(0,1),(0,0)] D [3175] [] [] [] [((0,0),(0,1))] [3177,3178,3179,3180] CONDITIONAL_S
Y_MEAS 3178 [(0,1)] HALF_D_PLUS_2 [3175] [] [] [] [] [3177,3178,3179,3180] CONDITIONAL_S
IDLE 3179 [(0,0)] HALF_D_PLUS_2 [3175] [] [] [] [] [3177,3178,3179,3180] CONDITIONAL_S
DISCARD 3180 [(0,1)] 0 [3175] [] [] [] [] [3177,3178,3179,3180] CONDITIONAL_S
IDLE 3181 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 3182 [(1,0)] D [] [] [] [] [] [] none
MERGE 3183 [(1,0),(0,0)] D [] [3185,3186,3187,3188] [] [] [((0,0),(1,0))] [] none
DISCARD 3184 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3185 [(1,0),(0,0)] D [3183] [] [] [] [((0,0),(1,0))] [3185,3186,3187,3188] CONDITIONAL_S
Y_MEAS 3186 [(1,0)] HALF_D_PLUS_2 [3183] [] [] [] [] [3185,3186,3187,3188] CONDITIONAL_S
IDLE 3187 [(0,0)] HALF_D_PLUS_2 [3183] [] [] [] [] [3185,3186,3187,3188] CONDITIONAL_S
DISCARD 3188 [(1,0)] 0 [3183] [] [] [] [] [3185,3186,3187,3188] CONDITIONAL_S
IDLE 3189 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 3190 [(0,1)] D [] [] [] [] [] [] none
MERGE 3191 [(0,1),(0,0)] D [] [3193,3194,3195,3196] [] [] [((0,0),(0,1))] [] none
DISCARD 3192 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3193 [(0,1),(0,0)] D [3191] [] [] [] [((0,0),(0,1))] [3193,3194,3195,3196] CONDITIONAL_S
Y_MEAS 3194 [(0,1)] HALF_D_PLUS_2 [3191] [] [] [] [] [3193,3194,3195,3196] CONDITIONAL_S
IDLE 3195 [(0,0)] HALF_D_PLUS_2 [3191] [] [] [] [] [3193,3194,3195,3196] CONDITIONAL_S
DISCARD 3196 [(0,1)] 0 [3191] [] [] [] [] [3193,3194,3195,3196] CONDITIONAL_S
IDLE 3197 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 3198 [(1,0)] D [] [] [] [] [] [] none
MERGE 3199 [(1,0),(0,0)] D [] [3201,3202,3203,3204] [] [] [((0,0),(1,0))] [] none
DISCARD 3200 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3201 [(1,0),(0,0)] D [3199] [] [] [] [((0,0),(1,0))] [3201,3202,3203,3204] CONDITIONAL_S
Y_MEAS 3202 [(1,0)] HALF_D_PLUS_2 [3199] [] [] [] [] [3201,3202,3203,3204] CONDITIONAL_S
IDLE 3203 [(0,0)] HALF_D_PLUS_2 [3199] [] [] [] [] [3201,3202,3203,3204] CONDITIONAL_S
DISCARD 3204 [(1,0)] 0 [3199] [] [] [] [] [3201,3202,3203,3204] CONDITIONAL_S
IDLE 3205 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 3206 [(0,1)] D [] [] [] [] [] [] none
MERGE 3207 [(0,1),(0,0)] D [] [3209,3210,3211,3212] [] [] [((0,0),(0,1))] [] none
DISCARD 3208 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3209 [(0,1),(0,0)] D [3207] [] [] [] [((0,0),(0,1))] [3209,3210,3211,3212] CONDITIONAL_S
Y_MEAS 3210 [(0,1)] HALF_D_PLUS_2 [3207] [] [] [] [] [3209,3210,3211,3212] CONDITIONAL_S
IDLE 3211 [(0,0)] HALF_D_PLUS_2 [3207] [] [] [] [] [3209,3210,3211,3212] CONDITIONAL_S
DISCARD 3212 [(0,1)] 0 [3207] [] [] [] [] [3209,3210,3211,3212] CONDITIONAL_S
IDLE 3213 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 3214 [(1,0)] D [] [] [] [] [] [] none
MERGE 3215 [(1,0),(0,0)] D [] [3217,3218,3219,3220] [] [] [((0,0),(1,0))] [] none
DISCARD 3216 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3217 [(1,0),(0,0)] D [3215] [] [] [] [((0,0),(1,0))] [3217,3218,3219,3220] CONDITIONAL_S
Y_MEAS 3218 [(1,0)] HALF_D_PLUS_2 [3215] [] [] [] [] [3217,3218,3219,3220] CONDITIONAL_S
IDLE 3219 [(0,0)] HALF_D_PLUS_2 [3215] [] [] [] [] [3217,3218,3219,3220] CONDITIONAL_S
DISCARD 3220 [(1,0)] 0 [3215] [] [] [] [] [3217,3218,3219,3220] CONDITIONAL_S
IDLE 3221 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 3222 [(0,1)] D [] [] [] [] [] [] none
MERGE 3223 [(0,1),(0,0)] D [] [3225,3226,3227,3228] [] [] [((0,0),(0,1))] [] none
DISCARD 3224 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3225 [(0,1),(0,0)] D [3223] [] [] [] [((0,0),(0,1))] [3225,3226,3227,3228] CONDITIONAL_S
Y_MEAS 3226 [(0,1)] HALF_D_PLUS_2 [3223] [] [] [] [] [3225,3226,3227,3228] CONDITIONAL_S
IDLE 3227 [(0,0)] HALF_D_PLUS_2 [3223] [] [] [] [] [3225,3226,3227,3228] CONDITIONAL_S
DISCARD 3228 [(0,1)] 0 [3223] [] [] [] [] [3225,3226,3227,3228] CONDITIONAL_S
IDLE 3229 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 3230 [(1,0)] D [] [] [] [] [] [] none
MERGE 3231 [(1,0),(0,0)] D [] [3233,3234,3235,3236] [] [] [((0,0),(1,0))] [] none
DISCARD 3232 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3233 [(1,0),(0,0)] D [3231] [] [] [] [((0,0),(1,0))] [3233,3234,3235,3236] CONDITIONAL_S
Y_MEAS 3234 [(1,0)] HALF_D_PLUS_2 [3231] [] [] [] [] [3233,3234,3235,3236] CONDITIONAL_S
IDLE 3235 [(0,0)] HALF_D_PLUS_2 [3231] [] [] [] [] [3233,3234,3235,3236] CONDITIONAL_S
DISCARD 3236 [(1,0)] 0 [3231] [] [] [] [] [3233,3234,3235,3236] CONDITIONAL_S
IDLE 3237 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 3238 [(0,1)] D [] [] [] [] [] [] none
MERGE 3239 [(0,1),(0,0)] D [] [3241,3242,3243,3244] [] [] [((0,0),(0,1))] [] none
DISCARD 3240 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3241 [(0,1),(0,0)] D [3239] [] [] [] [((0,0),(0,1))] [3241,3242,3243,3244] CONDITIONAL_S
Y_MEAS 3242 [(0,1)] HALF_D_PLUS_2 [3239] [] [] [] [] [3241,3242,3243,3244] CONDITIONAL_S
IDLE 3243 [(0,0)] HALF_D_PLUS_2 [3239] [] [] [] [] [3241,3242,3243,3244] CONDITIONAL_S
DISCARD 3244 [(0,1)] 0 [3239] [] [] [] [] [3241,3242,3243,3244] CONDITIONAL_S
IDLE 3245 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 3246 [(1,0)] D [] [] [] [] [] [] none
MERGE 3247 [(1,0),(0,0)] D [] [3249,3250,3251,3252] [] [] [((0,0),(1,0))] [] none
DISCARD 3248 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3249 [(1,0),(0,0)] D [3247] [] [] [] [((0,0),(1,0))] [3249,3250,3251,3252] CONDITIONAL_S
Y_MEAS 3250 [(1,0)] HALF_D_PLUS_2 [3247] [] [] [] [] [3249,3250,3251,3252] CONDITIONAL_S
IDLE 3251 [(0,0)] HALF_D_PLUS_2 [3247] [] [] [] [] [3249,3250,3251,3252] CONDITIONAL_S
DISCARD 3252 [(1,0)] 0 [3247] [] [] [] [] [3249,3250,3251,3252] CONDITIONAL_S
IDLE 3253 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 3254 [(0,1)] D [] [] [] [] [] [] none
MERGE 3255 [(0,1),(0,0)] D [] [3257,3258,3259,3260] [] [] [((0,0),(0,1))] [] none
DISCARD 3256 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3257 [(0,1),(0,0)] D [3255] [] [] [] [((0,0),(0,1))] [3257,3258,3259,3260] CONDITIONAL_S
Y_MEAS 3258 [(0,1)] HALF_D_PLUS_2 [3255] [] [] [] [] [3257,3258,3259,3260] CONDITIONAL_S
IDLE 3259 [(0,0)] HALF_D_PLUS_2 [3255] [] [] [] [] [3257,3258,3259,3260] CONDITIONAL_S
DISCARD 3260 [(0,1)] 0 [3255] [] [] [] [] [3257,3258,3259,3260] CONDITIONAL_S
IDLE 3261 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 3262 [(1,0)] D [] [] [] [] [] [] none
MERGE 3263 [(1,0),(0,0)] D [] [3265,3266,3267,3268] [] [] [((0,0),(1,0))] [] none
DISCARD 3264 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3265 [(1,0),(0,0)] D [3263] [] [] [] [((0,0),(1,0))] [3265,3266,3267,3268] CONDITIONAL_S
Y_MEAS 3266 [(1,0)] HALF_D_PLUS_2 [3263] [] [] [] [] [3265,3266,3267,3268] CONDITIONAL_S
IDLE 3267 [(0,0)] HALF_D_PLUS_2 [3263] [] [] [] [] [3265,3266,3267,3268] CONDITIONAL_S
DISCARD 3268 [(1,0)] 0 [3263] [] [] [] [] [3265,3266,3267,3268] CONDITIONAL_S
IDLE 3269 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 3270 [(0,1)] D [] [] [] [] [] [] none
MERGE 3271 [(0,1),(0,0)] D [] [3273,3274,3275,3276] [] [] [((0,0),(0,1))] [] none
DISCARD 3272 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3273 [(0,1),(0,0)] D [3271] [] [] [] [((0,0),(0,1))] [3273,3274,3275,3276] CONDITIONAL_S
Y_MEAS 3274 [(0,1)] HALF_D_PLUS_2 [3271] [] [] [] [] [3273,3274,3275,3276] CONDITIONAL_S
IDLE 3275 [(0,0)] HALF_D_PLUS_2 [3271] [] [] [] [] [3273,3274,3275,3276] CONDITIONAL_S
DISCARD 3276 [(0,1)] 0 [3271] [] [] [] [] [3273,3274,3275,3276] CONDITIONAL_S
IDLE 3277 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 3278 [(1,0)] D [] [] [] [] [] [] none
MERGE 3279 [(1,0),(0,0)] D [] [3281,3282,3283,3284] [] [] [((0,0),(1,0))] [] none
DISCARD 3280 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3281 [(1,0),(0,0)] D [3279] [] [] [] [((0,0),(1,0))] [3281,3282,3283,3284] CONDITIONAL_S
Y_MEAS 3282 [(1,0)] HALF_D_PLUS_2 [3279] [] [] [] [] [3281,3282,3283,3284] CONDITIONAL_S
IDLE 3283 [(0,0)] HALF_D_PLUS_2 [3279] [] [] [] [] [3281,3282,3283,3284] CONDITIONAL_S
DISCARD 3284 [(1,0)] 0 [3279] [] [] [] [] [3281,3282,3283,3284] CONDITIONAL_S
IDLE 3285 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 3286 [(0,1)] D [] [] [] [] [] [] none
MERGE 3287 [(0,1),(0,0)] D [] [3289,3290,3291,3292] [] [] [((0,0),(0,1))] [] none
DISCARD 3288 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3289 [(0,1),(0,0)] D [3287] [] [] [] [((0,0),(0,1))] [3289,3290,3291,3292] CONDITIONAL_S
Y_MEAS 3290 [(0,1)] HALF_D_PLUS_2 [3287] [] [] [] [] [3289,3290,3291,3292] CONDITIONAL_S
IDLE 3291 [(0,0)] HALF_D_PLUS_2 [3287] [] [] [] [] [3289,3290,3291,3292] CONDITIONAL_S
DISCARD 3292 [(0,1)] 0 [3287] [] [] [] [] [3289,3290,3291,3292] CONDITIONAL_S
IDLE 3293 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 3294 [(1,0)] D [] [] [] [] [] [] none
MERGE 3295 [(1,0),(0,0)] D [] [3297,3298,3299,3300] [] [] [((0,0),(1,0))] [] none
DISCARD 3296 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3297 [(1,0),(0,0)] D [3295] [] [] [] [((0,0),(1,0))] [3297,3298,3299,3300] CONDITIONAL_S
Y_MEAS 3298 [(1,0)] HALF_D_PLUS_2 [3295] [] [] [] [] [3297,3298,3299,3300] CONDITIONAL_S
IDLE 3299 [(0,0)] HALF_D_PLUS_2 [3295] [] [] [] [] [3297,3298,3299,3300] CONDITIONAL_S
DISCARD 3300 [(1,0)] 0 [3295] [] [] [] [] [3297,3298,3299,3300] CONDITIONAL_S
IDLE 3301 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 3302 [(0,1)] D [] [] [] [] [] [] none
MERGE 3303 [(0,1),(0,0)] D [] [3305,3306,3307,3308] [] [] [((0,0),(0,1))] [] none
DISCARD 3304 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3305 [(0,1),(0,0)] D [3303] [] [] [] [((0,0),(0,1))] [3305,3306,3307,3308] CONDITIONAL_S
Y_MEAS 3306 [(0,1)] HALF_D_PLUS_2 [3303] [] [] [] [] [3305,3306,3307,3308] CONDITIONAL_S
IDLE 3307 [(0,0)] HALF_D_PLUS_2 [3303] [] [] [] [] [3305,3306,3307,3308] CONDITIONAL_S
DISCARD 3308 [(0,1)] 0 [3303] [] [] [] [] [3305,3306,3307,3308] CONDITIONAL_S
IDLE 3309 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 3310 [(1,0)] D [] [] [] [] [] [] none
MERGE 3311 [(1,0),(0,0)] D [] [3313,3314,3315,3316] [] [] [((0,0),(1,0))] [] none
DISCARD 3312 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3313 [(1,0),(0,0)] D [3311] [] [] [] [((0,0),(1,0))] [3313,3314,3315,3316] CONDITIONAL_S
Y_MEAS 3314 [(1,0)] HALF_D_PLUS_2 [3311] [] [] [] [] [3313,3314,3315,3316] CONDITIONAL_S
IDLE 3315 [(0,0)] HALF_D_PLUS_2 [3311] [] [] [] [] [3313,3314,3315,3316] CONDITIONAL_S
DISCARD 3316 [(1,0)] 0 [3311] [] [] [] [] [3313,3314,3315,3316] CONDITIONAL_S
IDLE 3317 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 3318 [(0,1)] D [] [] [] [] [] [] none
MERGE 3319 [(0,1),(0,0)] D [] [3321,3322,3323,3324] [] [] [((0,0),(0,1))] [] none
DISCARD 3320 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3321 [(0,1),(0,0)] D [3319] [] [] [] [((0,0),(0,1))] [3321,3322,3323,3324] CONDITIONAL_S
Y_MEAS 3322 [(0,1)] HALF_D_PLUS_2 [3319] [] [] [] [] [3321,3322,3323,3324] CONDITIONAL_S
IDLE 3323 [(0,0)] HALF_D_PLUS_2 [3319] [] [] [] [] [3321,3322,3323,3324] CONDITIONAL_S
DISCARD 3324 [(0,1)] 0 [3319] [] [] [] [] [3321,3322,3323,3324] CONDITIONAL_S
IDLE 3325 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 3326 [(1,0)] D [] [] [] [] [] [] none
MERGE 3327 [(1,0),(0,0)] D [] [3329,3330,3331,3332] [] [] [((0,0),(1,0))] [] none
DISCARD 3328 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3329 [(1,0),(0,0)] D [3327] [] [] [] [((0,0),(1,0))] [3329,3330,3331,3332] CONDITIONAL_S
Y_MEAS 3330 [(1,0)] HALF_D_PLUS_2 [3327] [] [] [] [] [3329,3330,3331,3332] CONDITIONAL_S
IDLE 3331 [(0,0)] HALF_D_PLUS_2 [3327] [] [] [] [] [3329,3330,3331,3332] CONDITIONAL_S
DISCARD 3332 [(1,0)] 0 [3327] [] [] [] [] [3329,3330,3331,3332] CONDITIONAL_S
IDLE 3333 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 3334 [(0,1)] D [] [] [] [] [] [] none
MERGE 3335 [(0,1),(0,0)] D [] [3337,3338,3339,3340] [] [] [((0,0),(0,1))] [] none
DISCARD 3336 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3337 [(0,1),(0,0)] D [3335] [] [] [] [((0,0),(0,1))] [3337,3338,3339,3340] CONDITIONAL_S
Y_MEAS 3338 [(0,1)] HALF_D_PLUS_2 [3335] [] [] [] [] [3337,3338,3339,3340] CONDITIONAL_S
IDLE 3339 [(0,0)] HALF_D_PLUS_2 [3335] [] [] [] [] [3337,3338,3339,3340] CONDITIONAL_S
DISCARD 3340 [(0,1)] 0 [3335] [] [] [] [] [3337,3338,3339,3340] CONDITIONAL_S
IDLE 3341 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 3342 [(1,0)] D [] [] [] [] [] [] none
MERGE 3343 [(1,0),(0,0)] D [] [3345,3346,3347,3348] [] [] [((0,0),(1,0))] [] none
DISCARD 3344 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3345 [(1,0),(0,0)] D [3343] [] [] [] [((0,0),(1,0))] [3345,3346,3347,3348] CONDITIONAL_S
Y_MEAS 3346 [(1,0)] HALF_D_PLUS_2 [3343] [] [] [] [] [3345,3346,3347,3348] CONDITIONAL_S
IDLE 3347 [(0,0)] HALF_D_PLUS_2 [3343] [] [] [] [] [3345,3346,3347,3348] CONDITIONAL_S
DISCARD 3348 [(1,0)] 0 [3343] [] [] [] [] [3345,3346,3347,3348] CONDITIONAL_S
IDLE 3349 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 3350 [(0,1)] D [] [] [] [] [] [] none
MERGE 3351 [(0,1),(0,0)] D [] [3353,3354,3355,3356] [] [] [((0,0),(0,1))] [] none
DISCARD 3352 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3353 [(0,1),(0,0)] D [3351] [] [] [] [((0,0),(0,1))] [3353,3354,3355,3356] CONDITIONAL_S
Y_MEAS 3354 [(0,1)] HALF_D_PLUS_2 [3351] [] [] [] [] [3353,3354,3355,3356] CONDITIONAL_S
IDLE 3355 [(0,0)] HALF_D_PLUS_2 [3351] [] [] [] [] [3353,3354,3355,3356] CONDITIONAL_S
DISCARD 3356 [(0,1)] 0 [3351] [] [] [] [] [3353,3354,3355,3356] CONDITIONAL_S
IDLE 3357 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 3358 [(1,0)] D [] [] [] [] [] [] none
MERGE 3359 [(1,0),(0,0)] D [] [3361,3362,3363,3364] [] [] [((0,0),(1,0))] [] none
DISCARD 3360 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3361 [(1,0),(0,0)] D [3359] [] [] [] [((0,0),(1,0))] [3361,3362,3363,3364] CONDITIONAL_S
Y_MEAS 3362 [(1,0)] HALF_D_PLUS_2 [3359] [] [] [] [] [3361,3362,3363,3364] CONDITIONAL_S
IDLE 3363 [(0,0)] HALF_D_PLUS_2 [3359] [] [] [] [] [3361,3362,3363,3364] CONDITIONAL_S
DISCARD 3364 [(1,0)] 0 [3359] [] [] [] [] [3361,3362,3363,3364] CONDITIONAL_S
IDLE 3365 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 3366 [(0,1)] D [] [] [] [] [] [] none
MERGE 3367 [(0,1),(0,0)] D [] [3369,3370,3371,3372] [] [] [((0,0),(0,1))] [] none
DISCARD 3368 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3369 [(0,1),(0,0)] D [3367] [] [] [] [((0,0),(0,1))] [3369,3370,3371,3372] CONDITIONAL_S
Y_MEAS 3370 [(0,1)] HALF_D_PLUS_2 [3367] [] [] [] [] [3369,3370,3371,3372] CONDITIONAL_S
IDLE 3371 [(0,0)] HALF_D_PLUS_2 [3367] [] [] [] [] [3369,3370,3371,3372] CONDITIONAL_S
DISCARD 3372 [(0,1)] 0 [3367] [] [] [] [] [3369,3370,3371,3372] CONDITIONAL_S
IDLE 3373 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 3374 [(1,0)] D [] [] [] [] [] [] none
MERGE 3375 [(1,0),(0,0)] D [] [3377,3378,3379,3380] [] [] [((0,0),(1,0))] [] none
DISCARD 3376 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3377 [(1,0),(0,0)] D [3375] [] [] [] [((0,0),(1,0))] [3377,3378,3379,3380] CONDITIONAL_S
Y_MEAS 3378 [(1,0)] HALF_D_PLUS_2 [3375] [] [] [] [] [3377,3378,3379,3380] CONDITIONAL_S
IDLE 3379 [(0,0)] HALF_D_PLUS_2 [3375] [] [] [] [] [3377,3378,3379,3380] CONDITIONAL_S
DISCARD 3380 [(1,0)] 0 [3375] [] [] [] [] [3377,3378,3379,3380] CONDITIONAL_S
IDLE 3381 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 3382 [(0,1)] D [] [] [] [] [] [] none
MERGE 3383 [(0,1),(0,0)] D [] [3385,3386,3387,3388] [] [] [((0,0),(0,1))] [] none
DISCARD 3384 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3385 [(0,1),(0,0)] D [3383] [] [] [] [((0,0),(0,1))] [3385,3386,3387,3388] CONDITIONAL_S
Y_MEAS 3386 [(0,1)] HALF_D_PLUS_2 [3383] [] [] [] [] [3385,3386,3387,3388] CONDITIONAL_S
IDLE 3387 [(0,0)] HALF_D_PLUS_2 [3383] [] [] [] [] [3385,3386,3387,3388] CONDITIONAL_S
DISCARD 3388 [(0,1)] 0 [3383] [] [] [] [] [3385,3386,3387,3388] CONDITIONAL_S
IDLE 3389 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 3390 [(1,0)] D [] [] [] [] [] [] none
MERGE 3391 [(1,0),(0,0)] D [] [3393,3394,3395,3396] [] [] [((0,0),(1,0))] [] none
DISCARD 3392 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3393 [(1,0),(0,0)] D [3391] [] [] [] [((0,0),(1,0))] [3393,3394,3395,3396] CONDITIONAL_S
Y_MEAS 3394 [(1,0)] HALF_D_PLUS_2 [3391] [] [] [] [] [3393,3394,3395,3396] CONDITIONAL_S
IDLE 3395 [(0,0)] HALF_D_PLUS_2 [3391] [] [] [] [] [3393,3394,3395,3396] CONDITIONAL_S
DISCARD 3396 [(1,0)] 0 [3391] [] [] [] [] [3393,3394,3395,3396] CONDITIONAL_S
IDLE 3397 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 3398 [(0,1)] D [] [] [] [] [] [] none
MERGE 3399 [(0,1),(0,0)] D [] [3401,3402,3403,3404] [] [] [((0,0),(0,1))] [] none
DISCARD 3400 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3401 [(0,1),(0,0)] D [3399] [] [] [] [((0,0),(0,1))] [3401,3402,3403,3404] CONDITIONAL_S
Y_MEAS 3402 [(0,1)] HALF_D_PLUS_2 [3399] [] [] [] [] [3401,3402,3403,3404] CONDITIONAL_S
IDLE 3403 [(0,0)] HALF_D_PLUS_2 [3399] [] [] [] [] [3401,3402,3403,3404] CONDITIONAL_S
DISCARD 3404 [(0,1)] 0 [3399] [] [] [] [] [3401,3402,3403,3404] CONDITIONAL_S
IDLE 3405 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 3406 [(1,0)] D [] [] [] [] [] [] none
MERGE 3407 [(1,0),(0,0)] D [] [3409,3410,3411,3412] [] [] [((0,0),(1,0))] [] none
DISCARD 3408 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3409 [(1,0),(0,0)] D [3407] [] [] [] [((0,0),(1,0))] [3409,3410,3411,3412] CONDITIONAL_S
Y_MEAS 3410 [(1,0)] HALF_D_PLUS_2 [3407] [] [] [] [] [3409,3410,3411,3412] CONDITIONAL_S
IDLE 3411 [(0,0)] HALF_D_PLUS_2 [3407] [] [] [] [] [3409,3410,3411,3412] CONDITIONAL_S
DISCARD 3412 [(1,0)] 0 [3407] [] [] [] [] [3409,3410,3411,3412] CONDITIONAL_S
IDLE 3413 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 3414 [(0,1)] D [] [] [] [] [] [] none
MERGE 3415 [(0,1),(0,0)] D [] [3417,3418,3419,3420] [] [] [((0,0),(0,1))] [] none
DISCARD 3416 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3417 [(0,1),(0,0)] D [3415] [] [] [] [((0,0),(0,1))] [3417,3418,3419,3420] CONDITIONAL_S
Y_MEAS 3418 [(0,1)] HALF_D_PLUS_2 [3415] [] [] [] [] [3417,3418,3419,3420] CONDITIONAL_S
IDLE 3419 [(0,0)] HALF_D_PLUS_2 [3415] [] [] [] [] [3417,3418,3419,3420] CONDITIONAL_S
DISCARD 3420 [(0,1)] 0 [3415] [] [] [] [] [3417,3418,3419,3420] CONDITIONAL_S
IDLE 3421 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 3422 [(1,0)] D [] [] [] [] [] [] none
MERGE 3423 [(1,0),(0,0)] D [] [3425,3426,3427,3428] [] [] [((0,0),(1,0))] [] none
DISCARD 3424 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3425 [(1,0),(0,0)] D [3423] [] [] [] [((0,0),(1,0))] [3425,3426,3427,3428] CONDITIONAL_S
Y_MEAS 3426 [(1,0)] HALF_D_PLUS_2 [3423] [] [] [] [] [3425,3426,3427,3428] CONDITIONAL_S
IDLE 3427 [(0,0)] HALF_D_PLUS_2 [3423] [] [] [] [] [3425,3426,3427,3428] CONDITIONAL_S
DISCARD 3428 [(1,0)] 0 [3423] [] [] [] [] [3425,3426,3427,3428] CONDITIONAL_S
IDLE 3429 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 3430 [(0,1)] D [] [] [] [] [] [] none
MERGE 3431 [(0,1),(0,0)] D [] [3433,3434,3435,3436] [] [] [((0,0),(0,1))] [] none
DISCARD 3432 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3433 [(0,1),(0,0)] D [3431] [] [] [] [((0,0),(0,1))] [3433,3434,3435,3436] CONDITIONAL_S
Y_MEAS 3434 [(0,1)] HALF_D_PLUS_2 [3431] [] [] [] [] [3433,3434,3435,3436] CONDITIONAL_S
IDLE 3435 [(0,0)] HALF_D_PLUS_2 [3431] [] [] [] [] [3433,3434,3435,3436] CONDITIONAL_S
DISCARD 3436 [(0,1)] 0 [3431] [] [] [] [] [3433,3434,3435,3436] CONDITIONAL_S
IDLE 3437 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 3438 [(1,0)] D [] [] [] [] [] [] none
MERGE 3439 [(1,0),(0,0)] D [] [3441,3442,3443,3444] [] [] [((0,0),(1,0))] [] none
DISCARD 3440 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3441 [(1,0),(0,0)] D [3439] [] [] [] [((0,0),(1,0))] [3441,3442,3443,3444] CONDITIONAL_S
Y_MEAS 3442 [(1,0)] HALF_D_PLUS_2 [3439] [] [] [] [] [3441,3442,3443,3444] CONDITIONAL_S
IDLE 3443 [(0,0)] HALF_D_PLUS_2 [3439] [] [] [] [] [3441,3442,3443,3444] CONDITIONAL_S
DISCARD 3444 [(1,0)] 0 [3439] [] [] [] [] [3441,3442,3443,3444] CONDITIONAL_S
IDLE 3445 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 3446 [(0,1)] D [] [] [] [] [] [] none
MERGE 3447 [(0,1),(0,0)] D [] [3449,3450,3451,3452] [] [] [((0,0),(0,1))] [] none
DISCARD 3448 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3449 [(0,1),(0,0)] D [3447] [] [] [] [((0,0),(0,1))] [3449,3450,3451,3452] CONDITIONAL_S
Y_MEAS 3450 [(0,1)] HALF_D_PLUS_2 [3447] [] [] [] [] [3449,3450,3451,3452] CONDITIONAL_S
IDLE 3451 [(0,0)] HALF_D_PLUS_2 [3447] [] [] [] [] [3449,3450,3451,3452] CONDITIONAL_S
DISCARD 3452 [(0,1)] 0 [3447] [] [] [] [] [3449,3450,3451,3452] CONDITIONAL_S
IDLE 3453 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 3454 [(1,0)] D [] [] [] [] [] [] none
MERGE 3455 [(1,0),(0,0)] D [] [3457,3458,3459,3460] [] [] [((0,0),(1,0))] [] none
DISCARD 3456 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3457 [(1,0),(0,0)] D [3455] [] [] [] [((0,0),(1,0))] [3457,3458,3459,3460] CONDITIONAL_S
Y_MEAS 3458 [(1,0)] HALF_D_PLUS_2 [3455] [] [] [] [] [3457,3458,3459,3460] CONDITIONAL_S
IDLE 3459 [(0,0)] HALF_D_PLUS_2 [3455] [] [] [] [] [3457,3458,3459,3460] CONDITIONAL_S
DISCARD 3460 [(1,0)] 0 [3455] [] [] [] [] [3457,3458,3459,3460] CONDITIONAL_S
IDLE 3461 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 3462 [(0,1)] D [] [] [] [] [] [] none
MERGE 3463 [(0,1),(0,0)] D [] [3465,3466,3467,3468] [] [] [((0,0),(0,1))] [] none
DISCARD 3464 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3465 [(0,1),(0,0)] D [3463] [] [] [] [((0,0),(0,1))] [3465,3466,3467,3468] CONDITIONAL_S
Y_MEAS 3466 [(0,1)] HALF_D_PLUS_2 [3463] [] [] [] [] [3465,3466,3467,3468] CONDITIONAL_S
IDLE 3467 [(0,0)] HALF_D_PLUS_2 [3463] [] [] [] [] [3465,3466,3467,3468] CONDITIONAL_S
DISCARD 3468 [(0,1)] 0 [3463] [] [] [] [] [3465,3466,3467,3468] CONDITIONAL_S
IDLE 3469 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 3470 [(1,0)] D [] [] [] [] [] [] none
MERGE 3471 [(1,0),(0,0)] D [] [3473,3474,3475,3476] [] [] [((0,0),(1,0))] [] none
DISCARD 3472 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3473 [(1,0),(0,0)] D [3471] [] [] [] [((0,0),(1,0))] [3473,3474,3475,3476] CONDITIONAL_S
Y_MEAS 3474 [(1,0)] HALF_D_PLUS_2 [3471] [] [] [] [] [3473,3474,3475,3476] CONDITIONAL_S
IDLE 3475 [(0,0)] HALF_D_PLUS_2 [3471] [] [] [] [] [3473,3474,3475,3476] CONDITIONAL_S
DISCARD 3476 [(1,0)] 0 [3471] [] [] [] [] [3473,3474,3475,3476] CONDITIONAL_S
IDLE 3477 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 3478 [(0,1)] D [] [] [] [] [] [] none
MERGE 3479 [(0,1),(0,0)] D [] [3481,3482,3483,3484] [] [] [((0,0),(0,1))] [] none
DISCARD 3480 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3481 [(0,1),(0,0)] D [3479] [] [] [] [((0,0),(0,1))] [3481,3482,3483,3484] CONDITIONAL_S
Y_MEAS 3482 [(0,1)] HALF_D_PLUS_2 [3479] [] [] [] [] [3481,3482,3483,3484] CONDITIONAL_S
IDLE 3483 [(0,0)] HALF_D_PLUS_2 [3479] [] [] [] [] [3481,3482,3483,3484] CONDITIONAL_S
DISCARD 3484 [(0,1)] 0 [3479] [] [] [] [] [3481,3482,3483,3484] CONDITIONAL_S
IDLE 3485 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 3486 [(1,0)] D [] [] [] [] [] [] none
MERGE 3487 [(1,0),(0,0)] D [] [3489,3490,3491,3492] [] [] [((0,0),(1,0))] [] none
DISCARD 3488 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3489 [(1,0),(0,0)] D [3487] [] [] [] [((0,0),(1,0))] [3489,3490,3491,3492] CONDITIONAL_S
Y_MEAS 3490 [(1,0)] HALF_D_PLUS_2 [3487] [] [] [] [] [3489,3490,3491,3492] CONDITIONAL_S
IDLE 3491 [(0,0)] HALF_D_PLUS_2 [3487] [] [] [] [] [3489,3490,3491,3492] CONDITIONAL_S
DISCARD 3492 [(1,0)] 0 [3487] [] [] [] [] [3489,3490,3491,3492] CONDITIONAL_S
IDLE 3493 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 3494 [(0,1)] D [] [] [] [] [] [] none
MERGE 3495 [(0,1),(0,0)] D [] [3497,3498,3499,3500] [] [] [((0,0),(0,1))] [] none
DISCARD 3496 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3497 [(0,1),(0,0)] D [3495] [] [] [] [((0,0),(0,1))] [3497,3498,3499,3500] CONDITIONAL_S
Y_MEAS 3498 [(0,1)] HALF_D_PLUS_2 [3495] [] [] [] [] [3497,3498,3499,3500] CONDITIONAL_S
IDLE 3499 [(0,0)] HALF_D_PLUS_2 [3495] [] [] [] [] [3497,3498,3499,3500] CONDITIONAL_S
DISCARD 3500 [(0,1)] 0 [3495] [] [] [] [] [3497,3498,3499,3500] CONDITIONAL_S
IDLE 3501 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 3502 [(1,0)] D [] [] [] [] [] [] none
MERGE 3503 [(1,0),(0,0)] D [] [3505,3506,3507,3508] [] [] [((0,0),(1,0))] [] none
DISCARD 3504 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3505 [(1,0),(0,0)] D [3503] [] [] [] [((0,0),(1,0))] [3505,3506,3507,3508] CONDITIONAL_S
Y_MEAS 3506 [(1,0)] HALF_D_PLUS_2 [3503] [] [] [] [] [3505,3506,3507,3508] CONDITIONAL_S
IDLE 3507 [(0,0)] HALF_D_PLUS_2 [3503] [] [] [] [] [3505,3506,3507,3508] CONDITIONAL_S
DISCARD 3508 [(1,0)] 0 [3503] [] [] [] [] [3505,3506,3507,3508] CONDITIONAL_S
IDLE 3509 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 3510 [(0,1)] D [] [] [] [] [] [] none
MERGE 3511 [(0,1),(0,0)] D [] [3513,3514,3515,3516] [] [] [((0,0),(0,1))] [] none
DISCARD 3512 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3513 [(0,1),(0,0)] D [3511] [] [] [] [((0,0),(0,1))] [3513,3514,3515,3516] CONDITIONAL_S
Y_MEAS 3514 [(0,1)] HALF_D_PLUS_2 [3511] [] [] [] [] [3513,3514,3515,3516] CONDITIONAL_S
IDLE 3515 [(0,0)] HALF_D_PLUS_2 [3511] [] [] [] [] [3513,3514,3515,3516] CONDITIONAL_S
DISCARD 3516 [(0,1)] 0 [3511] [] [] [] [] [3513,3514,3515,3516] CONDITIONAL_S
IDLE 3517 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 3518 [(1,0)] D [] [] [] [] [] [] none
MERGE 3519 [(1,0),(0,0)] D [] [3521,3522,3523,3524] [] [] [((0,0),(1,0))] [] none
DISCARD 3520 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3521 [(1,0),(0,0)] D [3519] [] [] [] [((0,0),(1,0))] [3521,3522,3523,3524] CONDITIONAL_S
Y_MEAS 3522 [(1,0)] HALF_D_PLUS_2 [3519] [] [] [] [] [3521,3522,3523,3524] CONDITIONAL_S
IDLE 3523 [(0,0)] HALF_D_PLUS_2 [3519] [] [] [] [] [3521,3522,3523,3524] CONDITIONAL_S
DISCARD 3524 [(1,0)] 0 [3519] [] [] [] [] [3521,3522,3523,3524] CONDITIONAL_S
IDLE 3525 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 3526 [(0,1)] D [] [] [] [] [] [] none
MERGE 3527 [(0,1),(0,0)] D [] [3529,3530,3531,3532] [] [] [((0,0),(0,1))] [] none
DISCARD 3528 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3529 [(0,1),(0,0)] D [3527] [] [] [] [((0,0),(0,1))] [3529,3530,3531,3532] CONDITIONAL_S
Y_MEAS 3530 [(0,1)] HALF_D_PLUS_2 [3527] [] [] [] [] [3529,3530,3531,3532] CONDITIONAL_S
IDLE 3531 [(0,0)] HALF_D_PLUS_2 [3527] [] [] [] [] [3529,3530,3531,3532] CONDITIONAL_S
DISCARD 3532 [(0,1)] 0 [3527] [] [] [] [] [3529,3530,3531,3532] CONDITIONAL_S
IDLE 3533 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 3534 [(1,0)] D [] [] [] [] [] [] none
MERGE 3535 [(1,0),(0,0)] D [] [3537,3538,3539,3540] [] [] [((0,0),(1,0))] [] none
DISCARD 3536 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3537 [(1,0),(0,0)] D [3535] [] [] [] [((0,0),(1,0))] [3537,3538,3539,3540] CONDITIONAL_S
Y_MEAS 3538 [(1,0)] HALF_D_PLUS_2 [3535] [] [] [] [] [3537,3538,3539,3540] CONDITIONAL_S
IDLE 3539 [(0,0)] HALF_D_PLUS_2 [3535] [] [] [] [] [3537,3538,3539,3540] CONDITIONAL_S
DISCARD 3540 [(1,0)] 0 [3535] [] [] [] [] [3537,3538,3539,3540] CONDITIONAL_S
IDLE 3541 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 3542 [(0,1)] D [] [] [] [] [] [] none
MERGE 3543 [(0,1),(0,0)] D [] [3545,3546,3547,3548] [] [] [((0,0),(0,1))] [] none
DISCARD 3544 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3545 [(0,1),(0,0)] D [3543] [] [] [] [((0,0),(0,1))] [3545,3546,3547,3548] CONDITIONAL_S
Y_MEAS 3546 [(0,1)] HALF_D_PLUS_2 [3543] [] [] [] [] [3545,3546,3547,3548] CONDITIONAL_S
IDLE 3547 [(0,0)] HALF_D_PLUS_2 [3543] [] [] [] [] [3545,3546,3547,3548] CONDITIONAL_S
DISCARD 3548 [(0,1)] 0 [3543] [] [] [] [] [3545,3546,3547,3548] CONDITIONAL_S
IDLE 3549 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 3550 [(1,0)] D [] [] [] [] [] [] none
MERGE 3551 [(1,0),(0,0)] D [] [3553,3554,3555,3556] [] [] [((0,0),(1,0))] [] none
DISCARD 3552 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3553 [(1,0),(0,0)] D [3551] [] [] [] [((0,0),(1,0))] [3553,3554,3555,3556] CONDITIONAL_S
Y_MEAS 3554 [(1,0)] HALF_D_PLUS_2 [3551] [] [] [] [] [3553,3554,3555,3556] CONDITIONAL_S
IDLE 3555 [(0,0)] HALF_D_PLUS_2 [3551] [] [] [] [] [3553,3554,3555,3556] CONDITIONAL_S
DISCARD 3556 [(1,0)] 0 [3551] [] [] [] [] [3553,3554,3555,3556] CONDITIONAL_S
IDLE 3557 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 3558 [(0,1)] D [] [] [] [] [] [] none
MERGE 3559 [(0,1),(0,0)] D [] [3561,3562,3563,3564] [] [] [((0,0),(0,1))] [] none
DISCARD 3560 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3561 [(0,1),(0,0)] D [3559] [] [] [] [((0,0),(0,1))] [3561,3562,3563,3564] CONDITIONAL_S
Y_MEAS 3562 [(0,1)] HALF_D_PLUS_2 [3559] [] [] [] [] [3561,3562,3563,3564] CONDITIONAL_S
IDLE 3563 [(0,0)] HALF_D_PLUS_2 [3559] [] [] [] [] [3561,3562,3563,3564] CONDITIONAL_S
DISCARD 3564 [(0,1)] 0 [3559] [] [] [] [] [3561,3562,3563,3564] CONDITIONAL_S
IDLE 3565 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 3566 [(1,0)] D [] [] [] [] [] [] none
MERGE 3567 [(1,0),(0,0)] D [] [3569,3570,3571,3572] [] [] [((0,0),(1,0))] [] none
DISCARD 3568 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3569 [(1,0),(0,0)] D [3567] [] [] [] [((0,0),(1,0))] [3569,3570,3571,3572] CONDITIONAL_S
Y_MEAS 3570 [(1,0)] HALF_D_PLUS_2 [3567] [] [] [] [] [3569,3570,3571,3572] CONDITIONAL_S
IDLE 3571 [(0,0)] HALF_D_PLUS_2 [3567] [] [] [] [] [3569,3570,3571,3572] CONDITIONAL_S
DISCARD 3572 [(1,0)] 0 [3567] [] [] [] [] [3569,3570,3571,3572] CONDITIONAL_S
IDLE 3573 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 3574 [(0,1)] D [] [] [] [] [] [] none
MERGE 3575 [(0,1),(0,0)] D [] [3577,3578,3579,3580] [] [] [((0,0),(0,1))] [] none
DISCARD 3576 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3577 [(0,1),(0,0)] D [3575] [] [] [] [((0,0),(0,1))] [3577,3578,3579,3580] CONDITIONAL_S
Y_MEAS 3578 [(0,1)] HALF_D_PLUS_2 [3575] [] [] [] [] [3577,3578,3579,3580] CONDITIONAL_S
IDLE 3579 [(0,0)] HALF_D_PLUS_2 [3575] [] [] [] [] [3577,3578,3579,3580] CONDITIONAL_S
DISCARD 3580 [(0,1)] 0 [3575] [] [] [] [] [3577,3578,3579,3580] CONDITIONAL_S
IDLE 3581 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 3582 [(1,0)] D [] [] [] [] [] [] none
MERGE 3583 [(1,0),(0,0)] D [] [3585,3586,3587,3588] [] [] [((0,0),(1,0))] [] none
DISCARD 3584 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3585 [(1,0),(0,0)] D [3583] [] [] [] [((0,0),(1,0))] [3585,3586,3587,3588] CONDITIONAL_S
Y_MEAS 3586 [(1,0)] HALF_D_PLUS_2 [3583] [] [] [] [] [3585,3586,3587,3588] CONDITIONAL_S
IDLE 3587 [(0,0)] HALF_D_PLUS_2 [3583] [] [] [] [] [3585,3586,3587,3588] CONDITIONAL_S
DISCARD 3588 [(1,0)] 0 [3583] [] [] [] [] [3585,3586,3587,3588] CONDITIONAL_S
IDLE 3589 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 3590 [(0,1)] D [] [] [] [] [] [] none
MERGE 3591 [(0,1),(0,0)] D [] [3593,3594,3595,3596] [] [] [((0,0),(0,1))] [] none
DISCARD 3592 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3593 [(0,1),(0,0)] D [3591] [] [] [] [((0,0),(0,1))] [3593,3594,3595,3596] CONDITIONAL_S
Y_MEAS 3594 [(0,1)] HALF_D_PLUS_2 [3591] [] [] [] [] [3593,3594,3595,3596] CONDITIONAL_S
IDLE 3595 [(0,0)] HALF_D_PLUS_2 [3591] [] [] [] [] [3593,3594,3595,3596] CONDITIONAL_S
DISCARD 3596 [(0,1)] 0 [3591] [] [] [] [] [3593,3594,3595,3596] CONDITIONAL_S
IDLE 3597 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 3598 [(1,0)] D [] [] [] [] [] [] none
MERGE 3599 [(1,0),(0,0)] D [] [3601,3602,3603,3604] [] [] [((0,0),(1,0))] [] none
DISCARD 3600 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3601 [(1,0),(0,0)] D [3599] [] [] [] [((0,0),(1,0))] [3601,3602,3603,3604] CONDITIONAL_S
Y_MEAS 3602 [(1,0)] HALF_D_PLUS_2 [3599] [] [] [] [] [3601,3602,3603,3604] CONDITIONAL_S
IDLE 3603 [(0,0)] HALF_D_PLUS_2 [3599] [] [] [] [] [3601,3602,3603,3604] CONDITIONAL_S
DISCARD 3604 [(1,0)] 0 [3599] [] [] [] [] [3601,3602,3603,3604] CONDITIONAL_S
IDLE 3605 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 3606 [(0,1)] D [] [] [] [] [] [] none
MERGE 3607 [(0,1),(0,0)] D [] [3609,3610,3611,3612] [] [] [((0,0),(0,1))] [] none
DISCARD 3608 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3609 [(0,1),(0,0)] D [3607] [] [] [] [((0,0),(0,1))] [3609,3610,3611,3612] CONDITIONAL_S
Y_MEAS 3610 [(0,1)] HALF_D_PLUS_2 [3607] [] [] [] [] [3609,3610,3611,3612] CONDITIONAL_S
IDLE 3611 [(0,0)] HALF_D_PLUS_2 [3607] [] [] [] [] [3609,3610,3611,3612] CONDITIONAL_S
DISCARD 3612 [(0,1)] 0 [3607] [] [] [] [] [3609,3610,3611,3612] CONDITIONAL_S
IDLE 3613 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 3614 [(1,0)] D [] [] [] [] [] [] none
MERGE 3615 [(1,0),(0,0)] D [] [3617,3618,3619,3620] [] [] [((0,0),(1,0))] [] none
DISCARD 3616 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3617 [(1,0),(0,0)] D [3615] [] [] [] [((0,0),(1,0))] [3617,3618,3619,3620] CONDITIONAL_S
Y_MEAS 3618 [(1,0)] HALF_D_PLUS_2 [3615] [] [] [] [] [3617,3618,3619,3620] CONDITIONAL_S
IDLE 3619 [(0,0)] HALF_D_PLUS_2 [3615] [] [] [] [] [3617,3618,3619,3620] CONDITIONAL_S
DISCARD 3620 [(1,0)] 0 [3615] [] [] [] [] [3617,3618,3619,3620] CONDITIONAL_S
IDLE 3621 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 3622 [(0,1)] D [] [] [] [] [] [] none
MERGE 3623 [(0,1),(0,0)] D [] [3625,3626,3627,3628] [] [] [((0,0),(0,1))] [] none
DISCARD 3624 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3625 [(0,1),(0,0)] D [3623] [] [] [] [((0,0),(0,1))] [3625,3626,3627,3628] CONDITIONAL_S
Y_MEAS 3626 [(0,1)] HALF_D_PLUS_2 [3623] [] [] [] [] [3625,3626,3627,3628] CONDITIONAL_S
IDLE 3627 [(0,0)] HALF_D_PLUS_2 [3623] [] [] [] [] [3625,3626,3627,3628] CONDITIONAL_S
DISCARD 3628 [(0,1)] 0 [3623] [] [] [] [] [3625,3626,3627,3628] CONDITIONAL_S
IDLE 3629 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 3630 [(1,0)] D [] [] [] [] [] [] none
MERGE 3631 [(1,0),(0,0)] D [] [3633,3634,3635,3636] [] [] [((0,0),(1,0))] [] none
DISCARD 3632 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3633 [(1,0),(0,0)] D [3631] [] [] [] [((0,0),(1,0))] [3633,3634,3635,3636] CONDITIONAL_S
Y_MEAS 3634 [(1,0)] HALF_D_PLUS_2 [3631] [] [] [] [] [3633,3634,3635,3636] CONDITIONAL_S
IDLE 3635 [(0,0)] HALF_D_PLUS_2 [3631] [] [] [] [] [3633,3634,3635,3636] CONDITIONAL_S
DISCARD 3636 [(1,0)] 0 [3631] [] [] [] [] [3633,3634,3635,3636] CONDITIONAL_S
IDLE 3637 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 3638 [(0,1)] D [] [] [] [] [] [] none
MERGE 3639 [(0,1),(0,0)] D [] [3641,3642,3643,3644] [] [] [((0,0),(0,1))] [] none
DISCARD 3640 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3641 [(0,1),(0,0)] D [3639] [] [] [] [((0,0),(0,1))] [3641,3642,3643,3644] CONDITIONAL_S
Y_MEAS 3642 [(0,1)] HALF_D_PLUS_2 [3639] [] [] [] [] [3641,3642,3643,3644] CONDITIONAL_S
IDLE 3643 [(0,0)] HALF_D_PLUS_2 [3639] [] [] [] [] [3641,3642,3643,3644] CONDITIONAL_S
DISCARD 3644 [(0,1)] 0 [3639] [] [] [] [] [3641,3642,3643,3644] CONDITIONAL_S
IDLE 3645 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 3646 [(1,0)] D [] [] [] [] [] [] none
MERGE 3647 [(1,0),(0,0)] D [] [3649,3650,3651,3652] [] [] [((0,0),(1,0))] [] none
DISCARD 3648 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3649 [(1,0),(0,0)] D [3647] [] [] [] [((0,0),(1,0))] [3649,3650,3651,3652] CONDITIONAL_S
Y_MEAS 3650 [(1,0)] HALF_D_PLUS_2 [3647] [] [] [] [] [3649,3650,3651,3652] CONDITIONAL_S
IDLE 3651 [(0,0)] HALF_D_PLUS_2 [3647] [] [] [] [] [3649,3650,3651,3652] CONDITIONAL_S
DISCARD 3652 [(1,0)] 0 [3647] [] [] [] [] [3649,3650,3651,3652] CONDITIONAL_S
IDLE 3653 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 3654 [(0,1)] D [] [] [] [] [] [] none
MERGE 3655 [(0,1),(0,0)] D [] [3657,3658,3659,3660] [] [] [((0,0),(0,1))] [] none
DISCARD 3656 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3657 [(0,1),(0,0)] D [3655] [] [] [] [((0,0),(0,1))] [3657,3658,3659,3660] CONDITIONAL_S
Y_MEAS 3658 [(0,1)] HALF_D_PLUS_2 [3655] [] [] [] [] [3657,3658,3659,3660] CONDITIONAL_S
IDLE 3659 [(0,0)] HALF_D_PLUS_2 [3655] [] [] [] [] [3657,3658,3659,3660] CONDITIONAL_S
DISCARD 3660 [(0,1)] 0 [3655] [] [] [] [] [3657,3658,3659,3660] CONDITIONAL_S
IDLE 3661 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 3662 [(1,0)] D [] [] [] [] [] [] none
MERGE 3663 [(1,0),(0,0)] D [] [3665,3666,3667,3668] [] [] [((0,0),(1,0))] [] none
DISCARD 3664 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3665 [(1,0),(0,0)] D [3663] [] [] [] [((0,0),(1,0))] [3665,3666,3667,3668] CONDITIONAL_S
Y_MEAS 3666 [(1,0)] HALF_D_PLUS_2 [3663] [] [] [] [] [3665,3666,3667,3668] CONDITIONAL_S
IDLE 3667 [(0,0)] HALF_D_PLUS_2 [3663] [] [] [] [] [3665,3666,3667,3668] CONDITIONAL_S
DISCARD 3668 [(1,0)] 0 [3663] [] [] [] [] [3665,3666,3667,3668] CONDITIONAL_S
IDLE 3669 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 3670 [(0,1)] D [] [] [] [] [] [] none
MERGE 3671 [(0,1),(0,0)] D [] [3673,3674,3675,3676] [] [] [((0,0),(0,1))] [] none
DISCARD 3672 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3673 [(0,1),(0,0)] D [3671] [] [] [] [((0,0),(0,1))] [3673,3674,3675,3676] CONDITIONAL_S
Y_MEAS 3674 [(0,1)] HALF_D_PLUS_2 [3671] [] [] [] [] [3673,3674,3675,3676] CONDITIONAL_S
IDLE 3675 [(0,0)] HALF_D_PLUS_2 [3671] [] [] [] [] [3673,3674,3675,3676] CONDITIONAL_S
DISCARD 3676 [(0,1)] 0 [3671] [] [] [] [] [3673,3674,3675,3676] CONDITIONAL_S
IDLE 3677 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 3678 [(1,0)] D [] [] [] [] [] [] none
MERGE 3679 [(1,0),(0,0)] D [] [3681,3682,3683,3684] [] [] [((0,0),(1,0))] [] none
DISCARD 3680 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3681 [(1,0),(0,0)] D [3679] [] [] [] [((0,0),(1,0))] [3681,3682,3683,3684] CONDITIONAL_S
Y_MEAS 3682 [(1,0)] HALF_D_PLUS_2 [3679] [] [] [] [] [3681,3682,3683,3684] CONDITIONAL_S
IDLE 3683 [(0,0)] HALF_D_PLUS_2 [3679] [] [] [] [] [3681,3682,3683,3684] CONDITIONAL_S
DISCARD 3684 [(1,0)] 0 [3679] [] [] [] [] [3681,3682,3683,3684] CONDITIONAL_S
IDLE 3685 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 3686 [(0,1)] D [] [] [] [] [] [] none
MERGE 3687 [(0,1),(0,0)] D [] [3689,3690,3691,3692] [] [] [((0,0),(0,1))] [] none
DISCARD 3688 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3689 [(0,1),(0,0)] D [3687] [] [] [] [((0,0),(0,1))] [3689,3690,3691,3692] CONDITIONAL_S
Y_MEAS 3690 [(0,1)] HALF_D_PLUS_2 [3687] [] [] [] [] [3689,3690,3691,3692] CONDITIONAL_S
IDLE 3691 [(0,0)] HALF_D_PLUS_2 [3687] [] [] [] [] [3689,3690,3691,3692] CONDITIONAL_S
DISCARD 3692 [(0,1)] 0 [3687] [] [] [] [] [3689,3690,3691,3692] CONDITIONAL_S
IDLE 3693 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 3694 [(1,0)] D [] [] [] [] [] [] none
MERGE 3695 [(1,0),(0,0)] D [] [3697,3698,3699,3700] [] [] [((0,0),(1,0))] [] none
DISCARD 3696 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3697 [(1,0),(0,0)] D [3695] [] [] [] [((0,0),(1,0))] [3697,3698,3699,3700] CONDITIONAL_S
Y_MEAS 3698 [(1,0)] HALF_D_PLUS_2 [3695] [] [] [] [] [3697,3698,3699,3700] CONDITIONAL_S
IDLE 3699 [(0,0)] HALF_D_PLUS_2 [3695] [] [] [] [] [3697,3698,3699,3700] CONDITIONAL_S
DISCARD 3700 [(1,0)] 0 [3695] [] [] [] [] [3697,3698,3699,3700] CONDITIONAL_S
IDLE 3701 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 3702 [(0,1)] D [] [] [] [] [] [] none
MERGE 3703 [(0,1),(0,0)] D [] [3705,3706,3707,3708] [] [] [((0,0),(0,1))] [] none
DISCARD 3704 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3705 [(0,1),(0,0)] D [3703] [] [] [] [((0,0),(0,1))] [3705,3706,3707,3708] CONDITIONAL_S
Y_MEAS 3706 [(0,1)] HALF_D_PLUS_2 [3703] [] [] [] [] [3705,3706,3707,3708] CONDITIONAL_S
IDLE 3707 [(0,0)] HALF_D_PLUS_2 [3703] [] [] [] [] [3705,3706,3707,3708] CONDITIONAL_S
DISCARD 3708 [(0,1)] 0 [3703] [] [] [] [] [3705,3706,3707,3708] CONDITIONAL_S
IDLE 3709 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 3710 [(1,0)] D [] [] [] [] [] [] none
MERGE 3711 [(1,0),(0,0)] D [] [3713,3714,3715,3716] [] [] [((0,0),(1,0))] [] none
DISCARD 3712 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3713 [(1,0),(0,0)] D [3711] [] [] [] [((0,0),(1,0))] [3713,3714,3715,3716] CONDITIONAL_S
Y_MEAS 3714 [(1,0)] HALF_D_PLUS_2 [3711] [] [] [] [] [3713,3714,3715,3716] CONDITIONAL_S
IDLE 3715 [(0,0)] HALF_D_PLUS_2 [3711] [] [] [] [] [3713,3714,3715,3716] CONDITIONAL_S
DISCARD 3716 [(1,0)] 0 [3711] [] [] [] [] [3713,3714,3715,3716] CONDITIONAL_S
IDLE 3717 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 3718 [(0,1)] D [] [] [] [] [] [] none
MERGE 3719 [(0,1),(0,0)] D [] [3721,3722,3723,3724] [] [] [((0,0),(0,1))] [] none
DISCARD 3720 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3721 [(0,1),(0,0)] D [3719] [] [] [] [((0,0),(0,1))] [3721,3722,3723,3724] CONDITIONAL_S
Y_MEAS 3722 [(0,1)] HALF_D_PLUS_2 [3719] [] [] [] [] [3721,3722,3723,3724] CONDITIONAL_S
IDLE 3723 [(0,0)] HALF_D_PLUS_2 [3719] [] [] [] [] [3721,3722,3723,3724] CONDITIONAL_S
DISCARD 3724 [(0,1)] 0 [3719] [] [] [] [] [3721,3722,3723,3724] CONDITIONAL_S
IDLE 3725 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 3726 [(1,0)] D [] [] [] [] [] [] none
MERGE 3727 [(1,0),(0,0)] D [] [3729,3730,3731,3732] [] [] [((0,0),(1,0))] [] none
DISCARD 3728 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3729 [(1,0),(0,0)] D [3727] [] [] [] [((0,0),(1,0))] [3729,3730,3731,3732] CONDITIONAL_S
Y_MEAS 3730 [(1,0)] HALF_D_PLUS_2 [3727] [] [] [] [] [3729,3730,3731,3732] CONDITIONAL_S
IDLE 3731 [(0,0)] HALF_D_PLUS_2 [3727] [] [] [] [] [3729,3730,3731,3732] CONDITIONAL_S
DISCARD 3732 [(1,0)] 0 [3727] [] [] [] [] [3729,3730,3731,3732] CONDITIONAL_S
IDLE 3733 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 3734 [(0,1)] D [] [] [] [] [] [] none
MERGE 3735 [(0,1),(0,0)] D [] [3737,3738,3739,3740] [] [] [((0,0),(0,1))] [] none
DISCARD 3736 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3737 [(0,1),(0,0)] D [3735] [] [] [] [((0,0),(0,1))] [3737,3738,3739,3740] CONDITIONAL_S
Y_MEAS 3738 [(0,1)] HALF_D_PLUS_2 [3735] [] [] [] [] [3737,3738,3739,3740] CONDITIONAL_S
IDLE 3739 [(0,0)] HALF_D_PLUS_2 [3735] [] [] [] [] [3737,3738,3739,3740] CONDITIONAL_S
DISCARD 3740 [(0,1)] 0 [3735] [] [] [] [] [3737,3738,3739,3740] CONDITIONAL_S
IDLE 3741 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 3742 [(1,0)] D [] [] [] [] [] [] none
MERGE 3743 [(1,0),(0,0)] D [] [3745,3746,3747,3748] [] [] [((0,0),(1,0))] [] none
DISCARD 3744 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3745 [(1,0),(0,0)] D [3743] [] [] [] [((0,0),(1,0))] [3745,3746,3747,3748] CONDITIONAL_S
Y_MEAS 3746 [(1,0)] HALF_D_PLUS_2 [3743] [] [] [] [] [3745,3746,3747,3748] CONDITIONAL_S
IDLE 3747 [(0,0)] HALF_D_PLUS_2 [3743] [] [] [] [] [3745,3746,3747,3748] CONDITIONAL_S
DISCARD 3748 [(1,0)] 0 [3743] [] [] [] [] [3745,3746,3747,3748] CONDITIONAL_S
IDLE 3749 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 3750 [(0,1)] D [] [] [] [] [] [] none
MERGE 3751 [(0,1),(0,0)] D [] [3753,3754,3755,3756] [] [] [((0,0),(0,1))] [] none
DISCARD 3752 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3753 [(0,1),(0,0)] D [3751] [] [] [] [((0,0),(0,1))] [3753,3754,3755,3756] CONDITIONAL_S
Y_MEAS 3754 [(0,1)] HALF_D_PLUS_2 [3751] [] [] [] [] [3753,3754,3755,3756] CONDITIONAL_S
IDLE 3755 [(0,0)] HALF_D_PLUS_2 [3751] [] [] [] [] [3753,3754,3755,3756] CONDITIONAL_S
DISCARD 3756 [(0,1)] 0 [3751] [] [] [] [] [3753,3754,3755,3756] CONDITIONAL_S
IDLE 3757 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 3758 [(1,0)] D [] [] [] [] [] [] none
MERGE 3759 [(1,0),(0,0)] D [] [3761,3762,3763,3764] [] [] [((0,0),(1,0))] [] none
DISCARD 3760 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3761 [(1,0),(0,0)] D [3759] [] [] [] [((0,0),(1,0))] [3761,3762,3763,3764] CONDITIONAL_S
Y_MEAS 3762 [(1,0)] HALF_D_PLUS_2 [3759] [] [] [] [] [3761,3762,3763,3764] CONDITIONAL_S
IDLE 3763 [(0,0)] HALF_D_PLUS_2 [3759] [] [] [] [] [3761,3762,3763,3764] CONDITIONAL_S
DISCARD 3764 [(1,0)] 0 [3759] [] [] [] [] [3761,3762,3763,3764] CONDITIONAL_S
IDLE 3765 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 3766 [(0,1)] D [] [] [] [] [] [] none
MERGE 3767 [(0,1),(0,0)] D [] [3769,3770,3771,3772] [] [] [((0,0),(0,1))] [] none
DISCARD 3768 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3769 [(0,1),(0,0)] D [3767] [] [] [] [((0,0),(0,1))] [3769,3770,3771,3772] CONDITIONAL_S
Y_MEAS 3770 [(0,1)] HALF_D_PLUS_2 [3767] [] [] [] [] [3769,3770,3771,3772] CONDITIONAL_S
IDLE 3771 [(0,0)] HALF_D_PLUS_2 [3767] [] [] [] [] [3769,3770,3771,3772] CONDITIONAL_S
DISCARD 3772 [(0,1)] 0 [3767] [] [] [] [] [3769,3770,3771,3772] CONDITIONAL_S
IDLE 3773 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 3774 [(1,0)] D [] [] [] [] [] [] none
MERGE 3775 [(1,0),(0,0)] D [] [3777,3778,3779,3780] [] [] [((0,0),(1,0))] [] none
DISCARD 3776 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3777 [(1,0),(0,0)] D [3775] [] [] [] [((0,0),(1,0))] [3777,3778,3779,3780] CONDITIONAL_S
Y_MEAS 3778 [(1,0)] HALF_D_PLUS_2 [3775] [] [] [] [] [3777,3778,3779,3780] CONDITIONAL_S
IDLE 3779 [(0,0)] HALF_D_PLUS_2 [3775] [] [] [] [] [3777,3778,3779,3780] CONDITIONAL_S
DISCARD 3780 [(1,0)] 0 [3775] [] [] [] [] [3777,3778,3779,3780] CONDITIONAL_S
IDLE 3781 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 3782 [(0,1)] D [] [] [] [] [] [] none
MERGE 3783 [(0,1),(0,0)] D [] [3785,3786,3787,3788] [] [] [((0,0),(0,1))] [] none
DISCARD 3784 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3785 [(0,1),(0,0)] D [3783] [] [] [] [((0,0),(0,1))] [3785,3786,3787,3788] CONDITIONAL_S
Y_MEAS 3786 [(0,1)] HALF_D_PLUS_2 [3783] [] [] [] [] [3785,3786,3787,3788] CONDITIONAL_S
IDLE 3787 [(0,0)] HALF_D_PLUS_2 [3783] [] [] [] [] [3785,3786,3787,3788] CONDITIONAL_S
DISCARD 3788 [(0,1)] 0 [3783] [] [] [] [] [3785,3786,3787,3788] CONDITIONAL_S
IDLE 3789 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 3790 [(1,0)] D [] [] [] [] [] [] none
MERGE 3791 [(1,0),(0,0)] D [] [3793,3794,3795,3796] [] [] [((0,0),(1,0))] [] none
DISCARD 3792 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3793 [(1,0),(0,0)] D [3791] [] [] [] [((0,0),(1,0))] [3793,3794,3795,3796] CONDITIONAL_S
Y_MEAS 3794 [(1,0)] HALF_D_PLUS_2 [3791] [] [] [] [] [3793,3794,3795,3796] CONDITIONAL_S
IDLE 3795 [(0,0)] HALF_D_PLUS_2 [3791] [] [] [] [] [3793,3794,3795,3796] CONDITIONAL_S
DISCARD 3796 [(1,0)] 0 [3791] [] [] [] [] [3793,3794,3795,3796] CONDITIONAL_S
IDLE 3797 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 3798 [(0,1)] D [] [] [] [] [] [] none
MERGE 3799 [(0,1),(0,0)] D [] [3801,3802,3803,3804] [] [] [((0,0),(0,1))] [] none
DISCARD 3800 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3801 [(0,1),(0,0)] D [3799] [] [] [] [((0,0),(0,1))] [3801,3802,3803,3804] CONDITIONAL_S
Y_MEAS 3802 [(0,1)] HALF_D_PLUS_2 [3799] [] [] [] [] [3801,3802,3803,3804] CONDITIONAL_S
IDLE 3803 [(0,0)] HALF_D_PLUS_2 [3799] [] [] [] [] [3801,3802,3803,3804] CONDITIONAL_S
DISCARD 3804 [(0,1)] 0 [3799] [] [] [] [] [3801,3802,3803,3804] CONDITIONAL_S
IDLE 3805 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 3806 [(1,0)] D [] [] [] [] [] [] none
MERGE 3807 [(1,0),(0,0)] D [] [3809,3810,3811,3812] [] [] [((0,0),(1,0))] [] none
DISCARD 3808 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3809 [(1,0),(0,0)] D [3807] [] [] [] [((0,0),(1,0))] [3809,3810,3811,3812] CONDITIONAL_S
Y_MEAS 3810 [(1,0)] HALF_D_PLUS_2 [3807] [] [] [] [] [3809,3810,3811,3812] CONDITIONAL_S
IDLE 3811 [(0,0)] HALF_D_PLUS_2 [3807] [] [] [] [] [3809,3810,3811,3812] CONDITIONAL_S
DISCARD 3812 [(1,0)] 0 [3807] [] [] [] [] [3809,3810,3811,3812] CONDITIONAL_S
IDLE 3813 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 3814 [(0,1)] D [] [] [] [] [] [] none
MERGE 3815 [(0,1),(0,0)] D [] [3817,3818,3819,3820] [] [] [((0,0),(0,1))] [] none
DISCARD 3816 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3817 [(0,1),(0,0)] D [3815] [] [] [] [((0,0),(0,1))] [3817,3818,3819,3820] CONDITIONAL_S
Y_MEAS 3818 [(0,1)] HALF_D_PLUS_2 [3815] [] [] [] [] [3817,3818,3819,3820] CONDITIONAL_S
IDLE 3819 [(0,0)] HALF_D_PLUS_2 [3815] [] [] [] [] [3817,3818,3819,3820] CONDITIONAL_S
DISCARD 3820 [(0,1)] 0 [3815] [] [] [] [] [3817,3818,3819,3820] CONDITIONAL_S
IDLE 3821 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 3822 [(1,0)] D [] [] [] [] [] [] none
MERGE 3823 [(1,0),(0,0)] D [] [3825,3826,3827,3828] [] [] [((0,0),(1,0))] [] none
DISCARD 3824 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3825 [(1,0),(0,0)] D [3823] [] [] [] [((0,0),(1,0))] [3825,3826,3827,3828] CONDITIONAL_S
Y_MEAS 3826 [(1,0)] HALF_D_PLUS_2 [3823] [] [] [] [] [3825,3826,3827,3828] CONDITIONAL_S
IDLE 3827 [(0,0)] HALF_D_PLUS_2 [3823] [] [] [] [] [3825,3826,3827,3828] CONDITIONAL_S
DISCARD 3828 [(1,0)] 0 [3823] [] [] [] [] [3825,3826,3827,3828] CONDITIONAL_S
IDLE 3829 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 3830 [(0,1)] D [] [] [] [] [] [] none
MERGE 3831 [(0,1),(0,0)] D [] [3833,3834,3835,3836] [] [] [((0,0),(0,1))] [] none
DISCARD 3832 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3833 [(0,1),(0,0)] D [3831] [] [] [] [((0,0),(0,1))] [3833,3834,3835,3836] CONDITIONAL_S
Y_MEAS 3834 [(0,1)] HALF_D_PLUS_2 [3831] [] [] [] [] [3833,3834,3835,3836] CONDITIONAL_S
IDLE 3835 [(0,0)] HALF_D_PLUS_2 [3831] [] [] [] [] [3833,3834,3835,3836] CONDITIONAL_S
DISCARD 3836 [(0,1)] 0 [3831] [] [] [] [] [3833,3834,3835,3836] CONDITIONAL_S
IDLE 3837 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 3838 [(1,0)] D [] [] [] [] [] [] none
MERGE 3839 [(1,0),(0,0)] D [] [3841,3842,3843,3844] [] [] [((0,0),(1,0))] [] none
DISCARD 3840 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3841 [(1,0),(0,0)] D [3839] [] [] [] [((0,0),(1,0))] [3841,3842,3843,3844] CONDITIONAL_S
Y_MEAS 3842 [(1,0)] HALF_D_PLUS_2 [3839] [] [] [] [] [3841,3842,3843,3844] CONDITIONAL_S
IDLE 3843 [(0,0)] HALF_D_PLUS_2 [3839] [] [] [] [] [3841,3842,3843,3844] CONDITIONAL_S
DISCARD 3844 [(1,0)] 0 [3839] [] [] [] [] [3841,3842,3843,3844] CONDITIONAL_S
IDLE 3845 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 3846 [(0,1)] D [] [] [] [] [] [] none
MERGE 3847 [(0,1),(0,0)] D [] [3849,3850,3851,3852] [] [] [((0,0),(0,1))] [] none
DISCARD 3848 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3849 [(0,1),(0,0)] D [3847] [] [] [] [((0,0),(0,1))] [3849,3850,3851,3852] CONDITIONAL_S
Y_MEAS 3850 [(0,1)] HALF_D_PLUS_2 [3847] [] [] [] [] [3849,3850,3851,3852] CONDITIONAL_S
IDLE 3851 [(0,0)] HALF_D_PLUS_2 [3847] [] [] [] [] [3849,3850,3851,3852] CONDITIONAL_S
DISCARD 3852 [(0,1)] 0 [3847] [] [] [] [] [3849,3850,3851,3852] CONDITIONAL_S
IDLE 3853 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 3854 [(1,0)] D [] [] [] [] [] [] none
MERGE 3855 [(1,0),(0,0)] D [] [3857,3858,3859,3860] [] [] [((0,0),(1,0))] [] none
DISCARD 3856 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3857 [(1,0),(0,0)] D [3855] [] [] [] [((0,0),(1,0))] [3857,3858,3859,3860] CONDITIONAL_S
Y_MEAS 3858 [(1,0)] HALF_D_PLUS_2 [3855] [] [] [] [] [3857,3858,3859,3860] CONDITIONAL_S
IDLE 3859 [(0,0)] HALF_D_PLUS_2 [3855] [] [] [] [] [3857,3858,3859,3860] CONDITIONAL_S
DISCARD 3860 [(1,0)] 0 [3855] [] [] [] [] [3857,3858,3859,3860] CONDITIONAL_S
IDLE 3861 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 3862 [(0,1)] D [] [] [] [] [] [] none
MERGE 3863 [(0,1),(0,0)] D [] [3865,3866,3867,3868] [] [] [((0,0),(0,1))] [] none
DISCARD 3864 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3865 [(0,1),(0,0)] D [3863] [] [] [] [((0,0),(0,1))] [3865,3866,3867,3868] CONDITIONAL_S
Y_MEAS 3866 [(0,1)] HALF_D_PLUS_2 [3863] [] [] [] [] [3865,3866,3867,3868] CONDITIONAL_S
IDLE 3867 [(0,0)] HALF_D_PLUS_2 [3863] [] [] [] [] [3865,3866,3867,3868] CONDITIONAL_S
DISCARD 3868 [(0,1)] 0 [3863] [] [] [] [] [3865,3866,3867,3868] CONDITIONAL_S
IDLE 3869 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 3870 [(1,0)] D [] [] [] [] [] [] none
MERGE 3871 [(1,0),(0,0)] D [] [3873,3874,3875,3876] [] [] [((0,0),(1,0))] [] none
DISCARD 3872 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3873 [(1,0),(0,0)] D [3871] [] [] [] [((0,0),(1,0))] [3873,3874,3875,3876] CONDITIONAL_S
Y_MEAS 3874 [(1,0)] HALF_D_PLUS_2 [3871] [] [] [] [] [3873,3874,3875,3876] CONDITIONAL_S
IDLE 3875 [(0,0)] HALF_D_PLUS_2 [3871] [] [] [] [] [3873,3874,3875,3876] CONDITIONAL_S
DISCARD 3876 [(1,0)] 0 [3871] [] [] [] [] [3873,3874,3875,3876] CONDITIONAL_S
IDLE 3877 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 3878 [(0,1)] D [] [] [] [] [] [] none
MERGE 3879 [(0,1),(0,0)] D [] [3881,3882,3883,3884] [] [] [((0,0),(0,1))] [] none
DISCARD 3880 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3881 [(0,1),(0,0)] D [3879] [] [] [] [((0,0),(0,1))] [3881,3882,3883,3884] CONDITIONAL_S
Y_MEAS 3882 [(0,1)] HALF_D_PLUS_2 [3879] [] [] [] [] [3881,3882,3883,3884] CONDITIONAL_S
IDLE 3883 [(0,0)] HALF_D_PLUS_2 [3879] [] [] [] [] [3881,3882,3883,3884] CONDITIONAL_S
DISCARD 3884 [(0,1)] 0 [3879] [] [] [] [] [3881,3882,3883,3884] CONDITIONAL_S
IDLE 3885 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 3886 [(1,0)] D [] [] [] [] [] [] none
MERGE 3887 [(1,0),(0,0)] D [] [3889,3890,3891,3892] [] [] [((0,0),(1,0))] [] none
DISCARD 3888 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3889 [(1,0),(0,0)] D [3887] [] [] [] [((0,0),(1,0))] [3889,3890,3891,3892] CONDITIONAL_S
Y_MEAS 3890 [(1,0)] HALF_D_PLUS_2 [3887] [] [] [] [] [3889,3890,3891,3892] CONDITIONAL_S
IDLE 3891 [(0,0)] HALF_D_PLUS_2 [3887] [] [] [] [] [3889,3890,3891,3892] CONDITIONAL_S
DISCARD 3892 [(1,0)] 0 [3887] [] [] [] [] [3889,3890,3891,3892] CONDITIONAL_S
IDLE 3893 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 3894 [(0,1)] D [] [] [] [] [] [] none
MERGE 3895 [(0,1),(0,0)] D [] [3897,3898,3899,3900] [] [] [((0,0),(0,1))] [] none
DISCARD 3896 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3897 [(0,1),(0,0)] D [3895] [] [] [] [((0,0),(0,1))] [3897,3898,3899,3900] CONDITIONAL_S
Y_MEAS 3898 [(0,1)] HALF_D_PLUS_2 [3895] [] [] [] [] [3897,3898,3899,3900] CONDITIONAL_S
IDLE 3899 [(0,0)] HALF_D_PLUS_2 [3895] [] [] [] [] [3897,3898,3899,3900] CONDITIONAL_S
DISCARD 3900 [(0,1)] 0 [3895] [] [] [] [] [3897,3898,3899,3900] CONDITIONAL_S
IDLE 3901 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 3902 [(1,0)] D [] [] [] [] [] [] none
MERGE 3903 [(1,0),(0,0)] D [] [3905,3906,3907,3908] [] [] [((0,0),(1,0))] [] none
DISCARD 3904 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3905 [(1,0),(0,0)] D [3903] [] [] [] [((0,0),(1,0))] [3905,3906,3907,3908] CONDITIONAL_S
Y_MEAS 3906 [(1,0)] HALF_D_PLUS_2 [3903] [] [] [] [] [3905,3906,3907,3908] CONDITIONAL_S
IDLE 3907 [(0,0)] HALF_D_PLUS_2 [3903] [] [] [] [] [3905,3906,3907,3908] CONDITIONAL_S
DISCARD 3908 [(1,0)] 0 [3903] [] [] [] [] [3905,3906,3907,3908] CONDITIONAL_S
IDLE 3909 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 3910 [(0,1)] D [] [] [] [] [] [] none
MERGE 3911 [(0,1),(0,0)] D [] [3913,3914,3915,3916] [] [] [((0,0),(0,1))] [] none
DISCARD 3912 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3913 [(0,1),(0,0)] D [3911] [] [] [] [((0,0),(0,1))] [3913,3914,3915,3916] CONDITIONAL_S
Y_MEAS 3914 [(0,1)] HALF_D_PLUS_2 [3911] [] [] [] [] [3913,3914,3915,3916] CONDITIONAL_S
IDLE 3915 [(0,0)] HALF_D_PLUS_2 [3911] [] [] [] [] [3913,3914,3915,3916] CONDITIONAL_S
DISCARD 3916 [(0,1)] 0 [3911] [] [] [] [] [3913,3914,3915,3916] CONDITIONAL_S
IDLE 3917 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 3918 [(1,0)] D [] [] [] [] [] [] none
MERGE 3919 [(1,0),(0,0)] D [] [3921,3922,3923,3924] [] [] [((0,0),(1,0))] [] none
DISCARD 3920 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3921 [(1,0),(0,0)] D [3919] [] [] [] [((0,0),(1,0))] [3921,3922,3923,3924] CONDITIONAL_S
Y_MEAS 3922 [(1,0)] HALF_D_PLUS_2 [3919] [] [] [] [] [3921,3922,3923,3924] CONDITIONAL_S
IDLE 3923 [(0,0)] HALF_D_PLUS_2 [3919] [] [] [] [] [3921,3922,3923,3924] CONDITIONAL_S
DISCARD 3924 [(1,0)] 0 [3919] [] [] [] [] [3921,3922,3923,3924] CONDITIONAL_S
IDLE 3925 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 3926 [(0,1)] D [] [] [] [] [] [] none
MERGE 3927 [(0,1),(0,0)] D [] [3929,3930,3931,3932] [] [] [((0,0),(0,1))] [] none
DISCARD 3928 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3929 [(0,1),(0,0)] D [3927] [] [] [] [((0,0),(0,1))] [3929,3930,3931,3932] CONDITIONAL_S
Y_MEAS 3930 [(0,1)] HALF_D_PLUS_2 [3927] [] [] [] [] [3929,3930,3931,3932] CONDITIONAL_S
IDLE 3931 [(0,0)] HALF_D_PLUS_2 [3927] [] [] [] [] [3929,3930,3931,3932] CONDITIONAL_S
DISCARD 3932 [(0,1)] 0 [3927] [] [] [] [] [3929,3930,3931,3932] CONDITIONAL_S
IDLE 3933 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 3934 [(1,0)] D [] [] [] [] [] [] none
MERGE 3935 [(1,0),(0,0)] D [] [3937,3938,3939,3940] [] [] [((0,0),(1,0))] [] none
DISCARD 3936 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3937 [(1,0),(0,0)] D [3935] [] [] [] [((0,0),(1,0))] [3937,3938,3939,3940] CONDITIONAL_S
Y_MEAS 3938 [(1,0)] HALF_D_PLUS_2 [3935] [] [] [] [] [3937,3938,3939,3940] CONDITIONAL_S
IDLE 3939 [(0,0)] HALF_D_PLUS_2 [3935] [] [] [] [] [3937,3938,3939,3940] CONDITIONAL_S
DISCARD 3940 [(1,0)] 0 [3935] [] [] [] [] [3937,3938,3939,3940] CONDITIONAL_S
IDLE 3941 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 3942 [(0,1)] D [] [] [] [] [] [] none
MERGE 3943 [(0,1),(0,0)] D [] [3945,3946,3947,3948] [] [] [((0,0),(0,1))] [] none
DISCARD 3944 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3945 [(0,1),(0,0)] D [3943] [] [] [] [((0,0),(0,1))] [3945,3946,3947,3948] CONDITIONAL_S
Y_MEAS 3946 [(0,1)] HALF_D_PLUS_2 [3943] [] [] [] [] [3945,3946,3947,3948] CONDITIONAL_S
IDLE 3947 [(0,0)] HALF_D_PLUS_2 [3943] [] [] [] [] [3945,3946,3947,3948] CONDITIONAL_S
DISCARD 3948 [(0,1)] 0 [3943] [] [] [] [] [3945,3946,3947,3948] CONDITIONAL_S
IDLE 3949 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 3950 [(1,0)] D [] [] [] [] [] [] none
MERGE 3951 [(1,0),(0,0)] D [] [3953,3954,3955,3956] [] [] [((0,0),(1,0))] [] none
DISCARD 3952 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3953 [(1,0),(0,0)] D [3951] [] [] [] [((0,0),(1,0))] [3953,3954,3955,3956] CONDITIONAL_S
Y_MEAS 3954 [(1,0)] HALF_D_PLUS_2 [3951] [] [] [] [] [3953,3954,3955,3956] CONDITIONAL_S
IDLE 3955 [(0,0)] HALF_D_PLUS_2 [3951] [] [] [] [] [3953,3954,3955,3956] CONDITIONAL_S
DISCARD 3956 [(1,0)] 0 [3951] [] [] [] [] [3953,3954,3955,3956] CONDITIONAL_S
IDLE 3957 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 3958 [(0,1)] D [] [] [] [] [] [] none
MERGE 3959 [(0,1),(0,0)] D [] [3961,3962,3963,3964] [] [] [((0,0),(0,1))] [] none
DISCARD 3960 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3961 [(0,1),(0,0)] D [3959] [] [] [] [((0,0),(0,1))] [3961,3962,3963,3964] CONDITIONAL_S
Y_MEAS 3962 [(0,1)] HALF_D_PLUS_2 [3959] [] [] [] [] [3961,3962,3963,3964] CONDITIONAL_S
IDLE 3963 [(0,0)] HALF_D_PLUS_2 [3959] [] [] [] [] [3961,3962,3963,3964] CONDITIONAL_S
DISCARD 3964 [(0,1)] 0 [3959] [] [] [] [] [3961,3962,3963,3964] CONDITIONAL_S
IDLE 3965 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 3966 [(1,0)] D [] [] [] [] [] [] none
MERGE 3967 [(1,0),(0,0)] D [] [3969,3970,3971,3972] [] [] [((0,0),(1,0))] [] none
DISCARD 3968 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3969 [(1,0),(0,0)] D [3967] [] [] [] [((0,0),(1,0))] [3969,3970,3971,3972] CONDITIONAL_S
Y_MEAS 3970 [(1,0)] HALF_D_PLUS_2 [3967] [] [] [] [] [3969,3970,3971,3972] CONDITIONAL_S
IDLE 3971 [(0,0)] HALF_D_PLUS_2 [3967] [] [] [] [] [3969,3970,3971,3972] CONDITIONAL_S
DISCARD 3972 [(1,0)] 0 [3967] [] [] [] [] [3969,3970,3971,3972] CONDITIONAL_S
IDLE 3973 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 3974 [(0,1)] D [] [] [] [] [] [] none
MERGE 3975 [(0,1),(0,0)] D [] [3977,3978,3979,3980] [] [] [((0,0),(0,1))] [] none
DISCARD 3976 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3977 [(0,1),(0,0)] D [3975] [] [] [] [((0,0),(0,1))] [3977,3978,3979,3980] CONDITIONAL_S
Y_MEAS 3978 [(0,1)] HALF_D_PLUS_2 [3975] [] [] [] [] [3977,3978,3979,3980] CONDITIONAL_S
IDLE 3979 [(0,0)] HALF_D_PLUS_2 [3975] [] [] [] [] [3977,3978,3979,3980] CONDITIONAL_S
DISCARD 3980 [(0,1)] 0 [3975] [] [] [] [] [3977,3978,3979,3980] CONDITIONAL_S
IDLE 3981 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 3982 [(1,0)] D [] [] [] [] [] [] none
MERGE 3983 [(1,0),(0,0)] D [] [3985,3986,3987,3988] [] [] [((0,0),(1,0))] [] none
DISCARD 3984 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3985 [(1,0),(0,0)] D [3983] [] [] [] [((0,0),(1,0))] [3985,3986,3987,3988] CONDITIONAL_S
Y_MEAS 3986 [(1,0)] HALF_D_PLUS_2 [3983] [] [] [] [] [3985,3986,3987,3988] CONDITIONAL_S
IDLE 3987 [(0,0)] HALF_D_PLUS_2 [3983] [] [] [] [] [3985,3986,3987,3988] CONDITIONAL_S
DISCARD 3988 [(1,0)] 0 [3983] [] [] [] [] [3985,3986,3987,3988] CONDITIONAL_S
IDLE 3989 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 3990 [(0,1)] D [] [] [] [] [] [] none
MERGE 3991 [(0,1),(0,0)] D [] [3993,3994,3995,3996] [] [] [((0,0),(0,1))] [] none
DISCARD 3992 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3993 [(0,1),(0,0)] D [3991] [] [] [] [((0,0),(0,1))] [3993,3994,3995,3996] CONDITIONAL_S
Y_MEAS 3994 [(0,1)] HALF_D_PLUS_2 [3991] [] [] [] [] [3993,3994,3995,3996] CONDITIONAL_S
IDLE 3995 [(0,0)] HALF_D_PLUS_2 [3991] [] [] [] [] [3993,3994,3995,3996] CONDITIONAL_S
DISCARD 3996 [(0,1)] 0 [3991] [] [] [] [] [3993,3994,3995,3996] CONDITIONAL_S
IDLE 3997 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 3998 [(1,0)] D [] [] [] [] [] [] none
MERGE 3999 [(1,0),(0,0)] D [] [4001,4002,4003,4004] [] [] [((0,0),(1,0))] [] none
DISCARD 4000 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4001 [(1,0),(0,0)] D [3999] [] [] [] [((0,0),(1,0))] [4001,4002,4003,4004] CONDITIONAL_S
Y_MEAS 4002 [(1,0)] HALF_D_PLUS_2 [3999] [] [] [] [] [4001,4002,4003,4004] CONDITIONAL_S
IDLE 4003 [(0,0)] HALF_D_PLUS_2 [3999] [] [] [] [] [4001,4002,4003,4004] CONDITIONAL_S
DISCARD 4004 [(1,0)] 0 [3999] [] [] [] [] [4001,4002,4003,4004] CONDITIONAL_S
IDLE 4005 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 4006 [(0,1)] D [] [] [] [] [] [] none
MERGE 4007 [(0,1),(0,0)] D [] [4009,4010,4011,4012] [] [] [((0,0),(0,1))] [] none
DISCARD 4008 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4009 [(0,1),(0,0)] D [4007] [] [] [] [((0,0),(0,1))] [4009,4010,4011,4012] CONDITIONAL_S
Y_MEAS 4010 [(0,1)] HALF_D_PLUS_2 [4007] [] [] [] [] [4009,4010,4011,4012] CONDITIONAL_S
IDLE 4011 [(0,0)] HALF_D_PLUS_2 [4007] [] [] [] [] [4009,4010,4011,4012] CONDITIONAL_S
DISCARD 4012 [(0,1)] 0 [4007] [] [] [] [] [4009,4010,4011,4012] CONDITIONAL_S
IDLE 4013 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 4014 [(1,0)] D [] [] [] [] [] [] none
MERGE 4015 [(1,0),(0,0)] D [] [4017,4018,4019,4020] [] [] [((0,0),(1,0))] [] none
DISCARD 4016 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4017 [(1,0),(0,0)] D [4015] [] [] [] [((0,0),(1,0))] [4017,4018,4019,4020] CONDITIONAL_S
Y_MEAS 4018 [(1,0)] HALF_D_PLUS_2 [4015] [] [] [] [] [4017,4018,4019,4020] CONDITIONAL_S
IDLE 4019 [(0,0)] HALF_D_PLUS_2 [4015] [] [] [] [] [4017,4018,4019,4020] CONDITIONAL_S
DISCARD 4020 [(1,0)] 0 [4015] [] [] [] [] [4017,4018,4019,4020] CONDITIONAL_S
IDLE 4021 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 4022 [(0,1)] D [] [] [] [] [] [] none
MERGE 4023 [(0,1),(0,0)] D [] [4025,4026,4027,4028] [] [] [((0,0),(0,1))] [] none
DISCARD 4024 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4025 [(0,1),(0,0)] D [4023] [] [] [] [((0,0),(0,1))] [4025,4026,4027,4028] CONDITIONAL_S
Y_MEAS 4026 [(0,1)] HALF_D_PLUS_2 [4023] [] [] [] [] [4025,4026,4027,4028] CONDITIONAL_S
IDLE 4027 [(0,0)] HALF_D_PLUS_2 [4023] [] [] [] [] [4025,4026,4027,4028] CONDITIONAL_S
DISCARD 4028 [(0,1)] 0 [4023] [] [] [] [] [4025,4026,4027,4028] CONDITIONAL_S
IDLE 4029 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 4030 [(1,0)] D [] [] [] [] [] [] none
MERGE 4031 [(1,0),(0,0)] D [] [4033,4034,4035,4036] [] [] [((0,0),(1,0))] [] none
DISCARD 4032 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4033 [(1,0),(0,0)] D [4031] [] [] [] [((0,0),(1,0))] [4033,4034,4035,4036] CONDITIONAL_S
Y_MEAS 4034 [(1,0)] HALF_D_PLUS_2 [4031] [] [] [] [] [4033,4034,4035,4036] CONDITIONAL_S
IDLE 4035 [(0,0)] HALF_D_PLUS_2 [4031] [] [] [] [] [4033,4034,4035,4036] CONDITIONAL_S
DISCARD 4036 [(1,0)] 0 [4031] [] [] [] [] [4033,4034,4035,4036] CONDITIONAL_S
IDLE 4037 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 4038 [(0,1)] D [] [] [] [] [] [] none
MERGE 4039 [(0,1),(0,0)] D [] [4041,4042,4043,4044] [] [] [((0,0),(0,1))] [] none
DISCARD 4040 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4041 [(0,1),(0,0)] D [4039] [] [] [] [((0,0),(0,1))] [4041,4042,4043,4044] CONDITIONAL_S
Y_MEAS 4042 [(0,1)] HALF_D_PLUS_2 [4039] [] [] [] [] [4041,4042,4043,4044] CONDITIONAL_S
IDLE 4043 [(0,0)] HALF_D_PLUS_2 [4039] [] [] [] [] [4041,4042,4043,4044] CONDITIONAL_S
DISCARD 4044 [(0,1)] 0 [4039] [] [] [] [] [4041,4042,4043,4044] CONDITIONAL_S
IDLE 4045 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 4046 [(1,0)] D [] [] [] [] [] [] none
MERGE 4047 [(1,0),(0,0)] D [] [4049,4050,4051,4052] [] [] [((0,0),(1,0))] [] none
DISCARD 4048 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4049 [(1,0),(0,0)] D [4047] [] [] [] [((0,0),(1,0))] [4049,4050,4051,4052] CONDITIONAL_S
Y_MEAS 4050 [(1,0)] HALF_D_PLUS_2 [4047] [] [] [] [] [4049,4050,4051,4052] CONDITIONAL_S
IDLE 4051 [(0,0)] HALF_D_PLUS_2 [4047] [] [] [] [] [4049,4050,4051,4052] CONDITIONAL_S
DISCARD 4052 [(1,0)] 0 [4047] [] [] [] [] [4049,4050,4051,4052] CONDITIONAL_S
IDLE 4053 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 4054 [(0,1)] D [] [] [] [] [] [] none
MERGE 4055 [(0,1),(0,0)] D [] [4057,4058,4059,4060] [] [] [((0,0),(0,1))] [] none
DISCARD 4056 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4057 [(0,1),(0,0)] D [4055] [] [] [] [((0,0),(0,1))] [4057,4058,4059,4060] CONDITIONAL_S
Y_MEAS 4058 [(0,1)] HALF_D_PLUS_2 [4055] [] [] [] [] [4057,4058,4059,4060] CONDITIONAL_S
IDLE 4059 [(0,0)] HALF_D_PLUS_2 [4055] [] [] [] [] [4057,4058,4059,4060] CONDITIONAL_S
DISCARD 4060 [(0,1)] 0 [4055] [] [] [] [] [4057,4058,4059,4060] CONDITIONAL_S
IDLE 4061 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 4062 [(1,0)] D [] [] [] [] [] [] none
MERGE 4063 [(1,0),(0,0)] D [] [4065,4066,4067,4068] [] [] [((0,0),(1,0))] [] none
DISCARD 4064 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4065 [(1,0),(0,0)] D [4063] [] [] [] [((0,0),(1,0))] [4065,4066,4067,4068] CONDITIONAL_S
Y_MEAS 4066 [(1,0)] HALF_D_PLUS_2 [4063] [] [] [] [] [4065,4066,4067,4068] CONDITIONAL_S
IDLE 4067 [(0,0)] HALF_D_PLUS_2 [4063] [] [] [] [] [4065,4066,4067,4068] CONDITIONAL_S
DISCARD 4068 [(1,0)] 0 [4063] [] [] [] [] [4065,4066,4067,4068] CONDITIONAL_S
IDLE 4069 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 4070 [(0,1)] D [] [] [] [] [] [] none
MERGE 4071 [(0,1),(0,0)] D [] [4073,4074,4075,4076] [] [] [((0,0),(0,1))] [] none
DISCARD 4072 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4073 [(0,1),(0,0)] D [4071] [] [] [] [((0,0),(0,1))] [4073,4074,4075,4076] CONDITIONAL_S
Y_MEAS 4074 [(0,1)] HALF_D_PLUS_2 [4071] [] [] [] [] [4073,4074,4075,4076] CONDITIONAL_S
IDLE 4075 [(0,0)] HALF_D_PLUS_2 [4071] [] [] [] [] [4073,4074,4075,4076] CONDITIONAL_S
DISCARD 4076 [(0,1)] 0 [4071] [] [] [] [] [4073,4074,4075,4076] CONDITIONAL_S
IDLE 4077 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 4078 [(1,0)] D [] [] [] [] [] [] none
MERGE 4079 [(1,0),(0,0)] D [] [4081,4082,4083,4084] [] [] [((0,0),(1,0))] [] none
DISCARD 4080 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4081 [(1,0),(0,0)] D [4079] [] [] [] [((0,0),(1,0))] [4081,4082,4083,4084] CONDITIONAL_S
Y_MEAS 4082 [(1,0)] HALF_D_PLUS_2 [4079] [] [] [] [] [4081,4082,4083,4084] CONDITIONAL_S
IDLE 4083 [(0,0)] HALF_D_PLUS_2 [4079] [] [] [] [] [4081,4082,4083,4084] CONDITIONAL_S
DISCARD 4084 [(1,0)] 0 [4079] [] [] [] [] [4081,4082,4083,4084] CONDITIONAL_S
IDLE 4085 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 4086 [(0,1)] D [] [] [] [] [] [] none
MERGE 4087 [(0,1),(0,0)] D [] [4089,4090,4091,4092] [] [] [((0,0),(0,1))] [] none
DISCARD 4088 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4089 [(0,1),(0,0)] D [4087] [] [] [] [((0,0),(0,1))] [4089,4090,4091,4092] CONDITIONAL_S
Y_MEAS 4090 [(0,1)] HALF_D_PLUS_2 [4087] [] [] [] [] [4089,4090,4091,4092] CONDITIONAL_S
IDLE 4091 [(0,0)] HALF_D_PLUS_2 [4087] [] [] [] [] [4089,4090,4091,4092] CONDITIONAL_S
DISCARD 4092 [(0,1)] 0 [4087] [] [] [] [] [4089,4090,4091,4092] CONDITIONAL_S
IDLE 4093 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 4094 [(1,0)] D [] [] [] [] [] [] none
MERGE 4095 [(1,0),(0,0)] D [] [4097,4098,4099,4100] [] [] [((0,0),(1,0))] [] none
DISCARD 4096 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4097 [(1,0),(0,0)] D [4095] [] [] [] [((0,0),(1,0))] [4097,4098,4099,4100] CONDITIONAL_S
Y_MEAS 4098 [(1,0)] HALF_D_PLUS_2 [4095] [] [] [] [] [4097,4098,4099,4100] CONDITIONAL_S
IDLE 4099 [(0,0)] HALF_D_PLUS_2 [4095] [] [] [] [] [4097,4098,4099,4100] CONDITIONAL_S
DISCARD 4100 [(1,0)] 0 [4095] [] [] [] [] [4097,4098,4099,4100] CONDITIONAL_S
IDLE 4101 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 4102 [(0,1)] D [] [] [] [] [] [] none
MERGE 4103 [(0,1),(0,0)] D [] [4105,4106,4107,4108] [] [] [((0,0),(0,1))] [] none
DISCARD 4104 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4105 [(0,1),(0,0)] D [4103] [] [] [] [((0,0),(0,1))] [4105,4106,4107,4108] CONDITIONAL_S
Y_MEAS 4106 [(0,1)] HALF_D_PLUS_2 [4103] [] [] [] [] [4105,4106,4107,4108] CONDITIONAL_S
IDLE 4107 [(0,0)] HALF_D_PLUS_2 [4103] [] [] [] [] [4105,4106,4107,4108] CONDITIONAL_S
DISCARD 4108 [(0,1)] 0 [4103] [] [] [] [] [4105,4106,4107,4108] CONDITIONAL_S
IDLE 4109 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 4110 [(1,0)] D [] [] [] [] [] [] none
MERGE 4111 [(1,0),(0,0)] D [] [4113,4114,4115,4116] [] [] [((0,0),(1,0))] [] none
DISCARD 4112 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4113 [(1,0),(0,0)] D [4111] [] [] [] [((0,0),(1,0))] [4113,4114,4115,4116] CONDITIONAL_S
Y_MEAS 4114 [(1,0)] HALF_D_PLUS_2 [4111] [] [] [] [] [4113,4114,4115,4116] CONDITIONAL_S
IDLE 4115 [(0,0)] HALF_D_PLUS_2 [4111] [] [] [] [] [4113,4114,4115,4116] CONDITIONAL_S
DISCARD 4116 [(1,0)] 0 [4111] [] [] [] [] [4113,4114,4115,4116] CONDITIONAL_S
IDLE 4117 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 4118 [(0,1)] D [] [] [] [] [] [] none
MERGE 4119 [(0,1),(0,0)] D [] [4121,4122,4123,4124] [] [] [((0,0),(0,1))] [] none
DISCARD 4120 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4121 [(0,1),(0,0)] D [4119] [] [] [] [((0,0),(0,1))] [4121,4122,4123,4124] CONDITIONAL_S
Y_MEAS 4122 [(0,1)] HALF_D_PLUS_2 [4119] [] [] [] [] [4121,4122,4123,4124] CONDITIONAL_S
IDLE 4123 [(0,0)] HALF_D_PLUS_2 [4119] [] [] [] [] [4121,4122,4123,4124] CONDITIONAL_S
DISCARD 4124 [(0,1)] 0 [4119] [] [] [] [] [4121,4122,4123,4124] CONDITIONAL_S
IDLE 4125 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 4126 [(1,0)] D [] [] [] [] [] [] none
MERGE 4127 [(1,0),(0,0)] D [] [4129,4130,4131,4132] [] [] [((0,0),(1,0))] [] none
DISCARD 4128 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4129 [(1,0),(0,0)] D [4127] [] [] [] [((0,0),(1,0))] [4129,4130,4131,4132] CONDITIONAL_S
Y_MEAS 4130 [(1,0)] HALF_D_PLUS_2 [4127] [] [] [] [] [4129,4130,4131,4132] CONDITIONAL_S
IDLE 4131 [(0,0)] HALF_D_PLUS_2 [4127] [] [] [] [] [4129,4130,4131,4132] CONDITIONAL_S
DISCARD 4132 [(1,0)] 0 [4127] [] [] [] [] [4129,4130,4131,4132] CONDITIONAL_S
IDLE 4133 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 4134 [(0,1)] D [] [] [] [] [] [] none
MERGE 4135 [(0,1),(0,0)] D [] [4137,4138,4139,4140] [] [] [((0,0),(0,1))] [] none
DISCARD 4136 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4137 [(0,1),(0,0)] D [4135] [] [] [] [((0,0),(0,1))] [4137,4138,4139,4140] CONDITIONAL_S
Y_MEAS 4138 [(0,1)] HALF_D_PLUS_2 [4135] [] [] [] [] [4137,4138,4139,4140] CONDITIONAL_S
IDLE 4139 [(0,0)] HALF_D_PLUS_2 [4135] [] [] [] [] [4137,4138,4139,4140] CONDITIONAL_S
DISCARD 4140 [(0,1)] 0 [4135] [] [] [] [] [4137,4138,4139,4140] CONDITIONAL_S
IDLE 4141 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 4142 [(1,0)] D [] [] [] [] [] [] none
MERGE 4143 [(1,0),(0,0)] D [] [4145,4146,4147,4148] [] [] [((0,0),(1,0))] [] none
DISCARD 4144 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4145 [(1,0),(0,0)] D [4143] [] [] [] [((0,0),(1,0))] [4145,4146,4147,4148] CONDITIONAL_S
Y_MEAS 4146 [(1,0)] HALF_D_PLUS_2 [4143] [] [] [] [] [4145,4146,4147,4148] CONDITIONAL_S
IDLE 4147 [(0,0)] HALF_D_PLUS_2 [4143] [] [] [] [] [4145,4146,4147,4148] CONDITIONAL_S
DISCARD 4148 [(1,0)] 0 [4143] [] [] [] [] [4145,4146,4147,4148] CONDITIONAL_S
INJECT_T 4149 [(0,1)] D [] [] [] [] [] [] none
MERGE 4150 [(0,1),(0,0)] D [] [4152,4153,4154,4155] [] [] [((0,0),(0,1))] [] none
DISCARD 4151 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4152 [(0,1),(0,0)] D [4150] [] [] [] [((0,0),(0,1))] [4152,4153,4154,4155] CONDITIONAL_S
Y_MEAS 4153 [(0,1)] HALF_D_PLUS_2 [4150] [] [] [] [] [4152,4153,4154,4155] CONDITIONAL_S
IDLE 4154 [(0,0)] HALF_D_PLUS_2 [4150] [] [] [] [] [4152,4153,4154,4155] CONDITIONAL_S
DISCARD 4155 [(0,1)] 0 [4150] [] [] [] [] [4152,4153,4154,4155] CONDITIONAL_S
IDLE 4156 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 4157 [(1,0)] D [] [] [] [] [] [] none
MERGE 4158 [(1,0),(0,0)] D [] [4160,4161,4162,4163] [] [] [((0,0),(1,0))] [] none
DISCARD 4159 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4160 [(1,0),(0,0)] D [4158] [] [] [] [((0,0),(1,0))] [4160,4161,4162,4163] CONDITIONAL_S
Y_MEAS 4161 [(1,0)] HALF_D_PLUS_2 [4158] [] [] [] [] [4160,4161,4162,4163] CONDITIONAL_S
IDLE 4162 [(0,0)] HALF_D_PLUS_2 [4158] [] [] [] [] [4160,4161,4162,4163] CONDITIONAL_S
DISCARD 4163 [(1,0)] 0 [4158] [] [] [] [] [4160,4161,4162,4163] CONDITIONAL_S
IDLE 4164 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 4165 [(0,1)] D [] [] [] [] [] [] none
MERGE 4166 [(0,1),(0,0)] D [] [4168,4169,4170,4171] [] [] [((0,0),(0,1))] [] none
DISCARD 4167 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4168 [(0,1),(0,0)] D [4166] [] [] [] [((0,0),(0,1))] [4168,4169,4170,4171] CONDITIONAL_S
Y_MEAS 4169 [(0,1)] HALF_D_PLUS_2 [4166] [] [] [] [] [4168,4169,4170,4171] CONDITIONAL_S
IDLE 4170 [(0,0)] HALF_D_PLUS_2 [4166] [] [] [] [] [4168,4169,4170,4171] CONDITIONAL_S
DISCARD 4171 [(0,1)] 0 [4166] [] [] [] [] [4168,4169,4170,4171] CONDITIONAL_S
IDLE 4172 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 4173 [(1,0)] D [] [] [] [] [] [] none
MERGE 4174 [(1,0),(0,0)] D [] [4176,4177,4178,4179] [] [] [((0,0),(1,0))] [] none
DISCARD 4175 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4176 [(1,0),(0,0)] D [4174] [] [] [] [((0,0),(1,0))] [4176,4177,4178,4179] CONDITIONAL_S
Y_MEAS 4177 [(1,0)] HALF_D_PLUS_2 [4174] [] [] [] [] [4176,4177,4178,4179] CONDITIONAL_S
IDLE 4178 [(0,0)] HALF_D_PLUS_2 [4174] [] [] [] [] [4176,4177,4178,4179] CONDITIONAL_S
DISCARD 4179 [(1,0)] 0 [4174] [] [] [] [] [4176,4177,4178,4179] CONDITIONAL_S
IDLE 4180 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 4181 [(0,1)] D [] [] [] [] [] [] none
MERGE 4182 [(0,1),(0,0)] D [] [4184,4185,4186,4187] [] [] [((0,0),(0,1))] [] none
DISCARD 4183 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4184 [(0,1),(0,0)] D [4182] [] [] [] [((0,0),(0,1))] [4184,4185,4186,4187] CONDITIONAL_S
Y_MEAS 4185 [(0,1)] HALF_D_PLUS_2 [4182] [] [] [] [] [4184,4185,4186,4187] CONDITIONAL_S
IDLE 4186 [(0,0)] HALF_D_PLUS_2 [4182] [] [] [] [] [4184,4185,4186,4187] CONDITIONAL_S
DISCARD 4187 [(0,1)] 0 [4182] [] [] [] [] [4184,4185,4186,4187] CONDITIONAL_S
IDLE 4188 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 4189 [(1,0)] D [] [] [] [] [] [] none
MERGE 4190 [(1,0),(0,0)] D [] [4192,4193,4194,4195] [] [] [((0,0),(1,0))] [] none
DISCARD 4191 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4192 [(1,0),(0,0)] D [4190] [] [] [] [((0,0),(1,0))] [4192,4193,4194,4195] CONDITIONAL_S
Y_MEAS 4193 [(1,0)] HALF_D_PLUS_2 [4190] [] [] [] [] [4192,4193,4194,4195] CONDITIONAL_S
IDLE 4194 [(0,0)] HALF_D_PLUS_2 [4190] [] [] [] [] [4192,4193,4194,4195] CONDITIONAL_S
DISCARD 4195 [(1,0)] 0 [4190] [] [] [] [] [4192,4193,4194,4195] CONDITIONAL_S
IDLE 4196 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 4197 [(0,1)] D [] [] [] [] [] [] none
MERGE 4198 [(0,1),(0,0)] D [] [4200,4201,4202,4203] [] [] [((0,0),(0,1))] [] none
DISCARD 4199 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4200 [(0,1),(0,0)] D [4198] [] [] [] [((0,0),(0,1))] [4200,4201,4202,4203] CONDITIONAL_S
Y_MEAS 4201 [(0,1)] HALF_D_PLUS_2 [4198] [] [] [] [] [4200,4201,4202,4203] CONDITIONAL_S
IDLE 4202 [(0,0)] HALF_D_PLUS_2 [4198] [] [] [] [] [4200,4201,4202,4203] CONDITIONAL_S
DISCARD 4203 [(0,1)] 0 [4198] [] [] [] [] [4200,4201,4202,4203] CONDITIONAL_S
IDLE 4204 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 4205 [(1,0)] D [] [] [] [] [] [] none
MERGE 4206 [(1,0),(0,0)] D [] [4208,4209,4210,4211] [] [] [((0,0),(1,0))] [] none
DISCARD 4207 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4208 [(1,0),(0,0)] D [4206] [] [] [] [((0,0),(1,0))] [4208,4209,4210,4211] CONDITIONAL_S
Y_MEAS 4209 [(1,0)] HALF_D_PLUS_2 [4206] [] [] [] [] [4208,4209,4210,4211] CONDITIONAL_S
IDLE 4210 [(0,0)] HALF_D_PLUS_2 [4206] [] [] [] [] [4208,4209,4210,4211] CONDITIONAL_S
DISCARD 4211 [(1,0)] 0 [4206] [] [] [] [] [4208,4209,4210,4211] CONDITIONAL_S
IDLE 4212 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 4213 [(0,1)] D [] [] [] [] [] [] none
MERGE 4214 [(0,1),(0,0)] D [] [4216,4217,4218,4219] [] [] [((0,0),(0,1))] [] none
DISCARD 4215 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4216 [(0,1),(0,0)] D [4214] [] [] [] [((0,0),(0,1))] [4216,4217,4218,4219] CONDITIONAL_S
Y_MEAS 4217 [(0,1)] HALF_D_PLUS_2 [4214] [] [] [] [] [4216,4217,4218,4219] CONDITIONAL_S
IDLE 4218 [(0,0)] HALF_D_PLUS_2 [4214] [] [] [] [] [4216,4217,4218,4219] CONDITIONAL_S
DISCARD 4219 [(0,1)] 0 [4214] [] [] [] [] [4216,4217,4218,4219] CONDITIONAL_S
IDLE 4220 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 4221 [(1,0)] D [] [] [] [] [] [] none
MERGE 4222 [(1,0),(0,0)] D [] [4224,4225,4226,4227] [] [] [((0,0),(1,0))] [] none
DISCARD 4223 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4224 [(1,0),(0,0)] D [4222] [] [] [] [((0,0),(1,0))] [4224,4225,4226,4227] CONDITIONAL_S
Y_MEAS 4225 [(1,0)] HALF_D_PLUS_2 [4222] [] [] [] [] [4224,4225,4226,4227] CONDITIONAL_S
IDLE 4226 [(0,0)] HALF_D_PLUS_2 [4222] [] [] [] [] [4224,4225,4226,4227] CONDITIONAL_S
DISCARD 4227 [(1,0)] 0 [4222] [] [] [] [] [4224,4225,4226,4227] CONDITIONAL_S
IDLE 4228 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 4229 [(0,1)] D [] [] [] [] [] [] none
MERGE 4230 [(0,1),(0,0)] D [] [4232,4233,4234,4235] [] [] [((0,0),(0,1))] [] none
DISCARD 4231 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4232 [(0,1),(0,0)] D [4230] [] [] [] [((0,0),(0,1))] [4232,4233,4234,4235] CONDITIONAL_S
Y_MEAS 4233 [(0,1)] HALF_D_PLUS_2 [4230] [] [] [] [] [4232,4233,4234,4235] CONDITIONAL_S
IDLE 4234 [(0,0)] HALF_D_PLUS_2 [4230] [] [] [] [] [4232,4233,4234,4235] CONDITIONAL_S
DISCARD 4235 [(0,1)] 0 [4230] [] [] [] [] [4232,4233,4234,4235] CONDITIONAL_S
IDLE 4236 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 4237 [(1,0)] D [] [] [] [] [] [] none
MERGE 4238 [(1,0),(0,0)] D [] [4240,4241,4242,4243] [] [] [((0,0),(1,0))] [] none
DISCARD 4239 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4240 [(1,0),(0,0)] D [4238] [] [] [] [((0,0),(1,0))] [4240,4241,4242,4243] CONDITIONAL_S
Y_MEAS 4241 [(1,0)] HALF_D_PLUS_2 [4238] [] [] [] [] [4240,4241,4242,4243] CONDITIONAL_S
IDLE 4242 [(0,0)] HALF_D_PLUS_2 [4238] [] [] [] [] [4240,4241,4242,4243] CONDITIONAL_S
DISCARD 4243 [(1,0)] 0 [4238] [] [] [] [] [4240,4241,4242,4243] CONDITIONAL_S
IDLE 4244 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 4245 [(0,1)] D [] [] [] [] [] [] none
MERGE 4246 [(0,1),(0,0)] D [] [4248,4249,4250,4251] [] [] [((0,0),(0,1))] [] none
DISCARD 4247 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4248 [(0,1),(0,0)] D [4246] [] [] [] [((0,0),(0,1))] [4248,4249,4250,4251] CONDITIONAL_S
Y_MEAS 4249 [(0,1)] HALF_D_PLUS_2 [4246] [] [] [] [] [4248,4249,4250,4251] CONDITIONAL_S
IDLE 4250 [(0,0)] HALF_D_PLUS_2 [4246] [] [] [] [] [4248,4249,4250,4251] CONDITIONAL_S
DISCARD 4251 [(0,1)] 0 [4246] [] [] [] [] [4248,4249,4250,4251] CONDITIONAL_S
IDLE 4252 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 4253 [(1,0)] D [] [] [] [] [] [] none
MERGE 4254 [(1,0),(0,0)] D [] [4256,4257,4258,4259] [] [] [((0,0),(1,0))] [] none
DISCARD 4255 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4256 [(1,0),(0,0)] D [4254] [] [] [] [((0,0),(1,0))] [4256,4257,4258,4259] CONDITIONAL_S
Y_MEAS 4257 [(1,0)] HALF_D_PLUS_2 [4254] [] [] [] [] [4256,4257,4258,4259] CONDITIONAL_S
IDLE 4258 [(0,0)] HALF_D_PLUS_2 [4254] [] [] [] [] [4256,4257,4258,4259] CONDITIONAL_S
DISCARD 4259 [(1,0)] 0 [4254] [] [] [] [] [4256,4257,4258,4259] CONDITIONAL_S
IDLE 4260 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 4261 [(0,1)] D [] [] [] [] [] [] none
MERGE 4262 [(0,1),(0,0)] D [] [4264,4265,4266,4267] [] [] [((0,0),(0,1))] [] none
DISCARD 4263 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4264 [(0,1),(0,0)] D [4262] [] [] [] [((0,0),(0,1))] [4264,4265,4266,4267] CONDITIONAL_S
Y_MEAS 4265 [(0,1)] HALF_D_PLUS_2 [4262] [] [] [] [] [4264,4265,4266,4267] CONDITIONAL_S
IDLE 4266 [(0,0)] HALF_D_PLUS_2 [4262] [] [] [] [] [4264,4265,4266,4267] CONDITIONAL_S
DISCARD 4267 [(0,1)] 0 [4262] [] [] [] [] [4264,4265,4266,4267] CONDITIONAL_S
IDLE 4268 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 4269 [(1,0)] D [] [] [] [] [] [] none
MERGE 4270 [(1,0),(0,0)] D [] [4272,4273,4274,4275] [] [] [((0,0),(1,0))] [] none
DISCARD 4271 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4272 [(1,0),(0,0)] D [4270] [] [] [] [((0,0),(1,0))] [4272,4273,4274,4275] CONDITIONAL_S
Y_MEAS 4273 [(1,0)] HALF_D_PLUS_2 [4270] [] [] [] [] [4272,4273,4274,4275] CONDITIONAL_S
IDLE 4274 [(0,0)] HALF_D_PLUS_2 [4270] [] [] [] [] [4272,4273,4274,4275] CONDITIONAL_S
DISCARD 4275 [(1,0)] 0 [4270] [] [] [] [] [4272,4273,4274,4275] CONDITIONAL_S
IDLE 4276 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 4277 [(0,1)] D [] [] [] [] [] [] none
MERGE 4278 [(0,1),(0,0)] D [] [4280,4281,4282,4283] [] [] [((0,0),(0,1))] [] none
DISCARD 4279 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4280 [(0,1),(0,0)] D [4278] [] [] [] [((0,0),(0,1))] [4280,4281,4282,4283] CONDITIONAL_S
Y_MEAS 4281 [(0,1)] HALF_D_PLUS_2 [4278] [] [] [] [] [4280,4281,4282,4283] CONDITIONAL_S
IDLE 4282 [(0,0)] HALF_D_PLUS_2 [4278] [] [] [] [] [4280,4281,4282,4283] CONDITIONAL_S
DISCARD 4283 [(0,1)] 0 [4278] [] [] [] [] [4280,4281,4282,4283] CONDITIONAL_S
IDLE 4284 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 4285 [(1,0)] D [] [] [] [] [] [] none
MERGE 4286 [(1,0),(0,0)] D [] [4288,4289,4290,4291] [] [] [((0,0),(1,0))] [] none
DISCARD 4287 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4288 [(1,0),(0,0)] D [4286] [] [] [] [((0,0),(1,0))] [4288,4289,4290,4291] CONDITIONAL_S
Y_MEAS 4289 [(1,0)] HALF_D_PLUS_2 [4286] [] [] [] [] [4288,4289,4290,4291] CONDITIONAL_S
IDLE 4290 [(0,0)] HALF_D_PLUS_2 [4286] [] [] [] [] [4288,4289,4290,4291] CONDITIONAL_S
DISCARD 4291 [(1,0)] 0 [4286] [] [] [] [] [4288,4289,4290,4291] CONDITIONAL_S
IDLE 4292 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 4293 [(0,1)] D [] [] [] [] [] [] none
MERGE 4294 [(0,1),(0,0)] D [] [4296,4297,4298,4299] [] [] [((0,0),(0,1))] [] none
DISCARD 4295 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4296 [(0,1),(0,0)] D [4294] [] [] [] [((0,0),(0,1))] [4296,4297,4298,4299] CONDITIONAL_S
Y_MEAS 4297 [(0,1)] HALF_D_PLUS_2 [4294] [] [] [] [] [4296,4297,4298,4299] CONDITIONAL_S
IDLE 4298 [(0,0)] HALF_D_PLUS_2 [4294] [] [] [] [] [4296,4297,4298,4299] CONDITIONAL_S
DISCARD 4299 [(0,1)] 0 [4294] [] [] [] [] [4296,4297,4298,4299] CONDITIONAL_S
IDLE 4300 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 4301 [(1,0)] D [] [] [] [] [] [] none
MERGE 4302 [(1,0),(0,0)] D [] [4304,4305,4306,4307] [] [] [((0,0),(1,0))] [] none
DISCARD 4303 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4304 [(1,0),(0,0)] D [4302] [] [] [] [((0,0),(1,0))] [4304,4305,4306,4307] CONDITIONAL_S
Y_MEAS 4305 [(1,0)] HALF_D_PLUS_2 [4302] [] [] [] [] [4304,4305,4306,4307] CONDITIONAL_S
IDLE 4306 [(0,0)] HALF_D_PLUS_2 [4302] [] [] [] [] [4304,4305,4306,4307] CONDITIONAL_S
DISCARD 4307 [(1,0)] 0 [4302] [] [] [] [] [4304,4305,4306,4307] CONDITIONAL_S
IDLE 4308 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 4309 [(0,1)] D [] [] [] [] [] [] none
MERGE 4310 [(0,1),(0,0)] D [] [4312,4313,4314,4315] [] [] [((0,0),(0,1))] [] none
DISCARD 4311 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4312 [(0,1),(0,0)] D [4310] [] [] [] [((0,0),(0,1))] [4312,4313,4314,4315] CONDITIONAL_S
Y_MEAS 4313 [(0,1)] HALF_D_PLUS_2 [4310] [] [] [] [] [4312,4313,4314,4315] CONDITIONAL_S
IDLE 4314 [(0,0)] HALF_D_PLUS_2 [4310] [] [] [] [] [4312,4313,4314,4315] CONDITIONAL_S
DISCARD 4315 [(0,1)] 0 [4310] [] [] [] [] [4312,4313,4314,4315] CONDITIONAL_S
IDLE 4316 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 4317 [(1,0)] D [] [] [] [] [] [] none
MERGE 4318 [(1,0),(0,0)] D [] [4320,4321,4322,4323] [] [] [((0,0),(1,0))] [] none
DISCARD 4319 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4320 [(1,0),(0,0)] D [4318] [] [] [] [((0,0),(1,0))] [4320,4321,4322,4323] CONDITIONAL_S
Y_MEAS 4321 [(1,0)] HALF_D_PLUS_2 [4318] [] [] [] [] [4320,4321,4322,4323] CONDITIONAL_S
IDLE 4322 [(0,0)] HALF_D_PLUS_2 [4318] [] [] [] [] [4320,4321,4322,4323] CONDITIONAL_S
DISCARD 4323 [(1,0)] 0 [4318] [] [] [] [] [4320,4321,4322,4323] CONDITIONAL_S
IDLE 4324 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 4325 [(0,1)] D [] [] [] [] [] [] none
MERGE 4326 [(0,1),(0,0)] D [] [4328,4329,4330,4331] [] [] [((0,0),(0,1))] [] none
DISCARD 4327 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4328 [(0,1),(0,0)] D [4326] [] [] [] [((0,0),(0,1))] [4328,4329,4330,4331] CONDITIONAL_S
Y_MEAS 4329 [(0,1)] HALF_D_PLUS_2 [4326] [] [] [] [] [4328,4329,4330,4331] CONDITIONAL_S
IDLE 4330 [(0,0)] HALF_D_PLUS_2 [4326] [] [] [] [] [4328,4329,4330,4331] CONDITIONAL_S
DISCARD 4331 [(0,1)] 0 [4326] [] [] [] [] [4328,4329,4330,4331] CONDITIONAL_S
IDLE 4332 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 4333 [(1,0)] D [] [] [] [] [] [] none
MERGE 4334 [(1,0),(0,0)] D [] [4336,4337,4338,4339] [] [] [((0,0),(1,0))] [] none
DISCARD 4335 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4336 [(1,0),(0,0)] D [4334] [] [] [] [((0,0),(1,0))] [4336,4337,4338,4339] CONDITIONAL_S
Y_MEAS 4337 [(1,0)] HALF_D_PLUS_2 [4334] [] [] [] [] [4336,4337,4338,4339] CONDITIONAL_S
IDLE 4338 [(0,0)] HALF_D_PLUS_2 [4334] [] [] [] [] [4336,4337,4338,4339] CONDITIONAL_S
DISCARD 4339 [(1,0)] 0 [4334] [] [] [] [] [4336,4337,4338,4339] CONDITIONAL_S
IDLE 4340 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 4341 [(0,1)] D [] [] [] [] [] [] none
MERGE 4342 [(0,1),(0,0)] D [] [4344,4345,4346,4347] [] [] [((0,0),(0,1))] [] none
DISCARD 4343 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4344 [(0,1),(0,0)] D [4342] [] [] [] [((0,0),(0,1))] [4344,4345,4346,4347] CONDITIONAL_S
Y_MEAS 4345 [(0,1)] HALF_D_PLUS_2 [4342] [] [] [] [] [4344,4345,4346,4347] CONDITIONAL_S
IDLE 4346 [(0,0)] HALF_D_PLUS_2 [4342] [] [] [] [] [4344,4345,4346,4347] CONDITIONAL_S
DISCARD 4347 [(0,1)] 0 [4342] [] [] [] [] [4344,4345,4346,4347] CONDITIONAL_S
IDLE 4348 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 4349 [(1,0)] D [] [] [] [] [] [] none
MERGE 4350 [(1,0),(0,0)] D [] [4352,4353,4354,4355] [] [] [((0,0),(1,0))] [] none
DISCARD 4351 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4352 [(1,0),(0,0)] D [4350] [] [] [] [((0,0),(1,0))] [4352,4353,4354,4355] CONDITIONAL_S
Y_MEAS 4353 [(1,0)] HALF_D_PLUS_2 [4350] [] [] [] [] [4352,4353,4354,4355] CONDITIONAL_S
IDLE 4354 [(0,0)] HALF_D_PLUS_2 [4350] [] [] [] [] [4352,4353,4354,4355] CONDITIONAL_S
DISCARD 4355 [(1,0)] 0 [4350] [] [] [] [] [4352,4353,4354,4355] CONDITIONAL_S
IDLE 4356 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 4357 [(0,1)] D [] [] [] [] [] [] none
MERGE 4358 [(0,1),(0,0)] D [] [4360,4361,4362,4363] [] [] [((0,0),(0,1))] [] none
DISCARD 4359 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4360 [(0,1),(0,0)] D [4358] [] [] [] [((0,0),(0,1))] [4360,4361,4362,4363] CONDITIONAL_S
Y_MEAS 4361 [(0,1)] HALF_D_PLUS_2 [4358] [] [] [] [] [4360,4361,4362,4363] CONDITIONAL_S
IDLE 4362 [(0,0)] HALF_D_PLUS_2 [4358] [] [] [] [] [4360,4361,4362,4363] CONDITIONAL_S
DISCARD 4363 [(0,1)] 0 [4358] [] [] [] [] [4360,4361,4362,4363] CONDITIONAL_S
IDLE 4364 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 4365 [(1,0)] D [] [] [] [] [] [] none
MERGE 4366 [(1,0),(0,0)] D [] [4368,4369,4370,4371] [] [] [((0,0),(1,0))] [] none
DISCARD 4367 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4368 [(1,0),(0,0)] D [4366] [] [] [] [((0,0),(1,0))] [4368,4369,4370,4371] CONDITIONAL_S
Y_MEAS 4369 [(1,0)] HALF_D_PLUS_2 [4366] [] [] [] [] [4368,4369,4370,4371] CONDITIONAL_S
IDLE 4370 [(0,0)] HALF_D_PLUS_2 [4366] [] [] [] [] [4368,4369,4370,4371] CONDITIONAL_S
DISCARD 4371 [(1,0)] 0 [4366] [] [] [] [] [4368,4369,4370,4371] CONDITIONAL_S
IDLE 4372 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 4373 [(0,1)] D [] [] [] [] [] [] none
MERGE 4374 [(0,1),(0,0)] D [] [4376,4377,4378,4379] [] [] [((0,0),(0,1))] [] none
DISCARD 4375 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4376 [(0,1),(0,0)] D [4374] [] [] [] [((0,0),(0,1))] [4376,4377,4378,4379] CONDITIONAL_S
Y_MEAS 4377 [(0,1)] HALF_D_PLUS_2 [4374] [] [] [] [] [4376,4377,4378,4379] CONDITIONAL_S
IDLE 4378 [(0,0)] HALF_D_PLUS_2 [4374] [] [] [] [] [4376,4377,4378,4379] CONDITIONAL_S
DISCARD 4379 [(0,1)] 0 [4374] [] [] [] [] [4376,4377,4378,4379] CONDITIONAL_S
IDLE 4380 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 4381 [(1,0)] D [] [] [] [] [] [] none
MERGE 4382 [(1,0),(0,0)] D [] [4384,4385,4386,4387] [] [] [((0,0),(1,0))] [] none
DISCARD 4383 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4384 [(1,0),(0,0)] D [4382] [] [] [] [((0,0),(1,0))] [4384,4385,4386,4387] CONDITIONAL_S
Y_MEAS 4385 [(1,0)] HALF_D_PLUS_2 [4382] [] [] [] [] [4384,4385,4386,4387] CONDITIONAL_S
IDLE 4386 [(0,0)] HALF_D_PLUS_2 [4382] [] [] [] [] [4384,4385,4386,4387] CONDITIONAL_S
DISCARD 4387 [(1,0)] 0 [4382] [] [] [] [] [4384,4385,4386,4387] CONDITIONAL_S
IDLE 4388 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 4389 [(0,1)] D [] [] [] [] [] [] none
MERGE 4390 [(0,1),(0,0)] D [] [4392,4393,4394,4395] [] [] [((0,0),(0,1))] [] none
DISCARD 4391 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4392 [(0,1),(0,0)] D [4390] [] [] [] [((0,0),(0,1))] [4392,4393,4394,4395] CONDITIONAL_S
Y_MEAS 4393 [(0,1)] HALF_D_PLUS_2 [4390] [] [] [] [] [4392,4393,4394,4395] CONDITIONAL_S
IDLE 4394 [(0,0)] HALF_D_PLUS_2 [4390] [] [] [] [] [4392,4393,4394,4395] CONDITIONAL_S
DISCARD 4395 [(0,1)] 0 [4390] [] [] [] [] [4392,4393,4394,4395] CONDITIONAL_S
IDLE 4396 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 4397 [(1,0)] D [] [] [] [] [] [] none
MERGE 4398 [(1,0),(0,0)] D [] [4400,4401,4402,4403] [] [] [((0,0),(1,0))] [] none
DISCARD 4399 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4400 [(1,0),(0,0)] D [4398] [] [] [] [((0,0),(1,0))] [4400,4401,4402,4403] CONDITIONAL_S
Y_MEAS 4401 [(1,0)] HALF_D_PLUS_2 [4398] [] [] [] [] [4400,4401,4402,4403] CONDITIONAL_S
IDLE 4402 [(0,0)] HALF_D_PLUS_2 [4398] [] [] [] [] [4400,4401,4402,4403] CONDITIONAL_S
DISCARD 4403 [(1,0)] 0 [4398] [] [] [] [] [4400,4401,4402,4403] CONDITIONAL_S
IDLE 4404 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 4405 [(0,1)] D [] [] [] [] [] [] none
MERGE 4406 [(0,1),(0,0)] D [] [4408,4409,4410,4411] [] [] [((0,0),(0,1))] [] none
DISCARD 4407 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4408 [(0,1),(0,0)] D [4406] [] [] [] [((0,0),(0,1))] [4408,4409,4410,4411] CONDITIONAL_S
Y_MEAS 4409 [(0,1)] HALF_D_PLUS_2 [4406] [] [] [] [] [4408,4409,4410,4411] CONDITIONAL_S
IDLE 4410 [(0,0)] HALF_D_PLUS_2 [4406] [] [] [] [] [4408,4409,4410,4411] CONDITIONAL_S
DISCARD 4411 [(0,1)] 0 [4406] [] [] [] [] [4408,4409,4410,4411] CONDITIONAL_S
IDLE 4412 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 4413 [(1,0)] D [] [] [] [] [] [] none
MERGE 4414 [(1,0),(0,0)] D [] [4416,4417,4418,4419] [] [] [((0,0),(1,0))] [] none
DISCARD 4415 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4416 [(1,0),(0,0)] D [4414] [] [] [] [((0,0),(1,0))] [4416,4417,4418,4419] CONDITIONAL_S
Y_MEAS 4417 [(1,0)] HALF_D_PLUS_2 [4414] [] [] [] [] [4416,4417,4418,4419] CONDITIONAL_S
IDLE 4418 [(0,0)] HALF_D_PLUS_2 [4414] [] [] [] [] [4416,4417,4418,4419] CONDITIONAL_S
DISCARD 4419 [(1,0)] 0 [4414] [] [] [] [] [4416,4417,4418,4419] CONDITIONAL_S
IDLE 4420 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 4421 [(0,1)] D [] [] [] [] [] [] none
MERGE 4422 [(0,1),(0,0)] D [] [4424,4425,4426,4427] [] [] [((0,0),(0,1))] [] none
DISCARD 4423 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4424 [(0,1),(0,0)] D [4422] [] [] [] [((0,0),(0,1))] [4424,4425,4426,4427] CONDITIONAL_S
Y_MEAS 4425 [(0,1)] HALF_D_PLUS_2 [4422] [] [] [] [] [4424,4425,4426,4427] CONDITIONAL_S
IDLE 4426 [(0,0)] HALF_D_PLUS_2 [4422] [] [] [] [] [4424,4425,4426,4427] CONDITIONAL_S
DISCARD 4427 [(0,1)] 0 [4422] [] [] [] [] [4424,4425,4426,4427] CONDITIONAL_S
IDLE 4428 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 4429 [(1,0)] D [] [] [] [] [] [] none
MERGE 4430 [(1,0),(0,0)] D [] [4432,4433,4434,4435] [] [] [((0,0),(1,0))] [] none
DISCARD 4431 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4432 [(1,0),(0,0)] D [4430] [] [] [] [((0,0),(1,0))] [4432,4433,4434,4435] CONDITIONAL_S
Y_MEAS 4433 [(1,0)] HALF_D_PLUS_2 [4430] [] [] [] [] [4432,4433,4434,4435] CONDITIONAL_S
IDLE 4434 [(0,0)] HALF_D_PLUS_2 [4430] [] [] [] [] [4432,4433,4434,4435] CONDITIONAL_S
DISCARD 4435 [(1,0)] 0 [4430] [] [] [] [] [4432,4433,4434,4435] CONDITIONAL_S
IDLE 4436 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 4437 [(0,1)] D [] [] [] [] [] [] none
MERGE 4438 [(0,1),(0,0)] D [] [4440,4441,4442,4443] [] [] [((0,0),(0,1))] [] none
DISCARD 4439 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4440 [(0,1),(0,0)] D [4438] [] [] [] [((0,0),(0,1))] [4440,4441,4442,4443] CONDITIONAL_S
Y_MEAS 4441 [(0,1)] HALF_D_PLUS_2 [4438] [] [] [] [] [4440,4441,4442,4443] CONDITIONAL_S
IDLE 4442 [(0,0)] HALF_D_PLUS_2 [4438] [] [] [] [] [4440,4441,4442,4443] CONDITIONAL_S
DISCARD 4443 [(0,1)] 0 [4438] [] [] [] [] [4440,4441,4442,4443] CONDITIONAL_S
IDLE 4444 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 4445 [(1,0)] D [] [] [] [] [] [] none
MERGE 4446 [(1,0),(0,0)] D [] [4448,4449,4450,4451] [] [] [((0,0),(1,0))] [] none
DISCARD 4447 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4448 [(1,0),(0,0)] D [4446] [] [] [] [((0,0),(1,0))] [4448,4449,4450,4451] CONDITIONAL_S
Y_MEAS 4449 [(1,0)] HALF_D_PLUS_2 [4446] [] [] [] [] [4448,4449,4450,4451] CONDITIONAL_S
IDLE 4450 [(0,0)] HALF_D_PLUS_2 [4446] [] [] [] [] [4448,4449,4450,4451] CONDITIONAL_S
DISCARD 4451 [(1,0)] 0 [4446] [] [] [] [] [4448,4449,4450,4451] CONDITIONAL_S
IDLE 4452 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 4453 [(0,1)] D [] [] [] [] [] [] none
MERGE 4454 [(0,1),(0,0)] D [] [4456,4457,4458,4459] [] [] [((0,0),(0,1))] [] none
DISCARD 4455 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4456 [(0,1),(0,0)] D [4454] [] [] [] [((0,0),(0,1))] [4456,4457,4458,4459] CONDITIONAL_S
Y_MEAS 4457 [(0,1)] HALF_D_PLUS_2 [4454] [] [] [] [] [4456,4457,4458,4459] CONDITIONAL_S
IDLE 4458 [(0,0)] HALF_D_PLUS_2 [4454] [] [] [] [] [4456,4457,4458,4459] CONDITIONAL_S
DISCARD 4459 [(0,1)] 0 [4454] [] [] [] [] [4456,4457,4458,4459] CONDITIONAL_S
IDLE 4460 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 4461 [(1,0)] D [] [] [] [] [] [] none
MERGE 4462 [(1,0),(0,0)] D [] [4464,4465,4466,4467] [] [] [((0,0),(1,0))] [] none
DISCARD 4463 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4464 [(1,0),(0,0)] D [4462] [] [] [] [((0,0),(1,0))] [4464,4465,4466,4467] CONDITIONAL_S
Y_MEAS 4465 [(1,0)] HALF_D_PLUS_2 [4462] [] [] [] [] [4464,4465,4466,4467] CONDITIONAL_S
IDLE 4466 [(0,0)] HALF_D_PLUS_2 [4462] [] [] [] [] [4464,4465,4466,4467] CONDITIONAL_S
DISCARD 4467 [(1,0)] 0 [4462] [] [] [] [] [4464,4465,4466,4467] CONDITIONAL_S
IDLE 4468 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 4469 [(0,1)] D [] [] [] [] [] [] none
MERGE 4470 [(0,1),(0,0)] D [] [4472,4473,4474,4475] [] [] [((0,0),(0,1))] [] none
DISCARD 4471 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4472 [(0,1),(0,0)] D [4470] [] [] [] [((0,0),(0,1))] [4472,4473,4474,4475] CONDITIONAL_S
Y_MEAS 4473 [(0,1)] HALF_D_PLUS_2 [4470] [] [] [] [] [4472,4473,4474,4475] CONDITIONAL_S
IDLE 4474 [(0,0)] HALF_D_PLUS_2 [4470] [] [] [] [] [4472,4473,4474,4475] CONDITIONAL_S
DISCARD 4475 [(0,1)] 0 [4470] [] [] [] [] [4472,4473,4474,4475] CONDITIONAL_S
IDLE 4476 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 4477 [(1,0)] D [] [] [] [] [] [] none
MERGE 4478 [(1,0),(0,0)] D [] [4480,4481,4482,4483] [] [] [((0,0),(1,0))] [] none
DISCARD 4479 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4480 [(1,0),(0,0)] D [4478] [] [] [] [((0,0),(1,0))] [4480,4481,4482,4483] CONDITIONAL_S
Y_MEAS 4481 [(1,0)] HALF_D_PLUS_2 [4478] [] [] [] [] [4480,4481,4482,4483] CONDITIONAL_S
IDLE 4482 [(0,0)] HALF_D_PLUS_2 [4478] [] [] [] [] [4480,4481,4482,4483] CONDITIONAL_S
DISCARD 4483 [(1,0)] 0 [4478] [] [] [] [] [4480,4481,4482,4483] CONDITIONAL_S
IDLE 4484 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 4485 [(0,1)] D [] [] [] [] [] [] none
MERGE 4486 [(0,1),(0,0)] D [] [4488,4489,4490,4491] [] [] [((0,0),(0,1))] [] none
DISCARD 4487 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4488 [(0,1),(0,0)] D [4486] [] [] [] [((0,0),(0,1))] [4488,4489,4490,4491] CONDITIONAL_S
Y_MEAS 4489 [(0,1)] HALF_D_PLUS_2 [4486] [] [] [] [] [4488,4489,4490,4491] CONDITIONAL_S
IDLE 4490 [(0,0)] HALF_D_PLUS_2 [4486] [] [] [] [] [4488,4489,4490,4491] CONDITIONAL_S
DISCARD 4491 [(0,1)] 0 [4486] [] [] [] [] [4488,4489,4490,4491] CONDITIONAL_S
IDLE 4492 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 4493 [(1,0)] D [] [] [] [] [] [] none
MERGE 4494 [(1,0),(0,0)] D [] [4496,4497,4498,4499] [] [] [((0,0),(1,0))] [] none
DISCARD 4495 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4496 [(1,0),(0,0)] D [4494] [] [] [] [((0,0),(1,0))] [4496,4497,4498,4499] CONDITIONAL_S
Y_MEAS 4497 [(1,0)] HALF_D_PLUS_2 [4494] [] [] [] [] [4496,4497,4498,4499] CONDITIONAL_S
IDLE 4498 [(0,0)] HALF_D_PLUS_2 [4494] [] [] [] [] [4496,4497,4498,4499] CONDITIONAL_S
DISCARD 4499 [(1,0)] 0 [4494] [] [] [] [] [4496,4497,4498,4499] CONDITIONAL_S
IDLE 4500 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 4501 [(0,1)] D [] [] [] [] [] [] none
MERGE 4502 [(0,1),(0,0)] D [] [4504,4505,4506,4507] [] [] [((0,0),(0,1))] [] none
DISCARD 4503 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4504 [(0,1),(0,0)] D [4502] [] [] [] [((0,0),(0,1))] [4504,4505,4506,4507] CONDITIONAL_S
Y_MEAS 4505 [(0,1)] HALF_D_PLUS_2 [4502] [] [] [] [] [4504,4505,4506,4507] CONDITIONAL_S
IDLE 4506 [(0,0)] HALF_D_PLUS_2 [4502] [] [] [] [] [4504,4505,4506,4507] CONDITIONAL_S
DISCARD 4507 [(0,1)] 0 [4502] [] [] [] [] [4504,4505,4506,4507] CONDITIONAL_S
IDLE 4508 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 4509 [(1,0)] D [] [] [] [] [] [] none
MERGE 4510 [(1,0),(0,0)] D [] [4512,4513,4514,4515] [] [] [((0,0),(1,0))] [] none
DISCARD 4511 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4512 [(1,0),(0,0)] D [4510] [] [] [] [((0,0),(1,0))] [4512,4513,4514,4515] CONDITIONAL_S
Y_MEAS 4513 [(1,0)] HALF_D_PLUS_2 [4510] [] [] [] [] [4512,4513,4514,4515] CONDITIONAL_S
IDLE 4514 [(0,0)] HALF_D_PLUS_2 [4510] [] [] [] [] [4512,4513,4514,4515] CONDITIONAL_S
DISCARD 4515 [(1,0)] 0 [4510] [] [] [] [] [4512,4513,4514,4515] CONDITIONAL_S
IDLE 4516 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 4517 [(0,1)] D [] [] [] [] [] [] none
MERGE 4518 [(0,1),(0,0)] D [] [4520,4521,4522,4523] [] [] [((0,0),(0,1))] [] none
DISCARD 4519 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4520 [(0,1),(0,0)] D [4518] [] [] [] [((0,0),(0,1))] [4520,4521,4522,4523] CONDITIONAL_S
Y_MEAS 4521 [(0,1)] HALF_D_PLUS_2 [4518] [] [] [] [] [4520,4521,4522,4523] CONDITIONAL_S
IDLE 4522 [(0,0)] HALF_D_PLUS_2 [4518] [] [] [] [] [4520,4521,4522,4523] CONDITIONAL_S
DISCARD 4523 [(0,1)] 0 [4518] [] [] [] [] [4520,4521,4522,4523] CONDITIONAL_S
IDLE 4524 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 4525 [(1,0)] D [] [] [] [] [] [] none
MERGE 4526 [(1,0),(0,0)] D [] [4528,4529,4530,4531] [] [] [((0,0),(1,0))] [] none
DISCARD 4527 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4528 [(1,0),(0,0)] D [4526] [] [] [] [((0,0),(1,0))] [4528,4529,4530,4531] CONDITIONAL_S
Y_MEAS 4529 [(1,0)] HALF_D_PLUS_2 [4526] [] [] [] [] [4528,4529,4530,4531] CONDITIONAL_S
IDLE 4530 [(0,0)] HALF_D_PLUS_2 [4526] [] [] [] [] [4528,4529,4530,4531] CONDITIONAL_S
DISCARD 4531 [(1,0)] 0 [4526] [] [] [] [] [4528,4529,4530,4531] CONDITIONAL_S
IDLE 4532 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 4533 [(0,1)] D [] [] [] [] [] [] none
MERGE 4534 [(0,1),(0,0)] D [] [4536,4537,4538,4539] [] [] [((0,0),(0,1))] [] none
DISCARD 4535 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4536 [(0,1),(0,0)] D [4534] [] [] [] [((0,0),(0,1))] [4536,4537,4538,4539] CONDITIONAL_S
Y_MEAS 4537 [(0,1)] HALF_D_PLUS_2 [4534] [] [] [] [] [4536,4537,4538,4539] CONDITIONAL_S
IDLE 4538 [(0,0)] HALF_D_PLUS_2 [4534] [] [] [] [] [4536,4537,4538,4539] CONDITIONAL_S
DISCARD 4539 [(0,1)] 0 [4534] [] [] [] [] [4536,4537,4538,4539] CONDITIONAL_S
IDLE 4540 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 4541 [(1,0)] D [] [] [] [] [] [] none
MERGE 4542 [(1,0),(0,0)] D [] [4544,4545,4546,4547] [] [] [((0,0),(1,0))] [] none
DISCARD 4543 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4544 [(1,0),(0,0)] D [4542] [] [] [] [((0,0),(1,0))] [4544,4545,4546,4547] CONDITIONAL_S
Y_MEAS 4545 [(1,0)] HALF_D_PLUS_2 [4542] [] [] [] [] [4544,4545,4546,4547] CONDITIONAL_S
IDLE 4546 [(0,0)] HALF_D_PLUS_2 [4542] [] [] [] [] [4544,4545,4546,4547] CONDITIONAL_S
DISCARD 4547 [(1,0)] 0 [4542] [] [] [] [] [4544,4545,4546,4547] CONDITIONAL_S
IDLE 4548 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 4549 [(0,1)] D [] [] [] [] [] [] none
MERGE 4550 [(0,1),(0,0)] D [] [4552,4553,4554,4555] [] [] [((0,0),(0,1))] [] none
DISCARD 4551 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4552 [(0,1),(0,0)] D [4550] [] [] [] [((0,0),(0,1))] [4552,4553,4554,4555] CONDITIONAL_S
Y_MEAS 4553 [(0,1)] HALF_D_PLUS_2 [4550] [] [] [] [] [4552,4553,4554,4555] CONDITIONAL_S
IDLE 4554 [(0,0)] HALF_D_PLUS_2 [4550] [] [] [] [] [4552,4553,4554,4555] CONDITIONAL_S
DISCARD 4555 [(0,1)] 0 [4550] [] [] [] [] [4552,4553,4554,4555] CONDITIONAL_S
IDLE 4556 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 4557 [(1,0)] D [] [] [] [] [] [] none
MERGE 4558 [(1,0),(0,0)] D [] [4560,4561,4562,4563] [] [] [((0,0),(1,0))] [] none
DISCARD 4559 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4560 [(1,0),(0,0)] D [4558] [] [] [] [((0,0),(1,0))] [4560,4561,4562,4563] CONDITIONAL_S
Y_MEAS 4561 [(1,0)] HALF_D_PLUS_2 [4558] [] [] [] [] [4560,4561,4562,4563] CONDITIONAL_S
IDLE 4562 [(0,0)] HALF_D_PLUS_2 [4558] [] [] [] [] [4560,4561,4562,4563] CONDITIONAL_S
DISCARD 4563 [(1,0)] 0 [4558] [] [] [] [] [4560,4561,4562,4563] CONDITIONAL_S
IDLE 4564 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 4565 [(0,1)] D [] [] [] [] [] [] none
MERGE 4566 [(0,1),(0,0)] D [] [4568,4569,4570,4571] [] [] [((0,0),(0,1))] [] none
DISCARD 4567 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4568 [(0,1),(0,0)] D [4566] [] [] [] [((0,0),(0,1))] [4568,4569,4570,4571] CONDITIONAL_S
Y_MEAS 4569 [(0,1)] HALF_D_PLUS_2 [4566] [] [] [] [] [4568,4569,4570,4571] CONDITIONAL_S
IDLE 4570 [(0,0)] HALF_D_PLUS_2 [4566] [] [] [] [] [4568,4569,4570,4571] CONDITIONAL_S
DISCARD 4571 [(0,1)] 0 [4566] [] [] [] [] [4568,4569,4570,4571] CONDITIONAL_S
IDLE 4572 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 4573 [(1,0)] D [] [] [] [] [] [] none
MERGE 4574 [(1,0),(0,0)] D [] [4576,4577,4578,4579] [] [] [((0,0),(1,0))] [] none
DISCARD 4575 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4576 [(1,0),(0,0)] D [4574] [] [] [] [((0,0),(1,0))] [4576,4577,4578,4579] CONDITIONAL_S
Y_MEAS 4577 [(1,0)] HALF_D_PLUS_2 [4574] [] [] [] [] [4576,4577,4578,4579] CONDITIONAL_S
IDLE 4578 [(0,0)] HALF_D_PLUS_2 [4574] [] [] [] [] [4576,4577,4578,4579] CONDITIONAL_S
DISCARD 4579 [(1,0)] 0 [4574] [] [] [] [] [4576,4577,4578,4579] CONDITIONAL_S
IDLE 4580 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 4581 [(0,1)] D [] [] [] [] [] [] none
MERGE 4582 [(0,1),(0,0)] D [] [4584,4585,4586,4587] [] [] [((0,0),(0,1))] [] none
DISCARD 4583 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4584 [(0,1),(0,0)] D [4582] [] [] [] [((0,0),(0,1))] [4584,4585,4586,4587] CONDITIONAL_S
Y_MEAS 4585 [(0,1)] HALF_D_PLUS_2 [4582] [] [] [] [] [4584,4585,4586,4587] CONDITIONAL_S
IDLE 4586 [(0,0)] HALF_D_PLUS_2 [4582] [] [] [] [] [4584,4585,4586,4587] CONDITIONAL_S
DISCARD 4587 [(0,1)] 0 [4582] [] [] [] [] [4584,4585,4586,4587] CONDITIONAL_S
IDLE 4588 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 4589 [(1,0)] D [] [] [] [] [] [] none
MERGE 4590 [(1,0),(0,0)] D [] [4592,4593,4594,4595] [] [] [((0,0),(1,0))] [] none
DISCARD 4591 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4592 [(1,0),(0,0)] D [4590] [] [] [] [((0,0),(1,0))] [4592,4593,4594,4595] CONDITIONAL_S
Y_MEAS 4593 [(1,0)] HALF_D_PLUS_2 [4590] [] [] [] [] [4592,4593,4594,4595] CONDITIONAL_S
IDLE 4594 [(0,0)] HALF_D_PLUS_2 [4590] [] [] [] [] [4592,4593,4594,4595] CONDITIONAL_S
DISCARD 4595 [(1,0)] 0 [4590] [] [] [] [] [4592,4593,4594,4595] CONDITIONAL_S
IDLE 4596 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 4597 [(0,1)] D [] [] [] [] [] [] none
MERGE 4598 [(0,1),(0,0)] D [] [4600,4601,4602,4603] [] [] [((0,0),(0,1))] [] none
DISCARD 4599 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4600 [(0,1),(0,0)] D [4598] [] [] [] [((0,0),(0,1))] [4600,4601,4602,4603] CONDITIONAL_S
Y_MEAS 4601 [(0,1)] HALF_D_PLUS_2 [4598] [] [] [] [] [4600,4601,4602,4603] CONDITIONAL_S
IDLE 4602 [(0,0)] HALF_D_PLUS_2 [4598] [] [] [] [] [4600,4601,4602,4603] CONDITIONAL_S
DISCARD 4603 [(0,1)] 0 [4598] [] [] [] [] [4600,4601,4602,4603] CONDITIONAL_S
IDLE 4604 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 4605 [(1,0)] D [] [] [] [] [] [] none
MERGE 4606 [(1,0),(0,0)] D [] [4608,4609,4610,4611] [] [] [((0,0),(1,0))] [] none
DISCARD 4607 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4608 [(1,0),(0,0)] D [4606] [] [] [] [((0,0),(1,0))] [4608,4609,4610,4611] CONDITIONAL_S
Y_MEAS 4609 [(1,0)] HALF_D_PLUS_2 [4606] [] [] [] [] [4608,4609,4610,4611] CONDITIONAL_S
IDLE 4610 [(0,0)] HALF_D_PLUS_2 [4606] [] [] [] [] [4608,4609,4610,4611] CONDITIONAL_S
DISCARD 4611 [(1,0)] 0 [4606] [] [] [] [] [4608,4609,4610,4611] CONDITIONAL_S
IDLE 4612 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 4613 [(0,1)] D [] [] [] [] [] [] none
MERGE 4614 [(0,1),(0,0)] D [] [4616,4617,4618,4619] [] [] [((0,0),(0,1))] [] none
DISCARD 4615 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4616 [(0,1),(0,0)] D [4614] [] [] [] [((0,0),(0,1))] [4616,4617,4618,4619] CONDITIONAL_S
Y_MEAS 4617 [(0,1)] HALF_D_PLUS_2 [4614] [] [] [] [] [4616,4617,4618,4619] CONDITIONAL_S
IDLE 4618 [(0,0)] HALF_D_PLUS_2 [4614] [] [] [] [] [4616,4617,4618,4619] CONDITIONAL_S
DISCARD 4619 [(0,1)] 0 [4614] [] [] [] [] [4616,4617,4618,4619] CONDITIONAL_S
IDLE 4620 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 4621 [(1,0)] D [] [] [] [] [] [] none
MERGE 4622 [(1,0),(0,0)] D [] [4624,4625,4626,4627] [] [] [((0,0),(1,0))] [] none
DISCARD 4623 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4624 [(1,0),(0,0)] D [4622] [] [] [] [((0,0),(1,0))] [4624,4625,4626,4627] CONDITIONAL_S
Y_MEAS 4625 [(1,0)] HALF_D_PLUS_2 [4622] [] [] [] [] [4624,4625,4626,4627] CONDITIONAL_S
IDLE 4626 [(0,0)] HALF_D_PLUS_2 [4622] [] [] [] [] [4624,4625,4626,4627] CONDITIONAL_S
DISCARD 4627 [(1,0)] 0 [4622] [] [] [] [] [4624,4625,4626,4627] CONDITIONAL_S
IDLE 4628 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 4629 [(0,1)] D [] [] [] [] [] [] none
MERGE 4630 [(0,1),(0,0)] D [] [4632,4633,4634,4635] [] [] [((0,0),(0,1))] [] none
DISCARD 4631 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4632 [(0,1),(0,0)] D [4630] [] [] [] [((0,0),(0,1))] [4632,4633,4634,4635] CONDITIONAL_S
Y_MEAS 4633 [(0,1)] HALF_D_PLUS_2 [4630] [] [] [] [] [4632,4633,4634,4635] CONDITIONAL_S
IDLE 4634 [(0,0)] HALF_D_PLUS_2 [4630] [] [] [] [] [4632,4633,4634,4635] CONDITIONAL_S
DISCARD 4635 [(0,1)] 0 [4630] [] [] [] [] [4632,4633,4634,4635] CONDITIONAL_S
IDLE 4636 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 4637 [(1,0)] D [] [] [] [] [] [] none
MERGE 4638 [(1,0),(0,0)] D [] [4640,4641,4642,4643] [] [] [((0,0),(1,0))] [] none
DISCARD 4639 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4640 [(1,0),(0,0)] D [4638] [] [] [] [((0,0),(1,0))] [4640,4641,4642,4643] CONDITIONAL_S
Y_MEAS 4641 [(1,0)] HALF_D_PLUS_2 [4638] [] [] [] [] [4640,4641,4642,4643] CONDITIONAL_S
IDLE 4642 [(0,0)] HALF_D_PLUS_2 [4638] [] [] [] [] [4640,4641,4642,4643] CONDITIONAL_S
DISCARD 4643 [(1,0)] 0 [4638] [] [] [] [] [4640,4641,4642,4643] CONDITIONAL_S
IDLE 4644 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 4645 [(0,1)] D [] [] [] [] [] [] none
MERGE 4646 [(0,1),(0,0)] D [] [4648,4649,4650,4651] [] [] [((0,0),(0,1))] [] none
DISCARD 4647 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4648 [(0,1),(0,0)] D [4646] [] [] [] [((0,0),(0,1))] [4648,4649,4650,4651] CONDITIONAL_S
Y_MEAS 4649 [(0,1)] HALF_D_PLUS_2 [4646] [] [] [] [] [4648,4649,4650,4651] CONDITIONAL_S
IDLE 4650 [(0,0)] HALF_D_PLUS_2 [4646] [] [] [] [] [4648,4649,4650,4651] CONDITIONAL_S
DISCARD 4651 [(0,1)] 0 [4646] [] [] [] [] [4648,4649,4650,4651] CONDITIONAL_S
IDLE 4652 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 4653 [(1,0)] D [] [] [] [] [] [] none
MERGE 4654 [(1,0),(0,0)] D [] [4656,4657,4658,4659] [] [] [((0,0),(1,0))] [] none
DISCARD 4655 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4656 [(1,0),(0,0)] D [4654] [] [] [] [((0,0),(1,0))] [4656,4657,4658,4659] CONDITIONAL_S
Y_MEAS 4657 [(1,0)] HALF_D_PLUS_2 [4654] [] [] [] [] [4656,4657,4658,4659] CONDITIONAL_S
IDLE 4658 [(0,0)] HALF_D_PLUS_2 [4654] [] [] [] [] [4656,4657,4658,4659] CONDITIONAL_S
DISCARD 4659 [(1,0)] 0 [4654] [] [] [] [] [4656,4657,4658,4659] CONDITIONAL_S
IDLE 4660 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 4661 [(0,1)] D [] [] [] [] [] [] none
MERGE 4662 [(0,1),(0,0)] D [] [4664,4665,4666,4667] [] [] [((0,0),(0,1))] [] none
DISCARD 4663 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4664 [(0,1),(0,0)] D [4662] [] [] [] [((0,0),(0,1))] [4664,4665,4666,4667] CONDITIONAL_S
Y_MEAS 4665 [(0,1)] HALF_D_PLUS_2 [4662] [] [] [] [] [4664,4665,4666,4667] CONDITIONAL_S
IDLE 4666 [(0,0)] HALF_D_PLUS_2 [4662] [] [] [] [] [4664,4665,4666,4667] CONDITIONAL_S
DISCARD 4667 [(0,1)] 0 [4662] [] [] [] [] [4664,4665,4666,4667] CONDITIONAL_S
IDLE 4668 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 4669 [(1,0)] D [] [] [] [] [] [] none
MERGE 4670 [(1,0),(0,0)] D [] [4672,4673,4674,4675] [] [] [((0,0),(1,0))] [] none
DISCARD 4671 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4672 [(1,0),(0,0)] D [4670] [] [] [] [((0,0),(1,0))] [4672,4673,4674,4675] CONDITIONAL_S
Y_MEAS 4673 [(1,0)] HALF_D_PLUS_2 [4670] [] [] [] [] [4672,4673,4674,4675] CONDITIONAL_S
IDLE 4674 [(0,0)] HALF_D_PLUS_2 [4670] [] [] [] [] [4672,4673,4674,4675] CONDITIONAL_S
DISCARD 4675 [(1,0)] 0 [4670] [] [] [] [] [4672,4673,4674,4675] CONDITIONAL_S
IDLE 4676 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 4677 [(0,1)] D [] [] [] [] [] [] none
MERGE 4678 [(0,1),(0,0)] D [] [4680,4681,4682,4683] [] [] [((0,0),(0,1))] [] none
DISCARD 4679 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4680 [(0,1),(0,0)] D [4678] [] [] [] [((0,0),(0,1))] [4680,4681,4682,4683] CONDITIONAL_S
Y_MEAS 4681 [(0,1)] HALF_D_PLUS_2 [4678] [] [] [] [] [4680,4681,4682,4683] CONDITIONAL_S
IDLE 4682 [(0,0)] HALF_D_PLUS_2 [4678] [] [] [] [] [4680,4681,4682,4683] CONDITIONAL_S
DISCARD 4683 [(0,1)] 0 [4678] [] [] [] [] [4680,4681,4682,4683] CONDITIONAL_S
IDLE 4684 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 4685 [(1,0)] D [] [] [] [] [] [] none
MERGE 4686 [(1,0),(0,0)] D [] [4688,4689,4690,4691] [] [] [((0,0),(1,0))] [] none
DISCARD 4687 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4688 [(1,0),(0,0)] D [4686] [] [] [] [((0,0),(1,0))] [4688,4689,4690,4691] CONDITIONAL_S
Y_MEAS 4689 [(1,0)] HALF_D_PLUS_2 [4686] [] [] [] [] [4688,4689,4690,4691] CONDITIONAL_S
IDLE 4690 [(0,0)] HALF_D_PLUS_2 [4686] [] [] [] [] [4688,4689,4690,4691] CONDITIONAL_S
DISCARD 4691 [(1,0)] 0 [4686] [] [] [] [] [4688,4689,4690,4691] CONDITIONAL_S
IDLE 4692 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 4693 [(0,1)] D [] [] [] [] [] [] none
MERGE 4694 [(0,1),(0,0)] D [] [4696,4697,4698,4699] [] [] [((0,0),(0,1))] [] none
DISCARD 4695 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4696 [(0,1),(0,0)] D [4694] [] [] [] [((0,0),(0,1))] [4696,4697,4698,4699] CONDITIONAL_S
Y_MEAS 4697 [(0,1)] HALF_D_PLUS_2 [4694] [] [] [] [] [4696,4697,4698,4699] CONDITIONAL_S
IDLE 4698 [(0,0)] HALF_D_PLUS_2 [4694] [] [] [] [] [4696,4697,4698,4699] CONDITIONAL_S
DISCARD 4699 [(0,1)] 0 [4694] [] [] [] [] [4696,4697,4698,4699] CONDITIONAL_S
IDLE 4700 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 4701 [(1,0)] D [] [] [] [] [] [] none
MERGE 4702 [(1,0),(0,0)] D [] [4704,4705,4706,4707] [] [] [((0,0),(1,0))] [] none
DISCARD 4703 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4704 [(1,0),(0,0)] D [4702] [] [] [] [((0,0),(1,0))] [4704,4705,4706,4707] CONDITIONAL_S
Y_MEAS 4705 [(1,0)] HALF_D_PLUS_2 [4702] [] [] [] [] [4704,4705,4706,4707] CONDITIONAL_S
IDLE 4706 [(0,0)] HALF_D_PLUS_2 [4702] [] [] [] [] [4704,4705,4706,4707] CONDITIONAL_S
DISCARD 4707 [(1,0)] 0 [4702] [] [] [] [] [4704,4705,4706,4707] CONDITIONAL_S
IDLE 4708 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 4709 [(0,1)] D [] [] [] [] [] [] none
MERGE 4710 [(0,1),(0,0)] D [] [4712,4713,4714,4715] [] [] [((0,0),(0,1))] [] none
DISCARD 4711 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4712 [(0,1),(0,0)] D [4710] [] [] [] [((0,0),(0,1))] [4712,4713,4714,4715] CONDITIONAL_S
Y_MEAS 4713 [(0,1)] HALF_D_PLUS_2 [4710] [] [] [] [] [4712,4713,4714,4715] CONDITIONAL_S
IDLE 4714 [(0,0)] HALF_D_PLUS_2 [4710] [] [] [] [] [4712,4713,4714,4715] CONDITIONAL_S
DISCARD 4715 [(0,1)] 0 [4710] [] [] [] [] [4712,4713,4714,4715] CONDITIONAL_S
IDLE 4716 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 4717 [(1,0)] D [] [] [] [] [] [] none
MERGE 4718 [(1,0),(0,0)] D [] [4720,4721,4722,4723] [] [] [((0,0),(1,0))] [] none
DISCARD 4719 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4720 [(1,0),(0,0)] D [4718] [] [] [] [((0,0),(1,0))] [4720,4721,4722,4723] CONDITIONAL_S
Y_MEAS 4721 [(1,0)] HALF_D_PLUS_2 [4718] [] [] [] [] [4720,4721,4722,4723] CONDITIONAL_S
IDLE 4722 [(0,0)] HALF_D_PLUS_2 [4718] [] [] [] [] [4720,4721,4722,4723] CONDITIONAL_S
DISCARD 4723 [(1,0)] 0 [4718] [] [] [] [] [4720,4721,4722,4723] CONDITIONAL_S
IDLE 4724 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 4725 [(0,1)] D [] [] [] [] [] [] none
MERGE 4726 [(0,1),(0,0)] D [] [4728,4729,4730,4731] [] [] [((0,0),(0,1))] [] none
DISCARD 4727 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4728 [(0,1),(0,0)] D [4726] [] [] [] [((0,0),(0,1))] [4728,4729,4730,4731] CONDITIONAL_S
Y_MEAS 4729 [(0,1)] HALF_D_PLUS_2 [4726] [] [] [] [] [4728,4729,4730,4731] CONDITIONAL_S
IDLE 4730 [(0,0)] HALF_D_PLUS_2 [4726] [] [] [] [] [4728,4729,4730,4731] CONDITIONAL_S
DISCARD 4731 [(0,1)] 0 [4726] [] [] [] [] [4728,4729,4730,4731] CONDITIONAL_S
IDLE 4732 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 4733 [(1,0)] D [] [] [] [] [] [] none
MERGE 4734 [(1,0),(0,0)] D [] [4736,4737,4738,4739] [] [] [((0,0),(1,0))] [] none
DISCARD 4735 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4736 [(1,0),(0,0)] D [4734] [] [] [] [((0,0),(1,0))] [4736,4737,4738,4739] CONDITIONAL_S
Y_MEAS 4737 [(1,0)] HALF_D_PLUS_2 [4734] [] [] [] [] [4736,4737,4738,4739] CONDITIONAL_S
IDLE 4738 [(0,0)] HALF_D_PLUS_2 [4734] [] [] [] [] [4736,4737,4738,4739] CONDITIONAL_S
DISCARD 4739 [(1,0)] 0 [4734] [] [] [] [] [4736,4737,4738,4739] CONDITIONAL_S
IDLE 4740 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 4741 [(0,1)] D [] [] [] [] [] [] none
MERGE 4742 [(0,1),(0,0)] D [] [4744,4745,4746,4747] [] [] [((0,0),(0,1))] [] none
DISCARD 4743 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4744 [(0,1),(0,0)] D [4742] [] [] [] [((0,0),(0,1))] [4744,4745,4746,4747] CONDITIONAL_S
Y_MEAS 4745 [(0,1)] HALF_D_PLUS_2 [4742] [] [] [] [] [4744,4745,4746,4747] CONDITIONAL_S
IDLE 4746 [(0,0)] HALF_D_PLUS_2 [4742] [] [] [] [] [4744,4745,4746,4747] CONDITIONAL_S
DISCARD 4747 [(0,1)] 0 [4742] [] [] [] [] [4744,4745,4746,4747] CONDITIONAL_S
IDLE 4748 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 4749 [(1,0)] D [] [] [] [] [] [] none
MERGE 4750 [(1,0),(0,0)] D [] [4752,4753,4754,4755] [] [] [((0,0),(1,0))] [] none
DISCARD 4751 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4752 [(1,0),(0,0)] D [4750] [] [] [] [((0,0),(1,0))] [4752,4753,4754,4755] CONDITIONAL_S
Y_MEAS 4753 [(1,0)] HALF_D_PLUS_2 [4750] [] [] [] [] [4752,4753,4754,4755] CONDITIONAL_S
IDLE 4754 [(0,0)] HALF_D_PLUS_2 [4750] [] [] [] [] [4752,4753,4754,4755] CONDITIONAL_S
DISCARD 4755 [(1,0)] 0 [4750] [] [] [] [] [4752,4753,4754,4755] CONDITIONAL_S
IDLE 4756 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 4757 [(0,1)] D [] [] [] [] [] [] none
MERGE 4758 [(0,1),(0,0)] D [] [4760,4761,4762,4763] [] [] [((0,0),(0,1))] [] none
DISCARD 4759 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4760 [(0,1),(0,0)] D [4758] [] [] [] [((0,0),(0,1))] [4760,4761,4762,4763] CONDITIONAL_S
Y_MEAS 4761 [(0,1)] HALF_D_PLUS_2 [4758] [] [] [] [] [4760,4761,4762,4763] CONDITIONAL_S
IDLE 4762 [(0,0)] HALF_D_PLUS_2 [4758] [] [] [] [] [4760,4761,4762,4763] CONDITIONAL_S
DISCARD 4763 [(0,1)] 0 [4758] [] [] [] [] [4760,4761,4762,4763] CONDITIONAL_S
IDLE 4764 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 4765 [(1,0)] D [] [] [] [] [] [] none
MERGE 4766 [(1,0),(0,0)] D [] [4768,4769,4770,4771] [] [] [((0,0),(1,0))] [] none
DISCARD 4767 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4768 [(1,0),(0,0)] D [4766] [] [] [] [((0,0),(1,0))] [4768,4769,4770,4771] CONDITIONAL_S
Y_MEAS 4769 [(1,0)] HALF_D_PLUS_2 [4766] [] [] [] [] [4768,4769,4770,4771] CONDITIONAL_S
IDLE 4770 [(0,0)] HALF_D_PLUS_2 [4766] [] [] [] [] [4768,4769,4770,4771] CONDITIONAL_S
DISCARD 4771 [(1,0)] 0 [4766] [] [] [] [] [4768,4769,4770,4771] CONDITIONAL_S
IDLE 4772 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 4773 [(0,1)] D [] [] [] [] [] [] none
MERGE 4774 [(0,1),(0,0)] D [] [4776,4777,4778,4779] [] [] [((0,0),(0,1))] [] none
DISCARD 4775 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4776 [(0,1),(0,0)] D [4774] [] [] [] [((0,0),(0,1))] [4776,4777,4778,4779] CONDITIONAL_S
Y_MEAS 4777 [(0,1)] HALF_D_PLUS_2 [4774] [] [] [] [] [4776,4777,4778,4779] CONDITIONAL_S
IDLE 4778 [(0,0)] HALF_D_PLUS_2 [4774] [] [] [] [] [4776,4777,4778,4779] CONDITIONAL_S
DISCARD 4779 [(0,1)] 0 [4774] [] [] [] [] [4776,4777,4778,4779] CONDITIONAL_S
IDLE 4780 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 4781 [(1,0)] D [] [] [] [] [] [] none
MERGE 4782 [(1,0),(0,0)] D [] [4784,4785,4786,4787] [] [] [((0,0),(1,0))] [] none
DISCARD 4783 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4784 [(1,0),(0,0)] D [4782] [] [] [] [((0,0),(1,0))] [4784,4785,4786,4787] CONDITIONAL_S
Y_MEAS 4785 [(1,0)] HALF_D_PLUS_2 [4782] [] [] [] [] [4784,4785,4786,4787] CONDITIONAL_S
IDLE 4786 [(0,0)] HALF_D_PLUS_2 [4782] [] [] [] [] [4784,4785,4786,4787] CONDITIONAL_S
DISCARD 4787 [(1,0)] 0 [4782] [] [] [] [] [4784,4785,4786,4787] CONDITIONAL_S
IDLE 4788 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 4789 [(0,1)] D [] [] [] [] [] [] none
MERGE 4790 [(0,1),(0,0)] D [] [4792,4793,4794,4795] [] [] [((0,0),(0,1))] [] none
DISCARD 4791 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4792 [(0,1),(0,0)] D [4790] [] [] [] [((0,0),(0,1))] [4792,4793,4794,4795] CONDITIONAL_S
Y_MEAS 4793 [(0,1)] HALF_D_PLUS_2 [4790] [] [] [] [] [4792,4793,4794,4795] CONDITIONAL_S
IDLE 4794 [(0,0)] HALF_D_PLUS_2 [4790] [] [] [] [] [4792,4793,4794,4795] CONDITIONAL_S
DISCARD 4795 [(0,1)] 0 [4790] [] [] [] [] [4792,4793,4794,4795] CONDITIONAL_S
IDLE 4796 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 4797 [(1,0)] D [] [] [] [] [] [] none
MERGE 4798 [(1,0),(0,0)] D [] [4800,4801,4802,4803] [] [] [((0,0),(1,0))] [] none
DISCARD 4799 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4800 [(1,0),(0,0)] D [4798] [] [] [] [((0,0),(1,0))] [4800,4801,4802,4803] CONDITIONAL_S
Y_MEAS 4801 [(1,0)] HALF_D_PLUS_2 [4798] [] [] [] [] [4800,4801,4802,4803] CONDITIONAL_S
IDLE 4802 [(0,0)] HALF_D_PLUS_2 [4798] [] [] [] [] [4800,4801,4802,4803] CONDITIONAL_S
DISCARD 4803 [(1,0)] 0 [4798] [] [] [] [] [4800,4801,4802,4803] CONDITIONAL_S
IDLE 4804 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 4805 [(0,1)] D [] [] [] [] [] [] none
MERGE 4806 [(0,1),(0,0)] D [] [4808,4809,4810,4811] [] [] [((0,0),(0,1))] [] none
DISCARD 4807 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4808 [(0,1),(0,0)] D [4806] [] [] [] [((0,0),(0,1))] [4808,4809,4810,4811] CONDITIONAL_S
Y_MEAS 4809 [(0,1)] HALF_D_PLUS_2 [4806] [] [] [] [] [4808,4809,4810,4811] CONDITIONAL_S
IDLE 4810 [(0,0)] HALF_D_PLUS_2 [4806] [] [] [] [] [4808,4809,4810,4811] CONDITIONAL_S
DISCARD 4811 [(0,1)] 0 [4806] [] [] [] [] [4808,4809,4810,4811] CONDITIONAL_S
IDLE 4812 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 4813 [(1,0)] D [] [] [] [] [] [] none
MERGE 4814 [(1,0),(0,0)] D [] [4816,4817,4818,4819] [] [] [((0,0),(1,0))] [] none
DISCARD 4815 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4816 [(1,0),(0,0)] D [4814] [] [] [] [((0,0),(1,0))] [4816,4817,4818,4819] CONDITIONAL_S
Y_MEAS 4817 [(1,0)] HALF_D_PLUS_2 [4814] [] [] [] [] [4816,4817,4818,4819] CONDITIONAL_S
IDLE 4818 [(0,0)] HALF_D_PLUS_2 [4814] [] [] [] [] [4816,4817,4818,4819] CONDITIONAL_S
DISCARD 4819 [(1,0)] 0 [4814] [] [] [] [] [4816,4817,4818,4819] CONDITIONAL_S
IDLE 4820 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 4821 [(0,1)] D [] [] [] [] [] [] none
MERGE 4822 [(0,1),(0,0)] D [] [4824,4825,4826,4827] [] [] [((0,0),(0,1))] [] none
DISCARD 4823 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4824 [(0,1),(0,0)] D [4822] [] [] [] [((0,0),(0,1))] [4824,4825,4826,4827] CONDITIONAL_S
Y_MEAS 4825 [(0,1)] HALF_D_PLUS_2 [4822] [] [] [] [] [4824,4825,4826,4827] CONDITIONAL_S
IDLE 4826 [(0,0)] HALF_D_PLUS_2 [4822] [] [] [] [] [4824,4825,4826,4827] CONDITIONAL_S
DISCARD 4827 [(0,1)] 0 [4822] [] [] [] [] [4824,4825,4826,4827] CONDITIONAL_S
IDLE 4828 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 4829 [(1,0)] D [] [] [] [] [] [] none
MERGE 4830 [(1,0),(0,0)] D [] [4832,4833,4834,4835] [] [] [((0,0),(1,0))] [] none
DISCARD 4831 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4832 [(1,0),(0,0)] D [4830] [] [] [] [((0,0),(1,0))] [4832,4833,4834,4835] CONDITIONAL_S
Y_MEAS 4833 [(1,0)] HALF_D_PLUS_2 [4830] [] [] [] [] [4832,4833,4834,4835] CONDITIONAL_S
IDLE 4834 [(0,0)] HALF_D_PLUS_2 [4830] [] [] [] [] [4832,4833,4834,4835] CONDITIONAL_S
DISCARD 4835 [(1,0)] 0 [4830] [] [] [] [] [4832,4833,4834,4835] CONDITIONAL_S
IDLE 4836 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 4837 [(0,1)] D [] [] [] [] [] [] none
MERGE 4838 [(0,1),(0,0)] D [] [4840,4841,4842,4843] [] [] [((0,0),(0,1))] [] none
DISCARD 4839 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4840 [(0,1),(0,0)] D [4838] [] [] [] [((0,0),(0,1))] [4840,4841,4842,4843] CONDITIONAL_S
Y_MEAS 4841 [(0,1)] HALF_D_PLUS_2 [4838] [] [] [] [] [4840,4841,4842,4843] CONDITIONAL_S
IDLE 4842 [(0,0)] HALF_D_PLUS_2 [4838] [] [] [] [] [4840,4841,4842,4843] CONDITIONAL_S
DISCARD 4843 [(0,1)] 0 [4838] [] [] [] [] [4840,4841,4842,4843] CONDITIONAL_S
IDLE 4844 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 4845 [(1,0)] D [] [] [] [] [] [] none
MERGE 4846 [(1,0),(0,0)] D [] [4848,4849,4850,4851] [] [] [((0,0),(1,0))] [] none
DISCARD 4847 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4848 [(1,0),(0,0)] D [4846] [] [] [] [((0,0),(1,0))] [4848,4849,4850,4851] CONDITIONAL_S
Y_MEAS 4849 [(1,0)] HALF_D_PLUS_2 [4846] [] [] [] [] [4848,4849,4850,4851] CONDITIONAL_S
IDLE 4850 [(0,0)] HALF_D_PLUS_2 [4846] [] [] [] [] [4848,4849,4850,4851] CONDITIONAL_S
DISCARD 4851 [(1,0)] 0 [4846] [] [] [] [] [4848,4849,4850,4851] CONDITIONAL_S
IDLE 4852 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 4853 [(0,1)] D [] [] [] [] [] [] none
MERGE 4854 [(0,1),(0,0)] D [] [4856,4857,4858,4859] [] [] [((0,0),(0,1))] [] none
DISCARD 4855 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4856 [(0,1),(0,0)] D [4854] [] [] [] [((0,0),(0,1))] [4856,4857,4858,4859] CONDITIONAL_S
Y_MEAS 4857 [(0,1)] HALF_D_PLUS_2 [4854] [] [] [] [] [4856,4857,4858,4859] CONDITIONAL_S
IDLE 4858 [(0,0)] HALF_D_PLUS_2 [4854] [] [] [] [] [4856,4857,4858,4859] CONDITIONAL_S
DISCARD 4859 [(0,1)] 0 [4854] [] [] [] [] [4856,4857,4858,4859] CONDITIONAL_S
IDLE 4860 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 4861 [(1,0)] D [] [] [] [] [] [] none
MERGE 4862 [(1,0),(0,0)] D [] [4864,4865,4866,4867] [] [] [((0,0),(1,0))] [] none
DISCARD 4863 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4864 [(1,0),(0,0)] D [4862] [] [] [] [((0,0),(1,0))] [4864,4865,4866,4867] CONDITIONAL_S
Y_MEAS 4865 [(1,0)] HALF_D_PLUS_2 [4862] [] [] [] [] [4864,4865,4866,4867] CONDITIONAL_S
IDLE 4866 [(0,0)] HALF_D_PLUS_2 [4862] [] [] [] [] [4864,4865,4866,4867] CONDITIONAL_S
DISCARD 4867 [(1,0)] 0 [4862] [] [] [] [] [4864,4865,4866,4867] CONDITIONAL_S
IDLE 4868 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 4869 [(0,1)] D [] [] [] [] [] [] none
MERGE 4870 [(0,1),(0,0)] D [] [4872,4873,4874,4875] [] [] [((0,0),(0,1))] [] none
DISCARD 4871 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4872 [(0,1),(0,0)] D [4870] [] [] [] [((0,0),(0,1))] [4872,4873,4874,4875] CONDITIONAL_S
Y_MEAS 4873 [(0,1)] HALF_D_PLUS_2 [4870] [] [] [] [] [4872,4873,4874,4875] CONDITIONAL_S
IDLE 4874 [(0,0)] HALF_D_PLUS_2 [4870] [] [] [] [] [4872,4873,4874,4875] CONDITIONAL_S
DISCARD 4875 [(0,1)] 0 [4870] [] [] [] [] [4872,4873,4874,4875] CONDITIONAL_S
IDLE 4876 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 4877 [(1,0)] D [] [] [] [] [] [] none
MERGE 4878 [(1,0),(0,0)] D [] [4880,4881,4882,4883] [] [] [((0,0),(1,0))] [] none
DISCARD 4879 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4880 [(1,0),(0,0)] D [4878] [] [] [] [((0,0),(1,0))] [4880,4881,4882,4883] CONDITIONAL_S
Y_MEAS 4881 [(1,0)] HALF_D_PLUS_2 [4878] [] [] [] [] [4880,4881,4882,4883] CONDITIONAL_S
IDLE 4882 [(0,0)] HALF_D_PLUS_2 [4878] [] [] [] [] [4880,4881,4882,4883] CONDITIONAL_S
DISCARD 4883 [(1,0)] 0 [4878] [] [] [] [] [4880,4881,4882,4883] CONDITIONAL_S
IDLE 4884 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 4885 [(0,1)] D [] [] [] [] [] [] none
MERGE 4886 [(0,1),(0,0)] D [] [4888,4889,4890,4891] [] [] [((0,0),(0,1))] [] none
DISCARD 4887 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4888 [(0,1),(0,0)] D [4886] [] [] [] [((0,0),(0,1))] [4888,4889,4890,4891] CONDITIONAL_S
Y_MEAS 4889 [(0,1)] HALF_D_PLUS_2 [4886] [] [] [] [] [4888,4889,4890,4891] CONDITIONAL_S
IDLE 4890 [(0,0)] HALF_D_PLUS_2 [4886] [] [] [] [] [4888,4889,4890,4891] CONDITIONAL_S
DISCARD 4891 [(0,1)] 0 [4886] [] [] [] [] [4888,4889,4890,4891] CONDITIONAL_S
IDLE 4892 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 4893 [(1,0)] D [] [] [] [] [] [] none
MERGE 4894 [(1,0),(0,0)] D [] [4896,4897,4898,4899] [] [] [((0,0),(1,0))] [] none
DISCARD 4895 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4896 [(1,0),(0,0)] D [4894] [] [] [] [((0,0),(1,0))] [4896,4897,4898,4899] CONDITIONAL_S
Y_MEAS 4897 [(1,0)] HALF_D_PLUS_2 [4894] [] [] [] [] [4896,4897,4898,4899] CONDITIONAL_S
IDLE 4898 [(0,0)] HALF_D_PLUS_2 [4894] [] [] [] [] [4896,4897,4898,4899] CONDITIONAL_S
DISCARD 4899 [(1,0)] 0 [4894] [] [] [] [] [4896,4897,4898,4899] CONDITIONAL_S
IDLE 4900 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 4901 [(0,1)] D [] [] [] [] [] [] none
MERGE 4902 [(0,1),(0,0)] D [] [4904,4905,4906,4907] [] [] [((0,0),(0,1))] [] none
DISCARD 4903 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4904 [(0,1),(0,0)] D [4902] [] [] [] [((0,0),(0,1))] [4904,4905,4906,4907] CONDITIONAL_S
Y_MEAS 4905 [(0,1)] HALF_D_PLUS_2 [4902] [] [] [] [] [4904,4905,4906,4907] CONDITIONAL_S
IDLE 4906 [(0,0)] HALF_D_PLUS_2 [4902] [] [] [] [] [4904,4905,4906,4907] CONDITIONAL_S
DISCARD 4907 [(0,1)] 0 [4902] [] [] [] [] [4904,4905,4906,4907] CONDITIONAL_S
IDLE 4908 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 4909 [(1,0)] D [] [] [] [] [] [] none
MERGE 4910 [(1,0),(0,0)] D [] [4912,4913,4914,4915] [] [] [((0,0),(1,0))] [] none
DISCARD 4911 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4912 [(1,0),(0,0)] D [4910] [] [] [] [((0,0),(1,0))] [4912,4913,4914,4915] CONDITIONAL_S
Y_MEAS 4913 [(1,0)] HALF_D_PLUS_2 [4910] [] [] [] [] [4912,4913,4914,4915] CONDITIONAL_S
IDLE 4914 [(0,0)] HALF_D_PLUS_2 [4910] [] [] [] [] [4912,4913,4914,4915] CONDITIONAL_S
DISCARD 4915 [(1,0)] 0 [4910] [] [] [] [] [4912,4913,4914,4915] CONDITIONAL_S
IDLE 4916 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 4917 [(0,1)] D [] [] [] [] [] [] none
MERGE 4918 [(0,1),(0,0)] D [] [4920,4921,4922,4923] [] [] [((0,0),(0,1))] [] none
DISCARD 4919 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4920 [(0,1),(0,0)] D [4918] [] [] [] [((0,0),(0,1))] [4920,4921,4922,4923] CONDITIONAL_S
Y_MEAS 4921 [(0,1)] HALF_D_PLUS_2 [4918] [] [] [] [] [4920,4921,4922,4923] CONDITIONAL_S
IDLE 4922 [(0,0)] HALF_D_PLUS_2 [4918] [] [] [] [] [4920,4921,4922,4923] CONDITIONAL_S
DISCARD 4923 [(0,1)] 0 [4918] [] [] [] [] [4920,4921,4922,4923] CONDITIONAL_S
IDLE 4924 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 4925 [(1,0)] D [] [] [] [] [] [] none
MERGE 4926 [(1,0),(0,0)] D [] [4928,4929,4930,4931] [] [] [((0,0),(1,0))] [] none
DISCARD 4927 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4928 [(1,0),(0,0)] D [4926] [] [] [] [((0,0),(1,0))] [4928,4929,4930,4931] CONDITIONAL_S
Y_MEAS 4929 [(1,0)] HALF_D_PLUS_2 [4926] [] [] [] [] [4928,4929,4930,4931] CONDITIONAL_S
IDLE 4930 [(0,0)] HALF_D_PLUS_2 [4926] [] [] [] [] [4928,4929,4930,4931] CONDITIONAL_S
DISCARD 4931 [(1,0)] 0 [4926] [] [] [] [] [4928,4929,4930,4931] CONDITIONAL_S
IDLE 4932 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 4933 [(0,1)] D [] [] [] [] [] [] none
MERGE 4934 [(0,1),(0,0)] D [] [4936,4937,4938,4939] [] [] [((0,0),(0,1))] [] none
DISCARD 4935 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4936 [(0,1),(0,0)] D [4934] [] [] [] [((0,0),(0,1))] [4936,4937,4938,4939] CONDITIONAL_S
Y_MEAS 4937 [(0,1)] HALF_D_PLUS_2 [4934] [] [] [] [] [4936,4937,4938,4939] CONDITIONAL_S
IDLE 4938 [(0,0)] HALF_D_PLUS_2 [4934] [] [] [] [] [4936,4937,4938,4939] CONDITIONAL_S
DISCARD 4939 [(0,1)] 0 [4934] [] [] [] [] [4936,4937,4938,4939] CONDITIONAL_S
IDLE 4940 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 4941 [(1,0)] D [] [] [] [] [] [] none
MERGE 4942 [(1,0),(0,0)] D [] [4944,4945,4946,4947] [] [] [((0,0),(1,0))] [] none
DISCARD 4943 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4944 [(1,0),(0,0)] D [4942] [] [] [] [((0,0),(1,0))] [4944,4945,4946,4947] CONDITIONAL_S
Y_MEAS 4945 [(1,0)] HALF_D_PLUS_2 [4942] [] [] [] [] [4944,4945,4946,4947] CONDITIONAL_S
IDLE 4946 [(0,0)] HALF_D_PLUS_2 [4942] [] [] [] [] [4944,4945,4946,4947] CONDITIONAL_S
DISCARD 4947 [(1,0)] 0 [4942] [] [] [] [] [4944,4945,4946,4947] CONDITIONAL_S
IDLE 4948 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 4949 [(0,1)] D [] [] [] [] [] [] none
MERGE 4950 [(0,1),(0,0)] D [] [4952,4953,4954,4955] [] [] [((0,0),(0,1))] [] none
DISCARD 4951 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4952 [(0,1),(0,0)] D [4950] [] [] [] [((0,0),(0,1))] [4952,4953,4954,4955] CONDITIONAL_S
Y_MEAS 4953 [(0,1)] HALF_D_PLUS_2 [4950] [] [] [] [] [4952,4953,4954,4955] CONDITIONAL_S
IDLE 4954 [(0,0)] HALF_D_PLUS_2 [4950] [] [] [] [] [4952,4953,4954,4955] CONDITIONAL_S
DISCARD 4955 [(0,1)] 0 [4950] [] [] [] [] [4952,4953,4954,4955] CONDITIONAL_S
IDLE 4956 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 4957 [(1,0)] D [] [] [] [] [] [] none
MERGE 4958 [(1,0),(0,0)] D [] [4960,4961,4962,4963] [] [] [((0,0),(1,0))] [] none
DISCARD 4959 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4960 [(1,0),(0,0)] D [4958] [] [] [] [((0,0),(1,0))] [4960,4961,4962,4963] CONDITIONAL_S
Y_MEAS 4961 [(1,0)] HALF_D_PLUS_2 [4958] [] [] [] [] [4960,4961,4962,4963] CONDITIONAL_S
IDLE 4962 [(0,0)] HALF_D_PLUS_2 [4958] [] [] [] [] [4960,4961,4962,4963] CONDITIONAL_S
DISCARD 4963 [(1,0)] 0 [4958] [] [] [] [] [4960,4961,4962,4963] CONDITIONAL_S
IDLE 4964 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 4965 [(0,1)] D [] [] [] [] [] [] none
MERGE 4966 [(0,1),(0,0)] D [] [4968,4969,4970,4971] [] [] [((0,0),(0,1))] [] none
DISCARD 4967 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4968 [(0,1),(0,0)] D [4966] [] [] [] [((0,0),(0,1))] [4968,4969,4970,4971] CONDITIONAL_S
Y_MEAS 4969 [(0,1)] HALF_D_PLUS_2 [4966] [] [] [] [] [4968,4969,4970,4971] CONDITIONAL_S
IDLE 4970 [(0,0)] HALF_D_PLUS_2 [4966] [] [] [] [] [4968,4969,4970,4971] CONDITIONAL_S
DISCARD 4971 [(0,1)] 0 [4966] [] [] [] [] [4968,4969,4970,4971] CONDITIONAL_S
IDLE 4972 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 4973 [(1,0)] D [] [] [] [] [] [] none
MERGE 4974 [(1,0),(0,0)] D [] [4976,4977,4978,4979] [] [] [((0,0),(1,0))] [] none
DISCARD 4975 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4976 [(1,0),(0,0)] D [4974] [] [] [] [((0,0),(1,0))] [4976,4977,4978,4979] CONDITIONAL_S
Y_MEAS 4977 [(1,0)] HALF_D_PLUS_2 [4974] [] [] [] [] [4976,4977,4978,4979] CONDITIONAL_S
IDLE 4978 [(0,0)] HALF_D_PLUS_2 [4974] [] [] [] [] [4976,4977,4978,4979] CONDITIONAL_S
DISCARD 4979 [(1,0)] 0 [4974] [] [] [] [] [4976,4977,4978,4979] CONDITIONAL_S
IDLE 4980 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 4981 [(0,1)] D [] [] [] [] [] [] none
MERGE 4982 [(0,1),(0,0)] D [] [4984,4985,4986,4987] [] [] [((0,0),(0,1))] [] none
DISCARD 4983 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4984 [(0,1),(0,0)] D [4982] [] [] [] [((0,0),(0,1))] [4984,4985,4986,4987] CONDITIONAL_S
Y_MEAS 4985 [(0,1)] HALF_D_PLUS_2 [4982] [] [] [] [] [4984,4985,4986,4987] CONDITIONAL_S
IDLE 4986 [(0,0)] HALF_D_PLUS_2 [4982] [] [] [] [] [4984,4985,4986,4987] CONDITIONAL_S
DISCARD 4987 [(0,1)] 0 [4982] [] [] [] [] [4984,4985,4986,4987] CONDITIONAL_S
IDLE 4988 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 4989 [(1,0)] D [] [] [] [] [] [] none
MERGE 4990 [(1,0),(0,0)] D [] [4992,4993,4994,4995] [] [] [((0,0),(1,0))] [] none
DISCARD 4991 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4992 [(1,0),(0,0)] D [4990] [] [] [] [((0,0),(1,0))] [4992,4993,4994,4995] CONDITIONAL_S
Y_MEAS 4993 [(1,0)] HALF_D_PLUS_2 [4990] [] [] [] [] [4992,4993,4994,4995] CONDITIONAL_S
IDLE 4994 [(0,0)] HALF_D_PLUS_2 [4990] [] [] [] [] [4992,4993,4994,4995] CONDITIONAL_S
DISCARD 4995 [(1,0)] 0 [4990] [] [] [] [] [4992,4993,4994,4995] CONDITIONAL_S
IDLE 4996 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 4997 [(0,1)] D [] [] [] [] [] [] none
MERGE 4998 [(0,1),(0,0)] D [] [5000,5001,5002,5003] [] [] [((0,0),(0,1))] [] none
DISCARD 4999 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5000 [(0,1),(0,0)] D [4998] [] [] [] [((0,0),(0,1))] [5000,5001,5002,5003] CONDITIONAL_S
Y_MEAS 5001 [(0,1)] HALF_D_PLUS_2 [4998] [] [] [] [] [5000,5001,5002,5003] CONDITIONAL_S
IDLE 5002 [(0,0)] HALF_D_PLUS_2 [4998] [] [] [] [] [5000,5001,5002,5003] CONDITIONAL_S
DISCARD 5003 [(0,1)] 0 [4998] [] [] [] [] [5000,5001,5002,5003] CONDITIONAL_S
IDLE 5004 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 5005 [(1,0)] D [] [] [] [] [] [] none
MERGE 5006 [(1,0),(0,0)] D [] [5008,5009,5010,5011] [] [] [((0,0),(1,0))] [] none
DISCARD 5007 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5008 [(1,0),(0,0)] D [5006] [] [] [] [((0,0),(1,0))] [5008,5009,5010,5011] CONDITIONAL_S
Y_MEAS 5009 [(1,0)] HALF_D_PLUS_2 [5006] [] [] [] [] [5008,5009,5010,5011] CONDITIONAL_S
IDLE 5010 [(0,0)] HALF_D_PLUS_2 [5006] [] [] [] [] [5008,5009,5010,5011] CONDITIONAL_S
DISCARD 5011 [(1,0)] 0 [5006] [] [] [] [] [5008,5009,5010,5011] CONDITIONAL_S
INJECT_T 5012 [(0,1)] D [] [] [] [] [] [] none
MERGE 5013 [(0,1),(0,0)] D [] [5016,5017,5018,5015] [] [] [((0,0),(0,1))] [] none
DISCARD 5014 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5015 [(0,1),(0,0)] D [5013] [] [] [] [((0,0),(0,1))] [5016,5017,5018,5015] CONDITIONAL_S
Y_MEAS 5016 [(0,1)] HALF_D_PLUS_2 [5013] [] [] [] [] [5016,5017,5018,5015] CONDITIONAL_S
IDLE 5017 [(0,0)] HALF_D_PLUS_2 [5013] [] [] [] [] [5016,5017,5018,5015] CONDITIONAL_S
DISCARD 5018 [(0,1)] 0 [5013] [] [] [] [] [5016,5017,5018,5015] CONDITIONAL_S
IDLE 5019 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 5020 [(1,0)] D [] [] [] [] [] [] none
MERGE 5021 [(1,0),(0,0)] D [] [5024,5025,5026,5023] [] [] [((0,0),(1,0))] [] none
DISCARD 5022 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5023 [(1,0),(0,0)] D [5021] [] [] [] [((0,0),(1,0))] [5024,5025,5026,5023] CONDITIONAL_S
Y_MEAS 5024 [(1,0)] HALF_D_PLUS_2 [5021] [] [] [] [] [5024,5025,5026,5023] CONDITIONAL_S
IDLE 5025 [(0,0)] HALF_D_PLUS_2 [5021] [] [] [] [] [5024,5025,5026,5023] CONDITIONAL_S
DISCARD 5026 [(1,0)] 0 [5021] [] [] [] [] [5024,5025,5026,5023] CONDITIONAL_S
IDLE 5027 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 5028 [(0,1)] D [] [] [] [] [] [] none
MERGE 5029 [(0,1),(0,0)] D [] [5032,5033,5034,5031] [] [] [((0,0),(0,1))] [] none
DISCARD 5030 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5031 [(0,1),(0,0)] D [5029] [] [] [] [((0,0),(0,1))] [5032,5033,5034,5031] CONDITIONAL_S
Y_MEAS 5032 [(0,1)] HALF_D_PLUS_2 [5029] [] [] [] [] [5032,5033,5034,5031] CONDITIONAL_S
IDLE 5033 [(0,0)] HALF_D_PLUS_2 [5029] [] [] [] [] [5032,5033,5034,5031] CONDITIONAL_S
DISCARD 5034 [(0,1)] 0 [5029] [] [] [] [] [5032,5033,5034,5031] CONDITIONAL_S
IDLE 5035 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 5036 [(1,0)] D [] [] [] [] [] [] none
MERGE 5037 [(1,0),(0,0)] D [] [5040,5041,5042,5039] [] [] [((0,0),(1,0))] [] none
DISCARD 5038 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5039 [(1,0),(0,0)] D [5037] [] [] [] [((0,0),(1,0))] [5040,5041,5042,5039] CONDITIONAL_S
Y_MEAS 5040 [(1,0)] HALF_D_PLUS_2 [5037] [] [] [] [] [5040,5041,5042,5039] CONDITIONAL_S
IDLE 5041 [(0,0)] HALF_D_PLUS_2 [5037] [] [] [] [] [5040,5041,5042,5039] CONDITIONAL_S
DISCARD 5042 [(1,0)] 0 [5037] [] [] [] [] [5040,5041,5042,5039] CONDITIONAL_S
IDLE 5043 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 5044 [(0,1)] D [] [] [] [] [] [] none
MERGE 5045 [(0,1),(0,0)] D [] [5048,5049,5050,5047] [] [] [((0,0),(0,1))] [] none
DISCARD 5046 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5047 [(0,1),(0,0)] D [5045] [] [] [] [((0,0),(0,1))] [5048,5049,5050,5047] CONDITIONAL_S
Y_MEAS 5048 [(0,1)] HALF_D_PLUS_2 [5045] [] [] [] [] [5048,5049,5050,5047] CONDITIONAL_S
IDLE 5049 [(0,0)] HALF_D_PLUS_2 [5045] [] [] [] [] [5048,5049,5050,5047] CONDITIONAL_S
DISCARD 5050 [(0,1)] 0 [5045] [] [] [] [] [5048,5049,5050,5047] CONDITIONAL_S
IDLE 5051 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 5052 [(1,0)] D [] [] [] [] [] [] none
MERGE 5053 [(1,0),(0,0)] D [] [5056,5057,5058,5055] [] [] [((0,0),(1,0))] [] none
DISCARD 5054 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5055 [(1,0),(0,0)] D [5053] [] [] [] [((0,0),(1,0))] [5056,5057,5058,5055] CONDITIONAL_S
Y_MEAS 5056 [(1,0)] HALF_D_PLUS_2 [5053] [] [] [] [] [5056,5057,5058,5055] CONDITIONAL_S
IDLE 5057 [(0,0)] HALF_D_PLUS_2 [5053] [] [] [] [] [5056,5057,5058,5055] CONDITIONAL_S
DISCARD 5058 [(1,0)] 0 [5053] [] [] [] [] [5056,5057,5058,5055] CONDITIONAL_S
IDLE 5059 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 5060 [(0,1)] D [] [] [] [] [] [] none
MERGE 5061 [(0,1),(0,0)] D [] [5064,5065,5066,5063] [] [] [((0,0),(0,1))] [] none
DISCARD 5062 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5063 [(0,1),(0,0)] D [5061] [] [] [] [((0,0),(0,1))] [5064,5065,5066,5063] CONDITIONAL_S
Y_MEAS 5064 [(0,1)] HALF_D_PLUS_2 [5061] [] [] [] [] [5064,5065,5066,5063] CONDITIONAL_S
IDLE 5065 [(0,0)] HALF_D_PLUS_2 [5061] [] [] [] [] [5064,5065,5066,5063] CONDITIONAL_S
DISCARD 5066 [(0,1)] 0 [5061] [] [] [] [] [5064,5065,5066,5063] CONDITIONAL_S
IDLE 5067 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 5068 [(1,0)] D [] [] [] [] [] [] none
MERGE 5069 [(1,0),(0,0)] D [] [5072,5073,5074,5071] [] [] [((0,0),(1,0))] [] none
DISCARD 5070 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5071 [(1,0),(0,0)] D [5069] [] [] [] [((0,0),(1,0))] [5072,5073,5074,5071] CONDITIONAL_S
Y_MEAS 5072 [(1,0)] HALF_D_PLUS_2 [5069] [] [] [] [] [5072,5073,5074,5071] CONDITIONAL_S
IDLE 5073 [(0,0)] HALF_D_PLUS_2 [5069] [] [] [] [] [5072,5073,5074,5071] CONDITIONAL_S
DISCARD 5074 [(1,0)] 0 [5069] [] [] [] [] [5072,5073,5074,5071] CONDITIONAL_S
IDLE 5075 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 5076 [(0,1)] D [] [] [] [] [] [] none
MERGE 5077 [(0,1),(0,0)] D [] [5080,5081,5082,5079] [] [] [((0,0),(0,1))] [] none
DISCARD 5078 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5079 [(0,1),(0,0)] D [5077] [] [] [] [((0,0),(0,1))] [5080,5081,5082,5079] CONDITIONAL_S
Y_MEAS 5080 [(0,1)] HALF_D_PLUS_2 [5077] [] [] [] [] [5080,5081,5082,5079] CONDITIONAL_S
IDLE 5081 [(0,0)] HALF_D_PLUS_2 [5077] [] [] [] [] [5080,5081,5082,5079] CONDITIONAL_S
DISCARD 5082 [(0,1)] 0 [5077] [] [] [] [] [5080,5081,5082,5079] CONDITIONAL_S
IDLE 5083 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 5084 [(1,0)] D [] [] [] [] [] [] none
MERGE 5085 [(1,0),(0,0)] D [] [5088,5089,5090,5087] [] [] [((0,0),(1,0))] [] none
DISCARD 5086 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5087 [(1,0),(0,0)] D [5085] [] [] [] [((0,0),(1,0))] [5088,5089,5090,5087] CONDITIONAL_S
Y_MEAS 5088 [(1,0)] HALF_D_PLUS_2 [5085] [] [] [] [] [5088,5089,5090,5087] CONDITIONAL_S
IDLE 5089 [(0,0)] HALF_D_PLUS_2 [5085] [] [] [] [] [5088,5089,5090,5087] CONDITIONAL_S
DISCARD 5090 [(1,0)] 0 [5085] [] [] [] [] [5088,5089,5090,5087] CONDITIONAL_S
IDLE 5091 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 5092 [(0,1)] D [] [] [] [] [] [] none
MERGE 5093 [(0,1),(0,0)] D [] [5096,5097,5098,5095] [] [] [((0,0),(0,1))] [] none
DISCARD 5094 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5095 [(0,1),(0,0)] D [5093] [] [] [] [((0,0),(0,1))] [5096,5097,5098,5095] CONDITIONAL_S
Y_MEAS 5096 [(0,1)] HALF_D_PLUS_2 [5093] [] [] [] [] [5096,5097,5098,5095] CONDITIONAL_S
IDLE 5097 [(0,0)] HALF_D_PLUS_2 [5093] [] [] [] [] [5096,5097,5098,5095] CONDITIONAL_S
DISCARD 5098 [(0,1)] 0 [5093] [] [] [] [] [5096,5097,5098,5095] CONDITIONAL_S
IDLE 5099 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 5100 [(1,0)] D [] [] [] [] [] [] none
MERGE 5101 [(1,0),(0,0)] D [] [5104,5105,5106,5103] [] [] [((0,0),(1,0))] [] none
DISCARD 5102 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5103 [(1,0),(0,0)] D [5101] [] [] [] [((0,0),(1,0))] [5104,5105,5106,5103] CONDITIONAL_S
Y_MEAS 5104 [(1,0)] HALF_D_PLUS_2 [5101] [] [] [] [] [5104,5105,5106,5103] CONDITIONAL_S
IDLE 5105 [(0,0)] HALF_D_PLUS_2 [5101] [] [] [] [] [5104,5105,5106,5103] CONDITIONAL_S
DISCARD 5106 [(1,0)] 0 [5101] [] [] [] [] [5104,5105,5106,5103] CONDITIONAL_S
IDLE 5107 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 5108 [(0,1)] D [] [] [] [] [] [] none
MERGE 5109 [(0,1),(0,0)] D [] [5112,5113,5114,5111] [] [] [((0,0),(0,1))] [] none
DISCARD 5110 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5111 [(0,1),(0,0)] D [5109] [] [] [] [((0,0),(0,1))] [5112,5113,5114,5111] CONDITIONAL_S
Y_MEAS 5112 [(0,1)] HALF_D_PLUS_2 [5109] [] [] [] [] [5112,5113,5114,5111] CONDITIONAL_S
IDLE 5113 [(0,0)] HALF_D_PLUS_2 [5109] [] [] [] [] [5112,5113,5114,5111] CONDITIONAL_S
DISCARD 5114 [(0,1)] 0 [5109] [] [] [] [] [5112,5113,5114,5111] CONDITIONAL_S
IDLE 5115 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 5116 [(1,0)] D [] [] [] [] [] [] none
MERGE 5117 [(1,0),(0,0)] D [] [5120,5121,5122,5119] [] [] [((0,0),(1,0))] [] none
DISCARD 5118 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5119 [(1,0),(0,0)] D [5117] [] [] [] [((0,0),(1,0))] [5120,5121,5122,5119] CONDITIONAL_S
Y_MEAS 5120 [(1,0)] HALF_D_PLUS_2 [5117] [] [] [] [] [5120,5121,5122,5119] CONDITIONAL_S
IDLE 5121 [(0,0)] HALF_D_PLUS_2 [5117] [] [] [] [] [5120,5121,5122,5119] CONDITIONAL_S
DISCARD 5122 [(1,0)] 0 [5117] [] [] [] [] [5120,5121,5122,5119] CONDITIONAL_S
IDLE 5123 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 5124 [(0,1)] D [] [] [] [] [] [] none
MERGE 5125 [(0,1),(0,0)] D [] [5128,5129,5130,5127] [] [] [((0,0),(0,1))] [] none
DISCARD 5126 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5127 [(0,1),(0,0)] D [5125] [] [] [] [((0,0),(0,1))] [5128,5129,5130,5127] CONDITIONAL_S
Y_MEAS 5128 [(0,1)] HALF_D_PLUS_2 [5125] [] [] [] [] [5128,5129,5130,5127] CONDITIONAL_S
IDLE 5129 [(0,0)] HALF_D_PLUS_2 [5125] [] [] [] [] [5128,5129,5130,5127] CONDITIONAL_S
DISCARD 5130 [(0,1)] 0 [5125] [] [] [] [] [5128,5129,5130,5127] CONDITIONAL_S
IDLE 5131 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 5132 [(1,0)] D [] [] [] [] [] [] none
MERGE 5133 [(1,0),(0,0)] D [] [5136,5137,5138,5135] [] [] [((0,0),(1,0))] [] none
DISCARD 5134 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5135 [(1,0),(0,0)] D [5133] [] [] [] [((0,0),(1,0))] [5136,5137,5138,5135] CONDITIONAL_S
Y_MEAS 5136 [(1,0)] HALF_D_PLUS_2 [5133] [] [] [] [] [5136,5137,5138,5135] CONDITIONAL_S
IDLE 5137 [(0,0)] HALF_D_PLUS_2 [5133] [] [] [] [] [5136,5137,5138,5135] CONDITIONAL_S
DISCARD 5138 [(1,0)] 0 [5133] [] [] [] [] [5136,5137,5138,5135] CONDITIONAL_S
IDLE 5139 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 5140 [(0,1)] D [] [] [] [] [] [] none
MERGE 5141 [(0,1),(0,0)] D [] [5144,5145,5146,5143] [] [] [((0,0),(0,1))] [] none
DISCARD 5142 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5143 [(0,1),(0,0)] D [5141] [] [] [] [((0,0),(0,1))] [5144,5145,5146,5143] CONDITIONAL_S
Y_MEAS 5144 [(0,1)] HALF_D_PLUS_2 [5141] [] [] [] [] [5144,5145,5146,5143] CONDITIONAL_S
IDLE 5145 [(0,0)] HALF_D_PLUS_2 [5141] [] [] [] [] [5144,5145,5146,5143] CONDITIONAL_S
DISCARD 5146 [(0,1)] 0 [5141] [] [] [] [] [5144,5145,5146,5143] CONDITIONAL_S
IDLE 5147 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 5148 [(1,0)] D [] [] [] [] [] [] none
MERGE 5149 [(1,0),(0,0)] D [] [5152,5153,5154,5151] [] [] [((0,0),(1,0))] [] none
DISCARD 5150 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5151 [(1,0),(0,0)] D [5149] [] [] [] [((0,0),(1,0))] [5152,5153,5154,5151] CONDITIONAL_S
Y_MEAS 5152 [(1,0)] HALF_D_PLUS_2 [5149] [] [] [] [] [5152,5153,5154,5151] CONDITIONAL_S
IDLE 5153 [(0,0)] HALF_D_PLUS_2 [5149] [] [] [] [] [5152,5153,5154,5151] CONDITIONAL_S
DISCARD 5154 [(1,0)] 0 [5149] [] [] [] [] [5152,5153,5154,5151] CONDITIONAL_S
IDLE 5155 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 5156 [(0,1)] D [] [] [] [] [] [] none
MERGE 5157 [(0,1),(0,0)] D [] [5160,5161,5162,5159] [] [] [((0,0),(0,1))] [] none
DISCARD 5158 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5159 [(0,1),(0,0)] D [5157] [] [] [] [((0,0),(0,1))] [5160,5161,5162,5159] CONDITIONAL_S
Y_MEAS 5160 [(0,1)] HALF_D_PLUS_2 [5157] [] [] [] [] [5160,5161,5162,5159] CONDITIONAL_S
IDLE 5161 [(0,0)] HALF_D_PLUS_2 [5157] [] [] [] [] [5160,5161,5162,5159] CONDITIONAL_S
DISCARD 5162 [(0,1)] 0 [5157] [] [] [] [] [5160,5161,5162,5159] CONDITIONAL_S
IDLE 5163 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 5164 [(1,0)] D [] [] [] [] [] [] none
MERGE 5165 [(1,0),(0,0)] D [] [5168,5169,5170,5167] [] [] [((0,0),(1,0))] [] none
DISCARD 5166 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5167 [(1,0),(0,0)] D [5165] [] [] [] [((0,0),(1,0))] [5168,5169,5170,5167] CONDITIONAL_S
Y_MEAS 5168 [(1,0)] HALF_D_PLUS_2 [5165] [] [] [] [] [5168,5169,5170,5167] CONDITIONAL_S
IDLE 5169 [(0,0)] HALF_D_PLUS_2 [5165] [] [] [] [] [5168,5169,5170,5167] CONDITIONAL_S
DISCARD 5170 [(1,0)] 0 [5165] [] [] [] [] [5168,5169,5170,5167] CONDITIONAL_S
IDLE 5171 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 5172 [(0,1)] D [] [] [] [] [] [] none
MERGE 5173 [(0,1),(0,0)] D [] [5176,5177,5178,5175] [] [] [((0,0),(0,1))] [] none
DISCARD 5174 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5175 [(0,1),(0,0)] D [5173] [] [] [] [((0,0),(0,1))] [5176,5177,5178,5175] CONDITIONAL_S
Y_MEAS 5176 [(0,1)] HALF_D_PLUS_2 [5173] [] [] [] [] [5176,5177,5178,5175] CONDITIONAL_S
IDLE 5177 [(0,0)] HALF_D_PLUS_2 [5173] [] [] [] [] [5176,5177,5178,5175] CONDITIONAL_S
DISCARD 5178 [(0,1)] 0 [5173] [] [] [] [] [5176,5177,5178,5175] CONDITIONAL_S
IDLE 5179 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 5180 [(1,0)] D [] [] [] [] [] [] none
MERGE 5181 [(1,0),(0,0)] D [] [5184,5185,5186,5183] [] [] [((0,0),(1,0))] [] none
DISCARD 5182 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5183 [(1,0),(0,0)] D [5181] [] [] [] [((0,0),(1,0))] [5184,5185,5186,5183] CONDITIONAL_S
Y_MEAS 5184 [(1,0)] HALF_D_PLUS_2 [5181] [] [] [] [] [5184,5185,5186,5183] CONDITIONAL_S
IDLE 5185 [(0,0)] HALF_D_PLUS_2 [5181] [] [] [] [] [5184,5185,5186,5183] CONDITIONAL_S
DISCARD 5186 [(1,0)] 0 [5181] [] [] [] [] [5184,5185,5186,5183] CONDITIONAL_S
IDLE 5187 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 5188 [(0,1)] D [] [] [] [] [] [] none
MERGE 5189 [(0,1),(0,0)] D [] [5192,5193,5194,5191] [] [] [((0,0),(0,1))] [] none
DISCARD 5190 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5191 [(0,1),(0,0)] D [5189] [] [] [] [((0,0),(0,1))] [5192,5193,5194,5191] CONDITIONAL_S
Y_MEAS 5192 [(0,1)] HALF_D_PLUS_2 [5189] [] [] [] [] [5192,5193,5194,5191] CONDITIONAL_S
IDLE 5193 [(0,0)] HALF_D_PLUS_2 [5189] [] [] [] [] [5192,5193,5194,5191] CONDITIONAL_S
DISCARD 5194 [(0,1)] 0 [5189] [] [] [] [] [5192,5193,5194,5191] CONDITIONAL_S
IDLE 5195 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 5196 [(1,0)] D [] [] [] [] [] [] none
MERGE 5197 [(1,0),(0,0)] D [] [5200,5201,5202,5199] [] [] [((0,0),(1,0))] [] none
DISCARD 5198 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5199 [(1,0),(0,0)] D [5197] [] [] [] [((0,0),(1,0))] [5200,5201,5202,5199] CONDITIONAL_S
Y_MEAS 5200 [(1,0)] HALF_D_PLUS_2 [5197] [] [] [] [] [5200,5201,5202,5199] CONDITIONAL_S
IDLE 5201 [(0,0)] HALF_D_PLUS_2 [5197] [] [] [] [] [5200,5201,5202,5199] CONDITIONAL_S
DISCARD 5202 [(1,0)] 0 [5197] [] [] [] [] [5200,5201,5202,5199] CONDITIONAL_S
IDLE 5203 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 5204 [(0,1)] D [] [] [] [] [] [] none
MERGE 5205 [(0,1),(0,0)] D [] [5208,5209,5210,5207] [] [] [((0,0),(0,1))] [] none
DISCARD 5206 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5207 [(0,1),(0,0)] D [5205] [] [] [] [((0,0),(0,1))] [5208,5209,5210,5207] CONDITIONAL_S
Y_MEAS 5208 [(0,1)] HALF_D_PLUS_2 [5205] [] [] [] [] [5208,5209,5210,5207] CONDITIONAL_S
IDLE 5209 [(0,0)] HALF_D_PLUS_2 [5205] [] [] [] [] [5208,5209,5210,5207] CONDITIONAL_S
DISCARD 5210 [(0,1)] 0 [5205] [] [] [] [] [5208,5209,5210,5207] CONDITIONAL_S
IDLE 5211 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 5212 [(1,0)] D [] [] [] [] [] [] none
MERGE 5213 [(1,0),(0,0)] D [] [5216,5217,5218,5215] [] [] [((0,0),(1,0))] [] none
DISCARD 5214 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5215 [(1,0),(0,0)] D [5213] [] [] [] [((0,0),(1,0))] [5216,5217,5218,5215] CONDITIONAL_S
Y_MEAS 5216 [(1,0)] HALF_D_PLUS_2 [5213] [] [] [] [] [5216,5217,5218,5215] CONDITIONAL_S
IDLE 5217 [(0,0)] HALF_D_PLUS_2 [5213] [] [] [] [] [5216,5217,5218,5215] CONDITIONAL_S
DISCARD 5218 [(1,0)] 0 [5213] [] [] [] [] [5216,5217,5218,5215] CONDITIONAL_S
IDLE 5219 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 5220 [(0,1)] D [] [] [] [] [] [] none
MERGE 5221 [(0,1),(0,0)] D [] [5224,5225,5226,5223] [] [] [((0,0),(0,1))] [] none
DISCARD 5222 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5223 [(0,1),(0,0)] D [5221] [] [] [] [((0,0),(0,1))] [5224,5225,5226,5223] CONDITIONAL_S
Y_MEAS 5224 [(0,1)] HALF_D_PLUS_2 [5221] [] [] [] [] [5224,5225,5226,5223] CONDITIONAL_S
IDLE 5225 [(0,0)] HALF_D_PLUS_2 [5221] [] [] [] [] [5224,5225,5226,5223] CONDITIONAL_S
DISCARD 5226 [(0,1)] 0 [5221] [] [] [] [] [5224,5225,5226,5223] CONDITIONAL_S
IDLE 5227 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 5228 [(1,0)] D [] [] [] [] [] [] none
MERGE 5229 [(1,0),(0,0)] D [] [5232,5233,5234,5231] [] [] [((0,0),(1,0))] [] none
DISCARD 5230 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5231 [(1,0),(0,0)] D [5229] [] [] [] [((0,0),(1,0))] [5232,5233,5234,5231] CONDITIONAL_S
Y_MEAS 5232 [(1,0)] HALF_D_PLUS_2 [5229] [] [] [] [] [5232,5233,5234,5231] CONDITIONAL_S
IDLE 5233 [(0,0)] HALF_D_PLUS_2 [5229] [] [] [] [] [5232,5233,5234,5231] CONDITIONAL_S
DISCARD 5234 [(1,0)] 0 [5229] [] [] [] [] [5232,5233,5234,5231] CONDITIONAL_S
IDLE 5235 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 5236 [(0,1)] D [] [] [] [] [] [] none
MERGE 5237 [(0,1),(0,0)] D [] [5240,5241,5242,5239] [] [] [((0,0),(0,1))] [] none
DISCARD 5238 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5239 [(0,1),(0,0)] D [5237] [] [] [] [((0,0),(0,1))] [5240,5241,5242,5239] CONDITIONAL_S
Y_MEAS 5240 [(0,1)] HALF_D_PLUS_2 [5237] [] [] [] [] [5240,5241,5242,5239] CONDITIONAL_S
IDLE 5241 [(0,0)] HALF_D_PLUS_2 [5237] [] [] [] [] [5240,5241,5242,5239] CONDITIONAL_S
DISCARD 5242 [(0,1)] 0 [5237] [] [] [] [] [5240,5241,5242,5239] CONDITIONAL_S
IDLE 5243 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 5244 [(1,0)] D [] [] [] [] [] [] none
MERGE 5245 [(1,0),(0,0)] D [] [5248,5249,5250,5247] [] [] [((0,0),(1,0))] [] none
DISCARD 5246 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5247 [(1,0),(0,0)] D [5245] [] [] [] [((0,0),(1,0))] [5248,5249,5250,5247] CONDITIONAL_S
Y_MEAS 5248 [(1,0)] HALF_D_PLUS_2 [5245] [] [] [] [] [5248,5249,5250,5247] CONDITIONAL_S
IDLE 5249 [(0,0)] HALF_D_PLUS_2 [5245] [] [] [] [] [5248,5249,5250,5247] CONDITIONAL_S
DISCARD 5250 [(1,0)] 0 [5245] [] [] [] [] [5248,5249,5250,5247] CONDITIONAL_S
IDLE 5251 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 5252 [(0,1)] D [] [] [] [] [] [] none
MERGE 5253 [(0,1),(0,0)] D [] [5256,5257,5258,5255] [] [] [((0,0),(0,1))] [] none
DISCARD 5254 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5255 [(0,1),(0,0)] D [5253] [] [] [] [((0,0),(0,1))] [5256,5257,5258,5255] CONDITIONAL_S
Y_MEAS 5256 [(0,1)] HALF_D_PLUS_2 [5253] [] [] [] [] [5256,5257,5258,5255] CONDITIONAL_S
IDLE 5257 [(0,0)] HALF_D_PLUS_2 [5253] [] [] [] [] [5256,5257,5258,5255] CONDITIONAL_S
DISCARD 5258 [(0,1)] 0 [5253] [] [] [] [] [5256,5257,5258,5255] CONDITIONAL_S
IDLE 5259 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 5260 [(1,0)] D [] [] [] [] [] [] none
MERGE 5261 [(1,0),(0,0)] D [] [5264,5265,5266,5263] [] [] [((0,0),(1,0))] [] none
DISCARD 5262 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5263 [(1,0),(0,0)] D [5261] [] [] [] [((0,0),(1,0))] [5264,5265,5266,5263] CONDITIONAL_S
Y_MEAS 5264 [(1,0)] HALF_D_PLUS_2 [5261] [] [] [] [] [5264,5265,5266,5263] CONDITIONAL_S
IDLE 5265 [(0,0)] HALF_D_PLUS_2 [5261] [] [] [] [] [5264,5265,5266,5263] CONDITIONAL_S
DISCARD 5266 [(1,0)] 0 [5261] [] [] [] [] [5264,5265,5266,5263] CONDITIONAL_S
IDLE 5267 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 5268 [(0,1)] D [] [] [] [] [] [] none
MERGE 5269 [(0,1),(0,0)] D [] [5272,5273,5274,5271] [] [] [((0,0),(0,1))] [] none
DISCARD 5270 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5271 [(0,1),(0,0)] D [5269] [] [] [] [((0,0),(0,1))] [5272,5273,5274,5271] CONDITIONAL_S
Y_MEAS 5272 [(0,1)] HALF_D_PLUS_2 [5269] [] [] [] [] [5272,5273,5274,5271] CONDITIONAL_S
IDLE 5273 [(0,0)] HALF_D_PLUS_2 [5269] [] [] [] [] [5272,5273,5274,5271] CONDITIONAL_S
DISCARD 5274 [(0,1)] 0 [5269] [] [] [] [] [5272,5273,5274,5271] CONDITIONAL_S
IDLE 5275 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 5276 [(1,0)] D [] [] [] [] [] [] none
MERGE 5277 [(1,0),(0,0)] D [] [5280,5281,5282,5279] [] [] [((0,0),(1,0))] [] none
DISCARD 5278 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5279 [(1,0),(0,0)] D [5277] [] [] [] [((0,0),(1,0))] [5280,5281,5282,5279] CONDITIONAL_S
Y_MEAS 5280 [(1,0)] HALF_D_PLUS_2 [5277] [] [] [] [] [5280,5281,5282,5279] CONDITIONAL_S
IDLE 5281 [(0,0)] HALF_D_PLUS_2 [5277] [] [] [] [] [5280,5281,5282,5279] CONDITIONAL_S
DISCARD 5282 [(1,0)] 0 [5277] [] [] [] [] [5280,5281,5282,5279] CONDITIONAL_S
IDLE 5283 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 5284 [(0,1)] D [] [] [] [] [] [] none
MERGE 5285 [(0,1),(0,0)] D [] [5288,5289,5290,5287] [] [] [((0,0),(0,1))] [] none
DISCARD 5286 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5287 [(0,1),(0,0)] D [5285] [] [] [] [((0,0),(0,1))] [5288,5289,5290,5287] CONDITIONAL_S
Y_MEAS 5288 [(0,1)] HALF_D_PLUS_2 [5285] [] [] [] [] [5288,5289,5290,5287] CONDITIONAL_S
IDLE 5289 [(0,0)] HALF_D_PLUS_2 [5285] [] [] [] [] [5288,5289,5290,5287] CONDITIONAL_S
DISCARD 5290 [(0,1)] 0 [5285] [] [] [] [] [5288,5289,5290,5287] CONDITIONAL_S
IDLE 5291 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 5292 [(1,0)] D [] [] [] [] [] [] none
MERGE 5293 [(1,0),(0,0)] D [] [5296,5297,5298,5295] [] [] [((0,0),(1,0))] [] none
DISCARD 5294 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5295 [(1,0),(0,0)] D [5293] [] [] [] [((0,0),(1,0))] [5296,5297,5298,5295] CONDITIONAL_S
Y_MEAS 5296 [(1,0)] HALF_D_PLUS_2 [5293] [] [] [] [] [5296,5297,5298,5295] CONDITIONAL_S
IDLE 5297 [(0,0)] HALF_D_PLUS_2 [5293] [] [] [] [] [5296,5297,5298,5295] CONDITIONAL_S
DISCARD 5298 [(1,0)] 0 [5293] [] [] [] [] [5296,5297,5298,5295] CONDITIONAL_S
IDLE 5299 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 5300 [(0,1)] D [] [] [] [] [] [] none
MERGE 5301 [(0,1),(0,0)] D [] [5304,5305,5306,5303] [] [] [((0,0),(0,1))] [] none
DISCARD 5302 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5303 [(0,1),(0,0)] D [5301] [] [] [] [((0,0),(0,1))] [5304,5305,5306,5303] CONDITIONAL_S
Y_MEAS 5304 [(0,1)] HALF_D_PLUS_2 [5301] [] [] [] [] [5304,5305,5306,5303] CONDITIONAL_S
IDLE 5305 [(0,0)] HALF_D_PLUS_2 [5301] [] [] [] [] [5304,5305,5306,5303] CONDITIONAL_S
DISCARD 5306 [(0,1)] 0 [5301] [] [] [] [] [5304,5305,5306,5303] CONDITIONAL_S
IDLE 5307 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 5308 [(1,0)] D [] [] [] [] [] [] none
MERGE 5309 [(1,0),(0,0)] D [] [5312,5313,5314,5311] [] [] [((0,0),(1,0))] [] none
DISCARD 5310 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5311 [(1,0),(0,0)] D [5309] [] [] [] [((0,0),(1,0))] [5312,5313,5314,5311] CONDITIONAL_S
Y_MEAS 5312 [(1,0)] HALF_D_PLUS_2 [5309] [] [] [] [] [5312,5313,5314,5311] CONDITIONAL_S
IDLE 5313 [(0,0)] HALF_D_PLUS_2 [5309] [] [] [] [] [5312,5313,5314,5311] CONDITIONAL_S
DISCARD 5314 [(1,0)] 0 [5309] [] [] [] [] [5312,5313,5314,5311] CONDITIONAL_S
IDLE 5315 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 5316 [(0,1)] D [] [] [] [] [] [] none
MERGE 5317 [(0,1),(0,0)] D [] [5320,5321,5322,5319] [] [] [((0,0),(0,1))] [] none
DISCARD 5318 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5319 [(0,1),(0,0)] D [5317] [] [] [] [((0,0),(0,1))] [5320,5321,5322,5319] CONDITIONAL_S
Y_MEAS 5320 [(0,1)] HALF_D_PLUS_2 [5317] [] [] [] [] [5320,5321,5322,5319] CONDITIONAL_S
IDLE 5321 [(0,0)] HALF_D_PLUS_2 [5317] [] [] [] [] [5320,5321,5322,5319] CONDITIONAL_S
DISCARD 5322 [(0,1)] 0 [5317] [] [] [] [] [5320,5321,5322,5319] CONDITIONAL_S
IDLE 5323 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 5324 [(1,0)] D [] [] [] [] [] [] none
MERGE 5325 [(1,0),(0,0)] D [] [5328,5329,5330,5327] [] [] [((0,0),(1,0))] [] none
DISCARD 5326 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5327 [(1,0),(0,0)] D [5325] [] [] [] [((0,0),(1,0))] [5328,5329,5330,5327] CONDITIONAL_S
Y_MEAS 5328 [(1,0)] HALF_D_PLUS_2 [5325] [] [] [] [] [5328,5329,5330,5327] CONDITIONAL_S
IDLE 5329 [(0,0)] HALF_D_PLUS_2 [5325] [] [] [] [] [5328,5329,5330,5327] CONDITIONAL_S
DISCARD 5330 [(1,0)] 0 [5325] [] [] [] [] [5328,5329,5330,5327] CONDITIONAL_S
IDLE 5331 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 5332 [(0,1)] D [] [] [] [] [] [] none
MERGE 5333 [(0,1),(0,0)] D [] [5336,5337,5338,5335] [] [] [((0,0),(0,1))] [] none
DISCARD 5334 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5335 [(0,1),(0,0)] D [5333] [] [] [] [((0,0),(0,1))] [5336,5337,5338,5335] CONDITIONAL_S
Y_MEAS 5336 [(0,1)] HALF_D_PLUS_2 [5333] [] [] [] [] [5336,5337,5338,5335] CONDITIONAL_S
IDLE 5337 [(0,0)] HALF_D_PLUS_2 [5333] [] [] [] [] [5336,5337,5338,5335] CONDITIONAL_S
DISCARD 5338 [(0,1)] 0 [5333] [] [] [] [] [5336,5337,5338,5335] CONDITIONAL_S
IDLE 5339 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 5340 [(1,0)] D [] [] [] [] [] [] none
MERGE 5341 [(1,0),(0,0)] D [] [5344,5345,5346,5343] [] [] [((0,0),(1,0))] [] none
DISCARD 5342 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5343 [(1,0),(0,0)] D [5341] [] [] [] [((0,0),(1,0))] [5344,5345,5346,5343] CONDITIONAL_S
Y_MEAS 5344 [(1,0)] HALF_D_PLUS_2 [5341] [] [] [] [] [5344,5345,5346,5343] CONDITIONAL_S
IDLE 5345 [(0,0)] HALF_D_PLUS_2 [5341] [] [] [] [] [5344,5345,5346,5343] CONDITIONAL_S
DISCARD 5346 [(1,0)] 0 [5341] [] [] [] [] [5344,5345,5346,5343] CONDITIONAL_S
IDLE 5347 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 5348 [(0,1)] D [] [] [] [] [] [] none
MERGE 5349 [(0,1),(0,0)] D [] [5352,5353,5354,5351] [] [] [((0,0),(0,1))] [] none
DISCARD 5350 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5351 [(0,1),(0,0)] D [5349] [] [] [] [((0,0),(0,1))] [5352,5353,5354,5351] CONDITIONAL_S
Y_MEAS 5352 [(0,1)] HALF_D_PLUS_2 [5349] [] [] [] [] [5352,5353,5354,5351] CONDITIONAL_S
IDLE 5353 [(0,0)] HALF_D_PLUS_2 [5349] [] [] [] [] [5352,5353,5354,5351] CONDITIONAL_S
DISCARD 5354 [(0,1)] 0 [5349] [] [] [] [] [5352,5353,5354,5351] CONDITIONAL_S
IDLE 5355 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 5356 [(1,0)] D [] [] [] [] [] [] none
MERGE 5357 [(1,0),(0,0)] D [] [5360,5361,5362,5359] [] [] [((0,0),(1,0))] [] none
DISCARD 5358 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5359 [(1,0),(0,0)] D [5357] [] [] [] [((0,0),(1,0))] [5360,5361,5362,5359] CONDITIONAL_S
Y_MEAS 5360 [(1,0)] HALF_D_PLUS_2 [5357] [] [] [] [] [5360,5361,5362,5359] CONDITIONAL_S
IDLE 5361 [(0,0)] HALF_D_PLUS_2 [5357] [] [] [] [] [5360,5361,5362,5359] CONDITIONAL_S
DISCARD 5362 [(1,0)] 0 [5357] [] [] [] [] [5360,5361,5362,5359] CONDITIONAL_S
INJECT_T 5363 [(0,1)] D [] [] [] [] [] [] none
MERGE 5364 [(0,1),(0,0)] D [] [5368,5369,5366,5367] [] [] [((0,0),(0,1))] [] none
DISCARD 5365 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5366 [(0,1),(0,0)] D [5364] [] [] [] [((0,0),(0,1))] [5368,5369,5366,5367] CONDITIONAL_S
Y_MEAS 5367 [(0,1)] HALF_D_PLUS_2 [5364] [] [] [] [] [5368,5369,5366,5367] CONDITIONAL_S
IDLE 5368 [(0,0)] HALF_D_PLUS_2 [5364] [] [] [] [] [5368,5369,5366,5367] CONDITIONAL_S
DISCARD 5369 [(0,1)] 0 [5364] [] [] [] [] [5368,5369,5366,5367] CONDITIONAL_S
IDLE 5370 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 5371 [(1,0)] D [] [] [] [] [] [] none
MERGE 5372 [(1,0),(0,0)] D [] [5376,5377,5374,5375] [] [] [((0,0),(1,0))] [] none
DISCARD 5373 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5374 [(1,0),(0,0)] D [5372] [] [] [] [((0,0),(1,0))] [5376,5377,5374,5375] CONDITIONAL_S
Y_MEAS 5375 [(1,0)] HALF_D_PLUS_2 [5372] [] [] [] [] [5376,5377,5374,5375] CONDITIONAL_S
IDLE 5376 [(0,0)] HALF_D_PLUS_2 [5372] [] [] [] [] [5376,5377,5374,5375] CONDITIONAL_S
DISCARD 5377 [(1,0)] 0 [5372] [] [] [] [] [5376,5377,5374,5375] CONDITIONAL_S
IDLE 5378 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 5379 [(0,1)] D [] [] [] [] [] [] none
MERGE 5380 [(0,1),(0,0)] D [] [5384,5385,5382,5383] [] [] [((0,0),(0,1))] [] none
DISCARD 5381 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5382 [(0,1),(0,0)] D [5380] [] [] [] [((0,0),(0,1))] [5384,5385,5382,5383] CONDITIONAL_S
Y_MEAS 5383 [(0,1)] HALF_D_PLUS_2 [5380] [] [] [] [] [5384,5385,5382,5383] CONDITIONAL_S
IDLE 5384 [(0,0)] HALF_D_PLUS_2 [5380] [] [] [] [] [5384,5385,5382,5383] CONDITIONAL_S
DISCARD 5385 [(0,1)] 0 [5380] [] [] [] [] [5384,5385,5382,5383] CONDITIONAL_S
IDLE 5386 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 5387 [(1,0)] D [] [] [] [] [] [] none
MERGE 5388 [(1,0),(0,0)] D [] [5392,5393,5390,5391] [] [] [((0,0),(1,0))] [] none
DISCARD 5389 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5390 [(1,0),(0,0)] D [5388] [] [] [] [((0,0),(1,0))] [5392,5393,5390,5391] CONDITIONAL_S
Y_MEAS 5391 [(1,0)] HALF_D_PLUS_2 [5388] [] [] [] [] [5392,5393,5390,5391] CONDITIONAL_S
IDLE 5392 [(0,0)] HALF_D_PLUS_2 [5388] [] [] [] [] [5392,5393,5390,5391] CONDITIONAL_S
DISCARD 5393 [(1,0)] 0 [5388] [] [] [] [] [5392,5393,5390,5391] CONDITIONAL_S
IDLE 5394 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 5395 [(0,1)] D [] [] [] [] [] [] none
MERGE 5396 [(0,1),(0,0)] D [] [5400,5401,5398,5399] [] [] [((0,0),(0,1))] [] none
DISCARD 5397 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5398 [(0,1),(0,0)] D [5396] [] [] [] [((0,0),(0,1))] [5400,5401,5398,5399] CONDITIONAL_S
Y_MEAS 5399 [(0,1)] HALF_D_PLUS_2 [5396] [] [] [] [] [5400,5401,5398,5399] CONDITIONAL_S
IDLE 5400 [(0,0)] HALF_D_PLUS_2 [5396] [] [] [] [] [5400,5401,5398,5399] CONDITIONAL_S
DISCARD 5401 [(0,1)] 0 [5396] [] [] [] [] [5400,5401,5398,5399] CONDITIONAL_S
IDLE 5402 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 5403 [(1,0)] D [] [] [] [] [] [] none
MERGE 5404 [(1,0),(0,0)] D [] [5408,5409,5406,5407] [] [] [((0,0),(1,0))] [] none
DISCARD 5405 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5406 [(1,0),(0,0)] D [5404] [] [] [] [((0,0),(1,0))] [5408,5409,5406,5407] CONDITIONAL_S
Y_MEAS 5407 [(1,0)] HALF_D_PLUS_2 [5404] [] [] [] [] [5408,5409,5406,5407] CONDITIONAL_S
IDLE 5408 [(0,0)] HALF_D_PLUS_2 [5404] [] [] [] [] [5408,5409,5406,5407] CONDITIONAL_S
DISCARD 5409 [(1,0)] 0 [5404] [] [] [] [] [5408,5409,5406,5407] CONDITIONAL_S
IDLE 5410 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 5411 [(0,1)] D [] [] [] [] [] [] none
MERGE 5412 [(0,1),(0,0)] D [] [5416,5417,5414,5415] [] [] [((0,0),(0,1))] [] none
DISCARD 5413 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5414 [(0,1),(0,0)] D [5412] [] [] [] [((0,0),(0,1))] [5416,5417,5414,5415] CONDITIONAL_S
Y_MEAS 5415 [(0,1)] HALF_D_PLUS_2 [5412] [] [] [] [] [5416,5417,5414,5415] CONDITIONAL_S
IDLE 5416 [(0,0)] HALF_D_PLUS_2 [5412] [] [] [] [] [5416,5417,5414,5415] CONDITIONAL_S
DISCARD 5417 [(0,1)] 0 [5412] [] [] [] [] [5416,5417,5414,5415] CONDITIONAL_S
IDLE 5418 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 5419 [(1,0)] D [] [] [] [] [] [] none
MERGE 5420 [(1,0),(0,0)] D [] [5424,5425,5422,5423] [] [] [((0,0),(1,0))] [] none
DISCARD 5421 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5422 [(1,0),(0,0)] D [5420] [] [] [] [((0,0),(1,0))] [5424,5425,5422,5423] CONDITIONAL_S
Y_MEAS 5423 [(1,0)] HALF_D_PLUS_2 [5420] [] [] [] [] [5424,5425,5422,5423] CONDITIONAL_S
IDLE 5424 [(0,0)] HALF_D_PLUS_2 [5420] [] [] [] [] [5424,5425,5422,5423] CONDITIONAL_S
DISCARD 5425 [(1,0)] 0 [5420] [] [] [] [] [5424,5425,5422,5423] CONDITIONAL_S
IDLE 5426 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 5427 [(0,1)] D [] [] [] [] [] [] none
MERGE 5428 [(0,1),(0,0)] D [] [5432,5433,5430,5431] [] [] [((0,0),(0,1))] [] none
DISCARD 5429 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5430 [(0,1),(0,0)] D [5428] [] [] [] [((0,0),(0,1))] [5432,5433,5430,5431] CONDITIONAL_S
Y_MEAS 5431 [(0,1)] HALF_D_PLUS_2 [5428] [] [] [] [] [5432,5433,5430,5431] CONDITIONAL_S
IDLE 5432 [(0,0)] HALF_D_PLUS_2 [5428] [] [] [] [] [5432,5433,5430,5431] CONDITIONAL_S
DISCARD 5433 [(0,1)] 0 [5428] [] [] [] [] [5432,5433,5430,5431] CONDITIONAL_S
IDLE 5434 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 5435 [(1,0)] D [] [] [] [] [] [] none
MERGE 5436 [(1,0),(0,0)] D [] [5440,5441,5438,5439] [] [] [((0,0),(1,0))] [] none
DISCARD 5437 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5438 [(1,0),(0,0)] D [5436] [] [] [] [((0,0),(1,0))] [5440,5441,5438,5439] CONDITIONAL_S
Y_MEAS 5439 [(1,0)] HALF_D_PLUS_2 [5436] [] [] [] [] [5440,5441,5438,5439] CONDITIONAL_S
IDLE 5440 [(0,0)] HALF_D_PLUS_2 [5436] [] [] [] [] [5440,5441,5438,5439] CONDITIONAL_S
DISCARD 5441 [(1,0)] 0 [5436] [] [] [] [] [5440,5441,5438,5439] CONDITIONAL_S
IDLE 5442 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 5443 [(0,1)] D [] [] [] [] [] [] none
MERGE 5444 [(0,1),(0,0)] D [] [5448,5449,5446,5447] [] [] [((0,0),(0,1))] [] none
DISCARD 5445 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5446 [(0,1),(0,0)] D [5444] [] [] [] [((0,0),(0,1))] [5448,5449,5446,5447] CONDITIONAL_S
Y_MEAS 5447 [(0,1)] HALF_D_PLUS_2 [5444] [] [] [] [] [5448,5449,5446,5447] CONDITIONAL_S
IDLE 5448 [(0,0)] HALF_D_PLUS_2 [5444] [] [] [] [] [5448,5449,5446,5447] CONDITIONAL_S
DISCARD 5449 [(0,1)] 0 [5444] [] [] [] [] [5448,5449,5446,5447] CONDITIONAL_S
IDLE 5450 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 5451 [(1,0)] D [] [] [] [] [] [] none
MERGE 5452 [(1,0),(0,0)] D [] [5456,5457,5454,5455] [] [] [((0,0),(1,0))] [] none
DISCARD 5453 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5454 [(1,0),(0,0)] D [5452] [] [] [] [((0,0),(1,0))] [5456,5457,5454,5455] CONDITIONAL_S
Y_MEAS 5455 [(1,0)] HALF_D_PLUS_2 [5452] [] [] [] [] [5456,5457,5454,5455] CONDITIONAL_S
IDLE 5456 [(0,0)] HALF_D_PLUS_2 [5452] [] [] [] [] [5456,5457,5454,5455] CONDITIONAL_S
DISCARD 5457 [(1,0)] 0 [5452] [] [] [] [] [5456,5457,5454,5455] CONDITIONAL_S
IDLE 5458 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 5459 [(0,1)] D [] [] [] [] [] [] none
MERGE 5460 [(0,1),(0,0)] D [] [5464,5465,5462,5463] [] [] [((0,0),(0,1))] [] none
DISCARD 5461 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5462 [(0,1),(0,0)] D [5460] [] [] [] [((0,0),(0,1))] [5464,5465,5462,5463] CONDITIONAL_S
Y_MEAS 5463 [(0,1)] HALF_D_PLUS_2 [5460] [] [] [] [] [5464,5465,5462,5463] CONDITIONAL_S
IDLE 5464 [(0,0)] HALF_D_PLUS_2 [5460] [] [] [] [] [5464,5465,5462,5463] CONDITIONAL_S
DISCARD 5465 [(0,1)] 0 [5460] [] [] [] [] [5464,5465,5462,5463] CONDITIONAL_S
IDLE 5466 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 5467 [(1,0)] D [] [] [] [] [] [] none
MERGE 5468 [(1,0),(0,0)] D [] [5472,5473,5470,5471] [] [] [((0,0),(1,0))] [] none
DISCARD 5469 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5470 [(1,0),(0,0)] D [5468] [] [] [] [((0,0),(1,0))] [5472,5473,5470,5471] CONDITIONAL_S
Y_MEAS 5471 [(1,0)] HALF_D_PLUS_2 [5468] [] [] [] [] [5472,5473,5470,5471] CONDITIONAL_S
IDLE 5472 [(0,0)] HALF_D_PLUS_2 [5468] [] [] [] [] [5472,5473,5470,5471] CONDITIONAL_S
DISCARD 5473 [(1,0)] 0 [5468] [] [] [] [] [5472,5473,5470,5471] CONDITIONAL_S
IDLE 5474 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 5475 [(0,1)] D [] [] [] [] [] [] none
MERGE 5476 [(0,1),(0,0)] D [] [5480,5481,5478,5479] [] [] [((0,0),(0,1))] [] none
DISCARD 5477 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5478 [(0,1),(0,0)] D [5476] [] [] [] [((0,0),(0,1))] [5480,5481,5478,5479] CONDITIONAL_S
Y_MEAS 5479 [(0,1)] HALF_D_PLUS_2 [5476] [] [] [] [] [5480,5481,5478,5479] CONDITIONAL_S
IDLE 5480 [(0,0)] HALF_D_PLUS_2 [5476] [] [] [] [] [5480,5481,5478,5479] CONDITIONAL_S
DISCARD 5481 [(0,1)] 0 [5476] [] [] [] [] [5480,5481,5478,5479] CONDITIONAL_S
IDLE 5482 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 5483 [(1,0)] D [] [] [] [] [] [] none
MERGE 5484 [(1,0),(0,0)] D [] [5488,5489,5486,5487] [] [] [((0,0),(1,0))] [] none
DISCARD 5485 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5486 [(1,0),(0,0)] D [5484] [] [] [] [((0,0),(1,0))] [5488,5489,5486,5487] CONDITIONAL_S
Y_MEAS 5487 [(1,0)] HALF_D_PLUS_2 [5484] [] [] [] [] [5488,5489,5486,5487] CONDITIONAL_S
IDLE 5488 [(0,0)] HALF_D_PLUS_2 [5484] [] [] [] [] [5488,5489,5486,5487] CONDITIONAL_S
DISCARD 5489 [(1,0)] 0 [5484] [] [] [] [] [5488,5489,5486,5487] CONDITIONAL_S
IDLE 5490 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 5491 [(0,1)] D [] [] [] [] [] [] none
MERGE 5492 [(0,1),(0,0)] D [] [5496,5497,5494,5495] [] [] [((0,0),(0,1))] [] none
DISCARD 5493 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5494 [(0,1),(0,0)] D [5492] [] [] [] [((0,0),(0,1))] [5496,5497,5494,5495] CONDITIONAL_S
Y_MEAS 5495 [(0,1)] HALF_D_PLUS_2 [5492] [] [] [] [] [5496,5497,5494,5495] CONDITIONAL_S
IDLE 5496 [(0,0)] HALF_D_PLUS_2 [5492] [] [] [] [] [5496,5497,5494,5495] CONDITIONAL_S
DISCARD 5497 [(0,1)] 0 [5492] [] [] [] [] [5496,5497,5494,5495] CONDITIONAL_S
IDLE 5498 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 5499 [(1,0)] D [] [] [] [] [] [] none
MERGE 5500 [(1,0),(0,0)] D [] [5504,5505,5502,5503] [] [] [((0,0),(1,0))] [] none
DISCARD 5501 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5502 [(1,0),(0,0)] D [5500] [] [] [] [((0,0),(1,0))] [5504,5505,5502,5503] CONDITIONAL_S
Y_MEAS 5503 [(1,0)] HALF_D_PLUS_2 [5500] [] [] [] [] [5504,5505,5502,5503] CONDITIONAL_S
IDLE 5504 [(0,0)] HALF_D_PLUS_2 [5500] [] [] [] [] [5504,5505,5502,5503] CONDITIONAL_S
DISCARD 5505 [(1,0)] 0 [5500] [] [] [] [] [5504,5505,5502,5503] CONDITIONAL_S
IDLE 5506 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 5507 [(0,1)] D [] [] [] [] [] [] none
MERGE 5508 [(0,1),(0,0)] D [] [5512,5513,5510,5511] [] [] [((0,0),(0,1))] [] none
DISCARD 5509 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5510 [(0,1),(0,0)] D [5508] [] [] [] [((0,0),(0,1))] [5512,5513,5510,5511] CONDITIONAL_S
Y_MEAS 5511 [(0,1)] HALF_D_PLUS_2 [5508] [] [] [] [] [5512,5513,5510,5511] CONDITIONAL_S
IDLE 5512 [(0,0)] HALF_D_PLUS_2 [5508] [] [] [] [] [5512,5513,5510,5511] CONDITIONAL_S
DISCARD 5513 [(0,1)] 0 [5508] [] [] [] [] [5512,5513,5510,5511] CONDITIONAL_S
IDLE 5514 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 5515 [(1,0)] D [] [] [] [] [] [] none
MERGE 5516 [(1,0),(0,0)] D [] [5520,5521,5518,5519] [] [] [((0,0),(1,0))] [] none
DISCARD 5517 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5518 [(1,0),(0,0)] D [5516] [] [] [] [((0,0),(1,0))] [5520,5521,5518,5519] CONDITIONAL_S
Y_MEAS 5519 [(1,0)] HALF_D_PLUS_2 [5516] [] [] [] [] [5520,5521,5518,5519] CONDITIONAL_S
IDLE 5520 [(0,0)] HALF_D_PLUS_2 [5516] [] [] [] [] [5520,5521,5518,5519] CONDITIONAL_S
DISCARD 5521 [(1,0)] 0 [5516] [] [] [] [] [5520,5521,5518,5519] CONDITIONAL_S
IDLE 5522 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 5523 [(0,1)] D [] [] [] [] [] [] none
MERGE 5524 [(0,1),(0,0)] D [] [5528,5529,5526,5527] [] [] [((0,0),(0,1))] [] none
DISCARD 5525 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5526 [(0,1),(0,0)] D [5524] [] [] [] [((0,0),(0,1))] [5528,5529,5526,5527] CONDITIONAL_S
Y_MEAS 5527 [(0,1)] HALF_D_PLUS_2 [5524] [] [] [] [] [5528,5529,5526,5527] CONDITIONAL_S
IDLE 5528 [(0,0)] HALF_D_PLUS_2 [5524] [] [] [] [] [5528,5529,5526,5527] CONDITIONAL_S
DISCARD 5529 [(0,1)] 0 [5524] [] [] [] [] [5528,5529,5526,5527] CONDITIONAL_S
IDLE 5530 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 5531 [(1,0)] D [] [] [] [] [] [] none
MERGE 5532 [(1,0),(0,0)] D [] [5536,5537,5534,5535] [] [] [((0,0),(1,0))] [] none
DISCARD 5533 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5534 [(1,0),(0,0)] D [5532] [] [] [] [((0,0),(1,0))] [5536,5537,5534,5535] CONDITIONAL_S
Y_MEAS 5535 [(1,0)] HALF_D_PLUS_2 [5532] [] [] [] [] [5536,5537,5534,5535] CONDITIONAL_S
IDLE 5536 [(0,0)] HALF_D_PLUS_2 [5532] [] [] [] [] [5536,5537,5534,5535] CONDITIONAL_S
DISCARD 5537 [(1,0)] 0 [5532] [] [] [] [] [5536,5537,5534,5535] CONDITIONAL_S
IDLE 5538 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 5539 [(0,1)] D [] [] [] [] [] [] none
MERGE 5540 [(0,1),(0,0)] D [] [5544,5545,5542,5543] [] [] [((0,0),(0,1))] [] none
DISCARD 5541 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5542 [(0,1),(0,0)] D [5540] [] [] [] [((0,0),(0,1))] [5544,5545,5542,5543] CONDITIONAL_S
Y_MEAS 5543 [(0,1)] HALF_D_PLUS_2 [5540] [] [] [] [] [5544,5545,5542,5543] CONDITIONAL_S
IDLE 5544 [(0,0)] HALF_D_PLUS_2 [5540] [] [] [] [] [5544,5545,5542,5543] CONDITIONAL_S
DISCARD 5545 [(0,1)] 0 [5540] [] [] [] [] [5544,5545,5542,5543] CONDITIONAL_S
INJECT_T 5546 [(1,0)] D [] [] [] [] [] [] none
MERGE 5547 [(1,0),(0,0)] D [] [5552,5549,5550,5551] [] [] [((0,0),(1,0))] [] none
DISCARD 5548 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5549 [(1,0),(0,0)] D [5547] [] [] [] [((0,0),(1,0))] [5552,5549,5550,5551] CONDITIONAL_S
Y_MEAS 5550 [(1,0)] HALF_D_PLUS_2 [5547] [] [] [] [] [5552,5549,5550,5551] CONDITIONAL_S
IDLE 5551 [(0,0)] HALF_D_PLUS_2 [5547] [] [] [] [] [5552,5549,5550,5551] CONDITIONAL_S
DISCARD 5552 [(1,0)] 0 [5547] [] [] [] [] [5552,5549,5550,5551] CONDITIONAL_S
IDLE 5553 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 5554 [(0,1)] D [] [] [] [] [] [] none
MERGE 5555 [(0,1),(0,0)] D [] [5560,5557,5558,5559] [] [] [((0,0),(0,1))] [] none
DISCARD 5556 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5557 [(0,1),(0,0)] D [5555] [] [] [] [((0,0),(0,1))] [5560,5557,5558,5559] CONDITIONAL_S
Y_MEAS 5558 [(0,1)] HALF_D_PLUS_2 [5555] [] [] [] [] [5560,5557,5558,5559] CONDITIONAL_S
IDLE 5559 [(0,0)] HALF_D_PLUS_2 [5555] [] [] [] [] [5560,5557,5558,5559] CONDITIONAL_S
DISCARD 5560 [(0,1)] 0 [5555] [] [] [] [] [5560,5557,5558,5559] CONDITIONAL_S
IDLE 5561 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 5562 [(1,0)] D [] [] [] [] [] [] none
MERGE 5563 [(1,0),(0,0)] D [] [5568,5565,5566,5567] [] [] [((0,0),(1,0))] [] none
DISCARD 5564 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5565 [(1,0),(0,0)] D [5563] [] [] [] [((0,0),(1,0))] [5568,5565,5566,5567] CONDITIONAL_S
Y_MEAS 5566 [(1,0)] HALF_D_PLUS_2 [5563] [] [] [] [] [5568,5565,5566,5567] CONDITIONAL_S
IDLE 5567 [(0,0)] HALF_D_PLUS_2 [5563] [] [] [] [] [5568,5565,5566,5567] CONDITIONAL_S
DISCARD 5568 [(1,0)] 0 [5563] [] [] [] [] [5568,5565,5566,5567] CONDITIONAL_S
IDLE 5569 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 5570 [(0,1)] D [] [] [] [] [] [] none
MERGE 5571 [(0,1),(0,0)] D [] [5576,5573,5574,5575] [] [] [((0,0),(0,1))] [] none
DISCARD 5572 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5573 [(0,1),(0,0)] D [5571] [] [] [] [((0,0),(0,1))] [5576,5573,5574,5575] CONDITIONAL_S
Y_MEAS 5574 [(0,1)] HALF_D_PLUS_2 [5571] [] [] [] [] [5576,5573,5574,5575] CONDITIONAL_S
IDLE 5575 [(0,0)] HALF_D_PLUS_2 [5571] [] [] [] [] [5576,5573,5574,5575] CONDITIONAL_S
DISCARD 5576 [(0,1)] 0 [5571] [] [] [] [] [5576,5573,5574,5575] CONDITIONAL_S
IDLE 5577 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 5578 [(1,0)] D [] [] [] [] [] [] none
MERGE 5579 [(1,0),(0,0)] D [] [5584,5581,5582,5583] [] [] [((0,0),(1,0))] [] none
DISCARD 5580 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5581 [(1,0),(0,0)] D [5579] [] [] [] [((0,0),(1,0))] [5584,5581,5582,5583] CONDITIONAL_S
Y_MEAS 5582 [(1,0)] HALF_D_PLUS_2 [5579] [] [] [] [] [5584,5581,5582,5583] CONDITIONAL_S
IDLE 5583 [(0,0)] HALF_D_PLUS_2 [5579] [] [] [] [] [5584,5581,5582,5583] CONDITIONAL_S
DISCARD 5584 [(1,0)] 0 [5579] [] [] [] [] [5584,5581,5582,5583] CONDITIONAL_S
IDLE 5585 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 5586 [(0,1)] D [] [] [] [] [] [] none
MERGE 5587 [(0,1),(0,0)] D [] [5592,5589,5590,5591] [] [] [((0,0),(0,1))] [] none
DISCARD 5588 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5589 [(0,1),(0,0)] D [5587] [] [] [] [((0,0),(0,1))] [5592,5589,5590,5591] CONDITIONAL_S
Y_MEAS 5590 [(0,1)] HALF_D_PLUS_2 [5587] [] [] [] [] [5592,5589,5590,5591] CONDITIONAL_S
IDLE 5591 [(0,0)] HALF_D_PLUS_2 [5587] [] [] [] [] [5592,5589,5590,5591] CONDITIONAL_S
DISCARD 5592 [(0,1)] 0 [5587] [] [] [] [] [5592,5589,5590,5591] CONDITIONAL_S
IDLE 5593 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 5594 [(1,0)] D [] [] [] [] [] [] none
MERGE 5595 [(1,0),(0,0)] D [] [5600,5597,5598,5599] [] [] [((0,0),(1,0))] [] none
DISCARD 5596 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5597 [(1,0),(0,0)] D [5595] [] [] [] [((0,0),(1,0))] [5600,5597,5598,5599] CONDITIONAL_S
Y_MEAS 5598 [(1,0)] HALF_D_PLUS_2 [5595] [] [] [] [] [5600,5597,5598,5599] CONDITIONAL_S
IDLE 5599 [(0,0)] HALF_D_PLUS_2 [5595] [] [] [] [] [5600,5597,5598,5599] CONDITIONAL_S
DISCARD 5600 [(1,0)] 0 [5595] [] [] [] [] [5600,5597,5598,5599] CONDITIONAL_S
IDLE 5601 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 5602 [(0,1)] D [] [] [] [] [] [] none
MERGE 5603 [(0,1),(0,0)] D [] [5608,5605,5606,5607] [] [] [((0,0),(0,1))] [] none
DISCARD 5604 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5605 [(0,1),(0,0)] D [5603] [] [] [] [((0,0),(0,1))] [5608,5605,5606,5607] CONDITIONAL_S
Y_MEAS 5606 [(0,1)] HALF_D_PLUS_2 [5603] [] [] [] [] [5608,5605,5606,5607] CONDITIONAL_S
IDLE 5607 [(0,0)] HALF_D_PLUS_2 [5603] [] [] [] [] [5608,5605,5606,5607] CONDITIONAL_S
DISCARD 5608 [(0,1)] 0 [5603] [] [] [] [] [5608,5605,5606,5607] CONDITIONAL_S
IDLE 5609 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 5610 [(1,0)] D [] [] [] [] [] [] none
MERGE 5611 [(1,0),(0,0)] D [] [5616,5613,5614,5615] [] [] [((0,0),(1,0))] [] none
DISCARD 5612 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5613 [(1,0),(0,0)] D [5611] [] [] [] [((0,0),(1,0))] [5616,5613,5614,5615] CONDITIONAL_S
Y_MEAS 5614 [(1,0)] HALF_D_PLUS_2 [5611] [] [] [] [] [5616,5613,5614,5615] CONDITIONAL_S
IDLE 5615 [(0,0)] HALF_D_PLUS_2 [5611] [] [] [] [] [5616,5613,5614,5615] CONDITIONAL_S
DISCARD 5616 [(1,0)] 0 [5611] [] [] [] [] [5616,5613,5614,5615] CONDITIONAL_S
IDLE 5617 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 5618 [(0,1)] D [] [] [] [] [] [] none
MERGE 5619 [(0,1),(0,0)] D [] [5624,5621,5622,5623] [] [] [((0,0),(0,1))] [] none
DISCARD 5620 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5621 [(0,1),(0,0)] D [5619] [] [] [] [((0,0),(0,1))] [5624,5621,5622,5623] CONDITIONAL_S
Y_MEAS 5622 [(0,1)] HALF_D_PLUS_2 [5619] [] [] [] [] [5624,5621,5622,5623] CONDITIONAL_S
IDLE 5623 [(0,0)] HALF_D_PLUS_2 [5619] [] [] [] [] [5624,5621,5622,5623] CONDITIONAL_S
DISCARD 5624 [(0,1)] 0 [5619] [] [] [] [] [5624,5621,5622,5623] CONDITIONAL_S
IDLE 5625 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 5626 [(1,0)] D [] [] [] [] [] [] none
MERGE 5627 [(1,0),(0,0)] D [] [5632,5629,5630,5631] [] [] [((0,0),(1,0))] [] none
DISCARD 5628 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5629 [(1,0),(0,0)] D [5627] [] [] [] [((0,0),(1,0))] [5632,5629,5630,5631] CONDITIONAL_S
Y_MEAS 5630 [(1,0)] HALF_D_PLUS_2 [5627] [] [] [] [] [5632,5629,5630,5631] CONDITIONAL_S
IDLE 5631 [(0,0)] HALF_D_PLUS_2 [5627] [] [] [] [] [5632,5629,5630,5631] CONDITIONAL_S
DISCARD 5632 [(1,0)] 0 [5627] [] [] [] [] [5632,5629,5630,5631] CONDITIONAL_S
IDLE 5633 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 5634 [(0,1)] D [] [] [] [] [] [] none
MERGE 5635 [(0,1),(0,0)] D [] [5640,5637,5638,5639] [] [] [((0,0),(0,1))] [] none
DISCARD 5636 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5637 [(0,1),(0,0)] D [5635] [] [] [] [((0,0),(0,1))] [5640,5637,5638,5639] CONDITIONAL_S
Y_MEAS 5638 [(0,1)] HALF_D_PLUS_2 [5635] [] [] [] [] [5640,5637,5638,5639] CONDITIONAL_S
IDLE 5639 [(0,0)] HALF_D_PLUS_2 [5635] [] [] [] [] [5640,5637,5638,5639] CONDITIONAL_S
DISCARD 5640 [(0,1)] 0 [5635] [] [] [] [] [5640,5637,5638,5639] CONDITIONAL_S
IDLE 5641 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 5642 [(1,0)] D [] [] [] [] [] [] none
MERGE 5643 [(1,0),(0,0)] D [] [5648,5645,5646,5647] [] [] [((0,0),(1,0))] [] none
DISCARD 5644 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5645 [(1,0),(0,0)] D [5643] [] [] [] [((0,0),(1,0))] [5648,5645,5646,5647] CONDITIONAL_S
Y_MEAS 5646 [(1,0)] HALF_D_PLUS_2 [5643] [] [] [] [] [5648,5645,5646,5647] CONDITIONAL_S
IDLE 5647 [(0,0)] HALF_D_PLUS_2 [5643] [] [] [] [] [5648,5645,5646,5647] CONDITIONAL_S
DISCARD 5648 [(1,0)] 0 [5643] [] [] [] [] [5648,5645,5646,5647] CONDITIONAL_S
IDLE 5649 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 5650 [(0,1)] D [] [] [] [] [] [] none
MERGE 5651 [(0,1),(0,0)] D [] [5656,5653,5654,5655] [] [] [((0,0),(0,1))] [] none
DISCARD 5652 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5653 [(0,1),(0,0)] D [5651] [] [] [] [((0,0),(0,1))] [5656,5653,5654,5655] CONDITIONAL_S
Y_MEAS 5654 [(0,1)] HALF_D_PLUS_2 [5651] [] [] [] [] [5656,5653,5654,5655] CONDITIONAL_S
IDLE 5655 [(0,0)] HALF_D_PLUS_2 [5651] [] [] [] [] [5656,5653,5654,5655] CONDITIONAL_S
DISCARD 5656 [(0,1)] 0 [5651] [] [] [] [] [5656,5653,5654,5655] CONDITIONAL_S
IDLE 5657 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 5658 [(1,0)] D [] [] [] [] [] [] none
MERGE 5659 [(1,0),(0,0)] D [] [5664,5661,5662,5663] [] [] [((0,0),(1,0))] [] none
DISCARD 5660 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5661 [(1,0),(0,0)] D [5659] [] [] [] [((0,0),(1,0))] [5664,5661,5662,5663] CONDITIONAL_S
Y_MEAS 5662 [(1,0)] HALF_D_PLUS_2 [5659] [] [] [] [] [5664,5661,5662,5663] CONDITIONAL_S
IDLE 5663 [(0,0)] HALF_D_PLUS_2 [5659] [] [] [] [] [5664,5661,5662,5663] CONDITIONAL_S
DISCARD 5664 [(1,0)] 0 [5659] [] [] [] [] [5664,5661,5662,5663] CONDITIONAL_S
IDLE 5665 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 5666 [(0,1)] D [] [] [] [] [] [] none
MERGE 5667 [(0,1),(0,0)] D [] [5672,5669,5670,5671] [] [] [((0,0),(0,1))] [] none
DISCARD 5668 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5669 [(0,1),(0,0)] D [5667] [] [] [] [((0,0),(0,1))] [5672,5669,5670,5671] CONDITIONAL_S
Y_MEAS 5670 [(0,1)] HALF_D_PLUS_2 [5667] [] [] [] [] [5672,5669,5670,5671] CONDITIONAL_S
IDLE 5671 [(0,0)] HALF_D_PLUS_2 [5667] [] [] [] [] [5672,5669,5670,5671] CONDITIONAL_S
DISCARD 5672 [(0,1)] 0 [5667] [] [] [] [] [5672,5669,5670,5671] CONDITIONAL_S
IDLE 5673 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 5674 [(1,0)] D [] [] [] [] [] [] none
MERGE 5675 [(1,0),(0,0)] D [] [5680,5677,5678,5679] [] [] [((0,0),(1,0))] [] none
DISCARD 5676 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5677 [(1,0),(0,0)] D [5675] [] [] [] [((0,0),(1,0))] [5680,5677,5678,5679] CONDITIONAL_S
Y_MEAS 5678 [(1,0)] HALF_D_PLUS_2 [5675] [] [] [] [] [5680,5677,5678,5679] CONDITIONAL_S
IDLE 5679 [(0,0)] HALF_D_PLUS_2 [5675] [] [] [] [] [5680,5677,5678,5679] CONDITIONAL_S
DISCARD 5680 [(1,0)] 0 [5675] [] [] [] [] [5680,5677,5678,5679] CONDITIONAL_S
IDLE 5681 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 5682 [(0,1)] D [] [] [] [] [] [] none
MERGE 5683 [(0,1),(0,0)] D [] [5688,5685,5686,5687] [] [] [((0,0),(0,1))] [] none
DISCARD 5684 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5685 [(0,1),(0,0)] D [5683] [] [] [] [((0,0),(0,1))] [5688,5685,5686,5687] CONDITIONAL_S
Y_MEAS 5686 [(0,1)] HALF_D_PLUS_2 [5683] [] [] [] [] [5688,5685,5686,5687] CONDITIONAL_S
IDLE 5687 [(0,0)] HALF_D_PLUS_2 [5683] [] [] [] [] [5688,5685,5686,5687] CONDITIONAL_S
DISCARD 5688 [(0,1)] 0 [5683] [] [] [] [] [5688,5685,5686,5687] CONDITIONAL_S
IDLE 5689 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 5690 [(1,0)] D [] [] [] [] [] [] none
MERGE 5691 [(1,0),(0,0)] D [] [5696,5693,5694,5695] [] [] [((0,0),(1,0))] [] none
DISCARD 5692 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5693 [(1,0),(0,0)] D [5691] [] [] [] [((0,0),(1,0))] [5696,5693,5694,5695] CONDITIONAL_S
Y_MEAS 5694 [(1,0)] HALF_D_PLUS_2 [5691] [] [] [] [] [5696,5693,5694,5695] CONDITIONAL_S
IDLE 5695 [(0,0)] HALF_D_PLUS_2 [5691] [] [] [] [] [5696,5693,5694,5695] CONDITIONAL_S
DISCARD 5696 [(1,0)] 0 [5691] [] [] [] [] [5696,5693,5694,5695] CONDITIONAL_S
IDLE 5697 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 5698 [(0,1)] D [] [] [] [] [] [] none
MERGE 5699 [(0,1),(0,0)] D [] [5704,5701,5702,5703] [] [] [((0,0),(0,1))] [] none
DISCARD 5700 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5701 [(0,1),(0,0)] D [5699] [] [] [] [((0,0),(0,1))] [5704,5701,5702,5703] CONDITIONAL_S
Y_MEAS 5702 [(0,1)] HALF_D_PLUS_2 [5699] [] [] [] [] [5704,5701,5702,5703] CONDITIONAL_S
IDLE 5703 [(0,0)] HALF_D_PLUS_2 [5699] [] [] [] [] [5704,5701,5702,5703] CONDITIONAL_S
DISCARD 5704 [(0,1)] 0 [5699] [] [] [] [] [5704,5701,5702,5703] CONDITIONAL_S
IDLE 5705 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 5706 [(1,0)] D [] [] [] [] [] [] none
MERGE 5707 [(1,0),(0,0)] D [] [5712,5709,5710,5711] [] [] [((0,0),(1,0))] [] none
DISCARD 5708 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5709 [(1,0),(0,0)] D [5707] [] [] [] [((0,0),(1,0))] [5712,5709,5710,5711] CONDITIONAL_S
Y_MEAS 5710 [(1,0)] HALF_D_PLUS_2 [5707] [] [] [] [] [5712,5709,5710,5711] CONDITIONAL_S
IDLE 5711 [(0,0)] HALF_D_PLUS_2 [5707] [] [] [] [] [5712,5709,5710,5711] CONDITIONAL_S
DISCARD 5712 [(1,0)] 0 [5707] [] [] [] [] [5712,5709,5710,5711] CONDITIONAL_S
IDLE 5713 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 5714 [(0,1)] D [] [] [] [] [] [] none
MERGE 5715 [(0,1),(0,0)] D [] [5720,5717,5718,5719] [] [] [((0,0),(0,1))] [] none
DISCARD 5716 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5717 [(0,1),(0,0)] D [5715] [] [] [] [((0,0),(0,1))] [5720,5717,5718,5719] CONDITIONAL_S
Y_MEAS 5718 [(0,1)] HALF_D_PLUS_2 [5715] [] [] [] [] [5720,5717,5718,5719] CONDITIONAL_S
IDLE 5719 [(0,0)] HALF_D_PLUS_2 [5715] [] [] [] [] [5720,5717,5718,5719] CONDITIONAL_S
DISCARD 5720 [(0,1)] 0 [5715] [] [] [] [] [5720,5717,5718,5719] CONDITIONAL_S
IDLE 5721 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 5722 [(1,0)] D [] [] [] [] [] [] none
MERGE 5723 [(1,0),(0,0)] D [] [5728,5725,5726,5727] [] [] [((0,0),(1,0))] [] none
DISCARD 5724 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5725 [(1,0),(0,0)] D [5723] [] [] [] [((0,0),(1,0))] [5728,5725,5726,5727] CONDITIONAL_S
Y_MEAS 5726 [(1,0)] HALF_D_PLUS_2 [5723] [] [] [] [] [5728,5725,5726,5727] CONDITIONAL_S
IDLE 5727 [(0,0)] HALF_D_PLUS_2 [5723] [] [] [] [] [5728,5725,5726,5727] CONDITIONAL_S
DISCARD 5728 [(1,0)] 0 [5723] [] [] [] [] [5728,5725,5726,5727] CONDITIONAL_S
IDLE 5729 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 5730 [(0,1)] D [] [] [] [] [] [] none
MERGE 5731 [(0,1),(0,0)] D [] [5736,5733,5734,5735] [] [] [((0,0),(0,1))] [] none
DISCARD 5732 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5733 [(0,1),(0,0)] D [5731] [] [] [] [((0,0),(0,1))] [5736,5733,5734,5735] CONDITIONAL_S
Y_MEAS 5734 [(0,1)] HALF_D_PLUS_2 [5731] [] [] [] [] [5736,5733,5734,5735] CONDITIONAL_S
IDLE 5735 [(0,0)] HALF_D_PLUS_2 [5731] [] [] [] [] [5736,5733,5734,5735] CONDITIONAL_S
DISCARD 5736 [(0,1)] 0 [5731] [] [] [] [] [5736,5733,5734,5735] CONDITIONAL_S
IDLE 5737 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 5738 [(1,0)] D [] [] [] [] [] [] none
MERGE 5739 [(1,0),(0,0)] D [] [5744,5741,5742,5743] [] [] [((0,0),(1,0))] [] none
DISCARD 5740 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5741 [(1,0),(0,0)] D [5739] [] [] [] [((0,0),(1,0))] [5744,5741,5742,5743] CONDITIONAL_S
Y_MEAS 5742 [(1,0)] HALF_D_PLUS_2 [5739] [] [] [] [] [5744,5741,5742,5743] CONDITIONAL_S
IDLE 5743 [(0,0)] HALF_D_PLUS_2 [5739] [] [] [] [] [5744,5741,5742,5743] CONDITIONAL_S
DISCARD 5744 [(1,0)] 0 [5739] [] [] [] [] [5744,5741,5742,5743] CONDITIONAL_S
IDLE 5745 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 5746 [(0,1)] D [] [] [] [] [] [] none
MERGE 5747 [(0,1),(0,0)] D [] [5752,5749,5750,5751] [] [] [((0,0),(0,1))] [] none
DISCARD 5748 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5749 [(0,1),(0,0)] D [5747] [] [] [] [((0,0),(0,1))] [5752,5749,5750,5751] CONDITIONAL_S
Y_MEAS 5750 [(0,1)] HALF_D_PLUS_2 [5747] [] [] [] [] [5752,5749,5750,5751] CONDITIONAL_S
IDLE 5751 [(0,0)] HALF_D_PLUS_2 [5747] [] [] [] [] [5752,5749,5750,5751] CONDITIONAL_S
DISCARD 5752 [(0,1)] 0 [5747] [] [] [] [] [5752,5749,5750,5751] CONDITIONAL_S
IDLE 5753 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 5754 [(1,0)] D [] [] [] [] [] [] none
MERGE 5755 [(1,0),(0,0)] D [] [5760,5757,5758,5759] [] [] [((0,0),(1,0))] [] none
DISCARD 5756 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5757 [(1,0),(0,0)] D [5755] [] [] [] [((0,0),(1,0))] [5760,5757,5758,5759] CONDITIONAL_S
Y_MEAS 5758 [(1,0)] HALF_D_PLUS_2 [5755] [] [] [] [] [5760,5757,5758,5759] CONDITIONAL_S
IDLE 5759 [(0,0)] HALF_D_PLUS_2 [5755] [] [] [] [] [5760,5757,5758,5759] CONDITIONAL_S
DISCARD 5760 [(1,0)] 0 [5755] [] [] [] [] [5760,5757,5758,5759] CONDITIONAL_S
IDLE 5761 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 5762 [(0,1)] D [] [] [] [] [] [] none
MERGE 5763 [(0,1),(0,0)] D [] [5768,5765,5766,5767] [] [] [((0,0),(0,1))] [] none
DISCARD 5764 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5765 [(0,1),(0,0)] D [5763] [] [] [] [((0,0),(0,1))] [5768,5765,5766,5767] CONDITIONAL_S
Y_MEAS 5766 [(0,1)] HALF_D_PLUS_2 [5763] [] [] [] [] [5768,5765,5766,5767] CONDITIONAL_S
IDLE 5767 [(0,0)] HALF_D_PLUS_2 [5763] [] [] [] [] [5768,5765,5766,5767] CONDITIONAL_S
DISCARD 5768 [(0,1)] 0 [5763] [] [] [] [] [5768,5765,5766,5767] CONDITIONAL_S
IDLE 5769 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 5770 [(1,0)] D [] [] [] [] [] [] none
MERGE 5771 [(1,0),(0,0)] D [] [5776,5773,5774,5775] [] [] [((0,0),(1,0))] [] none
DISCARD 5772 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5773 [(1,0),(0,0)] D [5771] [] [] [] [((0,0),(1,0))] [5776,5773,5774,5775] CONDITIONAL_S
Y_MEAS 5774 [(1,0)] HALF_D_PLUS_2 [5771] [] [] [] [] [5776,5773,5774,5775] CONDITIONAL_S
IDLE 5775 [(0,0)] HALF_D_PLUS_2 [5771] [] [] [] [] [5776,5773,5774,5775] CONDITIONAL_S
DISCARD 5776 [(1,0)] 0 [5771] [] [] [] [] [5776,5773,5774,5775] CONDITIONAL_S
IDLE 5777 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 5778 [(0,1)] D [] [] [] [] [] [] none
MERGE 5779 [(0,1),(0,0)] D [] [5784,5781,5782,5783] [] [] [((0,0),(0,1))] [] none
DISCARD 5780 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5781 [(0,1),(0,0)] D [5779] [] [] [] [((0,0),(0,1))] [5784,5781,5782,5783] CONDITIONAL_S
Y_MEAS 5782 [(0,1)] HALF_D_PLUS_2 [5779] [] [] [] [] [5784,5781,5782,5783] CONDITIONAL_S
IDLE 5783 [(0,0)] HALF_D_PLUS_2 [5779] [] [] [] [] [5784,5781,5782,5783] CONDITIONAL_S
DISCARD 5784 [(0,1)] 0 [5779] [] [] [] [] [5784,5781,5782,5783] CONDITIONAL_S
IDLE 5785 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 5786 [(1,0)] D [] [] [] [] [] [] none
MERGE 5787 [(1,0),(0,0)] D [] [5792,5789,5790,5791] [] [] [((0,0),(1,0))] [] none
DISCARD 5788 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5789 [(1,0),(0,0)] D [5787] [] [] [] [((0,0),(1,0))] [5792,5789,5790,5791] CONDITIONAL_S
Y_MEAS 5790 [(1,0)] HALF_D_PLUS_2 [5787] [] [] [] [] [5792,5789,5790,5791] CONDITIONAL_S
IDLE 5791 [(0,0)] HALF_D_PLUS_2 [5787] [] [] [] [] [5792,5789,5790,5791] CONDITIONAL_S
DISCARD 5792 [(1,0)] 0 [5787] [] [] [] [] [5792,5789,5790,5791] CONDITIONAL_S
IDLE 5793 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 5794 [(0,1)] D [] [] [] [] [] [] none
MERGE 5795 [(0,1),(0,0)] D [] [5800,5797,5798,5799] [] [] [((0,0),(0,1))] [] none
DISCARD 5796 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5797 [(0,1),(0,0)] D [5795] [] [] [] [((0,0),(0,1))] [5800,5797,5798,5799] CONDITIONAL_S
Y_MEAS 5798 [(0,1)] HALF_D_PLUS_2 [5795] [] [] [] [] [5800,5797,5798,5799] CONDITIONAL_S
IDLE 5799 [(0,0)] HALF_D_PLUS_2 [5795] [] [] [] [] [5800,5797,5798,5799] CONDITIONAL_S
DISCARD 5800 [(0,1)] 0 [5795] [] [] [] [] [5800,5797,5798,5799] CONDITIONAL_S
IDLE 5801 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 5802 [(1,0)] D [] [] [] [] [] [] none
MERGE 5803 [(1,0),(0,0)] D [] [5808,5805,5806,5807] [] [] [((0,0),(1,0))] [] none
DISCARD 5804 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5805 [(1,0),(0,0)] D [5803] [] [] [] [((0,0),(1,0))] [5808,5805,5806,5807] CONDITIONAL_S
Y_MEAS 5806 [(1,0)] HALF_D_PLUS_2 [5803] [] [] [] [] [5808,5805,5806,5807] CONDITIONAL_S
IDLE 5807 [(0,0)] HALF_D_PLUS_2 [5803] [] [] [] [] [5808,5805,5806,5807] CONDITIONAL_S
DISCARD 5808 [(1,0)] 0 [5803] [] [] [] [] [5808,5805,5806,5807] CONDITIONAL_S
IDLE 5809 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 5810 [(0,1)] D [] [] [] [] [] [] none
MERGE 5811 [(0,1),(0,0)] D [] [5816,5813,5814,5815] [] [] [((0,0),(0,1))] [] none
DISCARD 5812 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5813 [(0,1),(0,0)] D [5811] [] [] [] [((0,0),(0,1))] [5816,5813,5814,5815] CONDITIONAL_S
Y_MEAS 5814 [(0,1)] HALF_D_PLUS_2 [5811] [] [] [] [] [5816,5813,5814,5815] CONDITIONAL_S
IDLE 5815 [(0,0)] HALF_D_PLUS_2 [5811] [] [] [] [] [5816,5813,5814,5815] CONDITIONAL_S
DISCARD 5816 [(0,1)] 0 [5811] [] [] [] [] [5816,5813,5814,5815] CONDITIONAL_S
IDLE 5817 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 5818 [(1,0)] D [] [] [] [] [] [] none
MERGE 5819 [(1,0),(0,0)] D [] [5824,5821,5822,5823] [] [] [((0,0),(1,0))] [] none
DISCARD 5820 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5821 [(1,0),(0,0)] D [5819] [] [] [] [((0,0),(1,0))] [5824,5821,5822,5823] CONDITIONAL_S
Y_MEAS 5822 [(1,0)] HALF_D_PLUS_2 [5819] [] [] [] [] [5824,5821,5822,5823] CONDITIONAL_S
IDLE 5823 [(0,0)] HALF_D_PLUS_2 [5819] [] [] [] [] [5824,5821,5822,5823] CONDITIONAL_S
DISCARD 5824 [(1,0)] 0 [5819] [] [] [] [] [5824,5821,5822,5823] CONDITIONAL_S
IDLE 5825 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 5826 [(0,1)] D [] [] [] [] [] [] none
MERGE 5827 [(0,1),(0,0)] D [] [5832,5829,5830,5831] [] [] [((0,0),(0,1))] [] none
DISCARD 5828 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5829 [(0,1),(0,0)] D [5827] [] [] [] [((0,0),(0,1))] [5832,5829,5830,5831] CONDITIONAL_S
Y_MEAS 5830 [(0,1)] HALF_D_PLUS_2 [5827] [] [] [] [] [5832,5829,5830,5831] CONDITIONAL_S
IDLE 5831 [(0,0)] HALF_D_PLUS_2 [5827] [] [] [] [] [5832,5829,5830,5831] CONDITIONAL_S
DISCARD 5832 [(0,1)] 0 [5827] [] [] [] [] [5832,5829,5830,5831] CONDITIONAL_S
IDLE 5833 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 5834 [(1,0)] D [] [] [] [] [] [] none
MERGE 5835 [(1,0),(0,0)] D [] [5840,5837,5838,5839] [] [] [((0,0),(1,0))] [] none
DISCARD 5836 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5837 [(1,0),(0,0)] D [5835] [] [] [] [((0,0),(1,0))] [5840,5837,5838,5839] CONDITIONAL_S
Y_MEAS 5838 [(1,0)] HALF_D_PLUS_2 [5835] [] [] [] [] [5840,5837,5838,5839] CONDITIONAL_S
IDLE 5839 [(0,0)] HALF_D_PLUS_2 [5835] [] [] [] [] [5840,5837,5838,5839] CONDITIONAL_S
DISCARD 5840 [(1,0)] 0 [5835] [] [] [] [] [5840,5837,5838,5839] CONDITIONAL_S
IDLE 5841 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 5842 [(0,1)] D [] [] [] [] [] [] none
MERGE 5843 [(0,1),(0,0)] D [] [5848,5845,5846,5847] [] [] [((0,0),(0,1))] [] none
DISCARD 5844 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5845 [(0,1),(0,0)] D [5843] [] [] [] [((0,0),(0,1))] [5848,5845,5846,5847] CONDITIONAL_S
Y_MEAS 5846 [(0,1)] HALF_D_PLUS_2 [5843] [] [] [] [] [5848,5845,5846,5847] CONDITIONAL_S
IDLE 5847 [(0,0)] HALF_D_PLUS_2 [5843] [] [] [] [] [5848,5845,5846,5847] CONDITIONAL_S
DISCARD 5848 [(0,1)] 0 [5843] [] [] [] [] [5848,5845,5846,5847] CONDITIONAL_S
IDLE 5849 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 5850 [(1,0)] D [] [] [] [] [] [] none
MERGE 5851 [(1,0),(0,0)] D [] [5856,5853,5854,5855] [] [] [((0,0),(1,0))] [] none
DISCARD 5852 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5853 [(1,0),(0,0)] D [5851] [] [] [] [((0,0),(1,0))] [5856,5853,5854,5855] CONDITIONAL_S
Y_MEAS 5854 [(1,0)] HALF_D_PLUS_2 [5851] [] [] [] [] [5856,5853,5854,5855] CONDITIONAL_S
IDLE 5855 [(0,0)] HALF_D_PLUS_2 [5851] [] [] [] [] [5856,5853,5854,5855] CONDITIONAL_S
DISCARD 5856 [(1,0)] 0 [5851] [] [] [] [] [5856,5853,5854,5855] CONDITIONAL_S
IDLE 5857 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 5858 [(0,1)] D [] [] [] [] [] [] none
MERGE 5859 [(0,1),(0,0)] D [] [5864,5861,5862,5863] [] [] [((0,0),(0,1))] [] none
DISCARD 5860 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5861 [(0,1),(0,0)] D [5859] [] [] [] [((0,0),(0,1))] [5864,5861,5862,5863] CONDITIONAL_S
Y_MEAS 5862 [(0,1)] HALF_D_PLUS_2 [5859] [] [] [] [] [5864,5861,5862,5863] CONDITIONAL_S
IDLE 5863 [(0,0)] HALF_D_PLUS_2 [5859] [] [] [] [] [5864,5861,5862,5863] CONDITIONAL_S
DISCARD 5864 [(0,1)] 0 [5859] [] [] [] [] [5864,5861,5862,5863] CONDITIONAL_S
IDLE 5865 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 5866 [(1,0)] D [] [] [] [] [] [] none
MERGE 5867 [(1,0),(0,0)] D [] [5872,5869,5870,5871] [] [] [((0,0),(1,0))] [] none
DISCARD 5868 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5869 [(1,0),(0,0)] D [5867] [] [] [] [((0,0),(1,0))] [5872,5869,5870,5871] CONDITIONAL_S
Y_MEAS 5870 [(1,0)] HALF_D_PLUS_2 [5867] [] [] [] [] [5872,5869,5870,5871] CONDITIONAL_S
IDLE 5871 [(0,0)] HALF_D_PLUS_2 [5867] [] [] [] [] [5872,5869,5870,5871] CONDITIONAL_S
DISCARD 5872 [(1,0)] 0 [5867] [] [] [] [] [5872,5869,5870,5871] CONDITIONAL_S
IDLE 5873 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 5874 [(0,1)] D [] [] [] [] [] [] none
MERGE 5875 [(0,1),(0,0)] D [] [5880,5877,5878,5879] [] [] [((0,0),(0,1))] [] none
DISCARD 5876 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5877 [(0,1),(0,0)] D [5875] [] [] [] [((0,0),(0,1))] [5880,5877,5878,5879] CONDITIONAL_S
Y_MEAS 5878 [(0,1)] HALF_D_PLUS_2 [5875] [] [] [] [] [5880,5877,5878,5879] CONDITIONAL_S
IDLE 5879 [(0,0)] HALF_D_PLUS_2 [5875] [] [] [] [] [5880,5877,5878,5879] CONDITIONAL_S
DISCARD 5880 [(0,1)] 0 [5875] [] [] [] [] [5880,5877,5878,5879] CONDITIONAL_S
IDLE 5881 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 5882 [(1,0)] D [] [] [] [] [] [] none
MERGE 5883 [(1,0),(0,0)] D [] [5888,5885,5886,5887] [] [] [((0,0),(1,0))] [] none
DISCARD 5884 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5885 [(1,0),(0,0)] D [5883] [] [] [] [((0,0),(1,0))] [5888,5885,5886,5887] CONDITIONAL_S
Y_MEAS 5886 [(1,0)] HALF_D_PLUS_2 [5883] [] [] [] [] [5888,5885,5886,5887] CONDITIONAL_S
IDLE 5887 [(0,0)] HALF_D_PLUS_2 [5883] [] [] [] [] [5888,5885,5886,5887] CONDITIONAL_S
DISCARD 5888 [(1,0)] 0 [5883] [] [] [] [] [5888,5885,5886,5887] CONDITIONAL_S
IDLE 5889 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 5890 [(0,1)] D [] [] [] [] [] [] none
MERGE 5891 [(0,1),(0,0)] D [] [5896,5893,5894,5895] [] [] [((0,0),(0,1))] [] none
DISCARD 5892 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5893 [(0,1),(0,0)] D [5891] [] [] [] [((0,0),(0,1))] [5896,5893,5894,5895] CONDITIONAL_S
Y_MEAS 5894 [(0,1)] HALF_D_PLUS_2 [5891] [] [] [] [] [5896,5893,5894,5895] CONDITIONAL_S
IDLE 5895 [(0,0)] HALF_D_PLUS_2 [5891] [] [] [] [] [5896,5893,5894,5895] CONDITIONAL_S
DISCARD 5896 [(0,1)] 0 [5891] [] [] [] [] [5896,5893,5894,5895] CONDITIONAL_S
IDLE 5897 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 5898 [(1,0)] D [] [] [] [] [] [] none
MERGE 5899 [(1,0),(0,0)] D [] [5904,5901,5902,5903] [] [] [((0,0),(1,0))] [] none
DISCARD 5900 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5901 [(1,0),(0,0)] D [5899] [] [] [] [((0,0),(1,0))] [5904,5901,5902,5903] CONDITIONAL_S
Y_MEAS 5902 [(1,0)] HALF_D_PLUS_2 [5899] [] [] [] [] [5904,5901,5902,5903] CONDITIONAL_S
IDLE 5903 [(0,0)] HALF_D_PLUS_2 [5899] [] [] [] [] [5904,5901,5902,5903] CONDITIONAL_S
DISCARD 5904 [(1,0)] 0 [5899] [] [] [] [] [5904,5901,5902,5903] CONDITIONAL_S
IDLE 5905 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 5906 [(0,1)] D [] [] [] [] [] [] none
MERGE 5907 [(0,1),(0,0)] D [] [5912,5909,5910,5911] [] [] [((0,0),(0,1))] [] none
DISCARD 5908 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5909 [(0,1),(0,0)] D [5907] [] [] [] [((0,0),(0,1))] [5912,5909,5910,5911] CONDITIONAL_S
Y_MEAS 5910 [(0,1)] HALF_D_PLUS_2 [5907] [] [] [] [] [5912,5909,5910,5911] CONDITIONAL_S
IDLE 5911 [(0,0)] HALF_D_PLUS_2 [5907] [] [] [] [] [5912,5909,5910,5911] CONDITIONAL_S
DISCARD 5912 [(0,1)] 0 [5907] [] [] [] [] [5912,5909,5910,5911] CONDITIONAL_S
IDLE 5913 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 5914 [(1,0)] D [] [] [] [] [] [] none
MERGE 5915 [(1,0),(0,0)] D [] [5920,5917,5918,5919] [] [] [((0,0),(1,0))] [] none
DISCARD 5916 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5917 [(1,0),(0,0)] D [5915] [] [] [] [((0,0),(1,0))] [5920,5917,5918,5919] CONDITIONAL_S
Y_MEAS 5918 [(1,0)] HALF_D_PLUS_2 [5915] [] [] [] [] [5920,5917,5918,5919] CONDITIONAL_S
IDLE 5919 [(0,0)] HALF_D_PLUS_2 [5915] [] [] [] [] [5920,5917,5918,5919] CONDITIONAL_S
DISCARD 5920 [(1,0)] 0 [5915] [] [] [] [] [5920,5917,5918,5919] CONDITIONAL_S
IDLE 5921 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 5922 [(0,1)] D [] [] [] [] [] [] none
MERGE 5923 [(0,1),(0,0)] D [] [5928,5925,5926,5927] [] [] [((0,0),(0,1))] [] none
DISCARD 5924 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5925 [(0,1),(0,0)] D [5923] [] [] [] [((0,0),(0,1))] [5928,5925,5926,5927] CONDITIONAL_S
Y_MEAS 5926 [(0,1)] HALF_D_PLUS_2 [5923] [] [] [] [] [5928,5925,5926,5927] CONDITIONAL_S
IDLE 5927 [(0,0)] HALF_D_PLUS_2 [5923] [] [] [] [] [5928,5925,5926,5927] CONDITIONAL_S
DISCARD 5928 [(0,1)] 0 [5923] [] [] [] [] [5928,5925,5926,5927] CONDITIONAL_S
IDLE 5929 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 5930 [(1,0)] D [] [] [] [] [] [] none
MERGE 5931 [(1,0),(0,0)] D [] [5936,5933,5934,5935] [] [] [((0,0),(1,0))] [] none
DISCARD 5932 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5933 [(1,0),(0,0)] D [5931] [] [] [] [((0,0),(1,0))] [5936,5933,5934,5935] CONDITIONAL_S
Y_MEAS 5934 [(1,0)] HALF_D_PLUS_2 [5931] [] [] [] [] [5936,5933,5934,5935] CONDITIONAL_S
IDLE 5935 [(0,0)] HALF_D_PLUS_2 [5931] [] [] [] [] [5936,5933,5934,5935] CONDITIONAL_S
DISCARD 5936 [(1,0)] 0 [5931] [] [] [] [] [5936,5933,5934,5935] CONDITIONAL_S
IDLE 5937 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 5938 [(0,1)] D [] [] [] [] [] [] none
MERGE 5939 [(0,1),(0,0)] D [] [5944,5941,5942,5943] [] [] [((0,0),(0,1))] [] none
DISCARD 5940 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5941 [(0,1),(0,0)] D [5939] [] [] [] [((0,0),(0,1))] [5944,5941,5942,5943] CONDITIONAL_S
Y_MEAS 5942 [(0,1)] HALF_D_PLUS_2 [5939] [] [] [] [] [5944,5941,5942,5943] CONDITIONAL_S
IDLE 5943 [(0,0)] HALF_D_PLUS_2 [5939] [] [] [] [] [5944,5941,5942,5943] CONDITIONAL_S
DISCARD 5944 [(0,1)] 0 [5939] [] [] [] [] [5944,5941,5942,5943] CONDITIONAL_S
IDLE 5945 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 5946 [(1,0)] D [] [] [] [] [] [] none
MERGE 5947 [(1,0),(0,0)] D [] [5952,5949,5950,5951] [] [] [((0,0),(1,0))] [] none
DISCARD 5948 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5949 [(1,0),(0,0)] D [5947] [] [] [] [((0,0),(1,0))] [5952,5949,5950,5951] CONDITIONAL_S
Y_MEAS 5950 [(1,0)] HALF_D_PLUS_2 [5947] [] [] [] [] [5952,5949,5950,5951] CONDITIONAL_S
IDLE 5951 [(0,0)] HALF_D_PLUS_2 [5947] [] [] [] [] [5952,5949,5950,5951] CONDITIONAL_S
DISCARD 5952 [(1,0)] 0 [5947] [] [] [] [] [5952,5949,5950,5951] CONDITIONAL_S
IDLE 5953 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 5954 [(0,1)] D [] [] [] [] [] [] none
MERGE 5955 [(0,1),(0,0)] D [] [5960,5957,5958,5959] [] [] [((0,0),(0,1))] [] none
DISCARD 5956 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5957 [(0,1),(0,0)] D [5955] [] [] [] [((0,0),(0,1))] [5960,5957,5958,5959] CONDITIONAL_S
Y_MEAS 5958 [(0,1)] HALF_D_PLUS_2 [5955] [] [] [] [] [5960,5957,5958,5959] CONDITIONAL_S
IDLE 5959 [(0,0)] HALF_D_PLUS_2 [5955] [] [] [] [] [5960,5957,5958,5959] CONDITIONAL_S
DISCARD 5960 [(0,1)] 0 [5955] [] [] [] [] [5960,5957,5958,5959] CONDITIONAL_S
IDLE 5961 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 5962 [(1,0)] D [] [] [] [] [] [] none
MERGE 5963 [(1,0),(0,0)] D [] [5968,5965,5966,5967] [] [] [((0,0),(1,0))] [] none
DISCARD 5964 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5965 [(1,0),(0,0)] D [5963] [] [] [] [((0,0),(1,0))] [5968,5965,5966,5967] CONDITIONAL_S
Y_MEAS 5966 [(1,0)] HALF_D_PLUS_2 [5963] [] [] [] [] [5968,5965,5966,5967] CONDITIONAL_S
IDLE 5967 [(0,0)] HALF_D_PLUS_2 [5963] [] [] [] [] [5968,5965,5966,5967] CONDITIONAL_S
DISCARD 5968 [(1,0)] 0 [5963] [] [] [] [] [5968,5965,5966,5967] CONDITIONAL_S
IDLE 5969 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 5970 [(0,1)] D [] [] [] [] [] [] none
MERGE 5971 [(0,1),(0,0)] D [] [5976,5973,5974,5975] [] [] [((0,0),(0,1))] [] none
DISCARD 5972 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5973 [(0,1),(0,0)] D [5971] [] [] [] [((0,0),(0,1))] [5976,5973,5974,5975] CONDITIONAL_S
Y_MEAS 5974 [(0,1)] HALF_D_PLUS_2 [5971] [] [] [] [] [5976,5973,5974,5975] CONDITIONAL_S
IDLE 5975 [(0,0)] HALF_D_PLUS_2 [5971] [] [] [] [] [5976,5973,5974,5975] CONDITIONAL_S
DISCARD 5976 [(0,1)] 0 [5971] [] [] [] [] [5976,5973,5974,5975] CONDITIONAL_S
IDLE 5977 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 5978 [(1,0)] D [] [] [] [] [] [] none
MERGE 5979 [(1,0),(0,0)] D [] [5984,5981,5982,5983] [] [] [((0,0),(1,0))] [] none
DISCARD 5980 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5981 [(1,0),(0,0)] D [5979] [] [] [] [((0,0),(1,0))] [5984,5981,5982,5983] CONDITIONAL_S
Y_MEAS 5982 [(1,0)] HALF_D_PLUS_2 [5979] [] [] [] [] [5984,5981,5982,5983] CONDITIONAL_S
IDLE 5983 [(0,0)] HALF_D_PLUS_2 [5979] [] [] [] [] [5984,5981,5982,5983] CONDITIONAL_S
DISCARD 5984 [(1,0)] 0 [5979] [] [] [] [] [5984,5981,5982,5983] CONDITIONAL_S
IDLE 5985 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 5986 [(0,1)] D [] [] [] [] [] [] none
MERGE 5987 [(0,1),(0,0)] D [] [5992,5989,5990,5991] [] [] [((0,0),(0,1))] [] none
DISCARD 5988 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5989 [(0,1),(0,0)] D [5987] [] [] [] [((0,0),(0,1))] [5992,5989,5990,5991] CONDITIONAL_S
Y_MEAS 5990 [(0,1)] HALF_D_PLUS_2 [5987] [] [] [] [] [5992,5989,5990,5991] CONDITIONAL_S
IDLE 5991 [(0,0)] HALF_D_PLUS_2 [5987] [] [] [] [] [5992,5989,5990,5991] CONDITIONAL_S
DISCARD 5992 [(0,1)] 0 [5987] [] [] [] [] [5992,5989,5990,5991] CONDITIONAL_S
IDLE 5993 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 5994 [(1,0)] D [] [] [] [] [] [] none
MERGE 5995 [(1,0),(0,0)] D [] [6000,5997,5998,5999] [] [] [((0,0),(1,0))] [] none
DISCARD 5996 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5997 [(1,0),(0,0)] D [5995] [] [] [] [((0,0),(1,0))] [6000,5997,5998,5999] CONDITIONAL_S
Y_MEAS 5998 [(1,0)] HALF_D_PLUS_2 [5995] [] [] [] [] [6000,5997,5998,5999] CONDITIONAL_S
IDLE 5999 [(0,0)] HALF_D_PLUS_2 [5995] [] [] [] [] [6000,5997,5998,5999] CONDITIONAL_S
DISCARD 6000 [(1,0)] 0 [5995] [] [] [] [] [6000,5997,5998,5999] CONDITIONAL_S
IDLE 6001 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 6002 [(0,1)] D [] [] [] [] [] [] none
MERGE 6003 [(0,1),(0,0)] D [] [6008,6005,6006,6007] [] [] [((0,0),(0,1))] [] none
DISCARD 6004 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6005 [(0,1),(0,0)] D [6003] [] [] [] [((0,0),(0,1))] [6008,6005,6006,6007] CONDITIONAL_S
Y_MEAS 6006 [(0,1)] HALF_D_PLUS_2 [6003] [] [] [] [] [6008,6005,6006,6007] CONDITIONAL_S
IDLE 6007 [(0,0)] HALF_D_PLUS_2 [6003] [] [] [] [] [6008,6005,6006,6007] CONDITIONAL_S
DISCARD 6008 [(0,1)] 0 [6003] [] [] [] [] [6008,6005,6006,6007] CONDITIONAL_S
IDLE 6009 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 6010 [(1,0)] D [] [] [] [] [] [] none
MERGE 6011 [(1,0),(0,0)] D [] [6016,6013,6014,6015] [] [] [((0,0),(1,0))] [] none
DISCARD 6012 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6013 [(1,0),(0,0)] D [6011] [] [] [] [((0,0),(1,0))] [6016,6013,6014,6015] CONDITIONAL_S
Y_MEAS 6014 [(1,0)] HALF_D_PLUS_2 [6011] [] [] [] [] [6016,6013,6014,6015] CONDITIONAL_S
IDLE 6015 [(0,0)] HALF_D_PLUS_2 [6011] [] [] [] [] [6016,6013,6014,6015] CONDITIONAL_S
DISCARD 6016 [(1,0)] 0 [6011] [] [] [] [] [6016,6013,6014,6015] CONDITIONAL_S
IDLE 6017 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 6018 [(0,1)] D [] [] [] [] [] [] none
MERGE 6019 [(0,1),(0,0)] D [] [6024,6021,6022,6023] [] [] [((0,0),(0,1))] [] none
DISCARD 6020 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6021 [(0,1),(0,0)] D [6019] [] [] [] [((0,0),(0,1))] [6024,6021,6022,6023] CONDITIONAL_S
Y_MEAS 6022 [(0,1)] HALF_D_PLUS_2 [6019] [] [] [] [] [6024,6021,6022,6023] CONDITIONAL_S
IDLE 6023 [(0,0)] HALF_D_PLUS_2 [6019] [] [] [] [] [6024,6021,6022,6023] CONDITIONAL_S
DISCARD 6024 [(0,1)] 0 [6019] [] [] [] [] [6024,6021,6022,6023] CONDITIONAL_S
IDLE 6025 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 6026 [(1,0)] D [] [] [] [] [] [] none
MERGE 6027 [(1,0),(0,0)] D [] [6032,6029,6030,6031] [] [] [((0,0),(1,0))] [] none
DISCARD 6028 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6029 [(1,0),(0,0)] D [6027] [] [] [] [((0,0),(1,0))] [6032,6029,6030,6031] CONDITIONAL_S
Y_MEAS 6030 [(1,0)] HALF_D_PLUS_2 [6027] [] [] [] [] [6032,6029,6030,6031] CONDITIONAL_S
IDLE 6031 [(0,0)] HALF_D_PLUS_2 [6027] [] [] [] [] [6032,6029,6030,6031] CONDITIONAL_S
DISCARD 6032 [(1,0)] 0 [6027] [] [] [] [] [6032,6029,6030,6031] CONDITIONAL_S
INJECT_T 6033 [(0,1)] D [] [] [] [] [] [] none
MERGE 6034 [(0,1),(0,0)] D [] [6036,6037,6038,6039] [] [] [((0,0),(0,1))] [] none
DISCARD 6035 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6036 [(0,1),(0,0)] D [6034] [] [] [] [((0,0),(0,1))] [6036,6037,6038,6039] CONDITIONAL_S
Y_MEAS 6037 [(0,1)] HALF_D_PLUS_2 [6034] [] [] [] [] [6036,6037,6038,6039] CONDITIONAL_S
IDLE 6038 [(0,0)] HALF_D_PLUS_2 [6034] [] [] [] [] [6036,6037,6038,6039] CONDITIONAL_S
DISCARD 6039 [(0,1)] 0 [6034] [] [] [] [] [6036,6037,6038,6039] CONDITIONAL_S
IDLE 6040 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 6041 [(1,0)] D [] [] [] [] [] [] none
MERGE 6042 [(1,0),(0,0)] D [] [6044,6045,6046,6047] [] [] [((0,0),(1,0))] [] none
DISCARD 6043 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6044 [(1,0),(0,0)] D [6042] [] [] [] [((0,0),(1,0))] [6044,6045,6046,6047] CONDITIONAL_S
Y_MEAS 6045 [(1,0)] HALF_D_PLUS_2 [6042] [] [] [] [] [6044,6045,6046,6047] CONDITIONAL_S
IDLE 6046 [(0,0)] HALF_D_PLUS_2 [6042] [] [] [] [] [6044,6045,6046,6047] CONDITIONAL_S
DISCARD 6047 [(1,0)] 0 [6042] [] [] [] [] [6044,6045,6046,6047] CONDITIONAL_S
IDLE 6048 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 6049 [(0,1)] D [] [] [] [] [] [] none
MERGE 6050 [(0,1),(0,0)] D [] [6052,6053,6054,6055] [] [] [((0,0),(0,1))] [] none
DISCARD 6051 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6052 [(0,1),(0,0)] D [6050] [] [] [] [((0,0),(0,1))] [6052,6053,6054,6055] CONDITIONAL_S
Y_MEAS 6053 [(0,1)] HALF_D_PLUS_2 [6050] [] [] [] [] [6052,6053,6054,6055] CONDITIONAL_S
IDLE 6054 [(0,0)] HALF_D_PLUS_2 [6050] [] [] [] [] [6052,6053,6054,6055] CONDITIONAL_S
DISCARD 6055 [(0,1)] 0 [6050] [] [] [] [] [6052,6053,6054,6055] CONDITIONAL_S
IDLE 6056 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 6057 [(1,0)] D [] [] [] [] [] [] none
MERGE 6058 [(1,0),(0,0)] D [] [6060,6061,6062,6063] [] [] [((0,0),(1,0))] [] none
DISCARD 6059 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6060 [(1,0),(0,0)] D [6058] [] [] [] [((0,0),(1,0))] [6060,6061,6062,6063] CONDITIONAL_S
Y_MEAS 6061 [(1,0)] HALF_D_PLUS_2 [6058] [] [] [] [] [6060,6061,6062,6063] CONDITIONAL_S
IDLE 6062 [(0,0)] HALF_D_PLUS_2 [6058] [] [] [] [] [6060,6061,6062,6063] CONDITIONAL_S
DISCARD 6063 [(1,0)] 0 [6058] [] [] [] [] [6060,6061,6062,6063] CONDITIONAL_S
IDLE 6064 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 6065 [(0,1)] D [] [] [] [] [] [] none
MERGE 6066 [(0,1),(0,0)] D [] [6068,6069,6070,6071] [] [] [((0,0),(0,1))] [] none
DISCARD 6067 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6068 [(0,1),(0,0)] D [6066] [] [] [] [((0,0),(0,1))] [6068,6069,6070,6071] CONDITIONAL_S
Y_MEAS 6069 [(0,1)] HALF_D_PLUS_2 [6066] [] [] [] [] [6068,6069,6070,6071] CONDITIONAL_S
IDLE 6070 [(0,0)] HALF_D_PLUS_2 [6066] [] [] [] [] [6068,6069,6070,6071] CONDITIONAL_S
DISCARD 6071 [(0,1)] 0 [6066] [] [] [] [] [6068,6069,6070,6071] CONDITIONAL_S
IDLE 6072 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 6073 [(1,0)] D [] [] [] [] [] [] none
MERGE 6074 [(1,0),(0,0)] D [] [6076,6077,6078,6079] [] [] [((0,0),(1,0))] [] none
DISCARD 6075 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6076 [(1,0),(0,0)] D [6074] [] [] [] [((0,0),(1,0))] [6076,6077,6078,6079] CONDITIONAL_S
Y_MEAS 6077 [(1,0)] HALF_D_PLUS_2 [6074] [] [] [] [] [6076,6077,6078,6079] CONDITIONAL_S
IDLE 6078 [(0,0)] HALF_D_PLUS_2 [6074] [] [] [] [] [6076,6077,6078,6079] CONDITIONAL_S
DISCARD 6079 [(1,0)] 0 [6074] [] [] [] [] [6076,6077,6078,6079] CONDITIONAL_S
IDLE 6080 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 6081 [(0,1)] D [] [] [] [] [] [] none
MERGE 6082 [(0,1),(0,0)] D [] [6084,6085,6086,6087] [] [] [((0,0),(0,1))] [] none
DISCARD 6083 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6084 [(0,1),(0,0)] D [6082] [] [] [] [((0,0),(0,1))] [6084,6085,6086,6087] CONDITIONAL_S
Y_MEAS 6085 [(0,1)] HALF_D_PLUS_2 [6082] [] [] [] [] [6084,6085,6086,6087] CONDITIONAL_S
IDLE 6086 [(0,0)] HALF_D_PLUS_2 [6082] [] [] [] [] [6084,6085,6086,6087] CONDITIONAL_S
DISCARD 6087 [(0,1)] 0 [6082] [] [] [] [] [6084,6085,6086,6087] CONDITIONAL_S
IDLE 6088 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 6089 [(1,0)] D [] [] [] [] [] [] none
MERGE 6090 [(1,0),(0,0)] D [] [6092,6093,6094,6095] [] [] [((0,0),(1,0))] [] none
DISCARD 6091 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6092 [(1,0),(0,0)] D [6090] [] [] [] [((0,0),(1,0))] [6092,6093,6094,6095] CONDITIONAL_S
Y_MEAS 6093 [(1,0)] HALF_D_PLUS_2 [6090] [] [] [] [] [6092,6093,6094,6095] CONDITIONAL_S
IDLE 6094 [(0,0)] HALF_D_PLUS_2 [6090] [] [] [] [] [6092,6093,6094,6095] CONDITIONAL_S
DISCARD 6095 [(1,0)] 0 [6090] [] [] [] [] [6092,6093,6094,6095] CONDITIONAL_S
IDLE 6096 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 6097 [(0,1)] D [] [] [] [] [] [] none
MERGE 6098 [(0,1),(0,0)] D [] [6100,6101,6102,6103] [] [] [((0,0),(0,1))] [] none
DISCARD 6099 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6100 [(0,1),(0,0)] D [6098] [] [] [] [((0,0),(0,1))] [6100,6101,6102,6103] CONDITIONAL_S
Y_MEAS 6101 [(0,1)] HALF_D_PLUS_2 [6098] [] [] [] [] [6100,6101,6102,6103] CONDITIONAL_S
IDLE 6102 [(0,0)] HALF_D_PLUS_2 [6098] [] [] [] [] [6100,6101,6102,6103] CONDITIONAL_S
DISCARD 6103 [(0,1)] 0 [6098] [] [] [] [] [6100,6101,6102,6103] CONDITIONAL_S
IDLE 6104 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 6105 [(1,0)] D [] [] [] [] [] [] none
MERGE 6106 [(1,0),(0,0)] D [] [6108,6109,6110,6111] [] [] [((0,0),(1,0))] [] none
DISCARD 6107 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6108 [(1,0),(0,0)] D [6106] [] [] [] [((0,0),(1,0))] [6108,6109,6110,6111] CONDITIONAL_S
Y_MEAS 6109 [(1,0)] HALF_D_PLUS_2 [6106] [] [] [] [] [6108,6109,6110,6111] CONDITIONAL_S
IDLE 6110 [(0,0)] HALF_D_PLUS_2 [6106] [] [] [] [] [6108,6109,6110,6111] CONDITIONAL_S
DISCARD 6111 [(1,0)] 0 [6106] [] [] [] [] [6108,6109,6110,6111] CONDITIONAL_S
IDLE 6112 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 6113 [(0,1)] D [] [] [] [] [] [] none
MERGE 6114 [(0,1),(0,0)] D [] [6116,6117,6118,6119] [] [] [((0,0),(0,1))] [] none
DISCARD 6115 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6116 [(0,1),(0,0)] D [6114] [] [] [] [((0,0),(0,1))] [6116,6117,6118,6119] CONDITIONAL_S
Y_MEAS 6117 [(0,1)] HALF_D_PLUS_2 [6114] [] [] [] [] [6116,6117,6118,6119] CONDITIONAL_S
IDLE 6118 [(0,0)] HALF_D_PLUS_2 [6114] [] [] [] [] [6116,6117,6118,6119] CONDITIONAL_S
DISCARD 6119 [(0,1)] 0 [6114] [] [] [] [] [6116,6117,6118,6119] CONDITIONAL_S
IDLE 6120 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 6121 [(1,0)] D [] [] [] [] [] [] none
MERGE 6122 [(1,0),(0,0)] D [] [6124,6125,6126,6127] [] [] [((0,0),(1,0))] [] none
DISCARD 6123 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6124 [(1,0),(0,0)] D [6122] [] [] [] [((0,0),(1,0))] [6124,6125,6126,6127] CONDITIONAL_S
Y_MEAS 6125 [(1,0)] HALF_D_PLUS_2 [6122] [] [] [] [] [6124,6125,6126,6127] CONDITIONAL_S
IDLE 6126 [(0,0)] HALF_D_PLUS_2 [6122] [] [] [] [] [6124,6125,6126,6127] CONDITIONAL_S
DISCARD 6127 [(1,0)] 0 [6122] [] [] [] [] [6124,6125,6126,6127] CONDITIONAL_S
IDLE 6128 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 6129 [(0,1)] D [] [] [] [] [] [] none
MERGE 6130 [(0,1),(0,0)] D [] [6132,6133,6134,6135] [] [] [((0,0),(0,1))] [] none
DISCARD 6131 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6132 [(0,1),(0,0)] D [6130] [] [] [] [((0,0),(0,1))] [6132,6133,6134,6135] CONDITIONAL_S
Y_MEAS 6133 [(0,1)] HALF_D_PLUS_2 [6130] [] [] [] [] [6132,6133,6134,6135] CONDITIONAL_S
IDLE 6134 [(0,0)] HALF_D_PLUS_2 [6130] [] [] [] [] [6132,6133,6134,6135] CONDITIONAL_S
DISCARD 6135 [(0,1)] 0 [6130] [] [] [] [] [6132,6133,6134,6135] CONDITIONAL_S
IDLE 6136 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 6137 [(1,0)] D [] [] [] [] [] [] none
MERGE 6138 [(1,0),(0,0)] D [] [6140,6141,6142,6143] [] [] [((0,0),(1,0))] [] none
DISCARD 6139 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6140 [(1,0),(0,0)] D [6138] [] [] [] [((0,0),(1,0))] [6140,6141,6142,6143] CONDITIONAL_S
Y_MEAS 6141 [(1,0)] HALF_D_PLUS_2 [6138] [] [] [] [] [6140,6141,6142,6143] CONDITIONAL_S
IDLE 6142 [(0,0)] HALF_D_PLUS_2 [6138] [] [] [] [] [6140,6141,6142,6143] CONDITIONAL_S
DISCARD 6143 [(1,0)] 0 [6138] [] [] [] [] [6140,6141,6142,6143] CONDITIONAL_S
IDLE 6144 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 6145 [(0,1)] D [] [] [] [] [] [] none
MERGE 6146 [(0,1),(0,0)] D [] [6148,6149,6150,6151] [] [] [((0,0),(0,1))] [] none
DISCARD 6147 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6148 [(0,1),(0,0)] D [6146] [] [] [] [((0,0),(0,1))] [6148,6149,6150,6151] CONDITIONAL_S
Y_MEAS 6149 [(0,1)] HALF_D_PLUS_2 [6146] [] [] [] [] [6148,6149,6150,6151] CONDITIONAL_S
IDLE 6150 [(0,0)] HALF_D_PLUS_2 [6146] [] [] [] [] [6148,6149,6150,6151] CONDITIONAL_S
DISCARD 6151 [(0,1)] 0 [6146] [] [] [] [] [6148,6149,6150,6151] CONDITIONAL_S
IDLE 6152 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 6153 [(1,0)] D [] [] [] [] [] [] none
MERGE 6154 [(1,0),(0,0)] D [] [6156,6157,6158,6159] [] [] [((0,0),(1,0))] [] none
DISCARD 6155 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6156 [(1,0),(0,0)] D [6154] [] [] [] [((0,0),(1,0))] [6156,6157,6158,6159] CONDITIONAL_S
Y_MEAS 6157 [(1,0)] HALF_D_PLUS_2 [6154] [] [] [] [] [6156,6157,6158,6159] CONDITIONAL_S
IDLE 6158 [(0,0)] HALF_D_PLUS_2 [6154] [] [] [] [] [6156,6157,6158,6159] CONDITIONAL_S
DISCARD 6159 [(1,0)] 0 [6154] [] [] [] [] [6156,6157,6158,6159] CONDITIONAL_S
IDLE 6160 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 6161 [(0,1)] D [] [] [] [] [] [] none
MERGE 6162 [(0,1),(0,0)] D [] [6164,6165,6166,6167] [] [] [((0,0),(0,1))] [] none
DISCARD 6163 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6164 [(0,1),(0,0)] D [6162] [] [] [] [((0,0),(0,1))] [6164,6165,6166,6167] CONDITIONAL_S
Y_MEAS 6165 [(0,1)] HALF_D_PLUS_2 [6162] [] [] [] [] [6164,6165,6166,6167] CONDITIONAL_S
IDLE 6166 [(0,0)] HALF_D_PLUS_2 [6162] [] [] [] [] [6164,6165,6166,6167] CONDITIONAL_S
DISCARD 6167 [(0,1)] 0 [6162] [] [] [] [] [6164,6165,6166,6167] CONDITIONAL_S
IDLE 6168 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 6169 [(1,0)] D [] [] [] [] [] [] none
MERGE 6170 [(1,0),(0,0)] D [] [6172,6173,6174,6175] [] [] [((0,0),(1,0))] [] none
DISCARD 6171 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6172 [(1,0),(0,0)] D [6170] [] [] [] [((0,0),(1,0))] [6172,6173,6174,6175] CONDITIONAL_S
Y_MEAS 6173 [(1,0)] HALF_D_PLUS_2 [6170] [] [] [] [] [6172,6173,6174,6175] CONDITIONAL_S
IDLE 6174 [(0,0)] HALF_D_PLUS_2 [6170] [] [] [] [] [6172,6173,6174,6175] CONDITIONAL_S
DISCARD 6175 [(1,0)] 0 [6170] [] [] [] [] [6172,6173,6174,6175] CONDITIONAL_S
IDLE 6176 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 6177 [(0,1)] D [] [] [] [] [] [] none
MERGE 6178 [(0,1),(0,0)] D [] [6180,6181,6182,6183] [] [] [((0,0),(0,1))] [] none
DISCARD 6179 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6180 [(0,1),(0,0)] D [6178] [] [] [] [((0,0),(0,1))] [6180,6181,6182,6183] CONDITIONAL_S
Y_MEAS 6181 [(0,1)] HALF_D_PLUS_2 [6178] [] [] [] [] [6180,6181,6182,6183] CONDITIONAL_S
IDLE 6182 [(0,0)] HALF_D_PLUS_2 [6178] [] [] [] [] [6180,6181,6182,6183] CONDITIONAL_S
DISCARD 6183 [(0,1)] 0 [6178] [] [] [] [] [6180,6181,6182,6183] CONDITIONAL_S
IDLE 6184 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 6185 [(1,0)] D [] [] [] [] [] [] none
MERGE 6186 [(1,0),(0,0)] D [] [6188,6189,6190,6191] [] [] [((0,0),(1,0))] [] none
DISCARD 6187 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6188 [(1,0),(0,0)] D [6186] [] [] [] [((0,0),(1,0))] [6188,6189,6190,6191] CONDITIONAL_S
Y_MEAS 6189 [(1,0)] HALF_D_PLUS_2 [6186] [] [] [] [] [6188,6189,6190,6191] CONDITIONAL_S
IDLE 6190 [(0,0)] HALF_D_PLUS_2 [6186] [] [] [] [] [6188,6189,6190,6191] CONDITIONAL_S
DISCARD 6191 [(1,0)] 0 [6186] [] [] [] [] [6188,6189,6190,6191] CONDITIONAL_S
IDLE 6192 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 6193 [(0,1)] D [] [] [] [] [] [] none
MERGE 6194 [(0,1),(0,0)] D [] [6196,6197,6198,6199] [] [] [((0,0),(0,1))] [] none
DISCARD 6195 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6196 [(0,1),(0,0)] D [6194] [] [] [] [((0,0),(0,1))] [6196,6197,6198,6199] CONDITIONAL_S
Y_MEAS 6197 [(0,1)] HALF_D_PLUS_2 [6194] [] [] [] [] [6196,6197,6198,6199] CONDITIONAL_S
IDLE 6198 [(0,0)] HALF_D_PLUS_2 [6194] [] [] [] [] [6196,6197,6198,6199] CONDITIONAL_S
DISCARD 6199 [(0,1)] 0 [6194] [] [] [] [] [6196,6197,6198,6199] CONDITIONAL_S
IDLE 6200 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 6201 [(1,0)] D [] [] [] [] [] [] none
MERGE 6202 [(1,0),(0,0)] D [] [6204,6205,6206,6207] [] [] [((0,0),(1,0))] [] none
DISCARD 6203 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6204 [(1,0),(0,0)] D [6202] [] [] [] [((0,0),(1,0))] [6204,6205,6206,6207] CONDITIONAL_S
Y_MEAS 6205 [(1,0)] HALF_D_PLUS_2 [6202] [] [] [] [] [6204,6205,6206,6207] CONDITIONAL_S
IDLE 6206 [(0,0)] HALF_D_PLUS_2 [6202] [] [] [] [] [6204,6205,6206,6207] CONDITIONAL_S
DISCARD 6207 [(1,0)] 0 [6202] [] [] [] [] [6204,6205,6206,6207] CONDITIONAL_S
IDLE 6208 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 6209 [(0,1)] D [] [] [] [] [] [] none
MERGE 6210 [(0,1),(0,0)] D [] [6212,6213,6214,6215] [] [] [((0,0),(0,1))] [] none
DISCARD 6211 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6212 [(0,1),(0,0)] D [6210] [] [] [] [((0,0),(0,1))] [6212,6213,6214,6215] CONDITIONAL_S
Y_MEAS 6213 [(0,1)] HALF_D_PLUS_2 [6210] [] [] [] [] [6212,6213,6214,6215] CONDITIONAL_S
IDLE 6214 [(0,0)] HALF_D_PLUS_2 [6210] [] [] [] [] [6212,6213,6214,6215] CONDITIONAL_S
DISCARD 6215 [(0,1)] 0 [6210] [] [] [] [] [6212,6213,6214,6215] CONDITIONAL_S
IDLE 6216 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 6217 [(1,0)] D [] [] [] [] [] [] none
MERGE 6218 [(1,0),(0,0)] D [] [6220,6221,6222,6223] [] [] [((0,0),(1,0))] [] none
DISCARD 6219 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6220 [(1,0),(0,0)] D [6218] [] [] [] [((0,0),(1,0))] [6220,6221,6222,6223] CONDITIONAL_S
Y_MEAS 6221 [(1,0)] HALF_D_PLUS_2 [6218] [] [] [] [] [6220,6221,6222,6223] CONDITIONAL_S
IDLE 6222 [(0,0)] HALF_D_PLUS_2 [6218] [] [] [] [] [6220,6221,6222,6223] CONDITIONAL_S
DISCARD 6223 [(1,0)] 0 [6218] [] [] [] [] [6220,6221,6222,6223] CONDITIONAL_S
IDLE 6224 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 6225 [(0,1)] D [] [] [] [] [] [] none
MERGE 6226 [(0,1),(0,0)] D [] [6228,6229,6230,6231] [] [] [((0,0),(0,1))] [] none
DISCARD 6227 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6228 [(0,1),(0,0)] D [6226] [] [] [] [((0,0),(0,1))] [6228,6229,6230,6231] CONDITIONAL_S
Y_MEAS 6229 [(0,1)] HALF_D_PLUS_2 [6226] [] [] [] [] [6228,6229,6230,6231] CONDITIONAL_S
IDLE 6230 [(0,0)] HALF_D_PLUS_2 [6226] [] [] [] [] [6228,6229,6230,6231] CONDITIONAL_S
DISCARD 6231 [(0,1)] 0 [6226] [] [] [] [] [6228,6229,6230,6231] CONDITIONAL_S
IDLE 6232 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 6233 [(1,0)] D [] [] [] [] [] [] none
MERGE 6234 [(1,0),(0,0)] D [] [6236,6237,6238,6239] [] [] [((0,0),(1,0))] [] none
DISCARD 6235 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6236 [(1,0),(0,0)] D [6234] [] [] [] [((0,0),(1,0))] [6236,6237,6238,6239] CONDITIONAL_S
Y_MEAS 6237 [(1,0)] HALF_D_PLUS_2 [6234] [] [] [] [] [6236,6237,6238,6239] CONDITIONAL_S
IDLE 6238 [(0,0)] HALF_D_PLUS_2 [6234] [] [] [] [] [6236,6237,6238,6239] CONDITIONAL_S
DISCARD 6239 [(1,0)] 0 [6234] [] [] [] [] [6236,6237,6238,6239] CONDITIONAL_S
IDLE 6240 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 6241 [(0,1)] D [] [] [] [] [] [] none
MERGE 6242 [(0,1),(0,0)] D [] [6244,6245,6246,6247] [] [] [((0,0),(0,1))] [] none
DISCARD 6243 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6244 [(0,1),(0,0)] D [6242] [] [] [] [((0,0),(0,1))] [6244,6245,6246,6247] CONDITIONAL_S
Y_MEAS 6245 [(0,1)] HALF_D_PLUS_2 [6242] [] [] [] [] [6244,6245,6246,6247] CONDITIONAL_S
IDLE 6246 [(0,0)] HALF_D_PLUS_2 [6242] [] [] [] [] [6244,6245,6246,6247] CONDITIONAL_S
DISCARD 6247 [(0,1)] 0 [6242] [] [] [] [] [6244,6245,6246,6247] CONDITIONAL_S
IDLE 6248 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 6249 [(1,0)] D [] [] [] [] [] [] none
MERGE 6250 [(1,0),(0,0)] D [] [6252,6253,6254,6255] [] [] [((0,0),(1,0))] [] none
DISCARD 6251 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6252 [(1,0),(0,0)] D [6250] [] [] [] [((0,0),(1,0))] [6252,6253,6254,6255] CONDITIONAL_S
Y_MEAS 6253 [(1,0)] HALF_D_PLUS_2 [6250] [] [] [] [] [6252,6253,6254,6255] CONDITIONAL_S
IDLE 6254 [(0,0)] HALF_D_PLUS_2 [6250] [] [] [] [] [6252,6253,6254,6255] CONDITIONAL_S
DISCARD 6255 [(1,0)] 0 [6250] [] [] [] [] [6252,6253,6254,6255] CONDITIONAL_S
IDLE 6256 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 6257 [(0,1)] D [] [] [] [] [] [] none
MERGE 6258 [(0,1),(0,0)] D [] [6260,6261,6262,6263] [] [] [((0,0),(0,1))] [] none
DISCARD 6259 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6260 [(0,1),(0,0)] D [6258] [] [] [] [((0,0),(0,1))] [6260,6261,6262,6263] CONDITIONAL_S
Y_MEAS 6261 [(0,1)] HALF_D_PLUS_2 [6258] [] [] [] [] [6260,6261,6262,6263] CONDITIONAL_S
IDLE 6262 [(0,0)] HALF_D_PLUS_2 [6258] [] [] [] [] [6260,6261,6262,6263] CONDITIONAL_S
DISCARD 6263 [(0,1)] 0 [6258] [] [] [] [] [6260,6261,6262,6263] CONDITIONAL_S
IDLE 6264 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 6265 [(1,0)] D [] [] [] [] [] [] none
MERGE 6266 [(1,0),(0,0)] D [] [6268,6269,6270,6271] [] [] [((0,0),(1,0))] [] none
DISCARD 6267 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6268 [(1,0),(0,0)] D [6266] [] [] [] [((0,0),(1,0))] [6268,6269,6270,6271] CONDITIONAL_S
Y_MEAS 6269 [(1,0)] HALF_D_PLUS_2 [6266] [] [] [] [] [6268,6269,6270,6271] CONDITIONAL_S
IDLE 6270 [(0,0)] HALF_D_PLUS_2 [6266] [] [] [] [] [6268,6269,6270,6271] CONDITIONAL_S
DISCARD 6271 [(1,0)] 0 [6266] [] [] [] [] [6268,6269,6270,6271] CONDITIONAL_S
IDLE 6272 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 6273 [(0,1)] D [] [] [] [] [] [] none
MERGE 6274 [(0,1),(0,0)] D [] [6276,6277,6278,6279] [] [] [((0,0),(0,1))] [] none
DISCARD 6275 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6276 [(0,1),(0,0)] D [6274] [] [] [] [((0,0),(0,1))] [6276,6277,6278,6279] CONDITIONAL_S
Y_MEAS 6277 [(0,1)] HALF_D_PLUS_2 [6274] [] [] [] [] [6276,6277,6278,6279] CONDITIONAL_S
IDLE 6278 [(0,0)] HALF_D_PLUS_2 [6274] [] [] [] [] [6276,6277,6278,6279] CONDITIONAL_S
DISCARD 6279 [(0,1)] 0 [6274] [] [] [] [] [6276,6277,6278,6279] CONDITIONAL_S
IDLE 6280 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 6281 [(1,0)] D [] [] [] [] [] [] none
MERGE 6282 [(1,0),(0,0)] D [] [6284,6285,6286,6287] [] [] [((0,0),(1,0))] [] none
DISCARD 6283 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6284 [(1,0),(0,0)] D [6282] [] [] [] [((0,0),(1,0))] [6284,6285,6286,6287] CONDITIONAL_S
Y_MEAS 6285 [(1,0)] HALF_D_PLUS_2 [6282] [] [] [] [] [6284,6285,6286,6287] CONDITIONAL_S
IDLE 6286 [(0,0)] HALF_D_PLUS_2 [6282] [] [] [] [] [6284,6285,6286,6287] CONDITIONAL_S
DISCARD 6287 [(1,0)] 0 [6282] [] [] [] [] [6284,6285,6286,6287] CONDITIONAL_S
IDLE 6288 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 6289 [(0,1)] D [] [] [] [] [] [] none
MERGE 6290 [(0,1),(0,0)] D [] [6292,6293,6294,6295] [] [] [((0,0),(0,1))] [] none
DISCARD 6291 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6292 [(0,1),(0,0)] D [6290] [] [] [] [((0,0),(0,1))] [6292,6293,6294,6295] CONDITIONAL_S
Y_MEAS 6293 [(0,1)] HALF_D_PLUS_2 [6290] [] [] [] [] [6292,6293,6294,6295] CONDITIONAL_S
IDLE 6294 [(0,0)] HALF_D_PLUS_2 [6290] [] [] [] [] [6292,6293,6294,6295] CONDITIONAL_S
DISCARD 6295 [(0,1)] 0 [6290] [] [] [] [] [6292,6293,6294,6295] CONDITIONAL_S
IDLE 6296 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 6297 [(1,0)] D [] [] [] [] [] [] none
MERGE 6298 [(1,0),(0,0)] D [] [6300,6301,6302,6303] [] [] [((0,0),(1,0))] [] none
DISCARD 6299 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6300 [(1,0),(0,0)] D [6298] [] [] [] [((0,0),(1,0))] [6300,6301,6302,6303] CONDITIONAL_S
Y_MEAS 6301 [(1,0)] HALF_D_PLUS_2 [6298] [] [] [] [] [6300,6301,6302,6303] CONDITIONAL_S
IDLE 6302 [(0,0)] HALF_D_PLUS_2 [6298] [] [] [] [] [6300,6301,6302,6303] CONDITIONAL_S
DISCARD 6303 [(1,0)] 0 [6298] [] [] [] [] [6300,6301,6302,6303] CONDITIONAL_S
IDLE 6304 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 6305 [(0,1)] D [] [] [] [] [] [] none
MERGE 6306 [(0,1),(0,0)] D [] [6308,6309,6310,6311] [] [] [((0,0),(0,1))] [] none
DISCARD 6307 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6308 [(0,1),(0,0)] D [6306] [] [] [] [((0,0),(0,1))] [6308,6309,6310,6311] CONDITIONAL_S
Y_MEAS 6309 [(0,1)] HALF_D_PLUS_2 [6306] [] [] [] [] [6308,6309,6310,6311] CONDITIONAL_S
IDLE 6310 [(0,0)] HALF_D_PLUS_2 [6306] [] [] [] [] [6308,6309,6310,6311] CONDITIONAL_S
DISCARD 6311 [(0,1)] 0 [6306] [] [] [] [] [6308,6309,6310,6311] CONDITIONAL_S
IDLE 6312 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 6313 [(1,0)] D [] [] [] [] [] [] none
MERGE 6314 [(1,0),(0,0)] D [] [6316,6317,6318,6319] [] [] [((0,0),(1,0))] [] none
DISCARD 6315 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6316 [(1,0),(0,0)] D [6314] [] [] [] [((0,0),(1,0))] [6316,6317,6318,6319] CONDITIONAL_S
Y_MEAS 6317 [(1,0)] HALF_D_PLUS_2 [6314] [] [] [] [] [6316,6317,6318,6319] CONDITIONAL_S
IDLE 6318 [(0,0)] HALF_D_PLUS_2 [6314] [] [] [] [] [6316,6317,6318,6319] CONDITIONAL_S
DISCARD 6319 [(1,0)] 0 [6314] [] [] [] [] [6316,6317,6318,6319] CONDITIONAL_S
IDLE 6320 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 6321 [(0,1)] D [] [] [] [] [] [] none
MERGE 6322 [(0,1),(0,0)] D [] [6324,6325,6326,6327] [] [] [((0,0),(0,1))] [] none
DISCARD 6323 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6324 [(0,1),(0,0)] D [6322] [] [] [] [((0,0),(0,1))] [6324,6325,6326,6327] CONDITIONAL_S
Y_MEAS 6325 [(0,1)] HALF_D_PLUS_2 [6322] [] [] [] [] [6324,6325,6326,6327] CONDITIONAL_S
IDLE 6326 [(0,0)] HALF_D_PLUS_2 [6322] [] [] [] [] [6324,6325,6326,6327] CONDITIONAL_S
DISCARD 6327 [(0,1)] 0 [6322] [] [] [] [] [6324,6325,6326,6327] CONDITIONAL_S
IDLE 6328 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 6329 [(1,0)] D [] [] [] [] [] [] none
MERGE 6330 [(1,0),(0,0)] D [] [6332,6333,6334,6335] [] [] [((0,0),(1,0))] [] none
DISCARD 6331 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6332 [(1,0),(0,0)] D [6330] [] [] [] [((0,0),(1,0))] [6332,6333,6334,6335] CONDITIONAL_S
Y_MEAS 6333 [(1,0)] HALF_D_PLUS_2 [6330] [] [] [] [] [6332,6333,6334,6335] CONDITIONAL_S
IDLE 6334 [(0,0)] HALF_D_PLUS_2 [6330] [] [] [] [] [6332,6333,6334,6335] CONDITIONAL_S
DISCARD 6335 [(1,0)] 0 [6330] [] [] [] [] [6332,6333,6334,6335] CONDITIONAL_S
IDLE 6336 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 6337 [(0,1)] D [] [] [] [] [] [] none
MERGE 6338 [(0,1),(0,0)] D [] [6340,6341,6342,6343] [] [] [((0,0),(0,1))] [] none
DISCARD 6339 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6340 [(0,1),(0,0)] D [6338] [] [] [] [((0,0),(0,1))] [6340,6341,6342,6343] CONDITIONAL_S
Y_MEAS 6341 [(0,1)] HALF_D_PLUS_2 [6338] [] [] [] [] [6340,6341,6342,6343] CONDITIONAL_S
IDLE 6342 [(0,0)] HALF_D_PLUS_2 [6338] [] [] [] [] [6340,6341,6342,6343] CONDITIONAL_S
DISCARD 6343 [(0,1)] 0 [6338] [] [] [] [] [6340,6341,6342,6343] CONDITIONAL_S
IDLE 6344 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 6345 [(1,0)] D [] [] [] [] [] [] none
MERGE 6346 [(1,0),(0,0)] D [] [6348,6349,6350,6351] [] [] [((0,0),(1,0))] [] none
DISCARD 6347 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6348 [(1,0),(0,0)] D [6346] [] [] [] [((0,0),(1,0))] [6348,6349,6350,6351] CONDITIONAL_S
Y_MEAS 6349 [(1,0)] HALF_D_PLUS_2 [6346] [] [] [] [] [6348,6349,6350,6351] CONDITIONAL_S
IDLE 6350 [(0,0)] HALF_D_PLUS_2 [6346] [] [] [] [] [6348,6349,6350,6351] CONDITIONAL_S
DISCARD 6351 [(1,0)] 0 [6346] [] [] [] [] [6348,6349,6350,6351] CONDITIONAL_S
IDLE 6352 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 6353 [(0,1)] D [] [] [] [] [] [] none
MERGE 6354 [(0,1),(0,0)] D [] [6356,6357,6358,6359] [] [] [((0,0),(0,1))] [] none
DISCARD 6355 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6356 [(0,1),(0,0)] D [6354] [] [] [] [((0,0),(0,1))] [6356,6357,6358,6359] CONDITIONAL_S
Y_MEAS 6357 [(0,1)] HALF_D_PLUS_2 [6354] [] [] [] [] [6356,6357,6358,6359] CONDITIONAL_S
IDLE 6358 [(0,0)] HALF_D_PLUS_2 [6354] [] [] [] [] [6356,6357,6358,6359] CONDITIONAL_S
DISCARD 6359 [(0,1)] 0 [6354] [] [] [] [] [6356,6357,6358,6359] CONDITIONAL_S
IDLE 6360 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 6361 [(1,0)] D [] [] [] [] [] [] none
MERGE 6362 [(1,0),(0,0)] D [] [6364,6365,6366,6367] [] [] [((0,0),(1,0))] [] none
DISCARD 6363 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6364 [(1,0),(0,0)] D [6362] [] [] [] [((0,0),(1,0))] [6364,6365,6366,6367] CONDITIONAL_S
Y_MEAS 6365 [(1,0)] HALF_D_PLUS_2 [6362] [] [] [] [] [6364,6365,6366,6367] CONDITIONAL_S
IDLE 6366 [(0,0)] HALF_D_PLUS_2 [6362] [] [] [] [] [6364,6365,6366,6367] CONDITIONAL_S
DISCARD 6367 [(1,0)] 0 [6362] [] [] [] [] [6364,6365,6366,6367] CONDITIONAL_S
IDLE 6368 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 6369 [(0,1)] D [] [] [] [] [] [] none
MERGE 6370 [(0,1),(0,0)] D [] [6372,6373,6374,6375] [] [] [((0,0),(0,1))] [] none
DISCARD 6371 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6372 [(0,1),(0,0)] D [6370] [] [] [] [((0,0),(0,1))] [6372,6373,6374,6375] CONDITIONAL_S
Y_MEAS 6373 [(0,1)] HALF_D_PLUS_2 [6370] [] [] [] [] [6372,6373,6374,6375] CONDITIONAL_S
IDLE 6374 [(0,0)] HALF_D_PLUS_2 [6370] [] [] [] [] [6372,6373,6374,6375] CONDITIONAL_S
DISCARD 6375 [(0,1)] 0 [6370] [] [] [] [] [6372,6373,6374,6375] CONDITIONAL_S
IDLE 6376 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 6377 [(1,0)] D [] [] [] [] [] [] none
MERGE 6378 [(1,0),(0,0)] D [] [6380,6381,6382,6383] [] [] [((0,0),(1,0))] [] none
DISCARD 6379 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6380 [(1,0),(0,0)] D [6378] [] [] [] [((0,0),(1,0))] [6380,6381,6382,6383] CONDITIONAL_S
Y_MEAS 6381 [(1,0)] HALF_D_PLUS_2 [6378] [] [] [] [] [6380,6381,6382,6383] CONDITIONAL_S
IDLE 6382 [(0,0)] HALF_D_PLUS_2 [6378] [] [] [] [] [6380,6381,6382,6383] CONDITIONAL_S
DISCARD 6383 [(1,0)] 0 [6378] [] [] [] [] [6380,6381,6382,6383] CONDITIONAL_S
IDLE 6384 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 6385 [(0,1)] D [] [] [] [] [] [] none
MERGE 6386 [(0,1),(0,0)] D [] [6388,6389,6390,6391] [] [] [((0,0),(0,1))] [] none
DISCARD 6387 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6388 [(0,1),(0,0)] D [6386] [] [] [] [((0,0),(0,1))] [6388,6389,6390,6391] CONDITIONAL_S
Y_MEAS 6389 [(0,1)] HALF_D_PLUS_2 [6386] [] [] [] [] [6388,6389,6390,6391] CONDITIONAL_S
IDLE 6390 [(0,0)] HALF_D_PLUS_2 [6386] [] [] [] [] [6388,6389,6390,6391] CONDITIONAL_S
DISCARD 6391 [(0,1)] 0 [6386] [] [] [] [] [6388,6389,6390,6391] CONDITIONAL_S
IDLE 6392 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 6393 [(1,0)] D [] [] [] [] [] [] none
MERGE 6394 [(1,0),(0,0)] D [] [6396,6397,6398,6399] [] [] [((0,0),(1,0))] [] none
DISCARD 6395 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6396 [(1,0),(0,0)] D [6394] [] [] [] [((0,0),(1,0))] [6396,6397,6398,6399] CONDITIONAL_S
Y_MEAS 6397 [(1,0)] HALF_D_PLUS_2 [6394] [] [] [] [] [6396,6397,6398,6399] CONDITIONAL_S
IDLE 6398 [(0,0)] HALF_D_PLUS_2 [6394] [] [] [] [] [6396,6397,6398,6399] CONDITIONAL_S
DISCARD 6399 [(1,0)] 0 [6394] [] [] [] [] [6396,6397,6398,6399] CONDITIONAL_S
IDLE 6400 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 6401 [(0,1)] D [] [] [] [] [] [] none
MERGE 6402 [(0,1),(0,0)] D [] [6404,6405,6406,6407] [] [] [((0,0),(0,1))] [] none
DISCARD 6403 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6404 [(0,1),(0,0)] D [6402] [] [] [] [((0,0),(0,1))] [6404,6405,6406,6407] CONDITIONAL_S
Y_MEAS 6405 [(0,1)] HALF_D_PLUS_2 [6402] [] [] [] [] [6404,6405,6406,6407] CONDITIONAL_S
IDLE 6406 [(0,0)] HALF_D_PLUS_2 [6402] [] [] [] [] [6404,6405,6406,6407] CONDITIONAL_S
DISCARD 6407 [(0,1)] 0 [6402] [] [] [] [] [6404,6405,6406,6407] CONDITIONAL_S
IDLE 6408 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 6409 [(1,0)] D [] [] [] [] [] [] none
MERGE 6410 [(1,0),(0,0)] D [] [6412,6413,6414,6415] [] [] [((0,0),(1,0))] [] none
DISCARD 6411 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6412 [(1,0),(0,0)] D [6410] [] [] [] [((0,0),(1,0))] [6412,6413,6414,6415] CONDITIONAL_S
Y_MEAS 6413 [(1,0)] HALF_D_PLUS_2 [6410] [] [] [] [] [6412,6413,6414,6415] CONDITIONAL_S
IDLE 6414 [(0,0)] HALF_D_PLUS_2 [6410] [] [] [] [] [6412,6413,6414,6415] CONDITIONAL_S
DISCARD 6415 [(1,0)] 0 [6410] [] [] [] [] [6412,6413,6414,6415] CONDITIONAL_S
IDLE 6416 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 6417 [(0,1)] D [] [] [] [] [] [] none
MERGE 6418 [(0,1),(0,0)] D [] [6420,6421,6422,6423] [] [] [((0,0),(0,1))] [] none
DISCARD 6419 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6420 [(0,1),(0,0)] D [6418] [] [] [] [((0,0),(0,1))] [6420,6421,6422,6423] CONDITIONAL_S
Y_MEAS 6421 [(0,1)] HALF_D_PLUS_2 [6418] [] [] [] [] [6420,6421,6422,6423] CONDITIONAL_S
IDLE 6422 [(0,0)] HALF_D_PLUS_2 [6418] [] [] [] [] [6420,6421,6422,6423] CONDITIONAL_S
DISCARD 6423 [(0,1)] 0 [6418] [] [] [] [] [6420,6421,6422,6423] CONDITIONAL_S
IDLE 6424 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 6425 [(1,0)] D [] [] [] [] [] [] none
MERGE 6426 [(1,0),(0,0)] D [] [6428,6429,6430,6431] [] [] [((0,0),(1,0))] [] none
DISCARD 6427 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6428 [(1,0),(0,0)] D [6426] [] [] [] [((0,0),(1,0))] [6428,6429,6430,6431] CONDITIONAL_S
Y_MEAS 6429 [(1,0)] HALF_D_PLUS_2 [6426] [] [] [] [] [6428,6429,6430,6431] CONDITIONAL_S
IDLE 6430 [(0,0)] HALF_D_PLUS_2 [6426] [] [] [] [] [6428,6429,6430,6431] CONDITIONAL_S
DISCARD 6431 [(1,0)] 0 [6426] [] [] [] [] [6428,6429,6430,6431] CONDITIONAL_S
IDLE 6432 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 6433 [(0,1)] D [] [] [] [] [] [] none
MERGE 6434 [(0,1),(0,0)] D [] [6436,6437,6438,6439] [] [] [((0,0),(0,1))] [] none
DISCARD 6435 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6436 [(0,1),(0,0)] D [6434] [] [] [] [((0,0),(0,1))] [6436,6437,6438,6439] CONDITIONAL_S
Y_MEAS 6437 [(0,1)] HALF_D_PLUS_2 [6434] [] [] [] [] [6436,6437,6438,6439] CONDITIONAL_S
IDLE 6438 [(0,0)] HALF_D_PLUS_2 [6434] [] [] [] [] [6436,6437,6438,6439] CONDITIONAL_S
DISCARD 6439 [(0,1)] 0 [6434] [] [] [] [] [6436,6437,6438,6439] CONDITIONAL_S
IDLE 6440 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 6441 [(1,0)] D [] [] [] [] [] [] none
MERGE 6442 [(1,0),(0,0)] D [] [6444,6445,6446,6447] [] [] [((0,0),(1,0))] [] none
DISCARD 6443 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6444 [(1,0),(0,0)] D [6442] [] [] [] [((0,0),(1,0))] [6444,6445,6446,6447] CONDITIONAL_S
Y_MEAS 6445 [(1,0)] HALF_D_PLUS_2 [6442] [] [] [] [] [6444,6445,6446,6447] CONDITIONAL_S
IDLE 6446 [(0,0)] HALF_D_PLUS_2 [6442] [] [] [] [] [6444,6445,6446,6447] CONDITIONAL_S
DISCARD 6447 [(1,0)] 0 [6442] [] [] [] [] [6444,6445,6446,6447] CONDITIONAL_S
IDLE 6448 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 6449 [(0,1)] D [] [] [] [] [] [] none
MERGE 6450 [(0,1),(0,0)] D [] [6452,6453,6454,6455] [] [] [((0,0),(0,1))] [] none
DISCARD 6451 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6452 [(0,1),(0,0)] D [6450] [] [] [] [((0,0),(0,1))] [6452,6453,6454,6455] CONDITIONAL_S
Y_MEAS 6453 [(0,1)] HALF_D_PLUS_2 [6450] [] [] [] [] [6452,6453,6454,6455] CONDITIONAL_S
IDLE 6454 [(0,0)] HALF_D_PLUS_2 [6450] [] [] [] [] [6452,6453,6454,6455] CONDITIONAL_S
DISCARD 6455 [(0,1)] 0 [6450] [] [] [] [] [6452,6453,6454,6455] CONDITIONAL_S
IDLE 6456 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 6457 [(1,0)] D [] [] [] [] [] [] none
MERGE 6458 [(1,0),(0,0)] D [] [6460,6461,6462,6463] [] [] [((0,0),(1,0))] [] none
DISCARD 6459 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6460 [(1,0),(0,0)] D [6458] [] [] [] [((0,0),(1,0))] [6460,6461,6462,6463] CONDITIONAL_S
Y_MEAS 6461 [(1,0)] HALF_D_PLUS_2 [6458] [] [] [] [] [6460,6461,6462,6463] CONDITIONAL_S
IDLE 6462 [(0,0)] HALF_D_PLUS_2 [6458] [] [] [] [] [6460,6461,6462,6463] CONDITIONAL_S
DISCARD 6463 [(1,0)] 0 [6458] [] [] [] [] [6460,6461,6462,6463] CONDITIONAL_S
IDLE 6464 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 6465 [(0,1)] D [] [] [] [] [] [] none
MERGE 6466 [(0,1),(0,0)] D [] [6468,6469,6470,6471] [] [] [((0,0),(0,1))] [] none
DISCARD 6467 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6468 [(0,1),(0,0)] D [6466] [] [] [] [((0,0),(0,1))] [6468,6469,6470,6471] CONDITIONAL_S
Y_MEAS 6469 [(0,1)] HALF_D_PLUS_2 [6466] [] [] [] [] [6468,6469,6470,6471] CONDITIONAL_S
IDLE 6470 [(0,0)] HALF_D_PLUS_2 [6466] [] [] [] [] [6468,6469,6470,6471] CONDITIONAL_S
DISCARD 6471 [(0,1)] 0 [6466] [] [] [] [] [6468,6469,6470,6471] CONDITIONAL_S
IDLE 6472 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 6473 [(1,0)] D [] [] [] [] [] [] none
MERGE 6474 [(1,0),(0,0)] D [] [6476,6477,6478,6479] [] [] [((0,0),(1,0))] [] none
DISCARD 6475 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6476 [(1,0),(0,0)] D [6474] [] [] [] [((0,0),(1,0))] [6476,6477,6478,6479] CONDITIONAL_S
Y_MEAS 6477 [(1,0)] HALF_D_PLUS_2 [6474] [] [] [] [] [6476,6477,6478,6479] CONDITIONAL_S
IDLE 6478 [(0,0)] HALF_D_PLUS_2 [6474] [] [] [] [] [6476,6477,6478,6479] CONDITIONAL_S
DISCARD 6479 [(1,0)] 0 [6474] [] [] [] [] [6476,6477,6478,6479] CONDITIONAL_S
IDLE 6480 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 6481 [(0,1)] D [] [] [] [] [] [] none
MERGE 6482 [(0,1),(0,0)] D [] [6484,6485,6486,6487] [] [] [((0,0),(0,1))] [] none
DISCARD 6483 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6484 [(0,1),(0,0)] D [6482] [] [] [] [((0,0),(0,1))] [6484,6485,6486,6487] CONDITIONAL_S
Y_MEAS 6485 [(0,1)] HALF_D_PLUS_2 [6482] [] [] [] [] [6484,6485,6486,6487] CONDITIONAL_S
IDLE 6486 [(0,0)] HALF_D_PLUS_2 [6482] [] [] [] [] [6484,6485,6486,6487] CONDITIONAL_S
DISCARD 6487 [(0,1)] 0 [6482] [] [] [] [] [6484,6485,6486,6487] CONDITIONAL_S
IDLE 6488 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 6489 [(1,0)] D [] [] [] [] [] [] none
MERGE 6490 [(1,0),(0,0)] D [] [6492,6493,6494,6495] [] [] [((0,0),(1,0))] [] none
DISCARD 6491 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6492 [(1,0),(0,0)] D [6490] [] [] [] [((0,0),(1,0))] [6492,6493,6494,6495] CONDITIONAL_S
Y_MEAS 6493 [(1,0)] HALF_D_PLUS_2 [6490] [] [] [] [] [6492,6493,6494,6495] CONDITIONAL_S
IDLE 6494 [(0,0)] HALF_D_PLUS_2 [6490] [] [] [] [] [6492,6493,6494,6495] CONDITIONAL_S
DISCARD 6495 [(1,0)] 0 [6490] [] [] [] [] [6492,6493,6494,6495] CONDITIONAL_S
IDLE 6496 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 6497 [(0,1)] D [] [] [] [] [] [] none
MERGE 6498 [(0,1),(0,0)] D [] [6500,6501,6502,6503] [] [] [((0,0),(0,1))] [] none
DISCARD 6499 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6500 [(0,1),(0,0)] D [6498] [] [] [] [((0,0),(0,1))] [6500,6501,6502,6503] CONDITIONAL_S
Y_MEAS 6501 [(0,1)] HALF_D_PLUS_2 [6498] [] [] [] [] [6500,6501,6502,6503] CONDITIONAL_S
IDLE 6502 [(0,0)] HALF_D_PLUS_2 [6498] [] [] [] [] [6500,6501,6502,6503] CONDITIONAL_S
DISCARD 6503 [(0,1)] 0 [6498] [] [] [] [] [6500,6501,6502,6503] CONDITIONAL_S
IDLE 6504 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 6505 [(1,0)] D [] [] [] [] [] [] none
MERGE 6506 [(1,0),(0,0)] D [] [6508,6509,6510,6511] [] [] [((0,0),(1,0))] [] none
DISCARD 6507 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6508 [(1,0),(0,0)] D [6506] [] [] [] [((0,0),(1,0))] [6508,6509,6510,6511] CONDITIONAL_S
Y_MEAS 6509 [(1,0)] HALF_D_PLUS_2 [6506] [] [] [] [] [6508,6509,6510,6511] CONDITIONAL_S
IDLE 6510 [(0,0)] HALF_D_PLUS_2 [6506] [] [] [] [] [6508,6509,6510,6511] CONDITIONAL_S
DISCARD 6511 [(1,0)] 0 [6506] [] [] [] [] [6508,6509,6510,6511] CONDITIONAL_S
IDLE 6512 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 6513 [(0,1)] D [] [] [] [] [] [] none
MERGE 6514 [(0,1),(0,0)] D [] [6516,6517,6518,6519] [] [] [((0,0),(0,1))] [] none
DISCARD 6515 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6516 [(0,1),(0,0)] D [6514] [] [] [] [((0,0),(0,1))] [6516,6517,6518,6519] CONDITIONAL_S
Y_MEAS 6517 [(0,1)] HALF_D_PLUS_2 [6514] [] [] [] [] [6516,6517,6518,6519] CONDITIONAL_S
IDLE 6518 [(0,0)] HALF_D_PLUS_2 [6514] [] [] [] [] [6516,6517,6518,6519] CONDITIONAL_S
DISCARD 6519 [(0,1)] 0 [6514] [] [] [] [] [6516,6517,6518,6519] CONDITIONAL_S
IDLE 6520 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 6521 [(1,0)] D [] [] [] [] [] [] none
MERGE 6522 [(1,0),(0,0)] D [] [6524,6525,6526,6527] [] [] [((0,0),(1,0))] [] none
DISCARD 6523 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6524 [(1,0),(0,0)] D [6522] [] [] [] [((0,0),(1,0))] [6524,6525,6526,6527] CONDITIONAL_S
Y_MEAS 6525 [(1,0)] HALF_D_PLUS_2 [6522] [] [] [] [] [6524,6525,6526,6527] CONDITIONAL_S
IDLE 6526 [(0,0)] HALF_D_PLUS_2 [6522] [] [] [] [] [6524,6525,6526,6527] CONDITIONAL_S
DISCARD 6527 [(1,0)] 0 [6522] [] [] [] [] [6524,6525,6526,6527] CONDITIONAL_S
IDLE 6528 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 6529 [(0,1)] D [] [] [] [] [] [] none
MERGE 6530 [(0,1),(0,0)] D [] [6532,6533,6534,6535] [] [] [((0,0),(0,1))] [] none
DISCARD 6531 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6532 [(0,1),(0,0)] D [6530] [] [] [] [((0,0),(0,1))] [6532,6533,6534,6535] CONDITIONAL_S
Y_MEAS 6533 [(0,1)] HALF_D_PLUS_2 [6530] [] [] [] [] [6532,6533,6534,6535] CONDITIONAL_S
IDLE 6534 [(0,0)] HALF_D_PLUS_2 [6530] [] [] [] [] [6532,6533,6534,6535] CONDITIONAL_S
DISCARD 6535 [(0,1)] 0 [6530] [] [] [] [] [6532,6533,6534,6535] CONDITIONAL_S
IDLE 6536 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 6537 [(1,0)] D [] [] [] [] [] [] none
MERGE 6538 [(1,0),(0,0)] D [] [6540,6541,6542,6543] [] [] [((0,0),(1,0))] [] none
DISCARD 6539 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6540 [(1,0),(0,0)] D [6538] [] [] [] [((0,0),(1,0))] [6540,6541,6542,6543] CONDITIONAL_S
Y_MEAS 6541 [(1,0)] HALF_D_PLUS_2 [6538] [] [] [] [] [6540,6541,6542,6543] CONDITIONAL_S
IDLE 6542 [(0,0)] HALF_D_PLUS_2 [6538] [] [] [] [] [6540,6541,6542,6543] CONDITIONAL_S
DISCARD 6543 [(1,0)] 0 [6538] [] [] [] [] [6540,6541,6542,6543] CONDITIONAL_S
IDLE 6544 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 6545 [(0,1)] D [] [] [] [] [] [] none
MERGE 6546 [(0,1),(0,0)] D [] [6548,6549,6550,6551] [] [] [((0,0),(0,1))] [] none
DISCARD 6547 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6548 [(0,1),(0,0)] D [6546] [] [] [] [((0,0),(0,1))] [6548,6549,6550,6551] CONDITIONAL_S
Y_MEAS 6549 [(0,1)] HALF_D_PLUS_2 [6546] [] [] [] [] [6548,6549,6550,6551] CONDITIONAL_S
IDLE 6550 [(0,0)] HALF_D_PLUS_2 [6546] [] [] [] [] [6548,6549,6550,6551] CONDITIONAL_S
DISCARD 6551 [(0,1)] 0 [6546] [] [] [] [] [6548,6549,6550,6551] CONDITIONAL_S
IDLE 6552 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 6553 [(1,0)] D [] [] [] [] [] [] none
MERGE 6554 [(1,0),(0,0)] D [] [6556,6557,6558,6559] [] [] [((0,0),(1,0))] [] none
DISCARD 6555 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6556 [(1,0),(0,0)] D [6554] [] [] [] [((0,0),(1,0))] [6556,6557,6558,6559] CONDITIONAL_S
Y_MEAS 6557 [(1,0)] HALF_D_PLUS_2 [6554] [] [] [] [] [6556,6557,6558,6559] CONDITIONAL_S
IDLE 6558 [(0,0)] HALF_D_PLUS_2 [6554] [] [] [] [] [6556,6557,6558,6559] CONDITIONAL_S
DISCARD 6559 [(1,0)] 0 [6554] [] [] [] [] [6556,6557,6558,6559] CONDITIONAL_S
IDLE 6560 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 6561 [(0,1)] D [] [] [] [] [] [] none
MERGE 6562 [(0,1),(0,0)] D [] [6564,6565,6566,6567] [] [] [((0,0),(0,1))] [] none
DISCARD 6563 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6564 [(0,1),(0,0)] D [6562] [] [] [] [((0,0),(0,1))] [6564,6565,6566,6567] CONDITIONAL_S
Y_MEAS 6565 [(0,1)] HALF_D_PLUS_2 [6562] [] [] [] [] [6564,6565,6566,6567] CONDITIONAL_S
IDLE 6566 [(0,0)] HALF_D_PLUS_2 [6562] [] [] [] [] [6564,6565,6566,6567] CONDITIONAL_S
DISCARD 6567 [(0,1)] 0 [6562] [] [] [] [] [6564,6565,6566,6567] CONDITIONAL_S
IDLE 6568 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 6569 [(1,0)] D [] [] [] [] [] [] none
MERGE 6570 [(1,0),(0,0)] D [] [6572,6573,6574,6575] [] [] [((0,0),(1,0))] [] none
DISCARD 6571 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6572 [(1,0),(0,0)] D [6570] [] [] [] [((0,0),(1,0))] [6572,6573,6574,6575] CONDITIONAL_S
Y_MEAS 6573 [(1,0)] HALF_D_PLUS_2 [6570] [] [] [] [] [6572,6573,6574,6575] CONDITIONAL_S
IDLE 6574 [(0,0)] HALF_D_PLUS_2 [6570] [] [] [] [] [6572,6573,6574,6575] CONDITIONAL_S
DISCARD 6575 [(1,0)] 0 [6570] [] [] [] [] [6572,6573,6574,6575] CONDITIONAL_S
IDLE 6576 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 6577 [(0,1)] D [] [] [] [] [] [] none
MERGE 6578 [(0,1),(0,0)] D [] [6580,6581,6582,6583] [] [] [((0,0),(0,1))] [] none
DISCARD 6579 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6580 [(0,1),(0,0)] D [6578] [] [] [] [((0,0),(0,1))] [6580,6581,6582,6583] CONDITIONAL_S
Y_MEAS 6581 [(0,1)] HALF_D_PLUS_2 [6578] [] [] [] [] [6580,6581,6582,6583] CONDITIONAL_S
IDLE 6582 [(0,0)] HALF_D_PLUS_2 [6578] [] [] [] [] [6580,6581,6582,6583] CONDITIONAL_S
DISCARD 6583 [(0,1)] 0 [6578] [] [] [] [] [6580,6581,6582,6583] CONDITIONAL_S
IDLE 6584 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 6585 [(1,0)] D [] [] [] [] [] [] none
MERGE 6586 [(1,0),(0,0)] D [] [6588,6589,6590,6591] [] [] [((0,0),(1,0))] [] none
DISCARD 6587 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6588 [(1,0),(0,0)] D [6586] [] [] [] [((0,0),(1,0))] [6588,6589,6590,6591] CONDITIONAL_S
Y_MEAS 6589 [(1,0)] HALF_D_PLUS_2 [6586] [] [] [] [] [6588,6589,6590,6591] CONDITIONAL_S
IDLE 6590 [(0,0)] HALF_D_PLUS_2 [6586] [] [] [] [] [6588,6589,6590,6591] CONDITIONAL_S
DISCARD 6591 [(1,0)] 0 [6586] [] [] [] [] [6588,6589,6590,6591] CONDITIONAL_S
IDLE 6592 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 6593 [(0,1)] D [] [] [] [] [] [] none
MERGE 6594 [(0,1),(0,0)] D [] [6596,6597,6598,6599] [] [] [((0,0),(0,1))] [] none
DISCARD 6595 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6596 [(0,1),(0,0)] D [6594] [] [] [] [((0,0),(0,1))] [6596,6597,6598,6599] CONDITIONAL_S
Y_MEAS 6597 [(0,1)] HALF_D_PLUS_2 [6594] [] [] [] [] [6596,6597,6598,6599] CONDITIONAL_S
IDLE 6598 [(0,0)] HALF_D_PLUS_2 [6594] [] [] [] [] [6596,6597,6598,6599] CONDITIONAL_S
DISCARD 6599 [(0,1)] 0 [6594] [] [] [] [] [6596,6597,6598,6599] CONDITIONAL_S
IDLE 6600 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 6601 [(1,0)] D [] [] [] [] [] [] none
MERGE 6602 [(1,0),(0,0)] D [] [6604,6605,6606,6607] [] [] [((0,0),(1,0))] [] none
DISCARD 6603 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6604 [(1,0),(0,0)] D [6602] [] [] [] [((0,0),(1,0))] [6604,6605,6606,6607] CONDITIONAL_S
Y_MEAS 6605 [(1,0)] HALF_D_PLUS_2 [6602] [] [] [] [] [6604,6605,6606,6607] CONDITIONAL_S
IDLE 6606 [(0,0)] HALF_D_PLUS_2 [6602] [] [] [] [] [6604,6605,6606,6607] CONDITIONAL_S
DISCARD 6607 [(1,0)] 0 [6602] [] [] [] [] [6604,6605,6606,6607] CONDITIONAL_S
IDLE 6608 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 6609 [(0,1)] D [] [] [] [] [] [] none
MERGE 6610 [(0,1),(0,0)] D [] [6612,6613,6614,6615] [] [] [((0,0),(0,1))] [] none
DISCARD 6611 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6612 [(0,1),(0,0)] D [6610] [] [] [] [((0,0),(0,1))] [6612,6613,6614,6615] CONDITIONAL_S
Y_MEAS 6613 [(0,1)] HALF_D_PLUS_2 [6610] [] [] [] [] [6612,6613,6614,6615] CONDITIONAL_S
IDLE 6614 [(0,0)] HALF_D_PLUS_2 [6610] [] [] [] [] [6612,6613,6614,6615] CONDITIONAL_S
DISCARD 6615 [(0,1)] 0 [6610] [] [] [] [] [6612,6613,6614,6615] CONDITIONAL_S
IDLE 6616 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 6617 [(1,0)] D [] [] [] [] [] [] none
MERGE 6618 [(1,0),(0,0)] D [] [6620,6621,6622,6623] [] [] [((0,0),(1,0))] [] none
DISCARD 6619 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6620 [(1,0),(0,0)] D [6618] [] [] [] [((0,0),(1,0))] [6620,6621,6622,6623] CONDITIONAL_S
Y_MEAS 6621 [(1,0)] HALF_D_PLUS_2 [6618] [] [] [] [] [6620,6621,6622,6623] CONDITIONAL_S
IDLE 6622 [(0,0)] HALF_D_PLUS_2 [6618] [] [] [] [] [6620,6621,6622,6623] CONDITIONAL_S
DISCARD 6623 [(1,0)] 0 [6618] [] [] [] [] [6620,6621,6622,6623] CONDITIONAL_S
IDLE 6624 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 6625 [(0,1)] D [] [] [] [] [] [] none
MERGE 6626 [(0,1),(0,0)] D [] [6628,6629,6630,6631] [] [] [((0,0),(0,1))] [] none
DISCARD 6627 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6628 [(0,1),(0,0)] D [6626] [] [] [] [((0,0),(0,1))] [6628,6629,6630,6631] CONDITIONAL_S
Y_MEAS 6629 [(0,1)] HALF_D_PLUS_2 [6626] [] [] [] [] [6628,6629,6630,6631] CONDITIONAL_S
IDLE 6630 [(0,0)] HALF_D_PLUS_2 [6626] [] [] [] [] [6628,6629,6630,6631] CONDITIONAL_S
DISCARD 6631 [(0,1)] 0 [6626] [] [] [] [] [6628,6629,6630,6631] CONDITIONAL_S
IDLE 6632 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 6633 [(1,0)] D [] [] [] [] [] [] none
MERGE 6634 [(1,0),(0,0)] D [] [6636,6637,6638,6639] [] [] [((0,0),(1,0))] [] none
DISCARD 6635 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6636 [(1,0),(0,0)] D [6634] [] [] [] [((0,0),(1,0))] [6636,6637,6638,6639] CONDITIONAL_S
Y_MEAS 6637 [(1,0)] HALF_D_PLUS_2 [6634] [] [] [] [] [6636,6637,6638,6639] CONDITIONAL_S
IDLE 6638 [(0,0)] HALF_D_PLUS_2 [6634] [] [] [] [] [6636,6637,6638,6639] CONDITIONAL_S
DISCARD 6639 [(1,0)] 0 [6634] [] [] [] [] [6636,6637,6638,6639] CONDITIONAL_S
IDLE 6640 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 6641 [(0,1)] D [] [] [] [] [] [] none
MERGE 6642 [(0,1),(0,0)] D [] [6644,6645,6646,6647] [] [] [((0,0),(0,1))] [] none
DISCARD 6643 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6644 [(0,1),(0,0)] D [6642] [] [] [] [((0,0),(0,1))] [6644,6645,6646,6647] CONDITIONAL_S
Y_MEAS 6645 [(0,1)] HALF_D_PLUS_2 [6642] [] [] [] [] [6644,6645,6646,6647] CONDITIONAL_S
IDLE 6646 [(0,0)] HALF_D_PLUS_2 [6642] [] [] [] [] [6644,6645,6646,6647] CONDITIONAL_S
DISCARD 6647 [(0,1)] 0 [6642] [] [] [] [] [6644,6645,6646,6647] CONDITIONAL_S
IDLE 6648 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 6649 [(1,0)] D [] [] [] [] [] [] none
MERGE 6650 [(1,0),(0,0)] D [] [6652,6653,6654,6655] [] [] [((0,0),(1,0))] [] none
DISCARD 6651 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6652 [(1,0),(0,0)] D [6650] [] [] [] [((0,0),(1,0))] [6652,6653,6654,6655] CONDITIONAL_S
Y_MEAS 6653 [(1,0)] HALF_D_PLUS_2 [6650] [] [] [] [] [6652,6653,6654,6655] CONDITIONAL_S
IDLE 6654 [(0,0)] HALF_D_PLUS_2 [6650] [] [] [] [] [6652,6653,6654,6655] CONDITIONAL_S
DISCARD 6655 [(1,0)] 0 [6650] [] [] [] [] [6652,6653,6654,6655] CONDITIONAL_S
IDLE 6656 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 6657 [(0,1)] D [] [] [] [] [] [] none
MERGE 6658 [(0,1),(0,0)] D [] [6660,6661,6662,6663] [] [] [((0,0),(0,1))] [] none
DISCARD 6659 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6660 [(0,1),(0,0)] D [6658] [] [] [] [((0,0),(0,1))] [6660,6661,6662,6663] CONDITIONAL_S
Y_MEAS 6661 [(0,1)] HALF_D_PLUS_2 [6658] [] [] [] [] [6660,6661,6662,6663] CONDITIONAL_S
IDLE 6662 [(0,0)] HALF_D_PLUS_2 [6658] [] [] [] [] [6660,6661,6662,6663] CONDITIONAL_S
DISCARD 6663 [(0,1)] 0 [6658] [] [] [] [] [6660,6661,6662,6663] CONDITIONAL_S
IDLE 6664 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 6665 [(1,0)] D [] [] [] [] [] [] none
MERGE 6666 [(1,0),(0,0)] D [] [6668,6669,6670,6671] [] [] [((0,0),(1,0))] [] none
DISCARD 6667 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6668 [(1,0),(0,0)] D [6666] [] [] [] [((0,0),(1,0))] [6668,6669,6670,6671] CONDITIONAL_S
Y_MEAS 6669 [(1,0)] HALF_D_PLUS_2 [6666] [] [] [] [] [6668,6669,6670,6671] CONDITIONAL_S
IDLE 6670 [(0,0)] HALF_D_PLUS_2 [6666] [] [] [] [] [6668,6669,6670,6671] CONDITIONAL_S
DISCARD 6671 [(1,0)] 0 [6666] [] [] [] [] [6668,6669,6670,6671] CONDITIONAL_S
IDLE 6672 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 6673 [(0,1)] D [] [] [] [] [] [] none
MERGE 6674 [(0,1),(0,0)] D [] [6676,6677,6678,6679] [] [] [((0,0),(0,1))] [] none
DISCARD 6675 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6676 [(0,1),(0,0)] D [6674] [] [] [] [((0,0),(0,1))] [6676,6677,6678,6679] CONDITIONAL_S
Y_MEAS 6677 [(0,1)] HALF_D_PLUS_2 [6674] [] [] [] [] [6676,6677,6678,6679] CONDITIONAL_S
IDLE 6678 [(0,0)] HALF_D_PLUS_2 [6674] [] [] [] [] [6676,6677,6678,6679] CONDITIONAL_S
DISCARD 6679 [(0,1)] 0 [6674] [] [] [] [] [6676,6677,6678,6679] CONDITIONAL_S
IDLE 6680 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 6681 [(1,0)] D [] [] [] [] [] [] none
MERGE 6682 [(1,0),(0,0)] D [] [6684,6685,6686,6687] [] [] [((0,0),(1,0))] [] none
DISCARD 6683 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6684 [(1,0),(0,0)] D [6682] [] [] [] [((0,0),(1,0))] [6684,6685,6686,6687] CONDITIONAL_S
Y_MEAS 6685 [(1,0)] HALF_D_PLUS_2 [6682] [] [] [] [] [6684,6685,6686,6687] CONDITIONAL_S
IDLE 6686 [(0,0)] HALF_D_PLUS_2 [6682] [] [] [] [] [6684,6685,6686,6687] CONDITIONAL_S
DISCARD 6687 [(1,0)] 0 [6682] [] [] [] [] [6684,6685,6686,6687] CONDITIONAL_S
IDLE 6688 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 6689 [(0,1)] D [] [] [] [] [] [] none
MERGE 6690 [(0,1),(0,0)] D [] [6692,6693,6694,6695] [] [] [((0,0),(0,1))] [] none
DISCARD 6691 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6692 [(0,1),(0,0)] D [6690] [] [] [] [((0,0),(0,1))] [6692,6693,6694,6695] CONDITIONAL_S
Y_MEAS 6693 [(0,1)] HALF_D_PLUS_2 [6690] [] [] [] [] [6692,6693,6694,6695] CONDITIONAL_S
IDLE 6694 [(0,0)] HALF_D_PLUS_2 [6690] [] [] [] [] [6692,6693,6694,6695] CONDITIONAL_S
DISCARD 6695 [(0,1)] 0 [6690] [] [] [] [] [6692,6693,6694,6695] CONDITIONAL_S
IDLE 6696 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 6697 [(1,0)] D [] [] [] [] [] [] none
MERGE 6698 [(1,0),(0,0)] D [] [6700,6701,6702,6703] [] [] [((0,0),(1,0))] [] none
DISCARD 6699 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6700 [(1,0),(0,0)] D [6698] [] [] [] [((0,0),(1,0))] [6700,6701,6702,6703] CONDITIONAL_S
Y_MEAS 6701 [(1,0)] HALF_D_PLUS_2 [6698] [] [] [] [] [6700,6701,6702,6703] CONDITIONAL_S
IDLE 6702 [(0,0)] HALF_D_PLUS_2 [6698] [] [] [] [] [6700,6701,6702,6703] CONDITIONAL_S
DISCARD 6703 [(1,0)] 0 [6698] [] [] [] [] [6700,6701,6702,6703] CONDITIONAL_S
IDLE 6704 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 6705 [(0,1)] D [] [] [] [] [] [] none
MERGE 6706 [(0,1),(0,0)] D [] [6708,6709,6710,6711] [] [] [((0,0),(0,1))] [] none
DISCARD 6707 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6708 [(0,1),(0,0)] D [6706] [] [] [] [((0,0),(0,1))] [6708,6709,6710,6711] CONDITIONAL_S
Y_MEAS 6709 [(0,1)] HALF_D_PLUS_2 [6706] [] [] [] [] [6708,6709,6710,6711] CONDITIONAL_S
IDLE 6710 [(0,0)] HALF_D_PLUS_2 [6706] [] [] [] [] [6708,6709,6710,6711] CONDITIONAL_S
DISCARD 6711 [(0,1)] 0 [6706] [] [] [] [] [6708,6709,6710,6711] CONDITIONAL_S
IDLE 6712 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 6713 [(1,0)] D [] [] [] [] [] [] none
MERGE 6714 [(1,0),(0,0)] D [] [6716,6717,6718,6719] [] [] [((0,0),(1,0))] [] none
DISCARD 6715 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6716 [(1,0),(0,0)] D [6714] [] [] [] [((0,0),(1,0))] [6716,6717,6718,6719] CONDITIONAL_S
Y_MEAS 6717 [(1,0)] HALF_D_PLUS_2 [6714] [] [] [] [] [6716,6717,6718,6719] CONDITIONAL_S
IDLE 6718 [(0,0)] HALF_D_PLUS_2 [6714] [] [] [] [] [6716,6717,6718,6719] CONDITIONAL_S
DISCARD 6719 [(1,0)] 0 [6714] [] [] [] [] [6716,6717,6718,6719] CONDITIONAL_S
IDLE 6720 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 6721 [(0,1)] D [] [] [] [] [] [] none
MERGE 6722 [(0,1),(0,0)] D [] [6724,6725,6726,6727] [] [] [((0,0),(0,1))] [] none
DISCARD 6723 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6724 [(0,1),(0,0)] D [6722] [] [] [] [((0,0),(0,1))] [6724,6725,6726,6727] CONDITIONAL_S
Y_MEAS 6725 [(0,1)] HALF_D_PLUS_2 [6722] [] [] [] [] [6724,6725,6726,6727] CONDITIONAL_S
IDLE 6726 [(0,0)] HALF_D_PLUS_2 [6722] [] [] [] [] [6724,6725,6726,6727] CONDITIONAL_S
DISCARD 6727 [(0,1)] 0 [6722] [] [] [] [] [6724,6725,6726,6727] CONDITIONAL_S
IDLE 6728 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 6729 [(1,0)] D [] [] [] [] [] [] none
MERGE 6730 [(1,0),(0,0)] D [] [6732,6733,6734,6735] [] [] [((0,0),(1,0))] [] none
DISCARD 6731 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6732 [(1,0),(0,0)] D [6730] [] [] [] [((0,0),(1,0))] [6732,6733,6734,6735] CONDITIONAL_S
Y_MEAS 6733 [(1,0)] HALF_D_PLUS_2 [6730] [] [] [] [] [6732,6733,6734,6735] CONDITIONAL_S
IDLE 6734 [(0,0)] HALF_D_PLUS_2 [6730] [] [] [] [] [6732,6733,6734,6735] CONDITIONAL_S
DISCARD 6735 [(1,0)] 0 [6730] [] [] [] [] [6732,6733,6734,6735] CONDITIONAL_S
IDLE 6736 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 6737 [(0,1)] D [] [] [] [] [] [] none
MERGE 6738 [(0,1),(0,0)] D [] [6740,6741,6742,6743] [] [] [((0,0),(0,1))] [] none
DISCARD 6739 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6740 [(0,1),(0,0)] D [6738] [] [] [] [((0,0),(0,1))] [6740,6741,6742,6743] CONDITIONAL_S
Y_MEAS 6741 [(0,1)] HALF_D_PLUS_2 [6738] [] [] [] [] [6740,6741,6742,6743] CONDITIONAL_S
IDLE 6742 [(0,0)] HALF_D_PLUS_2 [6738] [] [] [] [] [6740,6741,6742,6743] CONDITIONAL_S
DISCARD 6743 [(0,1)] 0 [6738] [] [] [] [] [6740,6741,6742,6743] CONDITIONAL_S
IDLE 6744 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 6745 [(1,0)] D [] [] [] [] [] [] none
MERGE 6746 [(1,0),(0,0)] D [] [6748,6749,6750,6751] [] [] [((0,0),(1,0))] [] none
DISCARD 6747 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6748 [(1,0),(0,0)] D [6746] [] [] [] [((0,0),(1,0))] [6748,6749,6750,6751] CONDITIONAL_S
Y_MEAS 6749 [(1,0)] HALF_D_PLUS_2 [6746] [] [] [] [] [6748,6749,6750,6751] CONDITIONAL_S
IDLE 6750 [(0,0)] HALF_D_PLUS_2 [6746] [] [] [] [] [6748,6749,6750,6751] CONDITIONAL_S
DISCARD 6751 [(1,0)] 0 [6746] [] [] [] [] [6748,6749,6750,6751] CONDITIONAL_S
IDLE 6752 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 6753 [(0,1)] D [] [] [] [] [] [] none
MERGE 6754 [(0,1),(0,0)] D [] [6756,6757,6758,6759] [] [] [((0,0),(0,1))] [] none
DISCARD 6755 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6756 [(0,1),(0,0)] D [6754] [] [] [] [((0,0),(0,1))] [6756,6757,6758,6759] CONDITIONAL_S
Y_MEAS 6757 [(0,1)] HALF_D_PLUS_2 [6754] [] [] [] [] [6756,6757,6758,6759] CONDITIONAL_S
IDLE 6758 [(0,0)] HALF_D_PLUS_2 [6754] [] [] [] [] [6756,6757,6758,6759] CONDITIONAL_S
DISCARD 6759 [(0,1)] 0 [6754] [] [] [] [] [6756,6757,6758,6759] CONDITIONAL_S
IDLE 6760 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 6761 [(1,0)] D [] [] [] [] [] [] none
MERGE 6762 [(1,0),(0,0)] D [] [6764,6765,6766,6767] [] [] [((0,0),(1,0))] [] none
DISCARD 6763 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6764 [(1,0),(0,0)] D [6762] [] [] [] [((0,0),(1,0))] [6764,6765,6766,6767] CONDITIONAL_S
Y_MEAS 6765 [(1,0)] HALF_D_PLUS_2 [6762] [] [] [] [] [6764,6765,6766,6767] CONDITIONAL_S
IDLE 6766 [(0,0)] HALF_D_PLUS_2 [6762] [] [] [] [] [6764,6765,6766,6767] CONDITIONAL_S
DISCARD 6767 [(1,0)] 0 [6762] [] [] [] [] [6764,6765,6766,6767] CONDITIONAL_S
IDLE 6768 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 6769 [(0,1)] D [] [] [] [] [] [] none
MERGE 6770 [(0,1),(0,0)] D [] [6772,6773,6774,6775] [] [] [((0,0),(0,1))] [] none
DISCARD 6771 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6772 [(0,1),(0,0)] D [6770] [] [] [] [((0,0),(0,1))] [6772,6773,6774,6775] CONDITIONAL_S
Y_MEAS 6773 [(0,1)] HALF_D_PLUS_2 [6770] [] [] [] [] [6772,6773,6774,6775] CONDITIONAL_S
IDLE 6774 [(0,0)] HALF_D_PLUS_2 [6770] [] [] [] [] [6772,6773,6774,6775] CONDITIONAL_S
DISCARD 6775 [(0,1)] 0 [6770] [] [] [] [] [6772,6773,6774,6775] CONDITIONAL_S
IDLE 6776 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 6777 [(1,0)] D [] [] [] [] [] [] none
MERGE 6778 [(1,0),(0,0)] D [] [6780,6781,6782,6783] [] [] [((0,0),(1,0))] [] none
DISCARD 6779 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6780 [(1,0),(0,0)] D [6778] [] [] [] [((0,0),(1,0))] [6780,6781,6782,6783] CONDITIONAL_S
Y_MEAS 6781 [(1,0)] HALF_D_PLUS_2 [6778] [] [] [] [] [6780,6781,6782,6783] CONDITIONAL_S
IDLE 6782 [(0,0)] HALF_D_PLUS_2 [6778] [] [] [] [] [6780,6781,6782,6783] CONDITIONAL_S
DISCARD 6783 [(1,0)] 0 [6778] [] [] [] [] [6780,6781,6782,6783] CONDITIONAL_S
IDLE 6784 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 6785 [(0,1)] D [] [] [] [] [] [] none
MERGE 6786 [(0,1),(0,0)] D [] [6788,6789,6790,6791] [] [] [((0,0),(0,1))] [] none
DISCARD 6787 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6788 [(0,1),(0,0)] D [6786] [] [] [] [((0,0),(0,1))] [6788,6789,6790,6791] CONDITIONAL_S
Y_MEAS 6789 [(0,1)] HALF_D_PLUS_2 [6786] [] [] [] [] [6788,6789,6790,6791] CONDITIONAL_S
IDLE 6790 [(0,0)] HALF_D_PLUS_2 [6786] [] [] [] [] [6788,6789,6790,6791] CONDITIONAL_S
DISCARD 6791 [(0,1)] 0 [6786] [] [] [] [] [6788,6789,6790,6791] CONDITIONAL_S
IDLE 6792 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 6793 [(1,0)] D [] [] [] [] [] [] none
MERGE 6794 [(1,0),(0,0)] D [] [6796,6797,6798,6799] [] [] [((0,0),(1,0))] [] none
DISCARD 6795 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6796 [(1,0),(0,0)] D [6794] [] [] [] [((0,0),(1,0))] [6796,6797,6798,6799] CONDITIONAL_S
Y_MEAS 6797 [(1,0)] HALF_D_PLUS_2 [6794] [] [] [] [] [6796,6797,6798,6799] CONDITIONAL_S
IDLE 6798 [(0,0)] HALF_D_PLUS_2 [6794] [] [] [] [] [6796,6797,6798,6799] CONDITIONAL_S
DISCARD 6799 [(1,0)] 0 [6794] [] [] [] [] [6796,6797,6798,6799] CONDITIONAL_S
IDLE 6800 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 6801 [(0,1)] D [] [] [] [] [] [] none
MERGE 6802 [(0,1),(0,0)] D [] [6804,6805,6806,6807] [] [] [((0,0),(0,1))] [] none
DISCARD 6803 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6804 [(0,1),(0,0)] D [6802] [] [] [] [((0,0),(0,1))] [6804,6805,6806,6807] CONDITIONAL_S
Y_MEAS 6805 [(0,1)] HALF_D_PLUS_2 [6802] [] [] [] [] [6804,6805,6806,6807] CONDITIONAL_S
IDLE 6806 [(0,0)] HALF_D_PLUS_2 [6802] [] [] [] [] [6804,6805,6806,6807] CONDITIONAL_S
DISCARD 6807 [(0,1)] 0 [6802] [] [] [] [] [6804,6805,6806,6807] CONDITIONAL_S
IDLE 6808 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 6809 [(1,0)] D [] [] [] [] [] [] none
MERGE 6810 [(1,0),(0,0)] D [] [6812,6813,6814,6815] [] [] [((0,0),(1,0))] [] none
DISCARD 6811 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6812 [(1,0),(0,0)] D [6810] [] [] [] [((0,0),(1,0))] [6812,6813,6814,6815] CONDITIONAL_S
Y_MEAS 6813 [(1,0)] HALF_D_PLUS_2 [6810] [] [] [] [] [6812,6813,6814,6815] CONDITIONAL_S
IDLE 6814 [(0,0)] HALF_D_PLUS_2 [6810] [] [] [] [] [6812,6813,6814,6815] CONDITIONAL_S
DISCARD 6815 [(1,0)] 0 [6810] [] [] [] [] [6812,6813,6814,6815] CONDITIONAL_S
IDLE 6816 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 6817 [(0,1)] D [] [] [] [] [] [] none
MERGE 6818 [(0,1),(0,0)] D [] [6820,6821,6822,6823] [] [] [((0,0),(0,1))] [] none
DISCARD 6819 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6820 [(0,1),(0,0)] D [6818] [] [] [] [((0,0),(0,1))] [6820,6821,6822,6823] CONDITIONAL_S
Y_MEAS 6821 [(0,1)] HALF_D_PLUS_2 [6818] [] [] [] [] [6820,6821,6822,6823] CONDITIONAL_S
IDLE 6822 [(0,0)] HALF_D_PLUS_2 [6818] [] [] [] [] [6820,6821,6822,6823] CONDITIONAL_S
DISCARD 6823 [(0,1)] 0 [6818] [] [] [] [] [6820,6821,6822,6823] CONDITIONAL_S
IDLE 6824 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 6825 [(1,0)] D [] [] [] [] [] [] none
MERGE 6826 [(1,0),(0,0)] D [] [6828,6829,6830,6831] [] [] [((0,0),(1,0))] [] none
DISCARD 6827 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6828 [(1,0),(0,0)] D [6826] [] [] [] [((0,0),(1,0))] [6828,6829,6830,6831] CONDITIONAL_S
Y_MEAS 6829 [(1,0)] HALF_D_PLUS_2 [6826] [] [] [] [] [6828,6829,6830,6831] CONDITIONAL_S
IDLE 6830 [(0,0)] HALF_D_PLUS_2 [6826] [] [] [] [] [6828,6829,6830,6831] CONDITIONAL_S
DISCARD 6831 [(1,0)] 0 [6826] [] [] [] [] [6828,6829,6830,6831] CONDITIONAL_S
IDLE 6832 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 6833 [(0,1)] D [] [] [] [] [] [] none
MERGE 6834 [(0,1),(0,0)] D [] [6836,6837,6838,6839] [] [] [((0,0),(0,1))] [] none
DISCARD 6835 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6836 [(0,1),(0,0)] D [6834] [] [] [] [((0,0),(0,1))] [6836,6837,6838,6839] CONDITIONAL_S
Y_MEAS 6837 [(0,1)] HALF_D_PLUS_2 [6834] [] [] [] [] [6836,6837,6838,6839] CONDITIONAL_S
IDLE 6838 [(0,0)] HALF_D_PLUS_2 [6834] [] [] [] [] [6836,6837,6838,6839] CONDITIONAL_S
DISCARD 6839 [(0,1)] 0 [6834] [] [] [] [] [6836,6837,6838,6839] CONDITIONAL_S
IDLE 6840 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 6841 [(1,0)] D [] [] [] [] [] [] none
MERGE 6842 [(1,0),(0,0)] D [] [6844,6845,6846,6847] [] [] [((0,0),(1,0))] [] none
DISCARD 6843 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6844 [(1,0),(0,0)] D [6842] [] [] [] [((0,0),(1,0))] [6844,6845,6846,6847] CONDITIONAL_S
Y_MEAS 6845 [(1,0)] HALF_D_PLUS_2 [6842] [] [] [] [] [6844,6845,6846,6847] CONDITIONAL_S
IDLE 6846 [(0,0)] HALF_D_PLUS_2 [6842] [] [] [] [] [6844,6845,6846,6847] CONDITIONAL_S
DISCARD 6847 [(1,0)] 0 [6842] [] [] [] [] [6844,6845,6846,6847] CONDITIONAL_S
IDLE 6848 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 6849 [(0,1)] D [] [] [] [] [] [] none
MERGE 6850 [(0,1),(0,0)] D [] [6852,6853,6854,6855] [] [] [((0,0),(0,1))] [] none
DISCARD 6851 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6852 [(0,1),(0,0)] D [6850] [] [] [] [((0,0),(0,1))] [6852,6853,6854,6855] CONDITIONAL_S
Y_MEAS 6853 [(0,1)] HALF_D_PLUS_2 [6850] [] [] [] [] [6852,6853,6854,6855] CONDITIONAL_S
IDLE 6854 [(0,0)] HALF_D_PLUS_2 [6850] [] [] [] [] [6852,6853,6854,6855] CONDITIONAL_S
DISCARD 6855 [(0,1)] 0 [6850] [] [] [] [] [6852,6853,6854,6855] CONDITIONAL_S
IDLE 6856 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 6857 [(1,0)] D [] [] [] [] [] [] none
MERGE 6858 [(1,0),(0,0)] D [] [6860,6861,6862,6863] [] [] [((0,0),(1,0))] [] none
DISCARD 6859 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6860 [(1,0),(0,0)] D [6858] [] [] [] [((0,0),(1,0))] [6860,6861,6862,6863] CONDITIONAL_S
Y_MEAS 6861 [(1,0)] HALF_D_PLUS_2 [6858] [] [] [] [] [6860,6861,6862,6863] CONDITIONAL_S
IDLE 6862 [(0,0)] HALF_D_PLUS_2 [6858] [] [] [] [] [6860,6861,6862,6863] CONDITIONAL_S
DISCARD 6863 [(1,0)] 0 [6858] [] [] [] [] [6860,6861,6862,6863] CONDITIONAL_S
IDLE 6864 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 6865 [(0,1)] D [] [] [] [] [] [] none
MERGE 6866 [(0,1),(0,0)] D [] [6868,6869,6870,6871] [] [] [((0,0),(0,1))] [] none
DISCARD 6867 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6868 [(0,1),(0,0)] D [6866] [] [] [] [((0,0),(0,1))] [6868,6869,6870,6871] CONDITIONAL_S
Y_MEAS 6869 [(0,1)] HALF_D_PLUS_2 [6866] [] [] [] [] [6868,6869,6870,6871] CONDITIONAL_S
IDLE 6870 [(0,0)] HALF_D_PLUS_2 [6866] [] [] [] [] [6868,6869,6870,6871] CONDITIONAL_S
DISCARD 6871 [(0,1)] 0 [6866] [] [] [] [] [6868,6869,6870,6871] CONDITIONAL_S
IDLE 6872 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 6873 [(1,0)] D [] [] [] [] [] [] none
MERGE 6874 [(1,0),(0,0)] D [] [6876,6877,6878,6879] [] [] [((0,0),(1,0))] [] none
DISCARD 6875 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6876 [(1,0),(0,0)] D [6874] [] [] [] [((0,0),(1,0))] [6876,6877,6878,6879] CONDITIONAL_S
Y_MEAS 6877 [(1,0)] HALF_D_PLUS_2 [6874] [] [] [] [] [6876,6877,6878,6879] CONDITIONAL_S
IDLE 6878 [(0,0)] HALF_D_PLUS_2 [6874] [] [] [] [] [6876,6877,6878,6879] CONDITIONAL_S
DISCARD 6879 [(1,0)] 0 [6874] [] [] [] [] [6876,6877,6878,6879] CONDITIONAL_S
IDLE 6880 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 6881 [(0,1)] D [] [] [] [] [] [] none
MERGE 6882 [(0,1),(0,0)] D [] [6884,6885,6886,6887] [] [] [((0,0),(0,1))] [] none
DISCARD 6883 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6884 [(0,1),(0,0)] D [6882] [] [] [] [((0,0),(0,1))] [6884,6885,6886,6887] CONDITIONAL_S
Y_MEAS 6885 [(0,1)] HALF_D_PLUS_2 [6882] [] [] [] [] [6884,6885,6886,6887] CONDITIONAL_S
IDLE 6886 [(0,0)] HALF_D_PLUS_2 [6882] [] [] [] [] [6884,6885,6886,6887] CONDITIONAL_S
DISCARD 6887 [(0,1)] 0 [6882] [] [] [] [] [6884,6885,6886,6887] CONDITIONAL_S
IDLE 6888 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 6889 [(1,0)] D [] [] [] [] [] [] none
MERGE 6890 [(1,0),(0,0)] D [] [6892,6893,6894,6895] [] [] [((0,0),(1,0))] [] none
DISCARD 6891 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6892 [(1,0),(0,0)] D [6890] [] [] [] [((0,0),(1,0))] [6892,6893,6894,6895] CONDITIONAL_S
Y_MEAS 6893 [(1,0)] HALF_D_PLUS_2 [6890] [] [] [] [] [6892,6893,6894,6895] CONDITIONAL_S
IDLE 6894 [(0,0)] HALF_D_PLUS_2 [6890] [] [] [] [] [6892,6893,6894,6895] CONDITIONAL_S
DISCARD 6895 [(1,0)] 0 [6890] [] [] [] [] [6892,6893,6894,6895] CONDITIONAL_S
IDLE 6896 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 6897 [(0,1)] D [] [] [] [] [] [] none
MERGE 6898 [(0,1),(0,0)] D [] [6900,6901,6902,6903] [] [] [((0,0),(0,1))] [] none
DISCARD 6899 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6900 [(0,1),(0,0)] D [6898] [] [] [] [((0,0),(0,1))] [6900,6901,6902,6903] CONDITIONAL_S
Y_MEAS 6901 [(0,1)] HALF_D_PLUS_2 [6898] [] [] [] [] [6900,6901,6902,6903] CONDITIONAL_S
IDLE 6902 [(0,0)] HALF_D_PLUS_2 [6898] [] [] [] [] [6900,6901,6902,6903] CONDITIONAL_S
DISCARD 6903 [(0,1)] 0 [6898] [] [] [] [] [6900,6901,6902,6903] CONDITIONAL_S
IDLE 6904 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 6905 [(1,0)] D [] [] [] [] [] [] none
MERGE 6906 [(1,0),(0,0)] D [] [6908,6909,6910,6911] [] [] [((0,0),(1,0))] [] none
DISCARD 6907 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6908 [(1,0),(0,0)] D [6906] [] [] [] [((0,0),(1,0))] [6908,6909,6910,6911] CONDITIONAL_S
Y_MEAS 6909 [(1,0)] HALF_D_PLUS_2 [6906] [] [] [] [] [6908,6909,6910,6911] CONDITIONAL_S
IDLE 6910 [(0,0)] HALF_D_PLUS_2 [6906] [] [] [] [] [6908,6909,6910,6911] CONDITIONAL_S
DISCARD 6911 [(1,0)] 0 [6906] [] [] [] [] [6908,6909,6910,6911] CONDITIONAL_S
IDLE 6912 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 6913 [(0,1)] D [] [] [] [] [] [] none
MERGE 6914 [(0,1),(0,0)] D [] [6916,6917,6918,6919] [] [] [((0,0),(0,1))] [] none
DISCARD 6915 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6916 [(0,1),(0,0)] D [6914] [] [] [] [((0,0),(0,1))] [6916,6917,6918,6919] CONDITIONAL_S
Y_MEAS 6917 [(0,1)] HALF_D_PLUS_2 [6914] [] [] [] [] [6916,6917,6918,6919] CONDITIONAL_S
IDLE 6918 [(0,0)] HALF_D_PLUS_2 [6914] [] [] [] [] [6916,6917,6918,6919] CONDITIONAL_S
DISCARD 6919 [(0,1)] 0 [6914] [] [] [] [] [6916,6917,6918,6919] CONDITIONAL_S
IDLE 6920 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 6921 [(1,0)] D [] [] [] [] [] [] none
MERGE 6922 [(1,0),(0,0)] D [] [6924,6925,6926,6927] [] [] [((0,0),(1,0))] [] none
DISCARD 6923 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6924 [(1,0),(0,0)] D [6922] [] [] [] [((0,0),(1,0))] [6924,6925,6926,6927] CONDITIONAL_S
Y_MEAS 6925 [(1,0)] HALF_D_PLUS_2 [6922] [] [] [] [] [6924,6925,6926,6927] CONDITIONAL_S
IDLE 6926 [(0,0)] HALF_D_PLUS_2 [6922] [] [] [] [] [6924,6925,6926,6927] CONDITIONAL_S
DISCARD 6927 [(1,0)] 0 [6922] [] [] [] [] [6924,6925,6926,6927] CONDITIONAL_S
IDLE 6928 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 6929 [(0,1)] D [] [] [] [] [] [] none
MERGE 6930 [(0,1),(0,0)] D [] [6932,6933,6934,6935] [] [] [((0,0),(0,1))] [] none
DISCARD 6931 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6932 [(0,1),(0,0)] D [6930] [] [] [] [((0,0),(0,1))] [6932,6933,6934,6935] CONDITIONAL_S
Y_MEAS 6933 [(0,1)] HALF_D_PLUS_2 [6930] [] [] [] [] [6932,6933,6934,6935] CONDITIONAL_S
IDLE 6934 [(0,0)] HALF_D_PLUS_2 [6930] [] [] [] [] [6932,6933,6934,6935] CONDITIONAL_S
DISCARD 6935 [(0,1)] 0 [6930] [] [] [] [] [6932,6933,6934,6935] CONDITIONAL_S
IDLE 6936 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 6937 [(1,0)] D [] [] [] [] [] [] none
MERGE 6938 [(1,0),(0,0)] D [] [6940,6941,6942,6943] [] [] [((0,0),(1,0))] [] none
DISCARD 6939 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6940 [(1,0),(0,0)] D [6938] [] [] [] [((0,0),(1,0))] [6940,6941,6942,6943] CONDITIONAL_S
Y_MEAS 6941 [(1,0)] HALF_D_PLUS_2 [6938] [] [] [] [] [6940,6941,6942,6943] CONDITIONAL_S
IDLE 6942 [(0,0)] HALF_D_PLUS_2 [6938] [] [] [] [] [6940,6941,6942,6943] CONDITIONAL_S
DISCARD 6943 [(1,0)] 0 [6938] [] [] [] [] [6940,6941,6942,6943] CONDITIONAL_S
IDLE 6944 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 6945 [(0,1)] D [] [] [] [] [] [] none
MERGE 6946 [(0,1),(0,0)] D [] [6948,6949,6950,6951] [] [] [((0,0),(0,1))] [] none
DISCARD 6947 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6948 [(0,1),(0,0)] D [6946] [] [] [] [((0,0),(0,1))] [6948,6949,6950,6951] CONDITIONAL_S
Y_MEAS 6949 [(0,1)] HALF_D_PLUS_2 [6946] [] [] [] [] [6948,6949,6950,6951] CONDITIONAL_S
IDLE 6950 [(0,0)] HALF_D_PLUS_2 [6946] [] [] [] [] [6948,6949,6950,6951] CONDITIONAL_S
DISCARD 6951 [(0,1)] 0 [6946] [] [] [] [] [6948,6949,6950,6951] CONDITIONAL_S
IDLE 6952 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 6953 [(1,0)] D [] [] [] [] [] [] none
MERGE 6954 [(1,0),(0,0)] D [] [6956,6957,6958,6959] [] [] [((0,0),(1,0))] [] none
DISCARD 6955 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6956 [(1,0),(0,0)] D [6954] [] [] [] [((0,0),(1,0))] [6956,6957,6958,6959] CONDITIONAL_S
Y_MEAS 6957 [(1,0)] HALF_D_PLUS_2 [6954] [] [] [] [] [6956,6957,6958,6959] CONDITIONAL_S
IDLE 6958 [(0,0)] HALF_D_PLUS_2 [6954] [] [] [] [] [6956,6957,6958,6959] CONDITIONAL_S
DISCARD 6959 [(1,0)] 0 [6954] [] [] [] [] [6956,6957,6958,6959] CONDITIONAL_S
IDLE 6960 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 6961 [(0,1)] D [] [] [] [] [] [] none
MERGE 6962 [(0,1),(0,0)] D [] [6964,6965,6966,6967] [] [] [((0,0),(0,1))] [] none
DISCARD 6963 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6964 [(0,1),(0,0)] D [6962] [] [] [] [((0,0),(0,1))] [6964,6965,6966,6967] CONDITIONAL_S
Y_MEAS 6965 [(0,1)] HALF_D_PLUS_2 [6962] [] [] [] [] [6964,6965,6966,6967] CONDITIONAL_S
IDLE 6966 [(0,0)] HALF_D_PLUS_2 [6962] [] [] [] [] [6964,6965,6966,6967] CONDITIONAL_S
DISCARD 6967 [(0,1)] 0 [6962] [] [] [] [] [6964,6965,6966,6967] CONDITIONAL_S
IDLE 6968 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 6969 [(1,0)] D [] [] [] [] [] [] none
MERGE 6970 [(1,0),(0,0)] D [] [6972,6973,6974,6975] [] [] [((0,0),(1,0))] [] none
DISCARD 6971 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6972 [(1,0),(0,0)] D [6970] [] [] [] [((0,0),(1,0))] [6972,6973,6974,6975] CONDITIONAL_S
Y_MEAS 6973 [(1,0)] HALF_D_PLUS_2 [6970] [] [] [] [] [6972,6973,6974,6975] CONDITIONAL_S
IDLE 6974 [(0,0)] HALF_D_PLUS_2 [6970] [] [] [] [] [6972,6973,6974,6975] CONDITIONAL_S
DISCARD 6975 [(1,0)] 0 [6970] [] [] [] [] [6972,6973,6974,6975] CONDITIONAL_S
IDLE 6976 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 6977 [(0,1)] D [] [] [] [] [] [] none
MERGE 6978 [(0,1),(0,0)] D [] [6980,6981,6982,6983] [] [] [((0,0),(0,1))] [] none
DISCARD 6979 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6980 [(0,1),(0,0)] D [6978] [] [] [] [((0,0),(0,1))] [6980,6981,6982,6983] CONDITIONAL_S
Y_MEAS 6981 [(0,1)] HALF_D_PLUS_2 [6978] [] [] [] [] [6980,6981,6982,6983] CONDITIONAL_S
IDLE 6982 [(0,0)] HALF_D_PLUS_2 [6978] [] [] [] [] [6980,6981,6982,6983] CONDITIONAL_S
DISCARD 6983 [(0,1)] 0 [6978] [] [] [] [] [6980,6981,6982,6983] CONDITIONAL_S
IDLE 6984 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 6985 [(1,0)] D [] [] [] [] [] [] none
MERGE 6986 [(1,0),(0,0)] D [] [6988,6989,6990,6991] [] [] [((0,0),(1,0))] [] none
DISCARD 6987 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6988 [(1,0),(0,0)] D [6986] [] [] [] [((0,0),(1,0))] [6988,6989,6990,6991] CONDITIONAL_S
Y_MEAS 6989 [(1,0)] HALF_D_PLUS_2 [6986] [] [] [] [] [6988,6989,6990,6991] CONDITIONAL_S
IDLE 6990 [(0,0)] HALF_D_PLUS_2 [6986] [] [] [] [] [6988,6989,6990,6991] CONDITIONAL_S
DISCARD 6991 [(1,0)] 0 [6986] [] [] [] [] [6988,6989,6990,6991] CONDITIONAL_S
IDLE 6992 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 6993 [(0,1)] D [] [] [] [] [] [] none
MERGE 6994 [(0,1),(0,0)] D [] [6996,6997,6998,6999] [] [] [((0,0),(0,1))] [] none
DISCARD 6995 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6996 [(0,1),(0,0)] D [6994] [] [] [] [((0,0),(0,1))] [6996,6997,6998,6999] CONDITIONAL_S
Y_MEAS 6997 [(0,1)] HALF_D_PLUS_2 [6994] [] [] [] [] [6996,6997,6998,6999] CONDITIONAL_S
IDLE 6998 [(0,0)] HALF_D_PLUS_2 [6994] [] [] [] [] [6996,6997,6998,6999] CONDITIONAL_S
DISCARD 6999 [(0,1)] 0 [6994] [] [] [] [] [6996,6997,6998,6999] CONDITIONAL_S
IDLE 7000 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 7001 [(1,0)] D [] [] [] [] [] [] none
MERGE 7002 [(1,0),(0,0)] D [] [7004,7005,7006,7007] [] [] [((0,0),(1,0))] [] none
DISCARD 7003 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7004 [(1,0),(0,0)] D [7002] [] [] [] [((0,0),(1,0))] [7004,7005,7006,7007] CONDITIONAL_S
Y_MEAS 7005 [(1,0)] HALF_D_PLUS_2 [7002] [] [] [] [] [7004,7005,7006,7007] CONDITIONAL_S
IDLE 7006 [(0,0)] HALF_D_PLUS_2 [7002] [] [] [] [] [7004,7005,7006,7007] CONDITIONAL_S
DISCARD 7007 [(1,0)] 0 [7002] [] [] [] [] [7004,7005,7006,7007] CONDITIONAL_S
IDLE 7008 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 7009 [(0,1)] D [] [] [] [] [] [] none
MERGE 7010 [(0,1),(0,0)] D [] [7012,7013,7014,7015] [] [] [((0,0),(0,1))] [] none
DISCARD 7011 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7012 [(0,1),(0,0)] D [7010] [] [] [] [((0,0),(0,1))] [7012,7013,7014,7015] CONDITIONAL_S
Y_MEAS 7013 [(0,1)] HALF_D_PLUS_2 [7010] [] [] [] [] [7012,7013,7014,7015] CONDITIONAL_S
IDLE 7014 [(0,0)] HALF_D_PLUS_2 [7010] [] [] [] [] [7012,7013,7014,7015] CONDITIONAL_S
DISCARD 7015 [(0,1)] 0 [7010] [] [] [] [] [7012,7013,7014,7015] CONDITIONAL_S
IDLE 7016 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 7017 [(1,0)] D [] [] [] [] [] [] none
MERGE 7018 [(1,0),(0,0)] D [] [7020,7021,7022,7023] [] [] [((0,0),(1,0))] [] none
DISCARD 7019 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7020 [(1,0),(0,0)] D [7018] [] [] [] [((0,0),(1,0))] [7020,7021,7022,7023] CONDITIONAL_S
Y_MEAS 7021 [(1,0)] HALF_D_PLUS_2 [7018] [] [] [] [] [7020,7021,7022,7023] CONDITIONAL_S
IDLE 7022 [(0,0)] HALF_D_PLUS_2 [7018] [] [] [] [] [7020,7021,7022,7023] CONDITIONAL_S
DISCARD 7023 [(1,0)] 0 [7018] [] [] [] [] [7020,7021,7022,7023] CONDITIONAL_S
IDLE 7024 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 7025 [(0,1)] D [] [] [] [] [] [] none
MERGE 7026 [(0,1),(0,0)] D [] [7028,7029,7030,7031] [] [] [((0,0),(0,1))] [] none
DISCARD 7027 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7028 [(0,1),(0,0)] D [7026] [] [] [] [((0,0),(0,1))] [7028,7029,7030,7031] CONDITIONAL_S
Y_MEAS 7029 [(0,1)] HALF_D_PLUS_2 [7026] [] [] [] [] [7028,7029,7030,7031] CONDITIONAL_S
IDLE 7030 [(0,0)] HALF_D_PLUS_2 [7026] [] [] [] [] [7028,7029,7030,7031] CONDITIONAL_S
DISCARD 7031 [(0,1)] 0 [7026] [] [] [] [] [7028,7029,7030,7031] CONDITIONAL_S
IDLE 7032 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 7033 [(1,0)] D [] [] [] [] [] [] none
MERGE 7034 [(1,0),(0,0)] D [] [7036,7037,7038,7039] [] [] [((0,0),(1,0))] [] none
DISCARD 7035 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7036 [(1,0),(0,0)] D [7034] [] [] [] [((0,0),(1,0))] [7036,7037,7038,7039] CONDITIONAL_S
Y_MEAS 7037 [(1,0)] HALF_D_PLUS_2 [7034] [] [] [] [] [7036,7037,7038,7039] CONDITIONAL_S
IDLE 7038 [(0,0)] HALF_D_PLUS_2 [7034] [] [] [] [] [7036,7037,7038,7039] CONDITIONAL_S
DISCARD 7039 [(1,0)] 0 [7034] [] [] [] [] [7036,7037,7038,7039] CONDITIONAL_S
IDLE 7040 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 7041 [(0,1)] D [] [] [] [] [] [] none
MERGE 7042 [(0,1),(0,0)] D [] [7044,7045,7046,7047] [] [] [((0,0),(0,1))] [] none
DISCARD 7043 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7044 [(0,1),(0,0)] D [7042] [] [] [] [((0,0),(0,1))] [7044,7045,7046,7047] CONDITIONAL_S
Y_MEAS 7045 [(0,1)] HALF_D_PLUS_2 [7042] [] [] [] [] [7044,7045,7046,7047] CONDITIONAL_S
IDLE 7046 [(0,0)] HALF_D_PLUS_2 [7042] [] [] [] [] [7044,7045,7046,7047] CONDITIONAL_S
DISCARD 7047 [(0,1)] 0 [7042] [] [] [] [] [7044,7045,7046,7047] CONDITIONAL_S
IDLE 7048 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 7049 [(1,0)] D [] [] [] [] [] [] none
MERGE 7050 [(1,0),(0,0)] D [] [7052,7053,7054,7055] [] [] [((0,0),(1,0))] [] none
DISCARD 7051 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7052 [(1,0),(0,0)] D [7050] [] [] [] [((0,0),(1,0))] [7052,7053,7054,7055] CONDITIONAL_S
Y_MEAS 7053 [(1,0)] HALF_D_PLUS_2 [7050] [] [] [] [] [7052,7053,7054,7055] CONDITIONAL_S
IDLE 7054 [(0,0)] HALF_D_PLUS_2 [7050] [] [] [] [] [7052,7053,7054,7055] CONDITIONAL_S
DISCARD 7055 [(1,0)] 0 [7050] [] [] [] [] [7052,7053,7054,7055] CONDITIONAL_S
IDLE 7056 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 7057 [(0,1)] D [] [] [] [] [] [] none
MERGE 7058 [(0,1),(0,0)] D [] [7060,7061,7062,7063] [] [] [((0,0),(0,1))] [] none
DISCARD 7059 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7060 [(0,1),(0,0)] D [7058] [] [] [] [((0,0),(0,1))] [7060,7061,7062,7063] CONDITIONAL_S
Y_MEAS 7061 [(0,1)] HALF_D_PLUS_2 [7058] [] [] [] [] [7060,7061,7062,7063] CONDITIONAL_S
IDLE 7062 [(0,0)] HALF_D_PLUS_2 [7058] [] [] [] [] [7060,7061,7062,7063] CONDITIONAL_S
DISCARD 7063 [(0,1)] 0 [7058] [] [] [] [] [7060,7061,7062,7063] CONDITIONAL_S
IDLE 7064 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 7065 [(1,0)] D [] [] [] [] [] [] none
MERGE 7066 [(1,0),(0,0)] D [] [7068,7069,7070,7071] [] [] [((0,0),(1,0))] [] none
DISCARD 7067 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7068 [(1,0),(0,0)] D [7066] [] [] [] [((0,0),(1,0))] [7068,7069,7070,7071] CONDITIONAL_S
Y_MEAS 7069 [(1,0)] HALF_D_PLUS_2 [7066] [] [] [] [] [7068,7069,7070,7071] CONDITIONAL_S
IDLE 7070 [(0,0)] HALF_D_PLUS_2 [7066] [] [] [] [] [7068,7069,7070,7071] CONDITIONAL_S
DISCARD 7071 [(1,0)] 0 [7066] [] [] [] [] [7068,7069,7070,7071] CONDITIONAL_S
IDLE 7072 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 7073 [(0,1)] D [] [] [] [] [] [] none
MERGE 7074 [(0,1),(0,0)] D [] [7076,7077,7078,7079] [] [] [((0,0),(0,1))] [] none
DISCARD 7075 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7076 [(0,1),(0,0)] D [7074] [] [] [] [((0,0),(0,1))] [7076,7077,7078,7079] CONDITIONAL_S
Y_MEAS 7077 [(0,1)] HALF_D_PLUS_2 [7074] [] [] [] [] [7076,7077,7078,7079] CONDITIONAL_S
IDLE 7078 [(0,0)] HALF_D_PLUS_2 [7074] [] [] [] [] [7076,7077,7078,7079] CONDITIONAL_S
DISCARD 7079 [(0,1)] 0 [7074] [] [] [] [] [7076,7077,7078,7079] CONDITIONAL_S
IDLE 7080 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 7081 [(1,0)] D [] [] [] [] [] [] none
MERGE 7082 [(1,0),(0,0)] D [] [7084,7085,7086,7087] [] [] [((0,0),(1,0))] [] none
DISCARD 7083 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7084 [(1,0),(0,0)] D [7082] [] [] [] [((0,0),(1,0))] [7084,7085,7086,7087] CONDITIONAL_S
Y_MEAS 7085 [(1,0)] HALF_D_PLUS_2 [7082] [] [] [] [] [7084,7085,7086,7087] CONDITIONAL_S
IDLE 7086 [(0,0)] HALF_D_PLUS_2 [7082] [] [] [] [] [7084,7085,7086,7087] CONDITIONAL_S
DISCARD 7087 [(1,0)] 0 [7082] [] [] [] [] [7084,7085,7086,7087] CONDITIONAL_S
IDLE 7088 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 7089 [(0,1)] D [] [] [] [] [] [] none
MERGE 7090 [(0,1),(0,0)] D [] [7092,7093,7094,7095] [] [] [((0,0),(0,1))] [] none
DISCARD 7091 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7092 [(0,1),(0,0)] D [7090] [] [] [] [((0,0),(0,1))] [7092,7093,7094,7095] CONDITIONAL_S
Y_MEAS 7093 [(0,1)] HALF_D_PLUS_2 [7090] [] [] [] [] [7092,7093,7094,7095] CONDITIONAL_S
IDLE 7094 [(0,0)] HALF_D_PLUS_2 [7090] [] [] [] [] [7092,7093,7094,7095] CONDITIONAL_S
DISCARD 7095 [(0,1)] 0 [7090] [] [] [] [] [7092,7093,7094,7095] CONDITIONAL_S
IDLE 7096 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 7097 [(1,0)] D [] [] [] [] [] [] none
MERGE 7098 [(1,0),(0,0)] D [] [7100,7101,7102,7103] [] [] [((0,0),(1,0))] [] none
DISCARD 7099 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7100 [(1,0),(0,0)] D [7098] [] [] [] [((0,0),(1,0))] [7100,7101,7102,7103] CONDITIONAL_S
Y_MEAS 7101 [(1,0)] HALF_D_PLUS_2 [7098] [] [] [] [] [7100,7101,7102,7103] CONDITIONAL_S
IDLE 7102 [(0,0)] HALF_D_PLUS_2 [7098] [] [] [] [] [7100,7101,7102,7103] CONDITIONAL_S
DISCARD 7103 [(1,0)] 0 [7098] [] [] [] [] [7100,7101,7102,7103] CONDITIONAL_S
IDLE 7104 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 7105 [(0,1)] D [] [] [] [] [] [] none
MERGE 7106 [(0,1),(0,0)] D [] [7108,7109,7110,7111] [] [] [((0,0),(0,1))] [] none
DISCARD 7107 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7108 [(0,1),(0,0)] D [7106] [] [] [] [((0,0),(0,1))] [7108,7109,7110,7111] CONDITIONAL_S
Y_MEAS 7109 [(0,1)] HALF_D_PLUS_2 [7106] [] [] [] [] [7108,7109,7110,7111] CONDITIONAL_S
IDLE 7110 [(0,0)] HALF_D_PLUS_2 [7106] [] [] [] [] [7108,7109,7110,7111] CONDITIONAL_S
DISCARD 7111 [(0,1)] 0 [7106] [] [] [] [] [7108,7109,7110,7111] CONDITIONAL_S
IDLE 7112 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 7113 [(1,0)] D [] [] [] [] [] [] none
MERGE 7114 [(1,0),(0,0)] D [] [7116,7117,7118,7119] [] [] [((0,0),(1,0))] [] none
DISCARD 7115 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7116 [(1,0),(0,0)] D [7114] [] [] [] [((0,0),(1,0))] [7116,7117,7118,7119] CONDITIONAL_S
Y_MEAS 7117 [(1,0)] HALF_D_PLUS_2 [7114] [] [] [] [] [7116,7117,7118,7119] CONDITIONAL_S
IDLE 7118 [(0,0)] HALF_D_PLUS_2 [7114] [] [] [] [] [7116,7117,7118,7119] CONDITIONAL_S
DISCARD 7119 [(1,0)] 0 [7114] [] [] [] [] [7116,7117,7118,7119] CONDITIONAL_S
IDLE 7120 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 7121 [(0,1)] D [] [] [] [] [] [] none
MERGE 7122 [(0,1),(0,0)] D [] [7124,7125,7126,7127] [] [] [((0,0),(0,1))] [] none
DISCARD 7123 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7124 [(0,1),(0,0)] D [7122] [] [] [] [((0,0),(0,1))] [7124,7125,7126,7127] CONDITIONAL_S
Y_MEAS 7125 [(0,1)] HALF_D_PLUS_2 [7122] [] [] [] [] [7124,7125,7126,7127] CONDITIONAL_S
IDLE 7126 [(0,0)] HALF_D_PLUS_2 [7122] [] [] [] [] [7124,7125,7126,7127] CONDITIONAL_S
DISCARD 7127 [(0,1)] 0 [7122] [] [] [] [] [7124,7125,7126,7127] CONDITIONAL_S
IDLE 7128 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 7129 [(1,0)] D [] [] [] [] [] [] none
MERGE 7130 [(1,0),(0,0)] D [] [7132,7133,7134,7135] [] [] [((0,0),(1,0))] [] none
DISCARD 7131 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7132 [(1,0),(0,0)] D [7130] [] [] [] [((0,0),(1,0))] [7132,7133,7134,7135] CONDITIONAL_S
Y_MEAS 7133 [(1,0)] HALF_D_PLUS_2 [7130] [] [] [] [] [7132,7133,7134,7135] CONDITIONAL_S
IDLE 7134 [(0,0)] HALF_D_PLUS_2 [7130] [] [] [] [] [7132,7133,7134,7135] CONDITIONAL_S
DISCARD 7135 [(1,0)] 0 [7130] [] [] [] [] [7132,7133,7134,7135] CONDITIONAL_S
IDLE 7136 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 7137 [(0,1)] D [] [] [] [] [] [] none
MERGE 7138 [(0,1),(0,0)] D [] [7140,7141,7142,7143] [] [] [((0,0),(0,1))] [] none
DISCARD 7139 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7140 [(0,1),(0,0)] D [7138] [] [] [] [((0,0),(0,1))] [7140,7141,7142,7143] CONDITIONAL_S
Y_MEAS 7141 [(0,1)] HALF_D_PLUS_2 [7138] [] [] [] [] [7140,7141,7142,7143] CONDITIONAL_S
IDLE 7142 [(0,0)] HALF_D_PLUS_2 [7138] [] [] [] [] [7140,7141,7142,7143] CONDITIONAL_S
DISCARD 7143 [(0,1)] 0 [7138] [] [] [] [] [7140,7141,7142,7143] CONDITIONAL_S
IDLE 7144 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 7145 [(1,0)] D [] [] [] [] [] [] none
MERGE 7146 [(1,0),(0,0)] D [] [7148,7149,7150,7151] [] [] [((0,0),(1,0))] [] none
DISCARD 7147 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7148 [(1,0),(0,0)] D [7146] [] [] [] [((0,0),(1,0))] [7148,7149,7150,7151] CONDITIONAL_S
Y_MEAS 7149 [(1,0)] HALF_D_PLUS_2 [7146] [] [] [] [] [7148,7149,7150,7151] CONDITIONAL_S
IDLE 7150 [(0,0)] HALF_D_PLUS_2 [7146] [] [] [] [] [7148,7149,7150,7151] CONDITIONAL_S
DISCARD 7151 [(1,0)] 0 [7146] [] [] [] [] [7148,7149,7150,7151] CONDITIONAL_S
IDLE 7152 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 7153 [(0,1)] D [] [] [] [] [] [] none
MERGE 7154 [(0,1),(0,0)] D [] [7156,7157,7158,7159] [] [] [((0,0),(0,1))] [] none
DISCARD 7155 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7156 [(0,1),(0,0)] D [7154] [] [] [] [((0,0),(0,1))] [7156,7157,7158,7159] CONDITIONAL_S
Y_MEAS 7157 [(0,1)] HALF_D_PLUS_2 [7154] [] [] [] [] [7156,7157,7158,7159] CONDITIONAL_S
IDLE 7158 [(0,0)] HALF_D_PLUS_2 [7154] [] [] [] [] [7156,7157,7158,7159] CONDITIONAL_S
DISCARD 7159 [(0,1)] 0 [7154] [] [] [] [] [7156,7157,7158,7159] CONDITIONAL_S
IDLE 7160 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 7161 [(1,0)] D [] [] [] [] [] [] none
MERGE 7162 [(1,0),(0,0)] D [] [7164,7165,7166,7167] [] [] [((0,0),(1,0))] [] none
DISCARD 7163 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7164 [(1,0),(0,0)] D [7162] [] [] [] [((0,0),(1,0))] [7164,7165,7166,7167] CONDITIONAL_S
Y_MEAS 7165 [(1,0)] HALF_D_PLUS_2 [7162] [] [] [] [] [7164,7165,7166,7167] CONDITIONAL_S
IDLE 7166 [(0,0)] HALF_D_PLUS_2 [7162] [] [] [] [] [7164,7165,7166,7167] CONDITIONAL_S
DISCARD 7167 [(1,0)] 0 [7162] [] [] [] [] [7164,7165,7166,7167] CONDITIONAL_S
IDLE 7168 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 7169 [(0,1)] D [] [] [] [] [] [] none
MERGE 7170 [(0,1),(0,0)] D [] [7172,7173,7174,7175] [] [] [((0,0),(0,1))] [] none
DISCARD 7171 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7172 [(0,1),(0,0)] D [7170] [] [] [] [((0,0),(0,1))] [7172,7173,7174,7175] CONDITIONAL_S
Y_MEAS 7173 [(0,1)] HALF_D_PLUS_2 [7170] [] [] [] [] [7172,7173,7174,7175] CONDITIONAL_S
IDLE 7174 [(0,0)] HALF_D_PLUS_2 [7170] [] [] [] [] [7172,7173,7174,7175] CONDITIONAL_S
DISCARD 7175 [(0,1)] 0 [7170] [] [] [] [] [7172,7173,7174,7175] CONDITIONAL_S
IDLE 7176 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 7177 [(1,0)] D [] [] [] [] [] [] none
MERGE 7178 [(1,0),(0,0)] D [] [7180,7181,7182,7183] [] [] [((0,0),(1,0))] [] none
DISCARD 7179 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7180 [(1,0),(0,0)] D [7178] [] [] [] [((0,0),(1,0))] [7180,7181,7182,7183] CONDITIONAL_S
Y_MEAS 7181 [(1,0)] HALF_D_PLUS_2 [7178] [] [] [] [] [7180,7181,7182,7183] CONDITIONAL_S
IDLE 7182 [(0,0)] HALF_D_PLUS_2 [7178] [] [] [] [] [7180,7181,7182,7183] CONDITIONAL_S
DISCARD 7183 [(1,0)] 0 [7178] [] [] [] [] [7180,7181,7182,7183] CONDITIONAL_S
IDLE 7184 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 7185 [(0,1)] D [] [] [] [] [] [] none
MERGE 7186 [(0,1),(0,0)] D [] [7188,7189,7190,7191] [] [] [((0,0),(0,1))] [] none
DISCARD 7187 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7188 [(0,1),(0,0)] D [7186] [] [] [] [((0,0),(0,1))] [7188,7189,7190,7191] CONDITIONAL_S
Y_MEAS 7189 [(0,1)] HALF_D_PLUS_2 [7186] [] [] [] [] [7188,7189,7190,7191] CONDITIONAL_S
IDLE 7190 [(0,0)] HALF_D_PLUS_2 [7186] [] [] [] [] [7188,7189,7190,7191] CONDITIONAL_S
DISCARD 7191 [(0,1)] 0 [7186] [] [] [] [] [7188,7189,7190,7191] CONDITIONAL_S
IDLE 7192 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 7193 [(1,0)] D [] [] [] [] [] [] none
MERGE 7194 [(1,0),(0,0)] D [] [7196,7197,7198,7199] [] [] [((0,0),(1,0))] [] none
DISCARD 7195 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7196 [(1,0),(0,0)] D [7194] [] [] [] [((0,0),(1,0))] [7196,7197,7198,7199] CONDITIONAL_S
Y_MEAS 7197 [(1,0)] HALF_D_PLUS_2 [7194] [] [] [] [] [7196,7197,7198,7199] CONDITIONAL_S
IDLE 7198 [(0,0)] HALF_D_PLUS_2 [7194] [] [] [] [] [7196,7197,7198,7199] CONDITIONAL_S
DISCARD 7199 [(1,0)] 0 [7194] [] [] [] [] [7196,7197,7198,7199] CONDITIONAL_S
IDLE 7200 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 7201 [(0,1)] D [] [] [] [] [] [] none
MERGE 7202 [(0,1),(0,0)] D [] [7204,7205,7206,7207] [] [] [((0,0),(0,1))] [] none
DISCARD 7203 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7204 [(0,1),(0,0)] D [7202] [] [] [] [((0,0),(0,1))] [7204,7205,7206,7207] CONDITIONAL_S
Y_MEAS 7205 [(0,1)] HALF_D_PLUS_2 [7202] [] [] [] [] [7204,7205,7206,7207] CONDITIONAL_S
IDLE 7206 [(0,0)] HALF_D_PLUS_2 [7202] [] [] [] [] [7204,7205,7206,7207] CONDITIONAL_S
DISCARD 7207 [(0,1)] 0 [7202] [] [] [] [] [7204,7205,7206,7207] CONDITIONAL_S
IDLE 7208 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 7209 [(1,0)] D [] [] [] [] [] [] none
MERGE 7210 [(1,0),(0,0)] D [] [7212,7213,7214,7215] [] [] [((0,0),(1,0))] [] none
DISCARD 7211 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7212 [(1,0),(0,0)] D [7210] [] [] [] [((0,0),(1,0))] [7212,7213,7214,7215] CONDITIONAL_S
Y_MEAS 7213 [(1,0)] HALF_D_PLUS_2 [7210] [] [] [] [] [7212,7213,7214,7215] CONDITIONAL_S
IDLE 7214 [(0,0)] HALF_D_PLUS_2 [7210] [] [] [] [] [7212,7213,7214,7215] CONDITIONAL_S
DISCARD 7215 [(1,0)] 0 [7210] [] [] [] [] [7212,7213,7214,7215] CONDITIONAL_S
IDLE 7216 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 7217 [(0,1)] D [] [] [] [] [] [] none
MERGE 7218 [(0,1),(0,0)] D [] [7220,7221,7222,7223] [] [] [((0,0),(0,1))] [] none
DISCARD 7219 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7220 [(0,1),(0,0)] D [7218] [] [] [] [((0,0),(0,1))] [7220,7221,7222,7223] CONDITIONAL_S
Y_MEAS 7221 [(0,1)] HALF_D_PLUS_2 [7218] [] [] [] [] [7220,7221,7222,7223] CONDITIONAL_S
IDLE 7222 [(0,0)] HALF_D_PLUS_2 [7218] [] [] [] [] [7220,7221,7222,7223] CONDITIONAL_S
DISCARD 7223 [(0,1)] 0 [7218] [] [] [] [] [7220,7221,7222,7223] CONDITIONAL_S
IDLE 7224 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 7225 [(1,0)] D [] [] [] [] [] [] none
MERGE 7226 [(1,0),(0,0)] D [] [7228,7229,7230,7231] [] [] [((0,0),(1,0))] [] none
DISCARD 7227 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7228 [(1,0),(0,0)] D [7226] [] [] [] [((0,0),(1,0))] [7228,7229,7230,7231] CONDITIONAL_S
Y_MEAS 7229 [(1,0)] HALF_D_PLUS_2 [7226] [] [] [] [] [7228,7229,7230,7231] CONDITIONAL_S
IDLE 7230 [(0,0)] HALF_D_PLUS_2 [7226] [] [] [] [] [7228,7229,7230,7231] CONDITIONAL_S
DISCARD 7231 [(1,0)] 0 [7226] [] [] [] [] [7228,7229,7230,7231] CONDITIONAL_S
IDLE 7232 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 7233 [(0,1)] D [] [] [] [] [] [] none
MERGE 7234 [(0,1),(0,0)] D [] [7236,7237,7238,7239] [] [] [((0,0),(0,1))] [] none
DISCARD 7235 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7236 [(0,1),(0,0)] D [7234] [] [] [] [((0,0),(0,1))] [7236,7237,7238,7239] CONDITIONAL_S
Y_MEAS 7237 [(0,1)] HALF_D_PLUS_2 [7234] [] [] [] [] [7236,7237,7238,7239] CONDITIONAL_S
IDLE 7238 [(0,0)] HALF_D_PLUS_2 [7234] [] [] [] [] [7236,7237,7238,7239] CONDITIONAL_S
DISCARD 7239 [(0,1)] 0 [7234] [] [] [] [] [7236,7237,7238,7239] CONDITIONAL_S
IDLE 7240 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 7241 [(1,0)] D [] [] [] [] [] [] none
MERGE 7242 [(1,0),(0,0)] D [] [7244,7245,7246,7247] [] [] [((0,0),(1,0))] [] none
DISCARD 7243 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7244 [(1,0),(0,0)] D [7242] [] [] [] [((0,0),(1,0))] [7244,7245,7246,7247] CONDITIONAL_S
Y_MEAS 7245 [(1,0)] HALF_D_PLUS_2 [7242] [] [] [] [] [7244,7245,7246,7247] CONDITIONAL_S
IDLE 7246 [(0,0)] HALF_D_PLUS_2 [7242] [] [] [] [] [7244,7245,7246,7247] CONDITIONAL_S
DISCARD 7247 [(1,0)] 0 [7242] [] [] [] [] [7244,7245,7246,7247] CONDITIONAL_S
IDLE 7248 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 7249 [(0,1)] D [] [] [] [] [] [] none
MERGE 7250 [(0,1),(0,0)] D [] [7252,7253,7254,7255] [] [] [((0,0),(0,1))] [] none
DISCARD 7251 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7252 [(0,1),(0,0)] D [7250] [] [] [] [((0,0),(0,1))] [7252,7253,7254,7255] CONDITIONAL_S
Y_MEAS 7253 [(0,1)] HALF_D_PLUS_2 [7250] [] [] [] [] [7252,7253,7254,7255] CONDITIONAL_S
IDLE 7254 [(0,0)] HALF_D_PLUS_2 [7250] [] [] [] [] [7252,7253,7254,7255] CONDITIONAL_S
DISCARD 7255 [(0,1)] 0 [7250] [] [] [] [] [7252,7253,7254,7255] CONDITIONAL_S
IDLE 7256 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 7257 [(1,0)] D [] [] [] [] [] [] none
MERGE 7258 [(1,0),(0,0)] D [] [7260,7261,7262,7263] [] [] [((0,0),(1,0))] [] none
DISCARD 7259 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7260 [(1,0),(0,0)] D [7258] [] [] [] [((0,0),(1,0))] [7260,7261,7262,7263] CONDITIONAL_S
Y_MEAS 7261 [(1,0)] HALF_D_PLUS_2 [7258] [] [] [] [] [7260,7261,7262,7263] CONDITIONAL_S
IDLE 7262 [(0,0)] HALF_D_PLUS_2 [7258] [] [] [] [] [7260,7261,7262,7263] CONDITIONAL_S
DISCARD 7263 [(1,0)] 0 [7258] [] [] [] [] [7260,7261,7262,7263] CONDITIONAL_S
IDLE 7264 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 7265 [(0,1)] D [] [] [] [] [] [] none
MERGE 7266 [(0,1),(0,0)] D [] [7268,7269,7270,7271] [] [] [((0,0),(0,1))] [] none
DISCARD 7267 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7268 [(0,1),(0,0)] D [7266] [] [] [] [((0,0),(0,1))] [7268,7269,7270,7271] CONDITIONAL_S
Y_MEAS 7269 [(0,1)] HALF_D_PLUS_2 [7266] [] [] [] [] [7268,7269,7270,7271] CONDITIONAL_S
IDLE 7270 [(0,0)] HALF_D_PLUS_2 [7266] [] [] [] [] [7268,7269,7270,7271] CONDITIONAL_S
DISCARD 7271 [(0,1)] 0 [7266] [] [] [] [] [7268,7269,7270,7271] CONDITIONAL_S
IDLE 7272 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 7273 [(1,0)] D [] [] [] [] [] [] none
MERGE 7274 [(1,0),(0,0)] D [] [7276,7277,7278,7279] [] [] [((0,0),(1,0))] [] none
DISCARD 7275 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7276 [(1,0),(0,0)] D [7274] [] [] [] [((0,0),(1,0))] [7276,7277,7278,7279] CONDITIONAL_S
Y_MEAS 7277 [(1,0)] HALF_D_PLUS_2 [7274] [] [] [] [] [7276,7277,7278,7279] CONDITIONAL_S
IDLE 7278 [(0,0)] HALF_D_PLUS_2 [7274] [] [] [] [] [7276,7277,7278,7279] CONDITIONAL_S
DISCARD 7279 [(1,0)] 0 [7274] [] [] [] [] [7276,7277,7278,7279] CONDITIONAL_S
IDLE 7280 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 7281 [(0,1)] D [] [] [] [] [] [] none
MERGE 7282 [(0,1),(0,0)] D [] [7284,7285,7286,7287] [] [] [((0,0),(0,1))] [] none
DISCARD 7283 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7284 [(0,1),(0,0)] D [7282] [] [] [] [((0,0),(0,1))] [7284,7285,7286,7287] CONDITIONAL_S
Y_MEAS 7285 [(0,1)] HALF_D_PLUS_2 [7282] [] [] [] [] [7284,7285,7286,7287] CONDITIONAL_S
IDLE 7286 [(0,0)] HALF_D_PLUS_2 [7282] [] [] [] [] [7284,7285,7286,7287] CONDITIONAL_S
DISCARD 7287 [(0,1)] 0 [7282] [] [] [] [] [7284,7285,7286,7287] CONDITIONAL_S
IDLE 7288 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 7289 [(1,0)] D [] [] [] [] [] [] none
MERGE 7290 [(1,0),(0,0)] D [] [7292,7293,7294,7295] [] [] [((0,0),(1,0))] [] none
DISCARD 7291 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7292 [(1,0),(0,0)] D [7290] [] [] [] [((0,0),(1,0))] [7292,7293,7294,7295] CONDITIONAL_S
Y_MEAS 7293 [(1,0)] HALF_D_PLUS_2 [7290] [] [] [] [] [7292,7293,7294,7295] CONDITIONAL_S
IDLE 7294 [(0,0)] HALF_D_PLUS_2 [7290] [] [] [] [] [7292,7293,7294,7295] CONDITIONAL_S
DISCARD 7295 [(1,0)] 0 [7290] [] [] [] [] [7292,7293,7294,7295] CONDITIONAL_S
IDLE 7296 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 7297 [(0,1)] D [] [] [] [] [] [] none
MERGE 7298 [(0,1),(0,0)] D [] [7300,7301,7302,7303] [] [] [((0,0),(0,1))] [] none
DISCARD 7299 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7300 [(0,1),(0,0)] D [7298] [] [] [] [((0,0),(0,1))] [7300,7301,7302,7303] CONDITIONAL_S
Y_MEAS 7301 [(0,1)] HALF_D_PLUS_2 [7298] [] [] [] [] [7300,7301,7302,7303] CONDITIONAL_S
IDLE 7302 [(0,0)] HALF_D_PLUS_2 [7298] [] [] [] [] [7300,7301,7302,7303] CONDITIONAL_S
DISCARD 7303 [(0,1)] 0 [7298] [] [] [] [] [7300,7301,7302,7303] CONDITIONAL_S
IDLE 7304 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 7305 [(1,0)] D [] [] [] [] [] [] none
MERGE 7306 [(1,0),(0,0)] D [] [7308,7309,7310,7311] [] [] [((0,0),(1,0))] [] none
DISCARD 7307 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7308 [(1,0),(0,0)] D [7306] [] [] [] [((0,0),(1,0))] [7308,7309,7310,7311] CONDITIONAL_S
Y_MEAS 7309 [(1,0)] HALF_D_PLUS_2 [7306] [] [] [] [] [7308,7309,7310,7311] CONDITIONAL_S
IDLE 7310 [(0,0)] HALF_D_PLUS_2 [7306] [] [] [] [] [7308,7309,7310,7311] CONDITIONAL_S
DISCARD 7311 [(1,0)] 0 [7306] [] [] [] [] [7308,7309,7310,7311] CONDITIONAL_S
IDLE 7312 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 7313 [(0,1)] D [] [] [] [] [] [] none
MERGE 7314 [(0,1),(0,0)] D [] [7316,7317,7318,7319] [] [] [((0,0),(0,1))] [] none
DISCARD 7315 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7316 [(0,1),(0,0)] D [7314] [] [] [] [((0,0),(0,1))] [7316,7317,7318,7319] CONDITIONAL_S
Y_MEAS 7317 [(0,1)] HALF_D_PLUS_2 [7314] [] [] [] [] [7316,7317,7318,7319] CONDITIONAL_S
IDLE 7318 [(0,0)] HALF_D_PLUS_2 [7314] [] [] [] [] [7316,7317,7318,7319] CONDITIONAL_S
DISCARD 7319 [(0,1)] 0 [7314] [] [] [] [] [7316,7317,7318,7319] CONDITIONAL_S
IDLE 7320 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 7321 [(1,0)] D [] [] [] [] [] [] none
MERGE 7322 [(1,0),(0,0)] D [] [7324,7325,7326,7327] [] [] [((0,0),(1,0))] [] none
DISCARD 7323 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7324 [(1,0),(0,0)] D [7322] [] [] [] [((0,0),(1,0))] [7324,7325,7326,7327] CONDITIONAL_S
Y_MEAS 7325 [(1,0)] HALF_D_PLUS_2 [7322] [] [] [] [] [7324,7325,7326,7327] CONDITIONAL_S
IDLE 7326 [(0,0)] HALF_D_PLUS_2 [7322] [] [] [] [] [7324,7325,7326,7327] CONDITIONAL_S
DISCARD 7327 [(1,0)] 0 [7322] [] [] [] [] [7324,7325,7326,7327] CONDITIONAL_S
IDLE 7328 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 7329 [(0,1)] D [] [] [] [] [] [] none
MERGE 7330 [(0,1),(0,0)] D [] [7332,7333,7334,7335] [] [] [((0,0),(0,1))] [] none
DISCARD 7331 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7332 [(0,1),(0,0)] D [7330] [] [] [] [((0,0),(0,1))] [7332,7333,7334,7335] CONDITIONAL_S
Y_MEAS 7333 [(0,1)] HALF_D_PLUS_2 [7330] [] [] [] [] [7332,7333,7334,7335] CONDITIONAL_S
IDLE 7334 [(0,0)] HALF_D_PLUS_2 [7330] [] [] [] [] [7332,7333,7334,7335] CONDITIONAL_S
DISCARD 7335 [(0,1)] 0 [7330] [] [] [] [] [7332,7333,7334,7335] CONDITIONAL_S
IDLE 7336 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 7337 [(1,0)] D [] [] [] [] [] [] none
MERGE 7338 [(1,0),(0,0)] D [] [7340,7341,7342,7343] [] [] [((0,0),(1,0))] [] none
DISCARD 7339 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7340 [(1,0),(0,0)] D [7338] [] [] [] [((0,0),(1,0))] [7340,7341,7342,7343] CONDITIONAL_S
Y_MEAS 7341 [(1,0)] HALF_D_PLUS_2 [7338] [] [] [] [] [7340,7341,7342,7343] CONDITIONAL_S
IDLE 7342 [(0,0)] HALF_D_PLUS_2 [7338] [] [] [] [] [7340,7341,7342,7343] CONDITIONAL_S
DISCARD 7343 [(1,0)] 0 [7338] [] [] [] [] [7340,7341,7342,7343] CONDITIONAL_S
IDLE 7344 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 7345 [(0,1)] D [] [] [] [] [] [] none
MERGE 7346 [(0,1),(0,0)] D [] [7348,7349,7350,7351] [] [] [((0,0),(0,1))] [] none
DISCARD 7347 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7348 [(0,1),(0,0)] D [7346] [] [] [] [((0,0),(0,1))] [7348,7349,7350,7351] CONDITIONAL_S
Y_MEAS 7349 [(0,1)] HALF_D_PLUS_2 [7346] [] [] [] [] [7348,7349,7350,7351] CONDITIONAL_S
IDLE 7350 [(0,0)] HALF_D_PLUS_2 [7346] [] [] [] [] [7348,7349,7350,7351] CONDITIONAL_S
DISCARD 7351 [(0,1)] 0 [7346] [] [] [] [] [7348,7349,7350,7351] CONDITIONAL_S
IDLE 7352 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 7353 [(1,0)] D [] [] [] [] [] [] none
MERGE 7354 [(1,0),(0,0)] D [] [7356,7357,7358,7359] [] [] [((0,0),(1,0))] [] none
DISCARD 7355 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7356 [(1,0),(0,0)] D [7354] [] [] [] [((0,0),(1,0))] [7356,7357,7358,7359] CONDITIONAL_S
Y_MEAS 7357 [(1,0)] HALF_D_PLUS_2 [7354] [] [] [] [] [7356,7357,7358,7359] CONDITIONAL_S
IDLE 7358 [(0,0)] HALF_D_PLUS_2 [7354] [] [] [] [] [7356,7357,7358,7359] CONDITIONAL_S
DISCARD 7359 [(1,0)] 0 [7354] [] [] [] [] [7356,7357,7358,7359] CONDITIONAL_S
INJECT_T 7360 [(0,1)] D [] [] [] [] [] [] none
MERGE 7361 [(0,1),(0,0)] D [] [7363,7364,7365,7366] [] [] [((0,0),(0,1))] [] none
DISCARD 7362 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7363 [(0,1),(0,0)] D [7361] [] [] [] [((0,0),(0,1))] [7363,7364,7365,7366] CONDITIONAL_S
Y_MEAS 7364 [(0,1)] HALF_D_PLUS_2 [7361] [] [] [] [] [7363,7364,7365,7366] CONDITIONAL_S
IDLE 7365 [(0,0)] HALF_D_PLUS_2 [7361] [] [] [] [] [7363,7364,7365,7366] CONDITIONAL_S
DISCARD 7366 [(0,1)] 0 [7361] [] [] [] [] [7363,7364,7365,7366] CONDITIONAL_S
IDLE 7367 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 7368 [(1,0)] D [] [] [] [] [] [] none
MERGE 7369 [(1,0),(0,0)] D [] [7371,7372,7373,7374] [] [] [((0,0),(1,0))] [] none
DISCARD 7370 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7371 [(1,0),(0,0)] D [7369] [] [] [] [((0,0),(1,0))] [7371,7372,7373,7374] CONDITIONAL_S
Y_MEAS 7372 [(1,0)] HALF_D_PLUS_2 [7369] [] [] [] [] [7371,7372,7373,7374] CONDITIONAL_S
IDLE 7373 [(0,0)] HALF_D_PLUS_2 [7369] [] [] [] [] [7371,7372,7373,7374] CONDITIONAL_S
DISCARD 7374 [(1,0)] 0 [7369] [] [] [] [] [7371,7372,7373,7374] CONDITIONAL_S
IDLE 7375 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 7376 [(0,1)] D [] [] [] [] [] [] none
MERGE 7377 [(0,1),(0,0)] D [] [7379,7380,7381,7382] [] [] [((0,0),(0,1))] [] none
DISCARD 7378 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7379 [(0,1),(0,0)] D [7377] [] [] [] [((0,0),(0,1))] [7379,7380,7381,7382] CONDITIONAL_S
Y_MEAS 7380 [(0,1)] HALF_D_PLUS_2 [7377] [] [] [] [] [7379,7380,7381,7382] CONDITIONAL_S
IDLE 7381 [(0,0)] HALF_D_PLUS_2 [7377] [] [] [] [] [7379,7380,7381,7382] CONDITIONAL_S
DISCARD 7382 [(0,1)] 0 [7377] [] [] [] [] [7379,7380,7381,7382] CONDITIONAL_S
IDLE 7383 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 7384 [(1,0)] D [] [] [] [] [] [] none
MERGE 7385 [(1,0),(0,0)] D [] [7387,7388,7389,7390] [] [] [((0,0),(1,0))] [] none
DISCARD 7386 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7387 [(1,0),(0,0)] D [7385] [] [] [] [((0,0),(1,0))] [7387,7388,7389,7390] CONDITIONAL_S
Y_MEAS 7388 [(1,0)] HALF_D_PLUS_2 [7385] [] [] [] [] [7387,7388,7389,7390] CONDITIONAL_S
IDLE 7389 [(0,0)] HALF_D_PLUS_2 [7385] [] [] [] [] [7387,7388,7389,7390] CONDITIONAL_S
DISCARD 7390 [(1,0)] 0 [7385] [] [] [] [] [7387,7388,7389,7390] CONDITIONAL_S
IDLE 7391 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 7392 [(0,1)] D [] [] [] [] [] [] none
MERGE 7393 [(0,1),(0,0)] D [] [7395,7396,7397,7398] [] [] [((0,0),(0,1))] [] none
DISCARD 7394 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7395 [(0,1),(0,0)] D [7393] [] [] [] [((0,0),(0,1))] [7395,7396,7397,7398] CONDITIONAL_S
Y_MEAS 7396 [(0,1)] HALF_D_PLUS_2 [7393] [] [] [] [] [7395,7396,7397,7398] CONDITIONAL_S
IDLE 7397 [(0,0)] HALF_D_PLUS_2 [7393] [] [] [] [] [7395,7396,7397,7398] CONDITIONAL_S
DISCARD 7398 [(0,1)] 0 [7393] [] [] [] [] [7395,7396,7397,7398] CONDITIONAL_S
IDLE 7399 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 7400 [(1,0)] D [] [] [] [] [] [] none
MERGE 7401 [(1,0),(0,0)] D [] [7403,7404,7405,7406] [] [] [((0,0),(1,0))] [] none
DISCARD 7402 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7403 [(1,0),(0,0)] D [7401] [] [] [] [((0,0),(1,0))] [7403,7404,7405,7406] CONDITIONAL_S
Y_MEAS 7404 [(1,0)] HALF_D_PLUS_2 [7401] [] [] [] [] [7403,7404,7405,7406] CONDITIONAL_S
IDLE 7405 [(0,0)] HALF_D_PLUS_2 [7401] [] [] [] [] [7403,7404,7405,7406] CONDITIONAL_S
DISCARD 7406 [(1,0)] 0 [7401] [] [] [] [] [7403,7404,7405,7406] CONDITIONAL_S
IDLE 7407 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 7408 [(0,1)] D [] [] [] [] [] [] none
MERGE 7409 [(0,1),(0,0)] D [] [7411,7412,7413,7414] [] [] [((0,0),(0,1))] [] none
DISCARD 7410 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7411 [(0,1),(0,0)] D [7409] [] [] [] [((0,0),(0,1))] [7411,7412,7413,7414] CONDITIONAL_S
Y_MEAS 7412 [(0,1)] HALF_D_PLUS_2 [7409] [] [] [] [] [7411,7412,7413,7414] CONDITIONAL_S
IDLE 7413 [(0,0)] HALF_D_PLUS_2 [7409] [] [] [] [] [7411,7412,7413,7414] CONDITIONAL_S
DISCARD 7414 [(0,1)] 0 [7409] [] [] [] [] [7411,7412,7413,7414] CONDITIONAL_S
IDLE 7415 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 7416 [(1,0)] D [] [] [] [] [] [] none
MERGE 7417 [(1,0),(0,0)] D [] [7419,7420,7421,7422] [] [] [((0,0),(1,0))] [] none
DISCARD 7418 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7419 [(1,0),(0,0)] D [7417] [] [] [] [((0,0),(1,0))] [7419,7420,7421,7422] CONDITIONAL_S
Y_MEAS 7420 [(1,0)] HALF_D_PLUS_2 [7417] [] [] [] [] [7419,7420,7421,7422] CONDITIONAL_S
IDLE 7421 [(0,0)] HALF_D_PLUS_2 [7417] [] [] [] [] [7419,7420,7421,7422] CONDITIONAL_S
DISCARD 7422 [(1,0)] 0 [7417] [] [] [] [] [7419,7420,7421,7422] CONDITIONAL_S
IDLE 7423 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 7424 [(0,1)] D [] [] [] [] [] [] none
MERGE 7425 [(0,1),(0,0)] D [] [7427,7428,7429,7430] [] [] [((0,0),(0,1))] [] none
DISCARD 7426 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7427 [(0,1),(0,0)] D [7425] [] [] [] [((0,0),(0,1))] [7427,7428,7429,7430] CONDITIONAL_S
Y_MEAS 7428 [(0,1)] HALF_D_PLUS_2 [7425] [] [] [] [] [7427,7428,7429,7430] CONDITIONAL_S
IDLE 7429 [(0,0)] HALF_D_PLUS_2 [7425] [] [] [] [] [7427,7428,7429,7430] CONDITIONAL_S
DISCARD 7430 [(0,1)] 0 [7425] [] [] [] [] [7427,7428,7429,7430] CONDITIONAL_S
IDLE 7431 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 7432 [(1,0)] D [] [] [] [] [] [] none
MERGE 7433 [(1,0),(0,0)] D [] [7435,7436,7437,7438] [] [] [((0,0),(1,0))] [] none
DISCARD 7434 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7435 [(1,0),(0,0)] D [7433] [] [] [] [((0,0),(1,0))] [7435,7436,7437,7438] CONDITIONAL_S
Y_MEAS 7436 [(1,0)] HALF_D_PLUS_2 [7433] [] [] [] [] [7435,7436,7437,7438] CONDITIONAL_S
IDLE 7437 [(0,0)] HALF_D_PLUS_2 [7433] [] [] [] [] [7435,7436,7437,7438] CONDITIONAL_S
DISCARD 7438 [(1,0)] 0 [7433] [] [] [] [] [7435,7436,7437,7438] CONDITIONAL_S
IDLE 7439 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 7440 [(0,1)] D [] [] [] [] [] [] none
MERGE 7441 [(0,1),(0,0)] D [] [7443,7444,7445,7446] [] [] [((0,0),(0,1))] [] none
DISCARD 7442 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7443 [(0,1),(0,0)] D [7441] [] [] [] [((0,0),(0,1))] [7443,7444,7445,7446] CONDITIONAL_S
Y_MEAS 7444 [(0,1)] HALF_D_PLUS_2 [7441] [] [] [] [] [7443,7444,7445,7446] CONDITIONAL_S
IDLE 7445 [(0,0)] HALF_D_PLUS_2 [7441] [] [] [] [] [7443,7444,7445,7446] CONDITIONAL_S
DISCARD 7446 [(0,1)] 0 [7441] [] [] [] [] [7443,7444,7445,7446] CONDITIONAL_S
IDLE 7447 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 7448 [(1,0)] D [] [] [] [] [] [] none
MERGE 7449 [(1,0),(0,0)] D [] [7451,7452,7453,7454] [] [] [((0,0),(1,0))] [] none
DISCARD 7450 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7451 [(1,0),(0,0)] D [7449] [] [] [] [((0,0),(1,0))] [7451,7452,7453,7454] CONDITIONAL_S
Y_MEAS 7452 [(1,0)] HALF_D_PLUS_2 [7449] [] [] [] [] [7451,7452,7453,7454] CONDITIONAL_S
IDLE 7453 [(0,0)] HALF_D_PLUS_2 [7449] [] [] [] [] [7451,7452,7453,7454] CONDITIONAL_S
DISCARD 7454 [(1,0)] 0 [7449] [] [] [] [] [7451,7452,7453,7454] CONDITIONAL_S
IDLE 7455 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 7456 [(0,1)] D [] [] [] [] [] [] none
MERGE 7457 [(0,1),(0,0)] D [] [7459,7460,7461,7462] [] [] [((0,0),(0,1))] [] none
DISCARD 7458 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7459 [(0,1),(0,0)] D [7457] [] [] [] [((0,0),(0,1))] [7459,7460,7461,7462] CONDITIONAL_S
Y_MEAS 7460 [(0,1)] HALF_D_PLUS_2 [7457] [] [] [] [] [7459,7460,7461,7462] CONDITIONAL_S
IDLE 7461 [(0,0)] HALF_D_PLUS_2 [7457] [] [] [] [] [7459,7460,7461,7462] CONDITIONAL_S
DISCARD 7462 [(0,1)] 0 [7457] [] [] [] [] [7459,7460,7461,7462] CONDITIONAL_S
IDLE 7463 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 7464 [(1,0)] D [] [] [] [] [] [] none
MERGE 7465 [(1,0),(0,0)] D [] [7467,7468,7469,7470] [] [] [((0,0),(1,0))] [] none
DISCARD 7466 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7467 [(1,0),(0,0)] D [7465] [] [] [] [((0,0),(1,0))] [7467,7468,7469,7470] CONDITIONAL_S
Y_MEAS 7468 [(1,0)] HALF_D_PLUS_2 [7465] [] [] [] [] [7467,7468,7469,7470] CONDITIONAL_S
IDLE 7469 [(0,0)] HALF_D_PLUS_2 [7465] [] [] [] [] [7467,7468,7469,7470] CONDITIONAL_S
DISCARD 7470 [(1,0)] 0 [7465] [] [] [] [] [7467,7468,7469,7470] CONDITIONAL_S
IDLE 7471 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 7472 [(0,1)] D [] [] [] [] [] [] none
MERGE 7473 [(0,1),(0,0)] D [] [7475,7476,7477,7478] [] [] [((0,0),(0,1))] [] none
DISCARD 7474 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7475 [(0,1),(0,0)] D [7473] [] [] [] [((0,0),(0,1))] [7475,7476,7477,7478] CONDITIONAL_S
Y_MEAS 7476 [(0,1)] HALF_D_PLUS_2 [7473] [] [] [] [] [7475,7476,7477,7478] CONDITIONAL_S
IDLE 7477 [(0,0)] HALF_D_PLUS_2 [7473] [] [] [] [] [7475,7476,7477,7478] CONDITIONAL_S
DISCARD 7478 [(0,1)] 0 [7473] [] [] [] [] [7475,7476,7477,7478] CONDITIONAL_S
IDLE 7479 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 7480 [(1,0)] D [] [] [] [] [] [] none
MERGE 7481 [(1,0),(0,0)] D [] [7483,7484,7485,7486] [] [] [((0,0),(1,0))] [] none
DISCARD 7482 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7483 [(1,0),(0,0)] D [7481] [] [] [] [((0,0),(1,0))] [7483,7484,7485,7486] CONDITIONAL_S
Y_MEAS 7484 [(1,0)] HALF_D_PLUS_2 [7481] [] [] [] [] [7483,7484,7485,7486] CONDITIONAL_S
IDLE 7485 [(0,0)] HALF_D_PLUS_2 [7481] [] [] [] [] [7483,7484,7485,7486] CONDITIONAL_S
DISCARD 7486 [(1,0)] 0 [7481] [] [] [] [] [7483,7484,7485,7486] CONDITIONAL_S
IDLE 7487 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 7488 [(0,1)] D [] [] [] [] [] [] none
MERGE 7489 [(0,1),(0,0)] D [] [7491,7492,7493,7494] [] [] [((0,0),(0,1))] [] none
DISCARD 7490 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7491 [(0,1),(0,0)] D [7489] [] [] [] [((0,0),(0,1))] [7491,7492,7493,7494] CONDITIONAL_S
Y_MEAS 7492 [(0,1)] HALF_D_PLUS_2 [7489] [] [] [] [] [7491,7492,7493,7494] CONDITIONAL_S
IDLE 7493 [(0,0)] HALF_D_PLUS_2 [7489] [] [] [] [] [7491,7492,7493,7494] CONDITIONAL_S
DISCARD 7494 [(0,1)] 0 [7489] [] [] [] [] [7491,7492,7493,7494] CONDITIONAL_S
IDLE 7495 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 7496 [(1,0)] D [] [] [] [] [] [] none
MERGE 7497 [(1,0),(0,0)] D [] [7499,7500,7501,7502] [] [] [((0,0),(1,0))] [] none
DISCARD 7498 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7499 [(1,0),(0,0)] D [7497] [] [] [] [((0,0),(1,0))] [7499,7500,7501,7502] CONDITIONAL_S
Y_MEAS 7500 [(1,0)] HALF_D_PLUS_2 [7497] [] [] [] [] [7499,7500,7501,7502] CONDITIONAL_S
IDLE 7501 [(0,0)] HALF_D_PLUS_2 [7497] [] [] [] [] [7499,7500,7501,7502] CONDITIONAL_S
DISCARD 7502 [(1,0)] 0 [7497] [] [] [] [] [7499,7500,7501,7502] CONDITIONAL_S
IDLE 7503 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 7504 [(0,1)] D [] [] [] [] [] [] none
MERGE 7505 [(0,1),(0,0)] D [] [7507,7508,7509,7510] [] [] [((0,0),(0,1))] [] none
DISCARD 7506 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7507 [(0,1),(0,0)] D [7505] [] [] [] [((0,0),(0,1))] [7507,7508,7509,7510] CONDITIONAL_S
Y_MEAS 7508 [(0,1)] HALF_D_PLUS_2 [7505] [] [] [] [] [7507,7508,7509,7510] CONDITIONAL_S
IDLE 7509 [(0,0)] HALF_D_PLUS_2 [7505] [] [] [] [] [7507,7508,7509,7510] CONDITIONAL_S
DISCARD 7510 [(0,1)] 0 [7505] [] [] [] [] [7507,7508,7509,7510] CONDITIONAL_S
IDLE 7511 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 7512 [(1,0)] D [] [] [] [] [] [] none
MERGE 7513 [(1,0),(0,0)] D [] [7515,7516,7517,7518] [] [] [((0,0),(1,0))] [] none
DISCARD 7514 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7515 [(1,0),(0,0)] D [7513] [] [] [] [((0,0),(1,0))] [7515,7516,7517,7518] CONDITIONAL_S
Y_MEAS 7516 [(1,0)] HALF_D_PLUS_2 [7513] [] [] [] [] [7515,7516,7517,7518] CONDITIONAL_S
IDLE 7517 [(0,0)] HALF_D_PLUS_2 [7513] [] [] [] [] [7515,7516,7517,7518] CONDITIONAL_S
DISCARD 7518 [(1,0)] 0 [7513] [] [] [] [] [7515,7516,7517,7518] CONDITIONAL_S
IDLE 7519 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 7520 [(0,1)] D [] [] [] [] [] [] none
MERGE 7521 [(0,1),(0,0)] D [] [7523,7524,7525,7526] [] [] [((0,0),(0,1))] [] none
DISCARD 7522 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7523 [(0,1),(0,0)] D [7521] [] [] [] [((0,0),(0,1))] [7523,7524,7525,7526] CONDITIONAL_S
Y_MEAS 7524 [(0,1)] HALF_D_PLUS_2 [7521] [] [] [] [] [7523,7524,7525,7526] CONDITIONAL_S
IDLE 7525 [(0,0)] HALF_D_PLUS_2 [7521] [] [] [] [] [7523,7524,7525,7526] CONDITIONAL_S
DISCARD 7526 [(0,1)] 0 [7521] [] [] [] [] [7523,7524,7525,7526] CONDITIONAL_S
IDLE 7527 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 7528 [(1,0)] D [] [] [] [] [] [] none
MERGE 7529 [(1,0),(0,0)] D [] [7531,7532,7533,7534] [] [] [((0,0),(1,0))] [] none
DISCARD 7530 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7531 [(1,0),(0,0)] D [7529] [] [] [] [((0,0),(1,0))] [7531,7532,7533,7534] CONDITIONAL_S
Y_MEAS 7532 [(1,0)] HALF_D_PLUS_2 [7529] [] [] [] [] [7531,7532,7533,7534] CONDITIONAL_S
IDLE 7533 [(0,0)] HALF_D_PLUS_2 [7529] [] [] [] [] [7531,7532,7533,7534] CONDITIONAL_S
DISCARD 7534 [(1,0)] 0 [7529] [] [] [] [] [7531,7532,7533,7534] CONDITIONAL_S
IDLE 7535 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 7536 [(0,1)] D [] [] [] [] [] [] none
MERGE 7537 [(0,1),(0,0)] D [] [7539,7540,7541,7542] [] [] [((0,0),(0,1))] [] none
DISCARD 7538 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7539 [(0,1),(0,0)] D [7537] [] [] [] [((0,0),(0,1))] [7539,7540,7541,7542] CONDITIONAL_S
Y_MEAS 7540 [(0,1)] HALF_D_PLUS_2 [7537] [] [] [] [] [7539,7540,7541,7542] CONDITIONAL_S
IDLE 7541 [(0,0)] HALF_D_PLUS_2 [7537] [] [] [] [] [7539,7540,7541,7542] CONDITIONAL_S
DISCARD 7542 [(0,1)] 0 [7537] [] [] [] [] [7539,7540,7541,7542] CONDITIONAL_S
IDLE 7543 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 7544 [(1,0)] D [] [] [] [] [] [] none
MERGE 7545 [(1,0),(0,0)] D [] [7547,7548,7549,7550] [] [] [((0,0),(1,0))] [] none
DISCARD 7546 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7547 [(1,0),(0,0)] D [7545] [] [] [] [((0,0),(1,0))] [7547,7548,7549,7550] CONDITIONAL_S
Y_MEAS 7548 [(1,0)] HALF_D_PLUS_2 [7545] [] [] [] [] [7547,7548,7549,7550] CONDITIONAL_S
IDLE 7549 [(0,0)] HALF_D_PLUS_2 [7545] [] [] [] [] [7547,7548,7549,7550] CONDITIONAL_S
DISCARD 7550 [(1,0)] 0 [7545] [] [] [] [] [7547,7548,7549,7550] CONDITIONAL_S
IDLE 7551 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 7552 [(0,1)] D [] [] [] [] [] [] none
MERGE 7553 [(0,1),(0,0)] D [] [7555,7556,7557,7558] [] [] [((0,0),(0,1))] [] none
DISCARD 7554 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7555 [(0,1),(0,0)] D [7553] [] [] [] [((0,0),(0,1))] [7555,7556,7557,7558] CONDITIONAL_S
Y_MEAS 7556 [(0,1)] HALF_D_PLUS_2 [7553] [] [] [] [] [7555,7556,7557,7558] CONDITIONAL_S
IDLE 7557 [(0,0)] HALF_D_PLUS_2 [7553] [] [] [] [] [7555,7556,7557,7558] CONDITIONAL_S
DISCARD 7558 [(0,1)] 0 [7553] [] [] [] [] [7555,7556,7557,7558] CONDITIONAL_S
IDLE 7559 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 7560 [(1,0)] D [] [] [] [] [] [] none
MERGE 7561 [(1,0),(0,0)] D [] [7563,7564,7565,7566] [] [] [((0,0),(1,0))] [] none
DISCARD 7562 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7563 [(1,0),(0,0)] D [7561] [] [] [] [((0,0),(1,0))] [7563,7564,7565,7566] CONDITIONAL_S
Y_MEAS 7564 [(1,0)] HALF_D_PLUS_2 [7561] [] [] [] [] [7563,7564,7565,7566] CONDITIONAL_S
IDLE 7565 [(0,0)] HALF_D_PLUS_2 [7561] [] [] [] [] [7563,7564,7565,7566] CONDITIONAL_S
DISCARD 7566 [(1,0)] 0 [7561] [] [] [] [] [7563,7564,7565,7566] CONDITIONAL_S
IDLE 7567 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 7568 [(0,1)] D [] [] [] [] [] [] none
MERGE 7569 [(0,1),(0,0)] D [] [7571,7572,7573,7574] [] [] [((0,0),(0,1))] [] none
DISCARD 7570 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7571 [(0,1),(0,0)] D [7569] [] [] [] [((0,0),(0,1))] [7571,7572,7573,7574] CONDITIONAL_S
Y_MEAS 7572 [(0,1)] HALF_D_PLUS_2 [7569] [] [] [] [] [7571,7572,7573,7574] CONDITIONAL_S
IDLE 7573 [(0,0)] HALF_D_PLUS_2 [7569] [] [] [] [] [7571,7572,7573,7574] CONDITIONAL_S
DISCARD 7574 [(0,1)] 0 [7569] [] [] [] [] [7571,7572,7573,7574] CONDITIONAL_S
IDLE 7575 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 7576 [(1,0)] D [] [] [] [] [] [] none
MERGE 7577 [(1,0),(0,0)] D [] [7579,7580,7581,7582] [] [] [((0,0),(1,0))] [] none
DISCARD 7578 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7579 [(1,0),(0,0)] D [7577] [] [] [] [((0,0),(1,0))] [7579,7580,7581,7582] CONDITIONAL_S
Y_MEAS 7580 [(1,0)] HALF_D_PLUS_2 [7577] [] [] [] [] [7579,7580,7581,7582] CONDITIONAL_S
IDLE 7581 [(0,0)] HALF_D_PLUS_2 [7577] [] [] [] [] [7579,7580,7581,7582] CONDITIONAL_S
DISCARD 7582 [(1,0)] 0 [7577] [] [] [] [] [7579,7580,7581,7582] CONDITIONAL_S
IDLE 7583 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 7584 [(0,1)] D [] [] [] [] [] [] none
MERGE 7585 [(0,1),(0,0)] D [] [7587,7588,7589,7590] [] [] [((0,0),(0,1))] [] none
DISCARD 7586 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7587 [(0,1),(0,0)] D [7585] [] [] [] [((0,0),(0,1))] [7587,7588,7589,7590] CONDITIONAL_S
Y_MEAS 7588 [(0,1)] HALF_D_PLUS_2 [7585] [] [] [] [] [7587,7588,7589,7590] CONDITIONAL_S
IDLE 7589 [(0,0)] HALF_D_PLUS_2 [7585] [] [] [] [] [7587,7588,7589,7590] CONDITIONAL_S
DISCARD 7590 [(0,1)] 0 [7585] [] [] [] [] [7587,7588,7589,7590] CONDITIONAL_S
IDLE 7591 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 7592 [(1,0)] D [] [] [] [] [] [] none
MERGE 7593 [(1,0),(0,0)] D [] [7595,7596,7597,7598] [] [] [((0,0),(1,0))] [] none
DISCARD 7594 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7595 [(1,0),(0,0)] D [7593] [] [] [] [((0,0),(1,0))] [7595,7596,7597,7598] CONDITIONAL_S
Y_MEAS 7596 [(1,0)] HALF_D_PLUS_2 [7593] [] [] [] [] [7595,7596,7597,7598] CONDITIONAL_S
IDLE 7597 [(0,0)] HALF_D_PLUS_2 [7593] [] [] [] [] [7595,7596,7597,7598] CONDITIONAL_S
DISCARD 7598 [(1,0)] 0 [7593] [] [] [] [] [7595,7596,7597,7598] CONDITIONAL_S
IDLE 7599 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 7600 [(0,1)] D [] [] [] [] [] [] none
MERGE 7601 [(0,1),(0,0)] D [] [7603,7604,7605,7606] [] [] [((0,0),(0,1))] [] none
DISCARD 7602 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7603 [(0,1),(0,0)] D [7601] [] [] [] [((0,0),(0,1))] [7603,7604,7605,7606] CONDITIONAL_S
Y_MEAS 7604 [(0,1)] HALF_D_PLUS_2 [7601] [] [] [] [] [7603,7604,7605,7606] CONDITIONAL_S
IDLE 7605 [(0,0)] HALF_D_PLUS_2 [7601] [] [] [] [] [7603,7604,7605,7606] CONDITIONAL_S
DISCARD 7606 [(0,1)] 0 [7601] [] [] [] [] [7603,7604,7605,7606] CONDITIONAL_S
IDLE 7607 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 7608 [(1,0)] D [] [] [] [] [] [] none
MERGE 7609 [(1,0),(0,0)] D [] [7611,7612,7613,7614] [] [] [((0,0),(1,0))] [] none
DISCARD 7610 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7611 [(1,0),(0,0)] D [7609] [] [] [] [((0,0),(1,0))] [7611,7612,7613,7614] CONDITIONAL_S
Y_MEAS 7612 [(1,0)] HALF_D_PLUS_2 [7609] [] [] [] [] [7611,7612,7613,7614] CONDITIONAL_S
IDLE 7613 [(0,0)] HALF_D_PLUS_2 [7609] [] [] [] [] [7611,7612,7613,7614] CONDITIONAL_S
DISCARD 7614 [(1,0)] 0 [7609] [] [] [] [] [7611,7612,7613,7614] CONDITIONAL_S
IDLE 7615 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 7616 [(0,1)] D [] [] [] [] [] [] none
MERGE 7617 [(0,1),(0,0)] D [] [7619,7620,7621,7622] [] [] [((0,0),(0,1))] [] none
DISCARD 7618 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7619 [(0,1),(0,0)] D [7617] [] [] [] [((0,0),(0,1))] [7619,7620,7621,7622] CONDITIONAL_S
Y_MEAS 7620 [(0,1)] HALF_D_PLUS_2 [7617] [] [] [] [] [7619,7620,7621,7622] CONDITIONAL_S
IDLE 7621 [(0,0)] HALF_D_PLUS_2 [7617] [] [] [] [] [7619,7620,7621,7622] CONDITIONAL_S
DISCARD 7622 [(0,1)] 0 [7617] [] [] [] [] [7619,7620,7621,7622] CONDITIONAL_S
IDLE 7623 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 7624 [(1,0)] D [] [] [] [] [] [] none
MERGE 7625 [(1,0),(0,0)] D [] [7627,7628,7629,7630] [] [] [((0,0),(1,0))] [] none
DISCARD 7626 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7627 [(1,0),(0,0)] D [7625] [] [] [] [((0,0),(1,0))] [7627,7628,7629,7630] CONDITIONAL_S
Y_MEAS 7628 [(1,0)] HALF_D_PLUS_2 [7625] [] [] [] [] [7627,7628,7629,7630] CONDITIONAL_S
IDLE 7629 [(0,0)] HALF_D_PLUS_2 [7625] [] [] [] [] [7627,7628,7629,7630] CONDITIONAL_S
DISCARD 7630 [(1,0)] 0 [7625] [] [] [] [] [7627,7628,7629,7630] CONDITIONAL_S
IDLE 7631 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 7632 [(0,1)] D [] [] [] [] [] [] none
MERGE 7633 [(0,1),(0,0)] D [] [7635,7636,7637,7638] [] [] [((0,0),(0,1))] [] none
DISCARD 7634 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7635 [(0,1),(0,0)] D [7633] [] [] [] [((0,0),(0,1))] [7635,7636,7637,7638] CONDITIONAL_S
Y_MEAS 7636 [(0,1)] HALF_D_PLUS_2 [7633] [] [] [] [] [7635,7636,7637,7638] CONDITIONAL_S
IDLE 7637 [(0,0)] HALF_D_PLUS_2 [7633] [] [] [] [] [7635,7636,7637,7638] CONDITIONAL_S
DISCARD 7638 [(0,1)] 0 [7633] [] [] [] [] [7635,7636,7637,7638] CONDITIONAL_S
IDLE 7639 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 7640 [(1,0)] D [] [] [] [] [] [] none
MERGE 7641 [(1,0),(0,0)] D [] [7643,7644,7645,7646] [] [] [((0,0),(1,0))] [] none
DISCARD 7642 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7643 [(1,0),(0,0)] D [7641] [] [] [] [((0,0),(1,0))] [7643,7644,7645,7646] CONDITIONAL_S
Y_MEAS 7644 [(1,0)] HALF_D_PLUS_2 [7641] [] [] [] [] [7643,7644,7645,7646] CONDITIONAL_S
IDLE 7645 [(0,0)] HALF_D_PLUS_2 [7641] [] [] [] [] [7643,7644,7645,7646] CONDITIONAL_S
DISCARD 7646 [(1,0)] 0 [7641] [] [] [] [] [7643,7644,7645,7646] CONDITIONAL_S
IDLE 7647 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 7648 [(0,1)] D [] [] [] [] [] [] none
MERGE 7649 [(0,1),(0,0)] D [] [7651,7652,7653,7654] [] [] [((0,0),(0,1))] [] none
DISCARD 7650 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7651 [(0,1),(0,0)] D [7649] [] [] [] [((0,0),(0,1))] [7651,7652,7653,7654] CONDITIONAL_S
Y_MEAS 7652 [(0,1)] HALF_D_PLUS_2 [7649] [] [] [] [] [7651,7652,7653,7654] CONDITIONAL_S
IDLE 7653 [(0,0)] HALF_D_PLUS_2 [7649] [] [] [] [] [7651,7652,7653,7654] CONDITIONAL_S
DISCARD 7654 [(0,1)] 0 [7649] [] [] [] [] [7651,7652,7653,7654] CONDITIONAL_S
IDLE 7655 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 7656 [(1,0)] D [] [] [] [] [] [] none
MERGE 7657 [(1,0),(0,0)] D [] [7659,7660,7661,7662] [] [] [((0,0),(1,0))] [] none
DISCARD 7658 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7659 [(1,0),(0,0)] D [7657] [] [] [] [((0,0),(1,0))] [7659,7660,7661,7662] CONDITIONAL_S
Y_MEAS 7660 [(1,0)] HALF_D_PLUS_2 [7657] [] [] [] [] [7659,7660,7661,7662] CONDITIONAL_S
IDLE 7661 [(0,0)] HALF_D_PLUS_2 [7657] [] [] [] [] [7659,7660,7661,7662] CONDITIONAL_S
DISCARD 7662 [(1,0)] 0 [7657] [] [] [] [] [7659,7660,7661,7662] CONDITIONAL_S
IDLE 7663 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 7664 [(0,1)] D [] [] [] [] [] [] none
MERGE 7665 [(0,1),(0,0)] D [] [7667,7668,7669,7670] [] [] [((0,0),(0,1))] [] none
DISCARD 7666 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7667 [(0,1),(0,0)] D [7665] [] [] [] [((0,0),(0,1))] [7667,7668,7669,7670] CONDITIONAL_S
Y_MEAS 7668 [(0,1)] HALF_D_PLUS_2 [7665] [] [] [] [] [7667,7668,7669,7670] CONDITIONAL_S
IDLE 7669 [(0,0)] HALF_D_PLUS_2 [7665] [] [] [] [] [7667,7668,7669,7670] CONDITIONAL_S
DISCARD 7670 [(0,1)] 0 [7665] [] [] [] [] [7667,7668,7669,7670] CONDITIONAL_S
IDLE 7671 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 7672 [(1,0)] D [] [] [] [] [] [] none
MERGE 7673 [(1,0),(0,0)] D [] [7675,7676,7677,7678] [] [] [((0,0),(1,0))] [] none
DISCARD 7674 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7675 [(1,0),(0,0)] D [7673] [] [] [] [((0,0),(1,0))] [7675,7676,7677,7678] CONDITIONAL_S
Y_MEAS 7676 [(1,0)] HALF_D_PLUS_2 [7673] [] [] [] [] [7675,7676,7677,7678] CONDITIONAL_S
IDLE 7677 [(0,0)] HALF_D_PLUS_2 [7673] [] [] [] [] [7675,7676,7677,7678] CONDITIONAL_S
DISCARD 7678 [(1,0)] 0 [7673] [] [] [] [] [7675,7676,7677,7678] CONDITIONAL_S
IDLE 7679 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 7680 [(0,1)] D [] [] [] [] [] [] none
MERGE 7681 [(0,1),(0,0)] D [] [7683,7684,7685,7686] [] [] [((0,0),(0,1))] [] none
DISCARD 7682 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7683 [(0,1),(0,0)] D [7681] [] [] [] [((0,0),(0,1))] [7683,7684,7685,7686] CONDITIONAL_S
Y_MEAS 7684 [(0,1)] HALF_D_PLUS_2 [7681] [] [] [] [] [7683,7684,7685,7686] CONDITIONAL_S
IDLE 7685 [(0,0)] HALF_D_PLUS_2 [7681] [] [] [] [] [7683,7684,7685,7686] CONDITIONAL_S
DISCARD 7686 [(0,1)] 0 [7681] [] [] [] [] [7683,7684,7685,7686] CONDITIONAL_S
IDLE 7687 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 7688 [(1,0)] D [] [] [] [] [] [] none
MERGE 7689 [(1,0),(0,0)] D [] [7691,7692,7693,7694] [] [] [((0,0),(1,0))] [] none
DISCARD 7690 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7691 [(1,0),(0,0)] D [7689] [] [] [] [((0,0),(1,0))] [7691,7692,7693,7694] CONDITIONAL_S
Y_MEAS 7692 [(1,0)] HALF_D_PLUS_2 [7689] [] [] [] [] [7691,7692,7693,7694] CONDITIONAL_S
IDLE 7693 [(0,0)] HALF_D_PLUS_2 [7689] [] [] [] [] [7691,7692,7693,7694] CONDITIONAL_S
DISCARD 7694 [(1,0)] 0 [7689] [] [] [] [] [7691,7692,7693,7694] CONDITIONAL_S
IDLE 7695 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 7696 [(0,1)] D [] [] [] [] [] [] none
MERGE 7697 [(0,1),(0,0)] D [] [7699,7700,7701,7702] [] [] [((0,0),(0,1))] [] none
DISCARD 7698 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7699 [(0,1),(0,0)] D [7697] [] [] [] [((0,0),(0,1))] [7699,7700,7701,7702] CONDITIONAL_S
Y_MEAS 7700 [(0,1)] HALF_D_PLUS_2 [7697] [] [] [] [] [7699,7700,7701,7702] CONDITIONAL_S
IDLE 7701 [(0,0)] HALF_D_PLUS_2 [7697] [] [] [] [] [7699,7700,7701,7702] CONDITIONAL_S
DISCARD 7702 [(0,1)] 0 [7697] [] [] [] [] [7699,7700,7701,7702] CONDITIONAL_S
IDLE 7703 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 7704 [(1,0)] D [] [] [] [] [] [] none
MERGE 7705 [(1,0),(0,0)] D [] [7707,7708,7709,7710] [] [] [((0,0),(1,0))] [] none
DISCARD 7706 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7707 [(1,0),(0,0)] D [7705] [] [] [] [((0,0),(1,0))] [7707,7708,7709,7710] CONDITIONAL_S
Y_MEAS 7708 [(1,0)] HALF_D_PLUS_2 [7705] [] [] [] [] [7707,7708,7709,7710] CONDITIONAL_S
IDLE 7709 [(0,0)] HALF_D_PLUS_2 [7705] [] [] [] [] [7707,7708,7709,7710] CONDITIONAL_S
DISCARD 7710 [(1,0)] 0 [7705] [] [] [] [] [7707,7708,7709,7710] CONDITIONAL_S
IDLE 7711 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 7712 [(0,1)] D [] [] [] [] [] [] none
MERGE 7713 [(0,1),(0,0)] D [] [7715,7716,7717,7718] [] [] [((0,0),(0,1))] [] none
DISCARD 7714 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7715 [(0,1),(0,0)] D [7713] [] [] [] [((0,0),(0,1))] [7715,7716,7717,7718] CONDITIONAL_S
Y_MEAS 7716 [(0,1)] HALF_D_PLUS_2 [7713] [] [] [] [] [7715,7716,7717,7718] CONDITIONAL_S
IDLE 7717 [(0,0)] HALF_D_PLUS_2 [7713] [] [] [] [] [7715,7716,7717,7718] CONDITIONAL_S
DISCARD 7718 [(0,1)] 0 [7713] [] [] [] [] [7715,7716,7717,7718] CONDITIONAL_S
IDLE 7719 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 7720 [(1,0)] D [] [] [] [] [] [] none
MERGE 7721 [(1,0),(0,0)] D [] [7723,7724,7725,7726] [] [] [((0,0),(1,0))] [] none
DISCARD 7722 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7723 [(1,0),(0,0)] D [7721] [] [] [] [((0,0),(1,0))] [7723,7724,7725,7726] CONDITIONAL_S
Y_MEAS 7724 [(1,0)] HALF_D_PLUS_2 [7721] [] [] [] [] [7723,7724,7725,7726] CONDITIONAL_S
IDLE 7725 [(0,0)] HALF_D_PLUS_2 [7721] [] [] [] [] [7723,7724,7725,7726] CONDITIONAL_S
DISCARD 7726 [(1,0)] 0 [7721] [] [] [] [] [7723,7724,7725,7726] CONDITIONAL_S
IDLE 7727 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 7728 [(0,1)] D [] [] [] [] [] [] none
MERGE 7729 [(0,1),(0,0)] D [] [7731,7732,7733,7734] [] [] [((0,0),(0,1))] [] none
DISCARD 7730 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7731 [(0,1),(0,0)] D [7729] [] [] [] [((0,0),(0,1))] [7731,7732,7733,7734] CONDITIONAL_S
Y_MEAS 7732 [(0,1)] HALF_D_PLUS_2 [7729] [] [] [] [] [7731,7732,7733,7734] CONDITIONAL_S
IDLE 7733 [(0,0)] HALF_D_PLUS_2 [7729] [] [] [] [] [7731,7732,7733,7734] CONDITIONAL_S
DISCARD 7734 [(0,1)] 0 [7729] [] [] [] [] [7731,7732,7733,7734] CONDITIONAL_S
IDLE 7735 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 7736 [(1,0)] D [] [] [] [] [] [] none
MERGE 7737 [(1,0),(0,0)] D [] [7739,7740,7741,7742] [] [] [((0,0),(1,0))] [] none
DISCARD 7738 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7739 [(1,0),(0,0)] D [7737] [] [] [] [((0,0),(1,0))] [7739,7740,7741,7742] CONDITIONAL_S
Y_MEAS 7740 [(1,0)] HALF_D_PLUS_2 [7737] [] [] [] [] [7739,7740,7741,7742] CONDITIONAL_S
IDLE 7741 [(0,0)] HALF_D_PLUS_2 [7737] [] [] [] [] [7739,7740,7741,7742] CONDITIONAL_S
DISCARD 7742 [(1,0)] 0 [7737] [] [] [] [] [7739,7740,7741,7742] CONDITIONAL_S
IDLE 7743 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 7744 [(0,1)] D [] [] [] [] [] [] none
MERGE 7745 [(0,1),(0,0)] D [] [7747,7748,7749,7750] [] [] [((0,0),(0,1))] [] none
DISCARD 7746 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7747 [(0,1),(0,0)] D [7745] [] [] [] [((0,0),(0,1))] [7747,7748,7749,7750] CONDITIONAL_S
Y_MEAS 7748 [(0,1)] HALF_D_PLUS_2 [7745] [] [] [] [] [7747,7748,7749,7750] CONDITIONAL_S
IDLE 7749 [(0,0)] HALF_D_PLUS_2 [7745] [] [] [] [] [7747,7748,7749,7750] CONDITIONAL_S
DISCARD 7750 [(0,1)] 0 [7745] [] [] [] [] [7747,7748,7749,7750] CONDITIONAL_S
IDLE 7751 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 7752 [(1,0)] D [] [] [] [] [] [] none
MERGE 7753 [(1,0),(0,0)] D [] [7755,7756,7757,7758] [] [] [((0,0),(1,0))] [] none
DISCARD 7754 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7755 [(1,0),(0,0)] D [7753] [] [] [] [((0,0),(1,0))] [7755,7756,7757,7758] CONDITIONAL_S
Y_MEAS 7756 [(1,0)] HALF_D_PLUS_2 [7753] [] [] [] [] [7755,7756,7757,7758] CONDITIONAL_S
IDLE 7757 [(0,0)] HALF_D_PLUS_2 [7753] [] [] [] [] [7755,7756,7757,7758] CONDITIONAL_S
DISCARD 7758 [(1,0)] 0 [7753] [] [] [] [] [7755,7756,7757,7758] CONDITIONAL_S
IDLE 7759 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 7760 [(0,1)] D [] [] [] [] [] [] none
MERGE 7761 [(0,1),(0,0)] D [] [7763,7764,7765,7766] [] [] [((0,0),(0,1))] [] none
DISCARD 7762 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7763 [(0,1),(0,0)] D [7761] [] [] [] [((0,0),(0,1))] [7763,7764,7765,7766] CONDITIONAL_S
Y_MEAS 7764 [(0,1)] HALF_D_PLUS_2 [7761] [] [] [] [] [7763,7764,7765,7766] CONDITIONAL_S
IDLE 7765 [(0,0)] HALF_D_PLUS_2 [7761] [] [] [] [] [7763,7764,7765,7766] CONDITIONAL_S
DISCARD 7766 [(0,1)] 0 [7761] [] [] [] [] [7763,7764,7765,7766] CONDITIONAL_S
IDLE 7767 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 7768 [(1,0)] D [] [] [] [] [] [] none
MERGE 7769 [(1,0),(0,0)] D [] [7771,7772,7773,7774] [] [] [((0,0),(1,0))] [] none
DISCARD 7770 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7771 [(1,0),(0,0)] D [7769] [] [] [] [((0,0),(1,0))] [7771,7772,7773,7774] CONDITIONAL_S
Y_MEAS 7772 [(1,0)] HALF_D_PLUS_2 [7769] [] [] [] [] [7771,7772,7773,7774] CONDITIONAL_S
IDLE 7773 [(0,0)] HALF_D_PLUS_2 [7769] [] [] [] [] [7771,7772,7773,7774] CONDITIONAL_S
DISCARD 7774 [(1,0)] 0 [7769] [] [] [] [] [7771,7772,7773,7774] CONDITIONAL_S
IDLE 7775 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 7776 [(0,1)] D [] [] [] [] [] [] none
MERGE 7777 [(0,1),(0,0)] D [] [7779,7780,7781,7782] [] [] [((0,0),(0,1))] [] none
DISCARD 7778 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7779 [(0,1),(0,0)] D [7777] [] [] [] [((0,0),(0,1))] [7779,7780,7781,7782] CONDITIONAL_S
Y_MEAS 7780 [(0,1)] HALF_D_PLUS_2 [7777] [] [] [] [] [7779,7780,7781,7782] CONDITIONAL_S
IDLE 7781 [(0,0)] HALF_D_PLUS_2 [7777] [] [] [] [] [7779,7780,7781,7782] CONDITIONAL_S
DISCARD 7782 [(0,1)] 0 [7777] [] [] [] [] [7779,7780,7781,7782] CONDITIONAL_S
IDLE 7783 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 7784 [(1,0)] D [] [] [] [] [] [] none
MERGE 7785 [(1,0),(0,0)] D [] [7787,7788,7789,7790] [] [] [((0,0),(1,0))] [] none
DISCARD 7786 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7787 [(1,0),(0,0)] D [7785] [] [] [] [((0,0),(1,0))] [7787,7788,7789,7790] CONDITIONAL_S
Y_MEAS 7788 [(1,0)] HALF_D_PLUS_2 [7785] [] [] [] [] [7787,7788,7789,7790] CONDITIONAL_S
IDLE 7789 [(0,0)] HALF_D_PLUS_2 [7785] [] [] [] [] [7787,7788,7789,7790] CONDITIONAL_S
DISCARD 7790 [(1,0)] 0 [7785] [] [] [] [] [7787,7788,7789,7790] CONDITIONAL_S
IDLE 7791 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 7792 [(0,1)] D [] [] [] [] [] [] none
MERGE 7793 [(0,1),(0,0)] D [] [7795,7796,7797,7798] [] [] [((0,0),(0,1))] [] none
DISCARD 7794 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7795 [(0,1),(0,0)] D [7793] [] [] [] [((0,0),(0,1))] [7795,7796,7797,7798] CONDITIONAL_S
Y_MEAS 7796 [(0,1)] HALF_D_PLUS_2 [7793] [] [] [] [] [7795,7796,7797,7798] CONDITIONAL_S
IDLE 7797 [(0,0)] HALF_D_PLUS_2 [7793] [] [] [] [] [7795,7796,7797,7798] CONDITIONAL_S
DISCARD 7798 [(0,1)] 0 [7793] [] [] [] [] [7795,7796,7797,7798] CONDITIONAL_S
IDLE 7799 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 7800 [(1,0)] D [] [] [] [] [] [] none
MERGE 7801 [(1,0),(0,0)] D [] [7803,7804,7805,7806] [] [] [((0,0),(1,0))] [] none
DISCARD 7802 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7803 [(1,0),(0,0)] D [7801] [] [] [] [((0,0),(1,0))] [7803,7804,7805,7806] CONDITIONAL_S
Y_MEAS 7804 [(1,0)] HALF_D_PLUS_2 [7801] [] [] [] [] [7803,7804,7805,7806] CONDITIONAL_S
IDLE 7805 [(0,0)] HALF_D_PLUS_2 [7801] [] [] [] [] [7803,7804,7805,7806] CONDITIONAL_S
DISCARD 7806 [(1,0)] 0 [7801] [] [] [] [] [7803,7804,7805,7806] CONDITIONAL_S
IDLE 7807 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 7808 [(0,1)] D [] [] [] [] [] [] none
MERGE 7809 [(0,1),(0,0)] D [] [7811,7812,7813,7814] [] [] [((0,0),(0,1))] [] none
DISCARD 7810 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7811 [(0,1),(0,0)] D [7809] [] [] [] [((0,0),(0,1))] [7811,7812,7813,7814] CONDITIONAL_S
Y_MEAS 7812 [(0,1)] HALF_D_PLUS_2 [7809] [] [] [] [] [7811,7812,7813,7814] CONDITIONAL_S
IDLE 7813 [(0,0)] HALF_D_PLUS_2 [7809] [] [] [] [] [7811,7812,7813,7814] CONDITIONAL_S
DISCARD 7814 [(0,1)] 0 [7809] [] [] [] [] [7811,7812,7813,7814] CONDITIONAL_S
IDLE 7815 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 7816 [(1,0)] D [] [] [] [] [] [] none
MERGE 7817 [(1,0),(0,0)] D [] [7819,7820,7821,7822] [] [] [((0,0),(1,0))] [] none
DISCARD 7818 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7819 [(1,0),(0,0)] D [7817] [] [] [] [((0,0),(1,0))] [7819,7820,7821,7822] CONDITIONAL_S
Y_MEAS 7820 [(1,0)] HALF_D_PLUS_2 [7817] [] [] [] [] [7819,7820,7821,7822] CONDITIONAL_S
IDLE 7821 [(0,0)] HALF_D_PLUS_2 [7817] [] [] [] [] [7819,7820,7821,7822] CONDITIONAL_S
DISCARD 7822 [(1,0)] 0 [7817] [] [] [] [] [7819,7820,7821,7822] CONDITIONAL_S
IDLE 7823 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 7824 [(0,1)] D [] [] [] [] [] [] none
MERGE 7825 [(0,1),(0,0)] D [] [7827,7828,7829,7830] [] [] [((0,0),(0,1))] [] none
DISCARD 7826 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7827 [(0,1),(0,0)] D [7825] [] [] [] [((0,0),(0,1))] [7827,7828,7829,7830] CONDITIONAL_S
Y_MEAS 7828 [(0,1)] HALF_D_PLUS_2 [7825] [] [] [] [] [7827,7828,7829,7830] CONDITIONAL_S
IDLE 7829 [(0,0)] HALF_D_PLUS_2 [7825] [] [] [] [] [7827,7828,7829,7830] CONDITIONAL_S
DISCARD 7830 [(0,1)] 0 [7825] [] [] [] [] [7827,7828,7829,7830] CONDITIONAL_S
IDLE 7831 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 7832 [(1,0)] D [] [] [] [] [] [] none
MERGE 7833 [(1,0),(0,0)] D [] [7835,7836,7837,7838] [] [] [((0,0),(1,0))] [] none
DISCARD 7834 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7835 [(1,0),(0,0)] D [7833] [] [] [] [((0,0),(1,0))] [7835,7836,7837,7838] CONDITIONAL_S
Y_MEAS 7836 [(1,0)] HALF_D_PLUS_2 [7833] [] [] [] [] [7835,7836,7837,7838] CONDITIONAL_S
IDLE 7837 [(0,0)] HALF_D_PLUS_2 [7833] [] [] [] [] [7835,7836,7837,7838] CONDITIONAL_S
DISCARD 7838 [(1,0)] 0 [7833] [] [] [] [] [7835,7836,7837,7838] CONDITIONAL_S
IDLE 7839 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 7840 [(0,1)] D [] [] [] [] [] [] none
MERGE 7841 [(0,1),(0,0)] D [] [7843,7844,7845,7846] [] [] [((0,0),(0,1))] [] none
DISCARD 7842 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7843 [(0,1),(0,0)] D [7841] [] [] [] [((0,0),(0,1))] [7843,7844,7845,7846] CONDITIONAL_S
Y_MEAS 7844 [(0,1)] HALF_D_PLUS_2 [7841] [] [] [] [] [7843,7844,7845,7846] CONDITIONAL_S
IDLE 7845 [(0,0)] HALF_D_PLUS_2 [7841] [] [] [] [] [7843,7844,7845,7846] CONDITIONAL_S
DISCARD 7846 [(0,1)] 0 [7841] [] [] [] [] [7843,7844,7845,7846] CONDITIONAL_S
IDLE 7847 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 7848 [(1,0)] D [] [] [] [] [] [] none
MERGE 7849 [(1,0),(0,0)] D [] [7851,7852,7853,7854] [] [] [((0,0),(1,0))] [] none
DISCARD 7850 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7851 [(1,0),(0,0)] D [7849] [] [] [] [((0,0),(1,0))] [7851,7852,7853,7854] CONDITIONAL_S
Y_MEAS 7852 [(1,0)] HALF_D_PLUS_2 [7849] [] [] [] [] [7851,7852,7853,7854] CONDITIONAL_S
IDLE 7853 [(0,0)] HALF_D_PLUS_2 [7849] [] [] [] [] [7851,7852,7853,7854] CONDITIONAL_S
DISCARD 7854 [(1,0)] 0 [7849] [] [] [] [] [7851,7852,7853,7854] CONDITIONAL_S
IDLE 7855 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 7856 [(0,1)] D [] [] [] [] [] [] none
MERGE 7857 [(0,1),(0,0)] D [] [7859,7860,7861,7862] [] [] [((0,0),(0,1))] [] none
DISCARD 7858 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7859 [(0,1),(0,0)] D [7857] [] [] [] [((0,0),(0,1))] [7859,7860,7861,7862] CONDITIONAL_S
Y_MEAS 7860 [(0,1)] HALF_D_PLUS_2 [7857] [] [] [] [] [7859,7860,7861,7862] CONDITIONAL_S
IDLE 7861 [(0,0)] HALF_D_PLUS_2 [7857] [] [] [] [] [7859,7860,7861,7862] CONDITIONAL_S
DISCARD 7862 [(0,1)] 0 [7857] [] [] [] [] [7859,7860,7861,7862] CONDITIONAL_S
IDLE 7863 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 7864 [(1,0)] D [] [] [] [] [] [] none
MERGE 7865 [(1,0),(0,0)] D [] [7867,7868,7869,7870] [] [] [((0,0),(1,0))] [] none
DISCARD 7866 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7867 [(1,0),(0,0)] D [7865] [] [] [] [((0,0),(1,0))] [7867,7868,7869,7870] CONDITIONAL_S
Y_MEAS 7868 [(1,0)] HALF_D_PLUS_2 [7865] [] [] [] [] [7867,7868,7869,7870] CONDITIONAL_S
IDLE 7869 [(0,0)] HALF_D_PLUS_2 [7865] [] [] [] [] [7867,7868,7869,7870] CONDITIONAL_S
DISCARD 7870 [(1,0)] 0 [7865] [] [] [] [] [7867,7868,7869,7870] CONDITIONAL_S
IDLE 7871 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 7872 [(0,1)] D [] [] [] [] [] [] none
MERGE 7873 [(0,1),(0,0)] D [] [7875,7876,7877,7878] [] [] [((0,0),(0,1))] [] none
DISCARD 7874 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7875 [(0,1),(0,0)] D [7873] [] [] [] [((0,0),(0,1))] [7875,7876,7877,7878] CONDITIONAL_S
Y_MEAS 7876 [(0,1)] HALF_D_PLUS_2 [7873] [] [] [] [] [7875,7876,7877,7878] CONDITIONAL_S
IDLE 7877 [(0,0)] HALF_D_PLUS_2 [7873] [] [] [] [] [7875,7876,7877,7878] CONDITIONAL_S
DISCARD 7878 [(0,1)] 0 [7873] [] [] [] [] [7875,7876,7877,7878] CONDITIONAL_S
IDLE 7879 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 7880 [(1,0)] D [] [] [] [] [] [] none
MERGE 7881 [(1,0),(0,0)] D [] [7883,7884,7885,7886] [] [] [((0,0),(1,0))] [] none
DISCARD 7882 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7883 [(1,0),(0,0)] D [7881] [] [] [] [((0,0),(1,0))] [7883,7884,7885,7886] CONDITIONAL_S
Y_MEAS 7884 [(1,0)] HALF_D_PLUS_2 [7881] [] [] [] [] [7883,7884,7885,7886] CONDITIONAL_S
IDLE 7885 [(0,0)] HALF_D_PLUS_2 [7881] [] [] [] [] [7883,7884,7885,7886] CONDITIONAL_S
DISCARD 7886 [(1,0)] 0 [7881] [] [] [] [] [7883,7884,7885,7886] CONDITIONAL_S
IDLE 7887 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 7888 [(0,1)] D [] [] [] [] [] [] none
MERGE 7889 [(0,1),(0,0)] D [] [7891,7892,7893,7894] [] [] [((0,0),(0,1))] [] none
DISCARD 7890 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7891 [(0,1),(0,0)] D [7889] [] [] [] [((0,0),(0,1))] [7891,7892,7893,7894] CONDITIONAL_S
Y_MEAS 7892 [(0,1)] HALF_D_PLUS_2 [7889] [] [] [] [] [7891,7892,7893,7894] CONDITIONAL_S
IDLE 7893 [(0,0)] HALF_D_PLUS_2 [7889] [] [] [] [] [7891,7892,7893,7894] CONDITIONAL_S
DISCARD 7894 [(0,1)] 0 [7889] [] [] [] [] [7891,7892,7893,7894] CONDITIONAL_S
IDLE 7895 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 7896 [(1,0)] D [] [] [] [] [] [] none
MERGE 7897 [(1,0),(0,0)] D [] [7899,7900,7901,7902] [] [] [((0,0),(1,0))] [] none
DISCARD 7898 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7899 [(1,0),(0,0)] D [7897] [] [] [] [((0,0),(1,0))] [7899,7900,7901,7902] CONDITIONAL_S
Y_MEAS 7900 [(1,0)] HALF_D_PLUS_2 [7897] [] [] [] [] [7899,7900,7901,7902] CONDITIONAL_S
IDLE 7901 [(0,0)] HALF_D_PLUS_2 [7897] [] [] [] [] [7899,7900,7901,7902] CONDITIONAL_S
DISCARD 7902 [(1,0)] 0 [7897] [] [] [] [] [7899,7900,7901,7902] CONDITIONAL_S
IDLE 7903 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 7904 [(0,1)] D [] [] [] [] [] [] none
MERGE 7905 [(0,1),(0,0)] D [] [7907,7908,7909,7910] [] [] [((0,0),(0,1))] [] none
DISCARD 7906 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7907 [(0,1),(0,0)] D [7905] [] [] [] [((0,0),(0,1))] [7907,7908,7909,7910] CONDITIONAL_S
Y_MEAS 7908 [(0,1)] HALF_D_PLUS_2 [7905] [] [] [] [] [7907,7908,7909,7910] CONDITIONAL_S
IDLE 7909 [(0,0)] HALF_D_PLUS_2 [7905] [] [] [] [] [7907,7908,7909,7910] CONDITIONAL_S
DISCARD 7910 [(0,1)] 0 [7905] [] [] [] [] [7907,7908,7909,7910] CONDITIONAL_S
IDLE 7911 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 7912 [(1,0)] D [] [] [] [] [] [] none
MERGE 7913 [(1,0),(0,0)] D [] [7915,7916,7917,7918] [] [] [((0,0),(1,0))] [] none
DISCARD 7914 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7915 [(1,0),(0,0)] D [7913] [] [] [] [((0,0),(1,0))] [7915,7916,7917,7918] CONDITIONAL_S
Y_MEAS 7916 [(1,0)] HALF_D_PLUS_2 [7913] [] [] [] [] [7915,7916,7917,7918] CONDITIONAL_S
IDLE 7917 [(0,0)] HALF_D_PLUS_2 [7913] [] [] [] [] [7915,7916,7917,7918] CONDITIONAL_S
DISCARD 7918 [(1,0)] 0 [7913] [] [] [] [] [7915,7916,7917,7918] CONDITIONAL_S
IDLE 7919 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 7920 [(0,1)] D [] [] [] [] [] [] none
MERGE 7921 [(0,1),(0,0)] D [] [7923,7924,7925,7926] [] [] [((0,0),(0,1))] [] none
DISCARD 7922 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7923 [(0,1),(0,0)] D [7921] [] [] [] [((0,0),(0,1))] [7923,7924,7925,7926] CONDITIONAL_S
Y_MEAS 7924 [(0,1)] HALF_D_PLUS_2 [7921] [] [] [] [] [7923,7924,7925,7926] CONDITIONAL_S
IDLE 7925 [(0,0)] HALF_D_PLUS_2 [7921] [] [] [] [] [7923,7924,7925,7926] CONDITIONAL_S
DISCARD 7926 [(0,1)] 0 [7921] [] [] [] [] [7923,7924,7925,7926] CONDITIONAL_S
IDLE 7927 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 7928 [(1,0)] D [] [] [] [] [] [] none
MERGE 7929 [(1,0),(0,0)] D [] [7931,7932,7933,7934] [] [] [((0,0),(1,0))] [] none
DISCARD 7930 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7931 [(1,0),(0,0)] D [7929] [] [] [] [((0,0),(1,0))] [7931,7932,7933,7934] CONDITIONAL_S
Y_MEAS 7932 [(1,0)] HALF_D_PLUS_2 [7929] [] [] [] [] [7931,7932,7933,7934] CONDITIONAL_S
IDLE 7933 [(0,0)] HALF_D_PLUS_2 [7929] [] [] [] [] [7931,7932,7933,7934] CONDITIONAL_S
DISCARD 7934 [(1,0)] 0 [7929] [] [] [] [] [7931,7932,7933,7934] CONDITIONAL_S
IDLE 7935 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 7936 [(0,1)] D [] [] [] [] [] [] none
MERGE 7937 [(0,1),(0,0)] D [] [7939,7940,7941,7942] [] [] [((0,0),(0,1))] [] none
DISCARD 7938 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7939 [(0,1),(0,0)] D [7937] [] [] [] [((0,0),(0,1))] [7939,7940,7941,7942] CONDITIONAL_S
Y_MEAS 7940 [(0,1)] HALF_D_PLUS_2 [7937] [] [] [] [] [7939,7940,7941,7942] CONDITIONAL_S
IDLE 7941 [(0,0)] HALF_D_PLUS_2 [7937] [] [] [] [] [7939,7940,7941,7942] CONDITIONAL_S
DISCARD 7942 [(0,1)] 0 [7937] [] [] [] [] [7939,7940,7941,7942] CONDITIONAL_S
IDLE 7943 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 7944 [(1,0)] D [] [] [] [] [] [] none
MERGE 7945 [(1,0),(0,0)] D [] [7947,7948,7949,7950] [] [] [((0,0),(1,0))] [] none
DISCARD 7946 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7947 [(1,0),(0,0)] D [7945] [] [] [] [((0,0),(1,0))] [7947,7948,7949,7950] CONDITIONAL_S
Y_MEAS 7948 [(1,0)] HALF_D_PLUS_2 [7945] [] [] [] [] [7947,7948,7949,7950] CONDITIONAL_S
IDLE 7949 [(0,0)] HALF_D_PLUS_2 [7945] [] [] [] [] [7947,7948,7949,7950] CONDITIONAL_S
DISCARD 7950 [(1,0)] 0 [7945] [] [] [] [] [7947,7948,7949,7950] CONDITIONAL_S
IDLE 7951 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 7952 [(0,1)] D [] [] [] [] [] [] none
MERGE 7953 [(0,1),(0,0)] D [] [7955,7956,7957,7958] [] [] [((0,0),(0,1))] [] none
DISCARD 7954 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7955 [(0,1),(0,0)] D [7953] [] [] [] [((0,0),(0,1))] [7955,7956,7957,7958] CONDITIONAL_S
Y_MEAS 7956 [(0,1)] HALF_D_PLUS_2 [7953] [] [] [] [] [7955,7956,7957,7958] CONDITIONAL_S
IDLE 7957 [(0,0)] HALF_D_PLUS_2 [7953] [] [] [] [] [7955,7956,7957,7958] CONDITIONAL_S
DISCARD 7958 [(0,1)] 0 [7953] [] [] [] [] [7955,7956,7957,7958] CONDITIONAL_S
IDLE 7959 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 7960 [(1,0)] D [] [] [] [] [] [] none
MERGE 7961 [(1,0),(0,0)] D [] [7963,7964,7965,7966] [] [] [((0,0),(1,0))] [] none
DISCARD 7962 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7963 [(1,0),(0,0)] D [7961] [] [] [] [((0,0),(1,0))] [7963,7964,7965,7966] CONDITIONAL_S
Y_MEAS 7964 [(1,0)] HALF_D_PLUS_2 [7961] [] [] [] [] [7963,7964,7965,7966] CONDITIONAL_S
IDLE 7965 [(0,0)] HALF_D_PLUS_2 [7961] [] [] [] [] [7963,7964,7965,7966] CONDITIONAL_S
DISCARD 7966 [(1,0)] 0 [7961] [] [] [] [] [7963,7964,7965,7966] CONDITIONAL_S
IDLE 7967 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 7968 [(0,1)] D [] [] [] [] [] [] none
MERGE 7969 [(0,1),(0,0)] D [] [7971,7972,7973,7974] [] [] [((0,0),(0,1))] [] none
DISCARD 7970 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7971 [(0,1),(0,0)] D [7969] [] [] [] [((0,0),(0,1))] [7971,7972,7973,7974] CONDITIONAL_S
Y_MEAS 7972 [(0,1)] HALF_D_PLUS_2 [7969] [] [] [] [] [7971,7972,7973,7974] CONDITIONAL_S
IDLE 7973 [(0,0)] HALF_D_PLUS_2 [7969] [] [] [] [] [7971,7972,7973,7974] CONDITIONAL_S
DISCARD 7974 [(0,1)] 0 [7969] [] [] [] [] [7971,7972,7973,7974] CONDITIONAL_S
IDLE 7975 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 7976 [(1,0)] D [] [] [] [] [] [] none
MERGE 7977 [(1,0),(0,0)] D [] [7979,7980,7981,7982] [] [] [((0,0),(1,0))] [] none
DISCARD 7978 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7979 [(1,0),(0,0)] D [7977] [] [] [] [((0,0),(1,0))] [7979,7980,7981,7982] CONDITIONAL_S
Y_MEAS 7980 [(1,0)] HALF_D_PLUS_2 [7977] [] [] [] [] [7979,7980,7981,7982] CONDITIONAL_S
IDLE 7981 [(0,0)] HALF_D_PLUS_2 [7977] [] [] [] [] [7979,7980,7981,7982] CONDITIONAL_S
DISCARD 7982 [(1,0)] 0 [7977] [] [] [] [] [7979,7980,7981,7982] CONDITIONAL_S
IDLE 7983 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 7984 [(0,1)] D [] [] [] [] [] [] none
MERGE 7985 [(0,1),(0,0)] D [] [7987,7988,7989,7990] [] [] [((0,0),(0,1))] [] none
DISCARD 7986 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7987 [(0,1),(0,0)] D [7985] [] [] [] [((0,0),(0,1))] [7987,7988,7989,7990] CONDITIONAL_S
Y_MEAS 7988 [(0,1)] HALF_D_PLUS_2 [7985] [] [] [] [] [7987,7988,7989,7990] CONDITIONAL_S
IDLE 7989 [(0,0)] HALF_D_PLUS_2 [7985] [] [] [] [] [7987,7988,7989,7990] CONDITIONAL_S
DISCARD 7990 [(0,1)] 0 [7985] [] [] [] [] [7987,7988,7989,7990] CONDITIONAL_S
DISCARD 7991 [(0,0)] 0 [] [] [] [] [] [] none