
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000278  00800100  00009b5a  00009bee  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00009b5a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000511  00800378  00800378  00009e66  2**0
                  ALLOC
  3 .stab         0001a4a8  00000000  00000000  00009e68  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00007386  00000000  00000000  00024310  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 40 05 	jmp	0xa80	; 0xa80 <__ctors_end>
       4:	0c 94 a6 2f 	jmp	0x5f4c	; 0x5f4c <__vector_1>
       8:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
       c:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      10:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      14:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      18:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      1c:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      20:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      24:	0c 94 49 2f 	jmp	0x5e92	; 0x5e92 <__vector_9>
      28:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      2c:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      30:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      34:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      38:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      3c:	0c 94 c5 2e 	jmp	0x5d8a	; 0x5d8a <__vector_15>
      40:	0c 94 c5 2e 	jmp	0x5d8a	; 0x5d8a <__vector_15>
      44:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      48:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      4c:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      50:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      54:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      58:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      5c:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      60:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      64:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      68:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      6c:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      70:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      74:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      78:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      7c:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      80:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      84:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      88:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      8c:	3b 1e       	adc	r3, r27
      8e:	41 1e       	adc	r4, r17
      90:	44 1e       	adc	r4, r20
      92:	47 1e       	adc	r4, r23
      94:	4a 1e       	adc	r4, r26
      96:	4d 1e       	adc	r4, r29
      98:	53 1e       	adc	r5, r19
      9a:	50 1e       	adc	r5, r16
      9c:	56 1e       	adc	r5, r22
      9e:	59 1e       	adc	r5, r25
      a0:	5c 1e       	adc	r5, r28
      a2:	65 1e       	adc	r6, r21
      a4:	68 1e       	adc	r6, r24
      a6:	6b 1e       	adc	r6, r27
      a8:	6e 1e       	adc	r6, r30
      aa:	62 1e       	adc	r6, r18
      ac:	38 1e       	adc	r3, r24
      ae:	3e 1e       	adc	r3, r30
      b0:	71 1e       	adc	r7, r17
      b2:	74 1e       	adc	r7, r20
      b4:	5f 1e       	adc	r5, r31
      b6:	35 1e       	adc	r3, r21
      b8:	08 00       	.word	0x0008	; ????
      ba:	00 00       	nop
      bc:	be 92       	st	-X, r11
      be:	24 49       	sbci	r18, 0x94	; 148
      c0:	12 3e       	cpi	r17, 0xE2	; 226
      c2:	ab aa       	std	Y+51, r10	; 0x33
      c4:	aa 2a       	or	r10, r26
      c6:	be cd       	rjmp	.-1156   	; 0xfffffc44 <__eeprom_end+0xff7efc44>
      c8:	cc cc       	rjmp	.-1640   	; 0xfffffa62 <__eeprom_end+0xff7efa62>
      ca:	4c 3e       	cpi	r20, 0xEC	; 236
      cc:	00 00       	nop
      ce:	00 80       	ld	r0, Z
      d0:	be ab       	std	Y+54, r27	; 0x36
      d2:	aa aa       	std	Y+50, r10	; 0x32
      d4:	aa 3e       	cpi	r26, 0xEA	; 234
      d6:	00 00       	nop
      d8:	00 00       	nop
      da:	bf 00       	.word	0x00bf	; ????
      dc:	00 00       	nop
      de:	80 3f       	cpi	r24, 0xF0	; 240
      e0:	00 00       	nop
      e2:	00 00       	nop
      e4:	00 08       	sbc	r0, r0
      e6:	41 78       	andi	r20, 0x81	; 129
      e8:	d3 bb       	out	0x13, r29	; 19
      ea:	43 87       	std	Z+11, r20	; 0x0b
      ec:	d1 13       	cpse	r29, r17
      ee:	3d 19       	sub	r19, r13
      f0:	0e 3c       	cpi	r16, 0xCE	; 206
      f2:	c3 bd       	out	0x23, r28	; 35
      f4:	42 82       	std	Z+2, r4	; 0x02
      f6:	ad 2b       	or	r26, r29
      f8:	3e 68       	ori	r19, 0x8E	; 142
      fa:	ec 82       	std	Y+4, r14	; 0x04
      fc:	76 be       	out	0x36, r7	; 54
      fe:	d9 8f       	std	Y+25, r29	; 0x19
     100:	e1 a9       	ldd	r30, Z+49	; 0x31
     102:	3e 4c       	sbci	r19, 0xCE	; 206
     104:	80 ef       	ldi	r24, 0xF0	; 240
     106:	ff be       	out	0x3f, r15	; 63
     108:	01 c4       	rjmp	.+2050   	; 0x90c <font5x7+0x48e>
     10a:	ff 7f       	andi	r31, 0xFF	; 255
     10c:	3f 00       	.word	0x003f	; ????
     10e:	00 00       	nop
     110:	00 00       	nop
     112:	07 63       	ori	r16, 0x37	; 55
     114:	42 36       	cpi	r20, 0x62	; 98
     116:	b7 9b       	sbis	0x16, 7	; 22
     118:	d8 a7       	std	Y+40, r29	; 0x28
     11a:	1a 39       	cpi	r17, 0x9A	; 154
     11c:	68 56       	subi	r22, 0x68	; 104
     11e:	18 ae       	std	Y+56, r1	; 0x38
     120:	ba ab       	std	Y+50, r27	; 0x32
     122:	55 8c       	ldd	r5, Z+29	; 0x1d
     124:	1d 3c       	cpi	r17, 0xCD	; 205
     126:	b7 cc       	rjmp	.-1682   	; 0xfffffa96 <__eeprom_end+0xff7efa96>
     128:	57 63       	ori	r21, 0x37	; 55
     12a:	bd 6d       	ori	r27, 0xDD	; 221
     12c:	ed fd       	.word	0xfded	; ????
     12e:	75 3e       	cpi	r23, 0xE5	; 229
     130:	f6 17       	cp	r31, r22
     132:	72 31       	cpi	r23, 0x12	; 18
     134:	bf 00       	.word	0x00bf	; ????
     136:	00 00       	nop
     138:	80 3f       	cpi	r24, 0xF0	; 240

0000013a <__c.2162>:
     13a:	4e 61 6e 6f 2d 52 4b 20 56 65 72 73 69 6f 6e 20     Nano-RK Version 
	...

0000014b <__c.2152>:
     14b:	0d 0a 4e 61 6e 6f 2d 52 4b 20 54 61 73 6b 20 53     ..Nano-RK Task S
     15b:	74 61 74 69 73 74 69 63 73 3a 0d 0a 00              tatistics:...

00000168 <__c.2147>:
     168:	0d 0a 00                                            ...

0000016b <__c.2145>:
     16b:	0d 0a 20 20 20 4f 76 65 72 66 6c 6f 77 20 45 72     ..   Overflow Er
     17b:	72 6f 72 20 53 74 61 74 75 73 3a 20 00              ror Status: .

00000188 <__c.2143>:
     188:	0d 0a 20 20 20 4b 65 72 6e 65 6c 20 56 69 6f 6c     ..   Kernel Viol
     198:	61 74 69 6f 6e 73 3a 20 00                          ations: .

000001a1 <__c.2141>:
     1a1:	0d 0a 20 20 20 50 72 65 65 6d 70 74 69 6f 6e 73     ..   Preemptions
     1b1:	3a 20 00                                            : .

000001b4 <__c.2139>:
     1b4:	0d 0a 20 20 20 53 77 61 70 2d 69 6e 73 3a 20 00     ..   Swap-ins: .

000001c4 <__c.2137>:
     1c4:	0d 0a 20 20 20 54 69 6d 65 20 5b 4d 69 6e 2c 4c     ..   Time [Min,L
     1d4:	61 73 74 2c 4d 61 78 5d 3a 20 00                    ast,Max]: .

000001df <__c.2135>:
     1df:	0d 0a 20 20 20 54 6f 74 61 6c 20 43 50 55 3a 20     ..   Total CPU: 
	...

000001f0 <__c.2133>:
     1f0:	0d 0a 20 20 20 49 64 6c 65 20 54 61 73 6b 20 44     ..   Idle Task D
     200:	65 65 70 20 53 6c 65 65 70 20 54 69 6d 65 3a 20     eep Sleep Time: 
	...

00000211 <__c.2131>:
     211:	0d 0a 20 20 20 54 6f 74 61 6c 20 53 79 73 74 65     ..   Total Syste
     221:	6d 20 55 70 74 69 6d 65 3a 20 00                    m Uptime: .

0000022c <__c.2129>:
     22c:	20 54 61 73 6b 20 49 44 3a 20 00                     Task ID: .

00000237 <__c.2222>:
     237:	55 4e 4b 4f 57 4e 00                                UNKOWN.

0000023e <__c.2219>:
     23e:	45 78 74 65 72 6e 61 6c 20 52 65 73 65 74 00        External Reset.

0000024d <__c.2216>:
     24d:	42 72 6f 77 6e 20 4f 75 74 20 44 65 74 65 63 74     Brown Out Detect
	...

0000025e <__c.2213>:
     25e:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     26e:	20 53 65 6d 61 70 68 6f 72 65 00                     Semaphore.

00000279 <__c.2210>:
     279:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     289:	20 53 69 67 6e 61 6c 00                              Signal.

00000291 <__c.2207>:
     291:	4b 65 72 6e 65 6c 20 66 75 6e 63 74 69 6f 6e 20     Kernel function 
     2a1:	6e 6f 74 20 69 6d 70 6c 65 6d 65 6e 74 65 64 00     not implemented.

000002b1 <__c.2204>:
     2b1:	44 65 76 69 63 65 20 44 72 69 76 65 72 20 45 72     Device Driver Er
     2c1:	72 6f 72 00                                         ror.

000002c5 <__c.2201>:
     2c5:	57 61 74 63 68 64 6f 67 20 52 65 73 74 61 72 74     Watchdog Restart
	...

000002d6 <__c.2198>:
     2d6:	53 57 20 57 61 74 63 68 64 6f 67 20 52 65 73 74     SW Watchdog Rest
     2e6:	61 72 74 00                                         art.

000002ea <__c.2195>:
     2ea:	54 69 6d 65 72 20 4f 76 65 72 66 6c 6f 77 00        Timer Overflow.

000002f9 <__c.2192>:
     2f9:	55 6e 68 61 6e 64 6c 65 64 20 49 6e 74 65 72 72     Unhandled Interr
     309:	75 70 74 20 56 65 63 74 6f 72 00                    upt Vector.

00000314 <__c.2189>:
     314:	4c 6f 77 20 56 6f 6c 74 61 67 65 00                 Low Voltage.

00000320 <__c.2186>:
     320:	45 78 74 72 61 20 54 61 73 6b 20 73 74 61 72 74     Extra Task start
     330:	65 64 2c 20 69 73 20 6e 72 6b 5f 63 66 67 2e 68     ed, is nrk_cfg.h
     340:	20 6f 6b 3f 00                                       ok?.

00000345 <__c.2183>:
     345:	49 64 6c 65 20 6f 72 20 4b 65 72 6e 65 6c 20 53     Idle or Kernel S
     355:	74 61 63 6b 20 4f 76 65 72 66 6c 6f 77 00           tack Overflow.

00000363 <__c.2180>:
     363:	55 6e 65 78 70 65 63 74 65 64 20 52 65 73 74 61     Unexpected Resta
     373:	72 74 00                                            rt.

00000376 <__c.2177>:
     376:	44 75 70 6c 69 63 61 74 65 64 20 54 61 73 6b 20     Duplicated Task 
     386:	49 44 00                                            ID.

00000389 <__c.2174>:
     389:	53 63 68 65 64 75 6c 65 72 20 4d 69 73 73 65 64     Scheduler Missed
     399:	20 57 61 6b 65 75 70 00                              Wakeup.

000003a1 <__c.2171>:
     3a1:	54 61 73 6b 20 52 65 73 65 72 76 65 20 56 69 6f     Task Reserve Vio
     3b1:	6c 61 74 65 64 00                                   lated.

000003b7 <__c.2168>:
     3b7:	52 65 73 65 72 76 65 20 45 72 72 6f 72 20 69 6e     Reserve Error in
     3c7:	20 53 63 68 65 64 75 6c 65 72 00                     Scheduler.

000003d2 <__c.2165>:
     3d2:	49 6e 76 61 6c 69 64 20 53 74 61 63 6b 20 50 6f     Invalid Stack Po
     3e2:	69 6e 74 65 72 00                                   inter.

000003e8 <__c.2162>:
     3e8:	54 61 73 6b 20 53 74 61 63 6b 20 4f 76 65 72 66     Task Stack Overf
     3f8:	6c 6f 77 00                                         low.

000003fc <__c.2159>:
     3fc:	53 74 61 63 6b 20 77 61 73 20 6e 6f 74 20 64 65     Stack was not de
     40c:	66 69 6e 65 64 20 61 73 20 6c 61 72 67 65 20 65     fined as large e
     41c:	6e 6f 75 67 68 21 00                                nough!.

00000423 <__c.2155>:
     423:	54 61 73 6b 20 70 65 72 69 6f 64 20 74 6f 6f 20     Task period too 
     433:	6c 61 72 67 65 2e 20 50 65 72 69 6f 64 20 6d 75     large. Period mu
     443:	73 74 20 62 65 20 6c 65 73 73 20 74 68 61 6e 20     st be less than 
     453:	36 31 20 73 65 63 6f 6e 64 73 2e 00                 61 seconds..

0000045f <__c.2152>:
     45f:	29 3a 20 00                                         ): .

00000463 <__c.2150>:
     463:	2a 4e 52 4b 20 45 52 52 4f 52 28 00                 *NRK ERROR(.

0000046f <__c.2060>:
     46f:	0d 0a 53 54 41 43 4b 20 44 55 4d 50 0d 0a 00        ..STACK DUMP...

0000047e <font5x7>:
     47e:	08 08 2a 1c 08 08 1c 2a 08 08 40 44 4a 51 40 40     ..*....*..@DJQ@@
     48e:	51 4a 44 40 14 74 1c 17 14 10 20 7f 01 01 00 00     QJD@.t.... .....
	...
     4a6:	08 1c 2c 08 08 7f 01 01 01 01 01 01 01 01 7f 7f     ..,.............
     4b6:	40 40 40 40 40 40 40 40 7f 00 00 00 00 00 00 00     @@@@@@@@........
	...
     4ce:	79 11 27 11 79 00 00 00 00 00 00 00 00 00 00 00     y.'.y...........
     4de:	00 00 00 00 7f 01 01 01 03 60 50 48 44 7e 3e 49     .........`PHD~>I
     4ee:	49 49 3e 70 0c 03 0c 70 63 49 49 49 63 01 7f 01     II>p...pcIIIc...
     4fe:	7f 01 63 55 49 41 41 06 01 7e 01 06 08 55 7f 55     ..cUIAA..~...U.U
     50e:	08 0f 10 7f 10 0f 4e 71 01 71 4e 38 44 44 38 44     ......Nq.qN8DD8D
     51e:	00 00 00 00 00 00 00 5f 00 00 03 00 03 00 00 14     ......._........
     52e:	3e 14 3e 14 26 49 7f 49 32 62 15 2a 54 23 36 49     >.>.&I.I2b.*T#6I
     53e:	56 20 50 00 03 00 00 00 00 1c 22 41 00 00 41 22     V P......."A..A"
     54e:	1c 00 00 14 0e 14 00 08 08 3e 08 08 00 60 00 00     .........>...`..
     55e:	00 08 08 08 08 00 00 40 00 00 00 60 10 08 04 03     .......@...`....
     56e:	3e 41 41 41 3e 04 02 7f 00 00 62 51 49 45 42 22     >AAA>.....bQIEB"
     57e:	41 49 49 36 0c 0b 08 7e 08 4f 49 49 49 31 3e 49     AII6...~.OIII1>I
     58e:	49 49 32 61 11 09 05 03 36 49 49 49 36 26 49 49     II2a....6III6&II
     59e:	49 3e 00 22 00 00 00 00 61 00 00 00 08 14 14 22     I>."....a......"
     5ae:	22 14 14 14 14 14 22 22 14 14 08 06 01 59 05 02     "....."".....Y..
     5be:	3e 41 5d 55 5e 7e 09 09 09 7e 7f 49 49 49 36 3e     >A]U^~...~.III6>
     5ce:	41 41 41 22 7f 41 41 41 3e 7f 49 49 49 41 7f 09     AAA".AAA>.IIIA..
     5de:	09 09 01 3e 41 49 49 32 7f 08 08 08 7f 00 00 7f     ...>AII2........
     5ee:	00 00 20 40 40 40 3f 7f 08 14 22 41 7f 40 40 40     .. @@@?..."A.@@@
     5fe:	00 7f 02 04 02 7f 7f 02 1c 20 7f 3e 41 41 41 3e     ......... .>AAA>
     60e:	7f 09 09 09 06 3e 41 51 61 7e 7f 09 19 29 46 26     .....>AQa~...)F&
     61e:	49 49 49 32 01 01 7f 01 01 3f 40 40 40 3f 1f 20     III2.....?@@@?. 
     62e:	40 20 1f 3f 40 30 40 3f 63 14 08 14 63 03 04 78     @ .?@0@?c...c..x
     63e:	04 03 61 51 49 45 43 7f 41 00 00 00 00 00 00 00     ..aQIEC.A.......
     64e:	00 00 00 00 41 7f 06 01 06 00 00 40 40 40 40 40     ....A......@@@@@
     65e:	01 02 00 00 00 20 54 54 54 78 7f 48 48 48 30 38     ..... TTTx.HHH08
     66e:	44 44 44 28 38 44 44 44 7f 38 54 54 54 18 08 7e     DDD(8DDD.8TTT..~
     67e:	09 09 01 0c 52 52 52 3e 7f 04 04 04 78 04 7d 40     ....RRR>....x.}@
     68e:	40 20 20 40 40 44 3d 00 7f 10 28 44 20 3e 51 49     @  @@D=...(D >QI
     69e:	46 7c 04 7c 04 78 7c 08 04 04 78 38 44 44 44 38     F|.|.x|...x8DDD8
     6ae:	7e 12 12 12 0c 0c 12 12 12 7e 04 78 04 04 08 48     ~........~.x...H
     6be:	54 54 54 24 04 3f 44 44 40 3c 40 40 3c 40 1c 20     TTT$.?DD@<@@<@. 
     6ce:	40 20 1c 3c 40 30 40 3c 44 28 10 28 44 26 48 48     @ .<@0@<D(.(D&HH
     6de:	48 3e 44 64 54 4c 44 00 08 3e 41 00 00 00 7f 00     H>DdTLD..>A.....
     6ee:	00 00 41 3e 08 00 00 00 00 00 00 00 00 00 00 00     ..A>............
	...
     70a:	00 00 00 20 48 3e 09 02 00 00 00 00 00 00 00 00     ... H>..........
     71a:	00 00 04 04 7f 04 04 00 00 00 00 00 00 00 00 00     ................
	...
     75a:	00 00 00 02 04 01 02 00 00 00 00 00 00 00 18 18     ................
	...
     7a2:	00 00 00 79 00 00 00 00 00 00 00 48 7e 49 49 42     ...y.......H~IIB
     7b2:	00 00 00 00 00 15 16 7c 16 15 00 00 00 00 00 0a     .......|........
     7c2:	55 55 55 28 00 01 00 01 00 3e 63 5d 6b 3e 00 00     UUU(.....>c]k>..
     7d2:	00 00 00 08 14 2a 14 22 00 00 00 00 00 00 00 00     .....*."........
     7e2:	00 00 3e 41 75 4b 3e 01 01 01 01 01 00 02 05 02     ..>AuK>.........
	...
     80a:	00 00 06 0f 7f 01 7f 00 00 00 00 00 00 00 00 00     ................
     81a:	00 00 00 00 00 00 07 05 07 00 00 22 14 2a 14 08     ...........".*..
     82a:	0f 00 3c 20 78 0f 00 48 64 58 00 00 00 00 00 30     ..< x..HdX.....0
     83a:	48 45 40 20 00 00 00 00 00 00 00 00 00 00 00 00     HE@ ............
     84a:	00 00 00 72 29 29 2a 71 78 25 24 25 78 70 2a 25     ...r))*qx%$%xp*%
     85a:	2a 70 7e 09 7f 49 49 0e 51 51 71 11 00 00 00 00     *p~..II.QQq.....
     86a:	00 7c 54 56 55 44 00 00 00 00 00 00 00 00 00 00     .|TVUD..........
	...
     892:	00 7a 09 11 22 79 00 00 00 00 00 00 00 00 00 00     .z.."y..........
     8a2:	00 00 00 00 00 3a 45 45 46 39 3d 42 42 42 3d 22     .....:EEF9=BBB="
     8b2:	14 08 14 22 5c 32 2a 26 1d 00 00 00 00 00 00 00     ..."\2*&........
	...
     8ca:	3c 41 40 41 3c 00 00 00 00 00 00 00 00 00 00 00     <A@A<...........
     8da:	00 00 00 00 20 55 56 54 78 20 54 56 55 78 20 56     .... UVTx TVUx V
     8ea:	55 56 78 22 51 55 56 79 20 55 54 55 78 00 00 00     UVx"QUVy UTUx...
     8fa:	00 00 24 54 78 54 58 0c 52 52 72 12 38 55 56 54     ..$TxTX.RRr.8UVT
     90a:	18 38 54 56 55 18 38 56 55 56 18 38 55 54 55 18     .8TVU.8VUV.8UTU.
     91a:	00 49 7a 40 00 00 48 7a 41 00 00 4a 79 42 00 00     .Iz@..HzA..JyB..
     92a:	4a 78 42 00 00 00 00 00 00 7a 11 09 0a 71 30 49     JxB......z...q0I
     93a:	4a 48 30 30 48 4a 49 30 30 4a 49 4a 30 32 49 49     JH00HJI00JIJ02II
     94a:	4a 31 30 4a 48 4a 30 08 08 2a 08 08 18 64 3c 26     J10JHJ0..*...d<&
     95a:	18 38 41 42 20 78 38 40 42 21 78 38 42 41 22 78     .8AB x8@B!x8BA"x
     96a:	38 42 40 22 78 00 00 00 00 00 00 00 00 00 00 0c     8B@"x...........
     97a:	51 50 51 3c                                         QPQ<

0000097e <__c.1865>:
     97e:	6e 61 6e 00                                         nan.

00000982 <__c.1863>:
     982:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     992:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     9a2:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     9b2:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     9c2:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     9d2:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     9e2:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     9f2:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     a02:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     a12:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     a22:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     a32:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     a42:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     a52:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     a62:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     a72:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

00000a80 <__ctors_end>:
     a80:	11 24       	eor	r1, r1
     a82:	1f be       	out	0x3f, r1	; 63
     a84:	cf ef       	ldi	r28, 0xFF	; 255
     a86:	d0 e1       	ldi	r29, 0x10	; 16
     a88:	de bf       	out	0x3e, r29	; 62
     a8a:	cd bf       	out	0x3d, r28	; 61

00000a8c <__do_copy_data>:
     a8c:	13 e0       	ldi	r17, 0x03	; 3
     a8e:	a0 e0       	ldi	r26, 0x00	; 0
     a90:	b1 e0       	ldi	r27, 0x01	; 1
     a92:	ea e5       	ldi	r30, 0x5A	; 90
     a94:	fb e9       	ldi	r31, 0x9B	; 155
     a96:	00 e0       	ldi	r16, 0x00	; 0
     a98:	0b bf       	out	0x3b, r16	; 59
     a9a:	02 c0       	rjmp	.+4      	; 0xaa0 <__do_copy_data+0x14>
     a9c:	07 90       	elpm	r0, Z+
     a9e:	0d 92       	st	X+, r0
     aa0:	a8 37       	cpi	r26, 0x78	; 120
     aa2:	b1 07       	cpc	r27, r17
     aa4:	d9 f7       	brne	.-10     	; 0xa9c <__do_copy_data+0x10>

00000aa6 <__do_clear_bss>:
     aa6:	18 e0       	ldi	r17, 0x08	; 8
     aa8:	a8 e7       	ldi	r26, 0x78	; 120
     aaa:	b3 e0       	ldi	r27, 0x03	; 3
     aac:	01 c0       	rjmp	.+2      	; 0xab0 <.do_clear_bss_start>

00000aae <.do_clear_bss_loop>:
     aae:	1d 92       	st	X+, r1

00000ab0 <.do_clear_bss_start>:
     ab0:	a9 38       	cpi	r26, 0x89	; 137
     ab2:	b1 07       	cpc	r27, r17
     ab4:	e1 f7       	brne	.-8      	; 0xaae <.do_clear_bss_loop>
     ab6:	0e 94 ef 07 	call	0xfde	; 0xfde <main>
     aba:	0c 94 ab 4d 	jmp	0x9b56	; 0x9b56 <_exit>

00000abe <__bad_interrupt>:
     abe:	0c 94 9b 2e 	jmp	0x5d36	; 0x5d36 <__vector_default>

00000ac2 <Task4>:
	cnt++;
	}
}

void Task4()
{
     ac2:	0f 93       	push	r16
     ac4:	1f 93       	push	r17
     ac6:	cf 93       	push	r28
     ac8:	df 93       	push	r29
uint16_t cnt;

  printf( "Task4 PID=%u\r\n",nrk_get_pid());
     aca:	0e 94 12 27 	call	0x4e24	; 0x4e24 <nrk_get_pid>
     ace:	00 d0       	rcall	.+0      	; 0xad0 <Task4+0xe>
     ad0:	00 d0       	rcall	.+0      	; 0xad2 <Task4+0x10>
     ad2:	ed b7       	in	r30, 0x3d	; 61
     ad4:	fe b7       	in	r31, 0x3e	; 62
     ad6:	31 96       	adiw	r30, 0x01	; 1
     ad8:	20 e0       	ldi	r18, 0x00	; 0
     ada:	31 e0       	ldi	r19, 0x01	; 1
     adc:	ad b7       	in	r26, 0x3d	; 61
     ade:	be b7       	in	r27, 0x3e	; 62
     ae0:	12 96       	adiw	r26, 0x02	; 2
     ae2:	3c 93       	st	X, r19
     ae4:	2e 93       	st	-X, r18
     ae6:	11 97       	sbiw	r26, 0x01	; 1
     ae8:	82 83       	std	Z+2, r24	; 0x02
     aea:	13 82       	std	Z+3, r1	; 0x03
     aec:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
     af0:	0f 90       	pop	r0
     af2:	0f 90       	pop	r0
     af4:	0f 90       	pop	r0
     af6:	0f 90       	pop	r0
  cnt=0;
     af8:	c0 e0       	ldi	r28, 0x00	; 0
     afa:	d0 e0       	ldi	r29, 0x00	; 0
  while(1) {
	nrk_led_toggle(RED_LED);
	printf( "Task4 cnt=%u\r\n",cnt );
     afc:	0f e0       	ldi	r16, 0x0F	; 15
     afe:	11 e0       	ldi	r17, 0x01	; 1
uint16_t cnt;

  printf( "Task4 PID=%u\r\n",nrk_get_pid());
  cnt=0;
  while(1) {
	nrk_led_toggle(RED_LED);
     b00:	82 e0       	ldi	r24, 0x02	; 2
     b02:	90 e0       	ldi	r25, 0x00	; 0
     b04:	0e 94 28 13 	call	0x2650	; 0x2650 <nrk_led_toggle>
	printf( "Task4 cnt=%u\r\n",cnt );
     b08:	00 d0       	rcall	.+0      	; 0xb0a <Task4+0x48>
     b0a:	00 d0       	rcall	.+0      	; 0xb0c <Task4+0x4a>
     b0c:	ed b7       	in	r30, 0x3d	; 61
     b0e:	fe b7       	in	r31, 0x3e	; 62
     b10:	12 83       	std	Z+2, r17	; 0x02
     b12:	01 83       	std	Z+1, r16	; 0x01
     b14:	d4 83       	std	Z+4, r29	; 0x04
     b16:	c3 83       	std	Z+3, r28	; 0x03
     b18:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
	nrk_wait_until_next_period();
     b1c:	0f 90       	pop	r0
     b1e:	0f 90       	pop	r0
     b20:	0f 90       	pop	r0
     b22:	0f 90       	pop	r0
     b24:	0e 94 7f 26 	call	0x4cfe	; 0x4cfe <nrk_wait_until_next_period>
	cnt++;
     b28:	21 96       	adiw	r28, 0x01	; 1
     b2a:	ea cf       	rjmp	.-44     	; 0xb00 <Task4+0x3e>

00000b2c <Task3>:
	cnt--;
	}
}

void Task3()
{
     b2c:	0f 93       	push	r16
     b2e:	1f 93       	push	r17
     b30:	cf 93       	push	r28
     b32:	df 93       	push	r29
uint16_t cnt;
  printf( "Task3 PID=%u\r\n",nrk_get_pid());
     b34:	0e 94 12 27 	call	0x4e24	; 0x4e24 <nrk_get_pid>
     b38:	00 d0       	rcall	.+0      	; 0xb3a <Task3+0xe>
     b3a:	00 d0       	rcall	.+0      	; 0xb3c <Task3+0x10>
     b3c:	ed b7       	in	r30, 0x3d	; 61
     b3e:	fe b7       	in	r31, 0x3e	; 62
     b40:	31 96       	adiw	r30, 0x01	; 1
     b42:	2e e1       	ldi	r18, 0x1E	; 30
     b44:	31 e0       	ldi	r19, 0x01	; 1
     b46:	ad b7       	in	r26, 0x3d	; 61
     b48:	be b7       	in	r27, 0x3e	; 62
     b4a:	12 96       	adiw	r26, 0x02	; 2
     b4c:	3c 93       	st	X, r19
     b4e:	2e 93       	st	-X, r18
     b50:	11 97       	sbiw	r26, 0x01	; 1
     b52:	82 83       	std	Z+2, r24	; 0x02
     b54:	13 82       	std	Z+3, r1	; 0x03
     b56:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
     b5a:	0f 90       	pop	r0
     b5c:	0f 90       	pop	r0
     b5e:	0f 90       	pop	r0
     b60:	0f 90       	pop	r0
  cnt=0;
     b62:	c0 e0       	ldi	r28, 0x00	; 0
     b64:	d0 e0       	ldi	r29, 0x00	; 0
  while(1) {
	nrk_led_toggle(GREEN_LED);
	printf( "Task3 cnt=%u\r\n",cnt );
     b66:	0d e2       	ldi	r16, 0x2D	; 45
     b68:	11 e0       	ldi	r17, 0x01	; 1
{
uint16_t cnt;
  printf( "Task3 PID=%u\r\n",nrk_get_pid());
  cnt=0;
  while(1) {
	nrk_led_toggle(GREEN_LED);
     b6a:	81 e0       	ldi	r24, 0x01	; 1
     b6c:	90 e0       	ldi	r25, 0x00	; 0
     b6e:	0e 94 28 13 	call	0x2650	; 0x2650 <nrk_led_toggle>
	printf( "Task3 cnt=%u\r\n",cnt );
     b72:	00 d0       	rcall	.+0      	; 0xb74 <Task3+0x48>
     b74:	00 d0       	rcall	.+0      	; 0xb76 <Task3+0x4a>
     b76:	ed b7       	in	r30, 0x3d	; 61
     b78:	fe b7       	in	r31, 0x3e	; 62
     b7a:	12 83       	std	Z+2, r17	; 0x02
     b7c:	01 83       	std	Z+1, r16	; 0x01
     b7e:	d4 83       	std	Z+4, r29	; 0x04
     b80:	c3 83       	std	Z+3, r28	; 0x03
     b82:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
	nrk_wait_until_next_period();
     b86:	0f 90       	pop	r0
     b88:	0f 90       	pop	r0
     b8a:	0f 90       	pop	r0
     b8c:	0f 90       	pop	r0
     b8e:	0e 94 7f 26 	call	0x4cfe	; 0x4cfe <nrk_wait_until_next_period>
	cnt++;
     b92:	21 96       	adiw	r28, 0x01	; 1
     b94:	ea cf       	rjmp	.-44     	; 0xb6a <Task3+0x3e>

00000b96 <Task2>:
	cnt++;
	}
}

void Task2()
{
     b96:	0f 93       	push	r16
     b98:	1f 93       	push	r17
     b9a:	cf 93       	push	r28
     b9c:	df 93       	push	r29
  int16_t cnt;
  printf( "Task2 PID=%u\r\n",nrk_get_pid());
     b9e:	0e 94 12 27 	call	0x4e24	; 0x4e24 <nrk_get_pid>
     ba2:	00 d0       	rcall	.+0      	; 0xba4 <Task2+0xe>
     ba4:	00 d0       	rcall	.+0      	; 0xba6 <Task2+0x10>
     ba6:	ed b7       	in	r30, 0x3d	; 61
     ba8:	fe b7       	in	r31, 0x3e	; 62
     baa:	31 96       	adiw	r30, 0x01	; 1
     bac:	2c e3       	ldi	r18, 0x3C	; 60
     bae:	31 e0       	ldi	r19, 0x01	; 1
     bb0:	ad b7       	in	r26, 0x3d	; 61
     bb2:	be b7       	in	r27, 0x3e	; 62
     bb4:	12 96       	adiw	r26, 0x02	; 2
     bb6:	3c 93       	st	X, r19
     bb8:	2e 93       	st	-X, r18
     bba:	11 97       	sbiw	r26, 0x01	; 1
     bbc:	82 83       	std	Z+2, r24	; 0x02
     bbe:	13 82       	std	Z+3, r1	; 0x03
     bc0:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
     bc4:	0f 90       	pop	r0
     bc6:	0f 90       	pop	r0
     bc8:	0f 90       	pop	r0
     bca:	0f 90       	pop	r0
  cnt=0;
     bcc:	c0 e0       	ldi	r28, 0x00	; 0
     bce:	d0 e0       	ldi	r29, 0x00	; 0
  while(1) {
	nrk_led_toggle(BLUE_LED);
	printf( "Task2 signed cnt=%d\r\n",cnt );
     bd0:	0b e4       	ldi	r16, 0x4B	; 75
     bd2:	11 e0       	ldi	r17, 0x01	; 1
{
  int16_t cnt;
  printf( "Task2 PID=%u\r\n",nrk_get_pid());
  cnt=0;
  while(1) {
	nrk_led_toggle(BLUE_LED);
     bd4:	8f ef       	ldi	r24, 0xFF	; 255
     bd6:	90 e0       	ldi	r25, 0x00	; 0
     bd8:	0e 94 28 13 	call	0x2650	; 0x2650 <nrk_led_toggle>
	printf( "Task2 signed cnt=%d\r\n",cnt );
     bdc:	00 d0       	rcall	.+0      	; 0xbde <Task2+0x48>
     bde:	00 d0       	rcall	.+0      	; 0xbe0 <Task2+0x4a>
     be0:	ed b7       	in	r30, 0x3d	; 61
     be2:	fe b7       	in	r31, 0x3e	; 62
     be4:	12 83       	std	Z+2, r17	; 0x02
     be6:	01 83       	std	Z+1, r16	; 0x01
     be8:	d4 83       	std	Z+4, r29	; 0x04
     bea:	c3 83       	std	Z+3, r28	; 0x03
     bec:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
	//nrk_stats_display_pid(nrk_get_pid());
	nrk_wait_until_next_period();
     bf0:	0f 90       	pop	r0
     bf2:	0f 90       	pop	r0
     bf4:	0f 90       	pop	r0
     bf6:	0f 90       	pop	r0
     bf8:	0e 94 7f 26 	call	0x4cfe	; 0x4cfe <nrk_wait_until_next_period>
	cnt--;
     bfc:	21 97       	sbiw	r28, 0x01	; 1
     bfe:	ea cf       	rjmp	.-44     	; 0xbd4 <Task2+0x3e>

00000c00 <Task1>:
  
  return 0;
}

void Task1()
{
     c00:	cf 92       	push	r12
     c02:	df 92       	push	r13
     c04:	ef 92       	push	r14
     c06:	ff 92       	push	r15
     c08:	0f 93       	push	r16
     c0a:	1f 93       	push	r17
     c0c:	df 93       	push	r29
     c0e:	cf 93       	push	r28
     c10:	cd b7       	in	r28, 0x3d	; 61
     c12:	de b7       	in	r29, 0x3e	; 62
     c14:	28 97       	sbiw	r28, 0x08	; 8
     c16:	0f b6       	in	r0, 0x3f	; 63
     c18:	f8 94       	cli
     c1a:	de bf       	out	0x3e, r29	; 62
     c1c:	0f be       	out	0x3f, r0	; 63
     c1e:	cd bf       	out	0x3d, r28	; 61
nrk_time_t t;
uint16_t cnt;
uint8_t val;
cnt=0;
nrk_kprintf( PSTR("Nano-RK Version ") );
     c20:	8a e3       	ldi	r24, 0x3A	; 58
     c22:	91 e0       	ldi	r25, 0x01	; 1
     c24:	0e 94 6d 11 	call	0x22da	; 0x22da <nrk_kprintf>
printf( "%d\r\n",NRK_VERSION );
     c28:	00 d0       	rcall	.+0      	; 0xc2a <Task1+0x2a>
     c2a:	00 d0       	rcall	.+0      	; 0xc2c <Task1+0x2c>
     c2c:	81 e6       	ldi	r24, 0x61	; 97
     c2e:	91 e0       	ldi	r25, 0x01	; 1
     c30:	ad b7       	in	r26, 0x3d	; 61
     c32:	be b7       	in	r27, 0x3e	; 62
     c34:	12 96       	adiw	r26, 0x02	; 2
     c36:	9c 93       	st	X, r25
     c38:	8e 93       	st	-X, r24
     c3a:	11 97       	sbiw	r26, 0x01	; 1
     c3c:	85 e6       	ldi	r24, 0x65	; 101
     c3e:	90 e0       	ldi	r25, 0x00	; 0
     c40:	14 96       	adiw	r26, 0x04	; 4
     c42:	9c 93       	st	X, r25
     c44:	8e 93       	st	-X, r24
     c46:	13 97       	sbiw	r26, 0x03	; 3
     c48:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>

printf( "My node's address is %u\r\n",NODE_ADDR );
     c4c:	86 e6       	ldi	r24, 0x66	; 102
     c4e:	91 e0       	ldi	r25, 0x01	; 1
     c50:	ed b7       	in	r30, 0x3d	; 61
     c52:	fe b7       	in	r31, 0x3e	; 62
     c54:	92 83       	std	Z+2, r25	; 0x02
     c56:	81 83       	std	Z+1, r24	; 0x01
     c58:	14 82       	std	Z+4, r1	; 0x04
     c5a:	13 82       	std	Z+3, r1	; 0x03
     c5c:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
  
printf( "Task1 PID=%u\r\n",nrk_get_pid());
     c60:	0f 90       	pop	r0
     c62:	0f 90       	pop	r0
     c64:	0f 90       	pop	r0
     c66:	0f 90       	pop	r0
     c68:	0e 94 12 27 	call	0x4e24	; 0x4e24 <nrk_get_pid>
     c6c:	00 d0       	rcall	.+0      	; 0xc6e <Task1+0x6e>
     c6e:	00 d0       	rcall	.+0      	; 0xc70 <Task1+0x70>
     c70:	ed b7       	in	r30, 0x3d	; 61
     c72:	fe b7       	in	r31, 0x3e	; 62
     c74:	31 96       	adiw	r30, 0x01	; 1
     c76:	20 e8       	ldi	r18, 0x80	; 128
     c78:	31 e0       	ldi	r19, 0x01	; 1
     c7a:	ad b7       	in	r26, 0x3d	; 61
     c7c:	be b7       	in	r27, 0x3e	; 62
     c7e:	12 96       	adiw	r26, 0x02	; 2
     c80:	3c 93       	st	X, r19
     c82:	2e 93       	st	-X, r18
     c84:	11 97       	sbiw	r26, 0x01	; 1
     c86:	82 83       	std	Z+2, r24	; 0x02
     c88:	13 82       	std	Z+3, r1	; 0x03
     c8a:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
t.secs=5;
     c8e:	85 e0       	ldi	r24, 0x05	; 5
     c90:	90 e0       	ldi	r25, 0x00	; 0
     c92:	a0 e0       	ldi	r26, 0x00	; 0
     c94:	b0 e0       	ldi	r27, 0x00	; 0
     c96:	89 83       	std	Y+1, r24	; 0x01
     c98:	9a 83       	std	Y+2, r25	; 0x02
     c9a:	ab 83       	std	Y+3, r26	; 0x03
     c9c:	bc 83       	std	Y+4, r27	; 0x04
t.nano_secs=0;
     c9e:	1d 82       	std	Y+5, r1	; 0x05
     ca0:	1e 82       	std	Y+6, r1	; 0x06
     ca2:	1f 82       	std	Y+7, r1	; 0x07
     ca4:	18 86       	std	Y+8, r1	; 0x08

// setup a software watch dog timer
nrk_sw_wdt_init(0, &t, NULL);
     ca6:	0f 90       	pop	r0
     ca8:	0f 90       	pop	r0
     caa:	0f 90       	pop	r0
     cac:	0f 90       	pop	r0
     cae:	80 e0       	ldi	r24, 0x00	; 0
     cb0:	90 e0       	ldi	r25, 0x00	; 0
     cb2:	be 01       	movw	r22, r28
     cb4:	6f 5f       	subi	r22, 0xFF	; 255
     cb6:	7f 4f       	sbci	r23, 0xFF	; 255
     cb8:	40 e0       	ldi	r20, 0x00	; 0
     cba:	50 e0       	ldi	r21, 0x00	; 0
     cbc:	0e 94 1a 2d 	call	0x5a34	; 0x5a34 <nrk_sw_wdt_init>
nrk_sw_wdt_start(0);
     cc0:	80 e0       	ldi	r24, 0x00	; 0
     cc2:	90 e0       	ldi	r25, 0x00	; 0
     cc4:	0e 94 a2 2d 	call	0x5b44	; 0x5b44 <nrk_sw_wdt_start>
void Task1()
{
nrk_time_t t;
uint16_t cnt;
uint8_t val;
cnt=0;
     cc8:	00 e0       	ldi	r16, 0x00	; 0
     cca:	10 e0       	ldi	r17, 0x00	; 0
	nrk_sw_wdt_update(0);
	nrk_led_toggle(ORANGE_LED);
	val=1;

	// Button logic is inverter 0 means pressed, 1 not pressed
	printf( "Task1 cnt=%u button state=%u\r\n",cnt,val );
     ccc:	9f e8       	ldi	r25, 0x8F	; 143
     cce:	e9 2e       	mov	r14, r25
     cd0:	91 e0       	ldi	r25, 0x01	; 1
     cd2:	f9 2e       	mov	r15, r25
     cd4:	81 e0       	ldi	r24, 0x01	; 1
     cd6:	c8 2e       	mov	r12, r24
     cd8:	d1 2c       	mov	r13, r1
nrk_sw_wdt_init(0, &t, NULL);
nrk_sw_wdt_start(0);

  while(1) {
	// Update watchdog timer
	nrk_sw_wdt_update(0);
     cda:	80 e0       	ldi	r24, 0x00	; 0
     cdc:	90 e0       	ldi	r25, 0x00	; 0
     cde:	0e 94 44 2d 	call	0x5a88	; 0x5a88 <nrk_sw_wdt_update>
	nrk_led_toggle(ORANGE_LED);
     ce2:	80 e0       	ldi	r24, 0x00	; 0
     ce4:	90 e0       	ldi	r25, 0x00	; 0
     ce6:	0e 94 28 13 	call	0x2650	; 0x2650 <nrk_led_toggle>
	val=1;

	// Button logic is inverter 0 means pressed, 1 not pressed
	printf( "Task1 cnt=%u button state=%u\r\n",cnt,val );
     cea:	00 d0       	rcall	.+0      	; 0xcec <Task1+0xec>
     cec:	00 d0       	rcall	.+0      	; 0xcee <Task1+0xee>
     cee:	00 d0       	rcall	.+0      	; 0xcf0 <Task1+0xf0>
     cf0:	ed b7       	in	r30, 0x3d	; 61
     cf2:	fe b7       	in	r31, 0x3e	; 62
     cf4:	31 96       	adiw	r30, 0x01	; 1
     cf6:	ad b7       	in	r26, 0x3d	; 61
     cf8:	be b7       	in	r27, 0x3e	; 62
     cfa:	12 96       	adiw	r26, 0x02	; 2
     cfc:	fc 92       	st	X, r15
     cfe:	ee 92       	st	-X, r14
     d00:	11 97       	sbiw	r26, 0x01	; 1
     d02:	13 83       	std	Z+3, r17	; 0x03
     d04:	02 83       	std	Z+2, r16	; 0x02
     d06:	d5 82       	std	Z+5, r13	; 0x05
     d08:	c4 82       	std	Z+4, r12	; 0x04
     d0a:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
	nrk_wait_until_next_period();
     d0e:	ed b7       	in	r30, 0x3d	; 61
     d10:	fe b7       	in	r31, 0x3e	; 62
     d12:	36 96       	adiw	r30, 0x06	; 6
     d14:	0f b6       	in	r0, 0x3f	; 63
     d16:	f8 94       	cli
     d18:	fe bf       	out	0x3e, r31	; 62
     d1a:	0f be       	out	0x3f, r0	; 63
     d1c:	ed bf       	out	0x3d, r30	; 61
     d1e:	0e 94 7f 26 	call	0x4cfe	; 0x4cfe <nrk_wait_until_next_period>
	//	nrk_stats_display_all();
	//	nrk_halt();
	//	}


	cnt++;
     d22:	0f 5f       	subi	r16, 0xFF	; 255
     d24:	1f 4f       	sbci	r17, 0xFF	; 255
     d26:	d9 cf       	rjmp	.-78     	; 0xcda <Task1+0xda>

00000d28 <nrk_create_taskset>:
	}
}

void
nrk_create_taskset()
{
     d28:	8f 92       	push	r8
     d2a:	9f 92       	push	r9
     d2c:	af 92       	push	r10
     d2e:	bf 92       	push	r11
     d30:	cf 92       	push	r12
     d32:	df 92       	push	r13
     d34:	ef 92       	push	r14
     d36:	ff 92       	push	r15
     d38:	1f 93       	push	r17
     d3a:	cf 93       	push	r28
     d3c:	df 93       	push	r29
  nrk_task_set_entry_function( &TaskOne, Task1);
     d3e:	cf e2       	ldi	r28, 0x2F	; 47
     d40:	d4 e0       	ldi	r29, 0x04	; 4
     d42:	ce 01       	movw	r24, r28
     d44:	60 e0       	ldi	r22, 0x00	; 0
     d46:	76 e0       	ldi	r23, 0x06	; 6
     d48:	0e 94 f5 2f 	call	0x5fea	; 0x5fea <nrk_task_set_entry_function>
  nrk_task_set_stk( &TaskOne, Stack1, NRK_APP_STACKSIZE);
     d4c:	ce 01       	movw	r24, r28
     d4e:	61 e0       	ldi	r22, 0x01	; 1
     d50:	75 e0       	ldi	r23, 0x05	; 5
     d52:	40 e8       	ldi	r20, 0x80	; 128
     d54:	50 e0       	ldi	r21, 0x00	; 0
     d56:	0e 94 3b 30 	call	0x6076	; 0x6076 <nrk_task_set_stk>
  TaskOne.prio = 1;
     d5a:	11 e0       	ldi	r17, 0x01	; 1
     d5c:	10 93 37 04 	sts	0x0437, r17
  TaskOne.FirstActivation = TRUE;
     d60:	10 93 36 04 	sts	0x0436, r17
  TaskOne.Type = BASIC_TASK;
     d64:	10 93 38 04 	sts	0x0438, r17
  TaskOne.SchType = PREEMPTIVE;
     d68:	10 93 39 04 	sts	0x0439, r17
  TaskOne.period.secs = 0;
     d6c:	10 92 3a 04 	sts	0x043A, r1
     d70:	10 92 3b 04 	sts	0x043B, r1
     d74:	10 92 3c 04 	sts	0x043C, r1
     d78:	10 92 3d 04 	sts	0x043D, r1
  TaskOne.period.nano_secs = 250*NANOS_PER_MS;
     d7c:	80 e8       	ldi	r24, 0x80	; 128
     d7e:	92 eb       	ldi	r25, 0xB2	; 178
     d80:	a6 ee       	ldi	r26, 0xE6	; 230
     d82:	be e0       	ldi	r27, 0x0E	; 14
     d84:	80 93 3e 04 	sts	0x043E, r24
     d88:	90 93 3f 04 	sts	0x043F, r25
     d8c:	a0 93 40 04 	sts	0x0440, r26
     d90:	b0 93 41 04 	sts	0x0441, r27
  TaskOne.cpu_reserve.secs = 1;
     d94:	31 e0       	ldi	r19, 0x01	; 1
     d96:	83 2e       	mov	r8, r19
     d98:	91 2c       	mov	r9, r1
     d9a:	a1 2c       	mov	r10, r1
     d9c:	b1 2c       	mov	r11, r1
     d9e:	80 92 42 04 	sts	0x0442, r8
     da2:	90 92 43 04 	sts	0x0443, r9
     da6:	a0 92 44 04 	sts	0x0444, r10
     daa:	b0 92 45 04 	sts	0x0445, r11
  TaskOne.cpu_reserve.nano_secs = 50*NANOS_PER_MS;
     dae:	80 e8       	ldi	r24, 0x80	; 128
     db0:	90 ef       	ldi	r25, 0xF0	; 240
     db2:	aa ef       	ldi	r26, 0xFA	; 250
     db4:	b2 e0       	ldi	r27, 0x02	; 2
     db6:	80 93 46 04 	sts	0x0446, r24
     dba:	90 93 47 04 	sts	0x0447, r25
     dbe:	a0 93 48 04 	sts	0x0448, r26
     dc2:	b0 93 49 04 	sts	0x0449, r27
  TaskOne.offset.secs = 0;
     dc6:	10 92 4a 04 	sts	0x044A, r1
     dca:	10 92 4b 04 	sts	0x044B, r1
     dce:	10 92 4c 04 	sts	0x044C, r1
     dd2:	10 92 4d 04 	sts	0x044D, r1
  TaskOne.offset.nano_secs= 0;
     dd6:	10 92 4e 04 	sts	0x044E, r1
     dda:	10 92 4f 04 	sts	0x044F, r1
     dde:	10 92 50 04 	sts	0x0450, r1
     de2:	10 92 51 04 	sts	0x0451, r1
  nrk_activate_task (&TaskOne);
     de6:	ce 01       	movw	r24, r28
     de8:	0e 94 cb 24 	call	0x4996	; 0x4996 <nrk_activate_task>

  nrk_task_set_entry_function( &TaskTwo, Task2);
     dec:	cc e1       	ldi	r28, 0x1C	; 28
     dee:	d7 e0       	ldi	r29, 0x07	; 7
     df0:	ce 01       	movw	r24, r28
     df2:	6b ec       	ldi	r22, 0xCB	; 203
     df4:	75 e0       	ldi	r23, 0x05	; 5
     df6:	0e 94 f5 2f 	call	0x5fea	; 0x5fea <nrk_task_set_entry_function>
  nrk_task_set_stk( &TaskTwo, Stack2, NRK_APP_STACKSIZE);
     dfa:	ce 01       	movw	r24, r28
     dfc:	6a e5       	ldi	r22, 0x5A	; 90
     dfe:	74 e0       	ldi	r23, 0x04	; 4
     e00:	40 e8       	ldi	r20, 0x80	; 128
     e02:	50 e0       	ldi	r21, 0x00	; 0
     e04:	0e 94 3b 30 	call	0x6076	; 0x6076 <nrk_task_set_stk>
  TaskTwo.prio = 2;
     e08:	82 e0       	ldi	r24, 0x02	; 2
     e0a:	80 93 24 07 	sts	0x0724, r24
  TaskTwo.FirstActivation = TRUE;
     e0e:	10 93 23 07 	sts	0x0723, r17
  TaskTwo.Type = BASIC_TASK;
     e12:	10 93 25 07 	sts	0x0725, r17
  TaskTwo.SchType = PREEMPTIVE;
     e16:	10 93 26 07 	sts	0x0726, r17
  TaskTwo.period.secs = 0;
     e1a:	10 92 27 07 	sts	0x0727, r1
     e1e:	10 92 28 07 	sts	0x0728, r1
     e22:	10 92 29 07 	sts	0x0729, r1
     e26:	10 92 2a 07 	sts	0x072A, r1
  TaskTwo.period.nano_secs = 500*NANOS_PER_MS;
     e2a:	80 e0       	ldi	r24, 0x00	; 0
     e2c:	95 e6       	ldi	r25, 0x65	; 101
     e2e:	ad ec       	ldi	r26, 0xCD	; 205
     e30:	bd e1       	ldi	r27, 0x1D	; 29
     e32:	80 93 2b 07 	sts	0x072B, r24
     e36:	90 93 2c 07 	sts	0x072C, r25
     e3a:	a0 93 2d 07 	sts	0x072D, r26
     e3e:	b0 93 2e 07 	sts	0x072E, r27
  TaskTwo.cpu_reserve.secs = 0;
     e42:	10 92 2f 07 	sts	0x072F, r1
     e46:	10 92 30 07 	sts	0x0730, r1
     e4a:	10 92 31 07 	sts	0x0731, r1
     e4e:	10 92 32 07 	sts	0x0732, r1
  TaskTwo.cpu_reserve.nano_secs = 100*NANOS_PER_MS;
     e52:	c1 2c       	mov	r12, r1
     e54:	21 ee       	ldi	r18, 0xE1	; 225
     e56:	d2 2e       	mov	r13, r18
     e58:	25 ef       	ldi	r18, 0xF5	; 245
     e5a:	e2 2e       	mov	r14, r18
     e5c:	25 e0       	ldi	r18, 0x05	; 5
     e5e:	f2 2e       	mov	r15, r18
     e60:	c0 92 33 07 	sts	0x0733, r12
     e64:	d0 92 34 07 	sts	0x0734, r13
     e68:	e0 92 35 07 	sts	0x0735, r14
     e6c:	f0 92 36 07 	sts	0x0736, r15
  TaskTwo.offset.secs = 0;
     e70:	10 92 37 07 	sts	0x0737, r1
     e74:	10 92 38 07 	sts	0x0738, r1
     e78:	10 92 39 07 	sts	0x0739, r1
     e7c:	10 92 3a 07 	sts	0x073A, r1
  TaskTwo.offset.nano_secs= 0;
     e80:	10 92 3b 07 	sts	0x073B, r1
     e84:	10 92 3c 07 	sts	0x073C, r1
     e88:	10 92 3d 07 	sts	0x073D, r1
     e8c:	10 92 3e 07 	sts	0x073E, r1
  nrk_activate_task (&TaskTwo);
     e90:	ce 01       	movw	r24, r28
     e92:	0e 94 cb 24 	call	0x4996	; 0x4996 <nrk_activate_task>


  nrk_task_set_entry_function( &TaskThree, Task3);
     e96:	ce ed       	ldi	r28, 0xDE	; 222
     e98:	d4 e0       	ldi	r29, 0x04	; 4
     e9a:	ce 01       	movw	r24, r28
     e9c:	66 e9       	ldi	r22, 0x96	; 150
     e9e:	75 e0       	ldi	r23, 0x05	; 5
     ea0:	0e 94 f5 2f 	call	0x5fea	; 0x5fea <nrk_task_set_entry_function>
  nrk_task_set_stk( &TaskThree, Stack3, NRK_APP_STACKSIZE);
     ea4:	ce 01       	movw	r24, r28
     ea6:	6d ea       	ldi	r22, 0xAD	; 173
     ea8:	73 e0       	ldi	r23, 0x03	; 3
     eaa:	40 e8       	ldi	r20, 0x80	; 128
     eac:	50 e0       	ldi	r21, 0x00	; 0
     eae:	0e 94 3b 30 	call	0x6076	; 0x6076 <nrk_task_set_stk>
  TaskThree.prio = 3;
     eb2:	83 e0       	ldi	r24, 0x03	; 3
     eb4:	80 93 e6 04 	sts	0x04E6, r24
  TaskThree.FirstActivation = TRUE;
     eb8:	10 93 e5 04 	sts	0x04E5, r17
  TaskThree.Type = BASIC_TASK;
     ebc:	10 93 e7 04 	sts	0x04E7, r17
  TaskThree.SchType = PREEMPTIVE;
     ec0:	10 93 e8 04 	sts	0x04E8, r17
  TaskThree.period.secs = 1;
     ec4:	80 92 e9 04 	sts	0x04E9, r8
     ec8:	90 92 ea 04 	sts	0x04EA, r9
     ecc:	a0 92 eb 04 	sts	0x04EB, r10
     ed0:	b0 92 ec 04 	sts	0x04EC, r11
  TaskThree.period.nano_secs = 0;
     ed4:	10 92 ed 04 	sts	0x04ED, r1
     ed8:	10 92 ee 04 	sts	0x04EE, r1
     edc:	10 92 ef 04 	sts	0x04EF, r1
     ee0:	10 92 f0 04 	sts	0x04F0, r1
  TaskThree.cpu_reserve.secs = 0;
     ee4:	10 92 f1 04 	sts	0x04F1, r1
     ee8:	10 92 f2 04 	sts	0x04F2, r1
     eec:	10 92 f3 04 	sts	0x04F3, r1
     ef0:	10 92 f4 04 	sts	0x04F4, r1
  TaskThree.cpu_reserve.nano_secs = 100*NANOS_PER_MS;
     ef4:	c0 92 f5 04 	sts	0x04F5, r12
     ef8:	d0 92 f6 04 	sts	0x04F6, r13
     efc:	e0 92 f7 04 	sts	0x04F7, r14
     f00:	f0 92 f8 04 	sts	0x04F8, r15
  TaskThree.offset.secs = 0;
     f04:	10 92 f9 04 	sts	0x04F9, r1
     f08:	10 92 fa 04 	sts	0x04FA, r1
     f0c:	10 92 fb 04 	sts	0x04FB, r1
     f10:	10 92 fc 04 	sts	0x04FC, r1
  TaskThree.offset.nano_secs= 0;
     f14:	10 92 fd 04 	sts	0x04FD, r1
     f18:	10 92 fe 04 	sts	0x04FE, r1
     f1c:	10 92 ff 04 	sts	0x04FF, r1
     f20:	10 92 00 05 	sts	0x0500, r1
  nrk_activate_task (&TaskThree);
     f24:	ce 01       	movw	r24, r28
     f26:	0e 94 cb 24 	call	0x4996	; 0x4996 <nrk_activate_task>


  nrk_task_set_entry_function( &TaskFour, Task4);
     f2a:	c8 e8       	ldi	r28, 0x88	; 136
     f2c:	d3 e0       	ldi	r29, 0x03	; 3
     f2e:	ce 01       	movw	r24, r28
     f30:	61 e6       	ldi	r22, 0x61	; 97
     f32:	75 e0       	ldi	r23, 0x05	; 5
     f34:	0e 94 f5 2f 	call	0x5fea	; 0x5fea <nrk_task_set_entry_function>
  nrk_task_set_stk( &TaskFour, Stack4, NRK_APP_STACKSIZE);
     f38:	ce 01       	movw	r24, r28
     f3a:	6c e9       	ldi	r22, 0x9C	; 156
     f3c:	76 e0       	ldi	r23, 0x06	; 6
     f3e:	40 e8       	ldi	r20, 0x80	; 128
     f40:	50 e0       	ldi	r21, 0x00	; 0
     f42:	0e 94 3b 30 	call	0x6076	; 0x6076 <nrk_task_set_stk>
  TaskFour.prio = 4;
     f46:	84 e0       	ldi	r24, 0x04	; 4
     f48:	80 93 90 03 	sts	0x0390, r24
  TaskFour.FirstActivation = TRUE;
     f4c:	10 93 8f 03 	sts	0x038F, r17
  TaskFour.Type = BASIC_TASK;
     f50:	10 93 91 03 	sts	0x0391, r17
  TaskFour.SchType = PREEMPTIVE;
     f54:	10 93 92 03 	sts	0x0392, r17
  TaskFour.period.secs = 2;
     f58:	82 e0       	ldi	r24, 0x02	; 2
     f5a:	90 e0       	ldi	r25, 0x00	; 0
     f5c:	a0 e0       	ldi	r26, 0x00	; 0
     f5e:	b0 e0       	ldi	r27, 0x00	; 0
     f60:	80 93 93 03 	sts	0x0393, r24
     f64:	90 93 94 03 	sts	0x0394, r25
     f68:	a0 93 95 03 	sts	0x0395, r26
     f6c:	b0 93 96 03 	sts	0x0396, r27
  TaskFour.period.nano_secs = 0;
     f70:	10 92 97 03 	sts	0x0397, r1
     f74:	10 92 98 03 	sts	0x0398, r1
     f78:	10 92 99 03 	sts	0x0399, r1
     f7c:	10 92 9a 03 	sts	0x039A, r1
  TaskFour.cpu_reserve.secs = 0;
     f80:	10 92 9b 03 	sts	0x039B, r1
     f84:	10 92 9c 03 	sts	0x039C, r1
     f88:	10 92 9d 03 	sts	0x039D, r1
     f8c:	10 92 9e 03 	sts	0x039E, r1
  TaskFour.cpu_reserve.nano_secs = 100*NANOS_PER_MS;
     f90:	c0 92 9f 03 	sts	0x039F, r12
     f94:	d0 92 a0 03 	sts	0x03A0, r13
     f98:	e0 92 a1 03 	sts	0x03A1, r14
     f9c:	f0 92 a2 03 	sts	0x03A2, r15
  TaskFour.offset.secs = 0;
     fa0:	10 92 a3 03 	sts	0x03A3, r1
     fa4:	10 92 a4 03 	sts	0x03A4, r1
     fa8:	10 92 a5 03 	sts	0x03A5, r1
     fac:	10 92 a6 03 	sts	0x03A6, r1
  TaskFour.offset.nano_secs= 0;
     fb0:	10 92 a7 03 	sts	0x03A7, r1
     fb4:	10 92 a8 03 	sts	0x03A8, r1
     fb8:	10 92 a9 03 	sts	0x03A9, r1
     fbc:	10 92 aa 03 	sts	0x03AA, r1
  nrk_activate_task (&TaskFour);
     fc0:	ce 01       	movw	r24, r28
     fc2:	0e 94 cb 24 	call	0x4996	; 0x4996 <nrk_activate_task>


}
     fc6:	df 91       	pop	r29
     fc8:	cf 91       	pop	r28
     fca:	1f 91       	pop	r17
     fcc:	ff 90       	pop	r15
     fce:	ef 90       	pop	r14
     fd0:	df 90       	pop	r13
     fd2:	cf 90       	pop	r12
     fd4:	bf 90       	pop	r11
     fd6:	af 90       	pop	r10
     fd8:	9f 90       	pop	r9
     fda:	8f 90       	pop	r8
     fdc:	08 95       	ret

00000fde <main>:
void nrk_create_taskset();

int
main ()
{
  nrk_setup_ports();
     fde:	0e 94 4e 13 	call	0x269c	; 0x269c <nrk_setup_ports>
  nrk_setup_uart(UART_BAUDRATE_115K2);
     fe2:	87 e0       	ldi	r24, 0x07	; 7
     fe4:	90 e0       	ldi	r25, 0x00	; 0
     fe6:	0e 94 9d 13 	call	0x273a	; 0x273a <nrk_setup_uart>

  nrk_init();
     fea:	0e 94 8c 14 	call	0x2918	; 0x2918 <nrk_init>

  nrk_led_clr(ORANGE_LED);
     fee:	80 e0       	ldi	r24, 0x00	; 0
     ff0:	90 e0       	ldi	r25, 0x00	; 0
     ff2:	0e 94 3b 13 	call	0x2676	; 0x2676 <nrk_led_clr>
  nrk_led_clr(BLUE_LED);
     ff6:	8f ef       	ldi	r24, 0xFF	; 255
     ff8:	90 e0       	ldi	r25, 0x00	; 0
     ffa:	0e 94 3b 13 	call	0x2676	; 0x2676 <nrk_led_clr>
  nrk_led_clr(GREEN_LED);
     ffe:	81 e0       	ldi	r24, 0x01	; 1
    1000:	90 e0       	ldi	r25, 0x00	; 0
    1002:	0e 94 3b 13 	call	0x2676	; 0x2676 <nrk_led_clr>
  nrk_led_clr(RED_LED);
    1006:	82 e0       	ldi	r24, 0x02	; 2
    1008:	90 e0       	ldi	r25, 0x00	; 0
    100a:	0e 94 3b 13 	call	0x2676	; 0x2676 <nrk_led_clr>
 
  nrk_time_set(0,0);
    100e:	60 e0       	ldi	r22, 0x00	; 0
    1010:	70 e0       	ldi	r23, 0x00	; 0
    1012:	cb 01       	movw	r24, r22
    1014:	20 e0       	ldi	r18, 0x00	; 0
    1016:	30 e0       	ldi	r19, 0x00	; 0
    1018:	a9 01       	movw	r20, r18
    101a:	0e 94 83 28 	call	0x5106	; 0x5106 <nrk_time_set>
  nrk_create_taskset ();
    101e:	0e 94 94 06 	call	0xd28	; 0xd28 <nrk_create_taskset>
  nrk_start();
    1022:	0e 94 55 15 	call	0x2aaa	; 0x2aaa <nrk_start>
  
  return 0;
}
    1026:	80 e0       	ldi	r24, 0x00	; 0
    1028:	90 e0       	ldi	r25, 0x00	; 0
    102a:	08 95       	ret

0000102c <kill_stack>:


}

uint8_t kill_stack(uint8_t val)
{
    102c:	bf 92       	push	r11
    102e:	cf 92       	push	r12
    1030:	df 92       	push	r13
    1032:	ef 92       	push	r14
    1034:	ff 92       	push	r15
    1036:	0f 93       	push	r16
    1038:	1f 93       	push	r17
    103a:	df 93       	push	r29
    103c:	cf 93       	push	r28
    103e:	cd b7       	in	r28, 0x3d	; 61
    1040:	de b7       	in	r29, 0x3e	; 62
    1042:	2a 97       	sbiw	r28, 0x0a	; 10
    1044:	0f b6       	in	r0, 0x3f	; 63
    1046:	f8 94       	cli
    1048:	de bf       	out	0x3e, r29	; 62
    104a:	0f be       	out	0x3f, r0	; 63
    104c:	cd bf       	out	0x3d, r28	; 61
    104e:	b8 2e       	mov	r11, r24
char bad_memory[10];
uint8_t i;
for(i=0; i<10; i++ ) bad_memory[i]=i;
    1050:	8e 01       	movw	r16, r28
    1052:	0f 5f       	subi	r16, 0xFF	; 255
    1054:	1f 4f       	sbci	r17, 0xFF	; 255


}

uint8_t kill_stack(uint8_t val)
{
    1056:	f8 01       	movw	r30, r16
char bad_memory[10];
uint8_t i;
for(i=0; i<10; i++ ) bad_memory[i]=i;
    1058:	80 e0       	ldi	r24, 0x00	; 0
    105a:	81 93       	st	Z+, r24
    105c:	8f 5f       	subi	r24, 0xFF	; 255
    105e:	8a 30       	cpi	r24, 0x0A	; 10
    1060:	e1 f7       	brne	.-8      	; 0x105a <kill_stack+0x2e>
  nrk_activate_task (&TaskFour);


}

uint8_t kill_stack(uint8_t val)
    1062:	5b e0       	ldi	r21, 0x0B	; 11
    1064:	e5 2e       	mov	r14, r21
    1066:	f1 2c       	mov	r15, r1
    1068:	ec 0e       	add	r14, r28
    106a:	fd 1e       	adc	r15, r29
{
char bad_memory[10];
uint8_t i;
for(i=0; i<10; i++ ) bad_memory[i]=i;
for(i=0; i<10; i++ ) printf( "%d ", bad_memory[i]);
    106c:	4e ea       	ldi	r20, 0xAE	; 174
    106e:	c4 2e       	mov	r12, r20
    1070:	41 e0       	ldi	r20, 0x01	; 1
    1072:	d4 2e       	mov	r13, r20
    1074:	d8 01       	movw	r26, r16
    1076:	8d 91       	ld	r24, X+
    1078:	8d 01       	movw	r16, r26
    107a:	00 d0       	rcall	.+0      	; 0x107c <kill_stack+0x50>
    107c:	00 d0       	rcall	.+0      	; 0x107e <kill_stack+0x52>
    107e:	ed b7       	in	r30, 0x3d	; 61
    1080:	fe b7       	in	r31, 0x3e	; 62
    1082:	31 96       	adiw	r30, 0x01	; 1
    1084:	ad b7       	in	r26, 0x3d	; 61
    1086:	be b7       	in	r27, 0x3e	; 62
    1088:	12 96       	adiw	r26, 0x02	; 2
    108a:	dc 92       	st	X, r13
    108c:	ce 92       	st	-X, r12
    108e:	11 97       	sbiw	r26, 0x01	; 1
    1090:	82 83       	std	Z+2, r24	; 0x02
    1092:	13 82       	std	Z+3, r1	; 0x03
    1094:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
    1098:	0f 90       	pop	r0
    109a:	0f 90       	pop	r0
    109c:	0f 90       	pop	r0
    109e:	0f 90       	pop	r0
    10a0:	0e 15       	cp	r16, r14
    10a2:	1f 05       	cpc	r17, r15
    10a4:	39 f7       	brne	.-50     	; 0x1074 <kill_stack+0x48>
   printf( "Die Stack %d\r\n",val );
    10a6:	00 d0       	rcall	.+0      	; 0x10a8 <kill_stack+0x7c>
    10a8:	00 d0       	rcall	.+0      	; 0x10aa <kill_stack+0x7e>
    10aa:	ed b7       	in	r30, 0x3d	; 61
    10ac:	fe b7       	in	r31, 0x3e	; 62
    10ae:	31 96       	adiw	r30, 0x01	; 1
    10b0:	22 eb       	ldi	r18, 0xB2	; 178
    10b2:	31 e0       	ldi	r19, 0x01	; 1
    10b4:	ad b7       	in	r26, 0x3d	; 61
    10b6:	be b7       	in	r27, 0x3e	; 62
    10b8:	12 96       	adiw	r26, 0x02	; 2
    10ba:	3c 93       	st	X, r19
    10bc:	2e 93       	st	-X, r18
    10be:	11 97       	sbiw	r26, 0x01	; 1
    10c0:	b2 82       	std	Z+2, r11	; 0x02
    10c2:	13 82       	std	Z+3, r1	; 0x03
    10c4:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
if(val>1) kill_stack(val-1);
    10c8:	0f 90       	pop	r0
    10ca:	0f 90       	pop	r0
    10cc:	0f 90       	pop	r0
    10ce:	0f 90       	pop	r0
    10d0:	bb 2d       	mov	r27, r11
    10d2:	b2 30       	cpi	r27, 0x02	; 2
    10d4:	20 f0       	brcs	.+8      	; 0x10de <kill_stack+0xb2>
    10d6:	8b 2d       	mov	r24, r11
    10d8:	81 50       	subi	r24, 0x01	; 1
    10da:	0e 94 16 08 	call	0x102c	; 0x102c <kill_stack>
return 0;
}
    10de:	80 e0       	ldi	r24, 0x00	; 0
    10e0:	2a 96       	adiw	r28, 0x0a	; 10
    10e2:	0f b6       	in	r0, 0x3f	; 63
    10e4:	f8 94       	cli
    10e6:	de bf       	out	0x3e, r29	; 62
    10e8:	0f be       	out	0x3f, r0	; 63
    10ea:	cd bf       	out	0x3d, r28	; 61
    10ec:	cf 91       	pop	r28
    10ee:	df 91       	pop	r29
    10f0:	1f 91       	pop	r17
    10f2:	0f 91       	pop	r16
    10f4:	ff 90       	pop	r15
    10f6:	ef 90       	pop	r14
    10f8:	df 90       	pop	r13
    10fa:	cf 90       	pop	r12
    10fc:	bf 90       	pop	r11
    10fe:	08 95       	ret

00001100 <halRfSetChannel>:
void halRfSetChannel(uint8_t channel)
{
    uint16_t f;

    // Derive frequency programming from the given channel number
    f = (uint16_t) (channel - 11); // Subtract the base channel
    1100:	90 e0       	ldi	r25, 0x00	; 0
    1102:	9c 01       	movw	r18, r24
    1104:	2b 50       	subi	r18, 0x0B	; 11
    1106:	30 40       	sbci	r19, 0x00	; 0
    f = f + (f << 2);    		 // Multiply with 5, which is the channel spacing
    1108:	22 0f       	add	r18, r18
    110a:	33 1f       	adc	r19, r19
    110c:	22 0f       	add	r18, r18
    110e:	33 1f       	adc	r19, r19
    1110:	86 5a       	subi	r24, 0xA6	; 166
    1112:	9e 4b       	sbci	r25, 0xBE	; 190
    f = f + 357 + 0x4000;		 // 357 is 2405-2048, 0x4000 is LOCK_THR = 1
    1114:	82 0f       	add	r24, r18
    1116:	93 1f       	adc	r25, r19

    // Write it to the CC2420
    DISABLE_GLOBAL_INT();
    1118:	f8 94       	cli
    FASTSPI_SETREG(CC2420_FSCTRL, f);
    111a:	c0 98       	cbi	0x18, 0	; 24
    111c:	28 e1       	ldi	r18, 0x18	; 24
    111e:	2f b9       	out	0x0f, r18	; 15
    1120:	77 9b       	sbis	0x0e, 7	; 14
    1122:	fe cf       	rjmp	.-4      	; 0x1120 <halRfSetChannel+0x20>
    1124:	9f b9       	out	0x0f, r25	; 15
    1126:	77 9b       	sbis	0x0e, 7	; 14
    1128:	fe cf       	rjmp	.-4      	; 0x1126 <halRfSetChannel+0x26>
    112a:	8f b9       	out	0x0f, r24	; 15
    112c:	77 9b       	sbis	0x0e, 7	; 14
    112e:	fe cf       	rjmp	.-4      	; 0x112c <halRfSetChannel+0x2c>
    1130:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    1132:	78 94       	sei

} // rfSetChannel
    1134:	08 95       	ret

00001136 <halRfWaitForCrystalOscillator>:
    uint8_t spiStatusByte;

    // Poll the SPI status byte until the crystal oscillator is stable
    do
    {
        DISABLE_GLOBAL_INT();
    1136:	f8 94       	cli
        FASTSPI_UPD_STATUS(spiStatusByte);
    1138:	c0 98       	cbi	0x18, 0	; 24
    113a:	1f b8       	out	0x0f, r1	; 15
    113c:	77 9b       	sbis	0x0e, 7	; 14
    113e:	fe cf       	rjmp	.-4      	; 0x113c <halRfWaitForCrystalOscillator+0x6>
    1140:	8f b1       	in	r24, 0x0f	; 15
    1142:	c0 9a       	sbi	0x18, 0	; 24
        ENABLE_GLOBAL_INT();
    1144:	78 94       	sei
    }
    while (!(spiStatusByte & (BM(CC2420_XOSC16M_STABLE))));
    1146:	86 ff       	sbrs	r24, 6
    1148:	f6 cf       	rjmp	.-20     	; 0x1136 <halRfWaitForCrystalOscillator>

} // halRfWaitForCrystalOscillator
    114a:	08 95       	ret

0000114c <cc259x_rx>:

#define OSC_STARTUP_DELAY	1000

void cc259x_rx()
{
    nrk_gpio_set(NRK_DEBUG_1);
    114c:	80 91 db 01 	lds	r24, 0x01DB
    1150:	0e 94 80 11 	call	0x2300	; 0x2300 <nrk_gpio_set>
    nrk_gpio_clr(NRK_DEBUG_0);
    1154:	80 91 da 01 	lds	r24, 0x01DA
    1158:	0e 94 c6 11 	call	0x238c	; 0x238c <nrk_gpio_clr>
}
    115c:	08 95       	ret

0000115e <cc259x_tx>:


void cc259x_tx()
{
    nrk_gpio_set(NRK_DEBUG_1);
    115e:	80 91 db 01 	lds	r24, 0x01DB
    1162:	0e 94 80 11 	call	0x2300	; 0x2300 <nrk_gpio_set>
    nrk_gpio_set(NRK_DEBUG_0);
    1166:	80 91 da 01 	lds	r24, 0x01DA
    116a:	0e 94 80 11 	call	0x2300	; 0x2300 <nrk_gpio_set>
}
    116e:	08 95       	ret

00001170 <rf_power_down>:
uint8_t tx_ctr[4];
uint8_t rx_ctr[4];

void rf_power_down()
{
    DISABLE_GLOBAL_INT();
    1170:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCOFF);
    1172:	c0 98       	cbi	0x18, 0	; 24
    1174:	87 e0       	ldi	r24, 0x07	; 7
    1176:	8f b9       	out	0x0f, r24	; 15
    1178:	77 9b       	sbis	0x0e, 7	; 14
    117a:	fe cf       	rjmp	.-4      	; 0x1178 <rf_power_down+0x8>
    117c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    117e:	c0 98       	cbi	0x18, 0	; 24
    1180:	86 e0       	ldi	r24, 0x06	; 6
    1182:	8f b9       	out	0x0f, r24	; 15
    1184:	77 9b       	sbis	0x0e, 7	; 14
    1186:	fe cf       	rjmp	.-4      	; 0x1184 <rf_power_down+0x14>
    1188:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    118a:	78 94       	sei
}
    118c:	08 95       	ret

0000118e <rf_power_up>:

void rf_power_up()
{

    DISABLE_GLOBAL_INT();
    118e:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCON);
    1190:	c0 98       	cbi	0x18, 0	; 24
    1192:	81 e0       	ldi	r24, 0x01	; 1
    1194:	8f b9       	out	0x0f, r24	; 15
    1196:	77 9b       	sbis	0x0e, 7	; 14
    1198:	fe cf       	rjmp	.-4      	; 0x1196 <rf_power_up+0x8>
    119a:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
    119c:	88 ee       	ldi	r24, 0xE8	; 232
    119e:	93 e0       	ldi	r25, 0x03	; 3
    11a0:	0e 94 02 2e 	call	0x5c04	; 0x5c04 <nrk_spin_wait_us>
    ENABLE_GLOBAL_INT();
    11a4:	78 94       	sei

}
    11a6:	08 95       	ret

000011a8 <rf_security_last_pkt_status>:

// Returns 1 if the last packet was encrypted, 0 otherwise
uint8_t rf_security_last_pkt_status()
{
    return last_pkt_encrypted;
}
    11a8:	80 91 54 07 	lds	r24, 0x0754
    11ac:	08 95       	ret

000011ae <rf_security_set_ctr_counter>:


void rf_security_set_ctr_counter(uint8_t *counter)
{
    11ae:	fc 01       	movw	r30, r24
    uint8_t n;
// CTR counter value
    FASTSPI_WRITE_RAM(&counter[0],(CC2420RAM_TXNONCE+9),2,n);
    11b0:	c0 98       	cbi	0x18, 0	; 24
    11b2:	89 ec       	ldi	r24, 0xC9	; 201
    11b4:	8f b9       	out	0x0f, r24	; 15
    11b6:	77 9b       	sbis	0x0e, 7	; 14
    11b8:	fe cf       	rjmp	.-4      	; 0x11b6 <rf_security_set_ctr_counter+0x8>
    11ba:	80 e8       	ldi	r24, 0x80	; 128
    11bc:	8f b9       	out	0x0f, r24	; 15
    11be:	77 9b       	sbis	0x0e, 7	; 14
    11c0:	fe cf       	rjmp	.-4      	; 0x11be <rf_security_set_ctr_counter+0x10>
    11c2:	82 e0       	ldi	r24, 0x02	; 2
    11c4:	81 50       	subi	r24, 0x01	; 1
    11c6:	df 01       	movw	r26, r30
    11c8:	a8 0f       	add	r26, r24
    11ca:	b1 1d       	adc	r27, r1
    11cc:	9c 91       	ld	r25, X
    11ce:	9f b9       	out	0x0f, r25	; 15
    11d0:	77 9b       	sbis	0x0e, 7	; 14
    11d2:	fe cf       	rjmp	.-4      	; 0x11d0 <rf_security_set_ctr_counter+0x22>
    11d4:	88 23       	and	r24, r24
    11d6:	b1 f7       	brne	.-20     	; 0x11c4 <rf_security_set_ctr_counter+0x16>
    11d8:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM(&counter[2],(CC2420RAM_TXNONCE+11),2,n);
    11da:	c0 98       	cbi	0x18, 0	; 24
    11dc:	8b ec       	ldi	r24, 0xCB	; 203
    11de:	8f b9       	out	0x0f, r24	; 15
    11e0:	77 9b       	sbis	0x0e, 7	; 14
    11e2:	fe cf       	rjmp	.-4      	; 0x11e0 <rf_security_set_ctr_counter+0x32>
    11e4:	80 e8       	ldi	r24, 0x80	; 128
    11e6:	8f b9       	out	0x0f, r24	; 15
    11e8:	77 9b       	sbis	0x0e, 7	; 14
    11ea:	fe cf       	rjmp	.-4      	; 0x11e8 <rf_security_set_ctr_counter+0x3a>
    11ec:	82 e0       	ldi	r24, 0x02	; 2
    11ee:	81 50       	subi	r24, 0x01	; 1
    11f0:	df 01       	movw	r26, r30
    11f2:	a8 0f       	add	r26, r24
    11f4:	b1 1d       	adc	r27, r1
    11f6:	12 96       	adiw	r26, 0x02	; 2
    11f8:	9c 91       	ld	r25, X
    11fa:	12 97       	sbiw	r26, 0x02	; 2
    11fc:	9f b9       	out	0x0f, r25	; 15
    11fe:	77 9b       	sbis	0x0e, 7	; 14
    1200:	fe cf       	rjmp	.-4      	; 0x11fe <rf_security_set_ctr_counter+0x50>
    1202:	88 23       	and	r24, r24
    1204:	a1 f7       	brne	.-24     	; 0x11ee <rf_security_set_ctr_counter+0x40>
    1206:	c0 9a       	sbi	0x18, 0	; 24
    tx_ctr[0]=counter[0];
    1208:	80 81       	ld	r24, Z
    120a:	80 93 55 07 	sts	0x0755, r24
    tx_ctr[1]=counter[1];
    120e:	81 81       	ldd	r24, Z+1	; 0x01
    1210:	80 93 56 07 	sts	0x0756, r24
    tx_ctr[2]=counter[2];
    1214:	82 81       	ldd	r24, Z+2	; 0x02
    1216:	80 93 57 07 	sts	0x0757, r24
    tx_ctr[3]=counter[3];
    121a:	83 81       	ldd	r24, Z+3	; 0x03
    121c:	80 93 58 07 	sts	0x0758, r24
}
    1220:	08 95       	ret

00001222 <rf_security_set_key>:


void rf_security_set_key(uint8_t *key)
{
    1222:	8f 92       	push	r8
    1224:	9f 92       	push	r9
    1226:	af 92       	push	r10
    1228:	bf 92       	push	r11
    122a:	cf 92       	push	r12
    122c:	df 92       	push	r13
    122e:	ef 92       	push	r14
    1230:	ff 92       	push	r15
    1232:	0f 93       	push	r16
    1234:	1f 93       	push	r17
    1236:	df 93       	push	r29
    1238:	cf 93       	push	r28
    123a:	00 d0       	rcall	.+0      	; 0x123c <rf_security_set_key+0x1a>
    123c:	00 d0       	rcall	.+0      	; 0x123e <rf_security_set_key+0x1c>
    123e:	cd b7       	in	r28, 0x3d	; 61
    1240:	de b7       	in	r29, 0x3e	; 62
    1242:	e8 2e       	mov	r14, r24
    1244:	09 2f       	mov	r16, r25
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
    1246:	84 e6       	ldi	r24, 0x64	; 100
    1248:	90 e0       	ldi	r25, 0x00	; 0
    124a:	0e 94 02 2e 	call	0x5c04	; 0x5c04 <nrk_spin_wait_us>
    124e:	f0 2e       	mov	r15, r16
    1250:	20 e0       	ldi	r18, 0x00	; 0
    1252:	31 e0       	ldi	r19, 0x01	; 1
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    1254:	8e 01       	movw	r16, r28
    1256:	0f 5f       	subi	r16, 0xFF	; 255
    1258:	1f 4f       	sbci	r17, 0xFF	; 255
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    125a:	f3 e0       	ldi	r31, 0x03	; 3
    125c:	cf 2e       	mov	r12, r31
    125e:	d1 2c       	mov	r13, r1
    1260:	cc 0e       	add	r12, r28
    1262:	dd 1e       	adc	r13, r29

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
    1264:	f7 01       	movw	r30, r14
    1266:	91 90       	ld	r9, Z+
    1268:	7f 01       	movw	r14, r30
    126a:	88 24       	eor	r8, r8
    126c:	80 81       	ld	r24, Z
    126e:	90 e0       	ldi	r25, 0x00	; 0
    1270:	88 29       	or	r24, r8
    1272:	99 29       	or	r25, r9
    1274:	9a 83       	std	Y+2, r25	; 0x02
    1276:	89 83       	std	Y+1, r24	; 0x01
        nrk_spin_wait_us(100);
    1278:	84 e6       	ldi	r24, 0x64	; 100
    127a:	90 e0       	ldi	r25, 0x00	; 0
    127c:	2b 83       	std	Y+3, r18	; 0x03
    127e:	3c 83       	std	Y+4, r19	; 0x04
    1280:	0e 94 02 2e 	call	0x5c04	; 0x5c04 <nrk_spin_wait_us>
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    1284:	c0 98       	cbi	0x18, 0	; 24
    1286:	2b 81       	ldd	r18, Y+3	; 0x03
    1288:	3c 81       	ldd	r19, Y+4	; 0x04
    128a:	82 2f       	mov	r24, r18
    128c:	80 68       	ori	r24, 0x80	; 128
    128e:	8f b9       	out	0x0f, r24	; 15
    1290:	77 9b       	sbis	0x0e, 7	; 14
    1292:	fe cf       	rjmp	.-4      	; 0x1290 <rf_security_set_key+0x6e>
    1294:	c9 01       	movw	r24, r18
    1296:	95 95       	asr	r25
    1298:	87 95       	ror	r24
    129a:	80 7c       	andi	r24, 0xC0	; 192
    129c:	8f b9       	out	0x0f, r24	; 15
    129e:	77 9b       	sbis	0x0e, 7	; 14
    12a0:	fe cf       	rjmp	.-4      	; 0x129e <rf_security_set_key+0x7c>
    12a2:	58 01       	movw	r10, r16
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    12a4:	f8 01       	movw	r30, r16
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    12a6:	81 91       	ld	r24, Z+
    12a8:	8f b9       	out	0x0f, r24	; 15
    12aa:	77 9b       	sbis	0x0e, 7	; 14
    12ac:	fe cf       	rjmp	.-4      	; 0x12aa <rf_security_set_key+0x88>
    12ae:	ec 15       	cp	r30, r12
    12b0:	fd 05       	cpc	r31, r13
    12b2:	c9 f7       	brne	.-14     	; 0x12a6 <rf_security_set_key+0x84>
    12b4:	c0 9a       	sbi	0x18, 0	; 24
    12b6:	2e 5f       	subi	r18, 0xFE	; 254
    12b8:	3f 4f       	sbci	r19, 0xFF	; 255
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    12ba:	f1 e0       	ldi	r31, 0x01	; 1
    12bc:	20 31       	cpi	r18, 0x10	; 16
    12be:	3f 07       	cpc	r19, r31
    12c0:	89 f6       	brne	.-94     	; 0x1264 <rf_security_set_key+0x42>
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
    12c2:	84 e6       	ldi	r24, 0x64	; 100
    12c4:	90 e0       	ldi	r25, 0x00	; 0
    12c6:	0e 94 02 2e 	call	0x5c04	; 0x5c04 <nrk_spin_wait_us>
    12ca:	20 e4       	ldi	r18, 0x40	; 64
    12cc:	31 e0       	ldi	r19, 0x01	; 1
    12ce:	80 e1       	ldi	r24, 0x10	; 16
    12d0:	91 e0       	ldi	r25, 0x01	; 1
    for(i=0; i<7; i++ )
    {
        key_buf=0;
    12d2:	1a 82       	std	Y+2, r1	; 0x02
    12d4:	19 82       	std	Y+1, r1	; 0x01
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
    12d6:	c0 98       	cbi	0x18, 0	; 24
    12d8:	42 2f       	mov	r20, r18
    12da:	40 68       	ori	r20, 0x80	; 128
    12dc:	4f b9       	out	0x0f, r20	; 15
    12de:	77 9b       	sbis	0x0e, 7	; 14
    12e0:	fe cf       	rjmp	.-4      	; 0x12de <rf_security_set_key+0xbc>
    12e2:	a9 01       	movw	r20, r18
    12e4:	55 95       	asr	r21
    12e6:	47 95       	ror	r20
    12e8:	40 7c       	andi	r20, 0xC0	; 192
    12ea:	4f b9       	out	0x0f, r20	; 15
    12ec:	77 9b       	sbis	0x0e, 7	; 14
    12ee:	fe cf       	rjmp	.-4      	; 0x12ec <rf_security_set_key+0xca>
    12f0:	f8 01       	movw	r30, r16
    12f2:	41 91       	ld	r20, Z+
    12f4:	4f b9       	out	0x0f, r20	; 15
    12f6:	77 9b       	sbis	0x0e, 7	; 14
    12f8:	fe cf       	rjmp	.-4      	; 0x12f6 <rf_security_set_key+0xd4>
    12fa:	ec 15       	cp	r30, r12
    12fc:	fd 05       	cpc	r31, r13
    12fe:	c9 f7       	brne	.-14     	; 0x12f2 <rf_security_set_key+0xd0>
    1300:	c0 9a       	sbi	0x18, 0	; 24
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    1302:	c0 98       	cbi	0x18, 0	; 24
    1304:	48 2f       	mov	r20, r24
    1306:	40 68       	ori	r20, 0x80	; 128
    1308:	4f b9       	out	0x0f, r20	; 15
    130a:	77 9b       	sbis	0x0e, 7	; 14
    130c:	fe cf       	rjmp	.-4      	; 0x130a <rf_security_set_key+0xe8>
    130e:	ac 01       	movw	r20, r24
    1310:	55 95       	asr	r21
    1312:	47 95       	ror	r20
    1314:	40 7c       	andi	r20, 0xC0	; 192
    1316:	4f b9       	out	0x0f, r20	; 15
    1318:	77 9b       	sbis	0x0e, 7	; 14
    131a:	fe cf       	rjmp	.-4      	; 0x1318 <rf_security_set_key+0xf6>
    131c:	f8 01       	movw	r30, r16
    131e:	41 91       	ld	r20, Z+
    1320:	4f b9       	out	0x0f, r20	; 15
    1322:	77 9b       	sbis	0x0e, 7	; 14
    1324:	fe cf       	rjmp	.-4      	; 0x1322 <rf_security_set_key+0x100>
    1326:	ec 15       	cp	r30, r12
    1328:	fd 05       	cpc	r31, r13
    132a:	c9 f7       	brne	.-14     	; 0x131e <rf_security_set_key+0xfc>
    132c:	c0 9a       	sbi	0x18, 0	; 24
    132e:	02 96       	adiw	r24, 0x02	; 2
    1330:	2e 5f       	subi	r18, 0xFE	; 254
    1332:	3f 4f       	sbci	r19, 0xFF	; 255
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
    for(i=0; i<7; i++ )
    1334:	41 e0       	ldi	r20, 0x01	; 1
    1336:	8e 31       	cpi	r24, 0x1E	; 30
    1338:	94 07       	cpc	r25, r20
    133a:	59 f6       	brne	.-106    	; 0x12d2 <rf_security_set_key+0xb0>
        key_buf=0;
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    133c:	81 e0       	ldi	r24, 0x01	; 1
    133e:	90 e0       	ldi	r25, 0x00	; 0
    1340:	9a 83       	std	Y+2, r25	; 0x02
    1342:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    1344:	c0 98       	cbi	0x18, 0	; 24
    1346:	8e ec       	ldi	r24, 0xCE	; 206
    1348:	8f b9       	out	0x0f, r24	; 15
    134a:	77 9b       	sbis	0x0e, 7	; 14
    134c:	fe cf       	rjmp	.-4      	; 0x134a <rf_security_set_key+0x128>
    134e:	80 e8       	ldi	r24, 0x80	; 128
    1350:	8f b9       	out	0x0f, r24	; 15
    1352:	77 9b       	sbis	0x0e, 7	; 14
    1354:	fe cf       	rjmp	.-4      	; 0x1352 <rf_security_set_key+0x130>
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    1356:	c8 01       	movw	r24, r16
    1358:	02 96       	adiw	r24, 0x02	; 2
    135a:	f8 01       	movw	r30, r16
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    135c:	21 91       	ld	r18, Z+
    135e:	2f b9       	out	0x0f, r18	; 15
    1360:	77 9b       	sbis	0x0e, 7	; 14
    1362:	fe cf       	rjmp	.-4      	; 0x1360 <rf_security_set_key+0x13e>
    1364:	e8 17       	cp	r30, r24
    1366:	f9 07       	cpc	r31, r25
    1368:	c9 f7       	brne	.-14     	; 0x135c <rf_security_set_key+0x13a>
    136a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
    136c:	c0 98       	cbi	0x18, 0	; 24
    136e:	8e e9       	ldi	r24, 0x9E	; 158
    1370:	8f b9       	out	0x0f, r24	; 15
    1372:	77 9b       	sbis	0x0e, 7	; 14
    1374:	fe cf       	rjmp	.-4      	; 0x1372 <rf_security_set_key+0x150>
    1376:	80 e8       	ldi	r24, 0x80	; 128
    1378:	8f b9       	out	0x0f, r24	; 15
    137a:	77 9b       	sbis	0x0e, 7	; 14
    137c:	fe cf       	rjmp	.-4      	; 0x137a <rf_security_set_key+0x158>
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    137e:	0e 5f       	subi	r16, 0xFE	; 254
    1380:	1f 4f       	sbci	r17, 0xFF	; 255
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
    1382:	f5 01       	movw	r30, r10
    1384:	81 91       	ld	r24, Z+
    1386:	5f 01       	movw	r10, r30
    1388:	8f b9       	out	0x0f, r24	; 15
    138a:	77 9b       	sbis	0x0e, 7	; 14
    138c:	fe cf       	rjmp	.-4      	; 0x138a <rf_security_set_key+0x168>
    138e:	a0 16       	cp	r10, r16
    1390:	b1 06       	cpc	r11, r17
    1392:	b9 f7       	brne	.-18     	; 0x1382 <rf_security_set_key+0x160>
    1394:	c0 9a       	sbi	0x18, 0	; 24
}
    1396:	0f 90       	pop	r0
    1398:	0f 90       	pop	r0
    139a:	0f 90       	pop	r0
    139c:	0f 90       	pop	r0
    139e:	cf 91       	pop	r28
    13a0:	df 91       	pop	r29
    13a2:	1f 91       	pop	r17
    13a4:	0f 91       	pop	r16
    13a6:	ff 90       	pop	r15
    13a8:	ef 90       	pop	r14
    13aa:	df 90       	pop	r13
    13ac:	cf 90       	pop	r12
    13ae:	bf 90       	pop	r11
    13b0:	af 90       	pop	r10
    13b2:	9f 90       	pop	r9
    13b4:	8f 90       	pop	r8
    13b6:	08 95       	ret

000013b8 <rf_security_enable>:

void rf_security_enable(uint8_t *key)
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x0306); // Enable CTR encryption with key 0
    13b8:	c0 98       	cbi	0x18, 0	; 24
    13ba:	89 e1       	ldi	r24, 0x19	; 25
    13bc:	8f b9       	out	0x0f, r24	; 15
    13be:	77 9b       	sbis	0x0e, 7	; 14
    13c0:	fe cf       	rjmp	.-4      	; 0x13be <rf_security_enable+0x6>
    13c2:	83 e0       	ldi	r24, 0x03	; 3
    13c4:	8f b9       	out	0x0f, r24	; 15
    13c6:	77 9b       	sbis	0x0e, 7	; 14
    13c8:	fe cf       	rjmp	.-4      	; 0x13c6 <rf_security_enable+0xe>
    13ca:	86 e0       	ldi	r24, 0x06	; 6
    13cc:	8f b9       	out	0x0f, r24	; 15
    13ce:	77 9b       	sbis	0x0e, 7	; 14
    13d0:	fe cf       	rjmp	.-4      	; 0x13ce <rf_security_enable+0x16>
    13d2:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL1, 0x0e0e); // Encrypt / Decrypt 18 bytes into header
    13d4:	c0 98       	cbi	0x18, 0	; 24
    13d6:	8a e1       	ldi	r24, 0x1A	; 26
    13d8:	8f b9       	out	0x0f, r24	; 15
    13da:	77 9b       	sbis	0x0e, 7	; 14
    13dc:	fe cf       	rjmp	.-4      	; 0x13da <rf_security_enable+0x22>
    13de:	8e e0       	ldi	r24, 0x0E	; 14
    13e0:	8f b9       	out	0x0f, r24	; 15
    13e2:	77 9b       	sbis	0x0e, 7	; 14
    13e4:	fe cf       	rjmp	.-4      	; 0x13e2 <rf_security_enable+0x2a>
    13e6:	8e e0       	ldi	r24, 0x0E	; 14
    13e8:	8f b9       	out	0x0f, r24	; 15
    13ea:	77 9b       	sbis	0x0e, 7	; 14
    13ec:	fe cf       	rjmp	.-4      	; 0x13ea <rf_security_enable+0x32>
    13ee:	c0 9a       	sbi	0x18, 0	; 24

    security_enable=1;
    13f0:	81 e0       	ldi	r24, 0x01	; 1
    13f2:	80 93 45 07 	sts	0x0745, r24
}
    13f6:	08 95       	ret

000013f8 <rf_security_disable>:



void rf_security_disable()
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security enable"
    13f8:	c0 98       	cbi	0x18, 0	; 24
    13fa:	89 e1       	ldi	r24, 0x19	; 25
    13fc:	8f b9       	out	0x0f, r24	; 15
    13fe:	77 9b       	sbis	0x0e, 7	; 14
    1400:	fe cf       	rjmp	.-4      	; 0x13fe <rf_security_disable+0x6>
    1402:	81 e0       	ldi	r24, 0x01	; 1
    1404:	8f b9       	out	0x0f, r24	; 15
    1406:	77 9b       	sbis	0x0e, 7	; 14
    1408:	fe cf       	rjmp	.-4      	; 0x1406 <rf_security_disable+0xe>
    140a:	84 ec       	ldi	r24, 0xC4	; 196
    140c:	8f b9       	out	0x0f, r24	; 15
    140e:	77 9b       	sbis	0x0e, 7	; 14
    1410:	fe cf       	rjmp	.-4      	; 0x140e <rf_security_disable+0x16>
    1412:	c0 9a       	sbi	0x18, 0	; 24
    security_enable=0;
    1414:	10 92 45 07 	sts	0x0745, r1
}
    1418:	08 95       	ret

0000141a <rf_get_sem>:
volatile uint8_t rx_ready;
//-------------------------------------------------------------------------------------------------------
nrk_sem_t* rf_get_sem()
{
    return radio_sem;
}
    141a:	80 91 43 07 	lds	r24, 0x0743
    141e:	90 91 44 07 	lds	r25, 0x0744
    1422:	08 95       	ret

00001424 <rf_tx_power>:
    //tmp=0x5070;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    tmp=0xA0E0;
    tmp=tmp | (pwr&0x1F);
    1424:	90 e0       	ldi	r25, 0x00	; 0
    1426:	8f 71       	andi	r24, 0x1F	; 31
    1428:	90 70       	andi	r25, 0x00	; 0
    142a:	80 6e       	ori	r24, 0xE0	; 224
    142c:	90 6a       	ori	r25, 0xA0	; 160
    FASTSPI_SETREG(CC2420_TXCTRL, tmp);   // Set the FIFOP threshold to maximum
    142e:	c0 98       	cbi	0x18, 0	; 24
    1430:	25 e1       	ldi	r18, 0x15	; 21
    1432:	2f b9       	out	0x0f, r18	; 15
    1434:	77 9b       	sbis	0x0e, 7	; 14
    1436:	fe cf       	rjmp	.-4      	; 0x1434 <rf_tx_power+0x10>
    1438:	9f b9       	out	0x0f, r25	; 15
    143a:	77 9b       	sbis	0x0e, 7	; 14
    143c:	fe cf       	rjmp	.-4      	; 0x143a <rf_tx_power+0x16>
    143e:	8f b9       	out	0x0f, r24	; 15
    1440:	77 9b       	sbis	0x0e, 7	; 14
    1442:	fe cf       	rjmp	.-4      	; 0x1440 <rf_tx_power+0x1c>
    1444:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1446:	08 95       	ret

00001448 <rf_set_channel>:
void rf_set_channel( uint8_t channel )
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    halRfSetChannel(channel);
    1448:	0e 94 80 08 	call	0x1100	; 0x1100 <halRfSetChannel>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    144c:	08 95       	ret

0000144e <rf_addr_decode_enable>:


void rf_addr_decode_enable()
{
    mdmctrl0 |= 0x0800;
    144e:	80 91 46 07 	lds	r24, 0x0746
    1452:	90 91 47 07 	lds	r25, 0x0747
    1456:	98 60       	ori	r25, 0x08	; 8
    1458:	90 93 47 07 	sts	0x0747, r25
    145c:	80 93 46 07 	sts	0x0746, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1460:	c0 98       	cbi	0x18, 0	; 24
    1462:	81 e1       	ldi	r24, 0x11	; 17
    1464:	8f b9       	out	0x0f, r24	; 15
    1466:	77 9b       	sbis	0x0e, 7	; 14
    1468:	fe cf       	rjmp	.-4      	; 0x1466 <rf_addr_decode_enable+0x18>
    146a:	80 91 47 07 	lds	r24, 0x0747
    146e:	8f b9       	out	0x0f, r24	; 15
    1470:	77 9b       	sbis	0x0e, 7	; 14
    1472:	fe cf       	rjmp	.-4      	; 0x1470 <rf_addr_decode_enable+0x22>
    1474:	80 91 46 07 	lds	r24, 0x0746
    1478:	8f b9       	out	0x0f, r24	; 15
    147a:	77 9b       	sbis	0x0e, 7	; 14
    147c:	fe cf       	rjmp	.-4      	; 0x147a <rf_addr_decode_enable+0x2c>
    147e:	c0 9a       	sbi	0x18, 0	; 24
}
    1480:	08 95       	ret

00001482 <rf_addr_decode_disable>:

void rf_addr_decode_disable()
{
    mdmctrl0 &= (~0x0800);
    1482:	80 91 46 07 	lds	r24, 0x0746
    1486:	90 91 47 07 	lds	r25, 0x0747
    148a:	97 7f       	andi	r25, 0xF7	; 247
    148c:	90 93 47 07 	sts	0x0747, r25
    1490:	80 93 46 07 	sts	0x0746, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1494:	c0 98       	cbi	0x18, 0	; 24
    1496:	81 e1       	ldi	r24, 0x11	; 17
    1498:	8f b9       	out	0x0f, r24	; 15
    149a:	77 9b       	sbis	0x0e, 7	; 14
    149c:	fe cf       	rjmp	.-4      	; 0x149a <rf_addr_decode_disable+0x18>
    149e:	80 91 47 07 	lds	r24, 0x0747
    14a2:	8f b9       	out	0x0f, r24	; 15
    14a4:	77 9b       	sbis	0x0e, 7	; 14
    14a6:	fe cf       	rjmp	.-4      	; 0x14a4 <rf_addr_decode_disable+0x22>
    14a8:	80 91 46 07 	lds	r24, 0x0746
    14ac:	8f b9       	out	0x0f, r24	; 15
    14ae:	77 9b       	sbis	0x0e, 7	; 14
    14b0:	fe cf       	rjmp	.-4      	; 0x14ae <rf_addr_decode_disable+0x2c>
    14b2:	c0 9a       	sbi	0x18, 0	; 24
}
    14b4:	08 95       	ret

000014b6 <rf_auto_ack_enable>:


void rf_auto_ack_enable()
{
    auto_ack_enable=1;
    14b6:	81 e0       	ldi	r24, 0x01	; 1
    14b8:	80 93 53 07 	sts	0x0753, r24
    mdmctrl0 |= 0x0010;
    14bc:	80 91 46 07 	lds	r24, 0x0746
    14c0:	90 91 47 07 	lds	r25, 0x0747
    14c4:	80 61       	ori	r24, 0x10	; 16
    14c6:	90 93 47 07 	sts	0x0747, r25
    14ca:	80 93 46 07 	sts	0x0746, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    14ce:	c0 98       	cbi	0x18, 0	; 24
    14d0:	81 e1       	ldi	r24, 0x11	; 17
    14d2:	8f b9       	out	0x0f, r24	; 15
    14d4:	77 9b       	sbis	0x0e, 7	; 14
    14d6:	fe cf       	rjmp	.-4      	; 0x14d4 <rf_auto_ack_enable+0x1e>
    14d8:	80 91 47 07 	lds	r24, 0x0747
    14dc:	8f b9       	out	0x0f, r24	; 15
    14de:	77 9b       	sbis	0x0e, 7	; 14
    14e0:	fe cf       	rjmp	.-4      	; 0x14de <rf_auto_ack_enable+0x28>
    14e2:	80 91 46 07 	lds	r24, 0x0746
    14e6:	8f b9       	out	0x0f, r24	; 15
    14e8:	77 9b       	sbis	0x0e, 7	; 14
    14ea:	fe cf       	rjmp	.-4      	; 0x14e8 <rf_auto_ack_enable+0x32>
    14ec:	c0 9a       	sbi	0x18, 0	; 24
}
    14ee:	08 95       	ret

000014f0 <rf_auto_ack_disable>:

void rf_auto_ack_disable()
{
    auto_ack_enable=0;
    14f0:	10 92 53 07 	sts	0x0753, r1
    mdmctrl0 &= (~0x0010);
    14f4:	80 91 46 07 	lds	r24, 0x0746
    14f8:	90 91 47 07 	lds	r25, 0x0747
    14fc:	8f 7e       	andi	r24, 0xEF	; 239
    14fe:	90 93 47 07 	sts	0x0747, r25
    1502:	80 93 46 07 	sts	0x0746, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1506:	c0 98       	cbi	0x18, 0	; 24
    1508:	81 e1       	ldi	r24, 0x11	; 17
    150a:	8f b9       	out	0x0f, r24	; 15
    150c:	77 9b       	sbis	0x0e, 7	; 14
    150e:	fe cf       	rjmp	.-4      	; 0x150c <rf_auto_ack_disable+0x1c>
    1510:	80 91 47 07 	lds	r24, 0x0747
    1514:	8f b9       	out	0x0f, r24	; 15
    1516:	77 9b       	sbis	0x0e, 7	; 14
    1518:	fe cf       	rjmp	.-4      	; 0x1516 <rf_auto_ack_disable+0x26>
    151a:	80 91 46 07 	lds	r24, 0x0746
    151e:	8f b9       	out	0x0f, r24	; 15
    1520:	77 9b       	sbis	0x0e, 7	; 14
    1522:	fe cf       	rjmp	.-4      	; 0x1520 <rf_auto_ack_disable+0x30>
    1524:	c0 9a       	sbi	0x18, 0	; 24
}
    1526:	08 95       	ret

00001528 <rf_addr_decode_set_my_mac>:


void rf_addr_decode_set_my_mac(uint16_t my_mac)
{
    1528:	df 93       	push	r29
    152a:	cf 93       	push	r28
    152c:	00 d0       	rcall	.+0      	; 0x152e <rf_addr_decode_set_my_mac+0x6>
    152e:	cd b7       	in	r28, 0x3d	; 61
    1530:	de b7       	in	r29, 0x3e	; 62
    1532:	9a 83       	std	Y+2, r25	; 0x02
    1534:	89 83       	std	Y+1, r24	; 0x01
    uint8_t n;
    rfSettings.myAddr = my_mac;
    1536:	90 93 4f 07 	sts	0x074F, r25
    153a:	80 93 4e 07 	sts	0x074E, r24
    nrk_spin_wait_us(500);
    153e:	84 ef       	ldi	r24, 0xF4	; 244
    1540:	91 e0       	ldi	r25, 0x01	; 1
    1542:	0e 94 02 2e 	call	0x5c04	; 0x5c04 <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&my_mac, CC2420RAM_SHORTADDR, 2, n);
    1546:	c0 98       	cbi	0x18, 0	; 24
    1548:	8a ee       	ldi	r24, 0xEA	; 234
    154a:	8f b9       	out	0x0f, r24	; 15
    154c:	77 9b       	sbis	0x0e, 7	; 14
    154e:	fe cf       	rjmp	.-4      	; 0x154c <rf_addr_decode_set_my_mac+0x24>
    1550:	80 e8       	ldi	r24, 0x80	; 128
    1552:	8f b9       	out	0x0f, r24	; 15
    1554:	77 9b       	sbis	0x0e, 7	; 14
    1556:	fe cf       	rjmp	.-4      	; 0x1554 <rf_addr_decode_set_my_mac+0x2c>
    1558:	fe 01       	movw	r30, r28
    155a:	31 96       	adiw	r30, 0x01	; 1
    mdmctrl0 &= (~0x0010);
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
}


void rf_addr_decode_set_my_mac(uint16_t my_mac)
    155c:	ce 01       	movw	r24, r28
    155e:	03 96       	adiw	r24, 0x03	; 3
{
    uint8_t n;
    rfSettings.myAddr = my_mac;
    nrk_spin_wait_us(500);
    FASTSPI_WRITE_RAM_LE(&my_mac, CC2420RAM_SHORTADDR, 2, n);
    1560:	21 91       	ld	r18, Z+
    1562:	2f b9       	out	0x0f, r18	; 15
    1564:	77 9b       	sbis	0x0e, 7	; 14
    1566:	fe cf       	rjmp	.-4      	; 0x1564 <rf_addr_decode_set_my_mac+0x3c>
    1568:	e8 17       	cp	r30, r24
    156a:	f9 07       	cpc	r31, r25
    156c:	c9 f7       	brne	.-14     	; 0x1560 <rf_addr_decode_set_my_mac+0x38>
    156e:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    1570:	84 ef       	ldi	r24, 0xF4	; 244
    1572:	91 e0       	ldi	r25, 0x01	; 1
    1574:	0e 94 02 2e 	call	0x5c04	; 0x5c04 <nrk_spin_wait_us>
}
    1578:	0f 90       	pop	r0
    157a:	0f 90       	pop	r0
    157c:	cf 91       	pop	r28
    157e:	df 91       	pop	r29
    1580:	08 95       	ret

00001582 <rf_set_rx>:



void rf_set_rx(RF_RX_INFO *pRRI, uint8_t channel )
{
    1582:	cf 93       	push	r28
    1584:	df 93       	push	r29
    1586:	ec 01       	movw	r28, r24
    1588:	86 2f       	mov	r24, r22

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    158a:	c0 98       	cbi	0x18, 0	; 24
    158c:	98 e0       	ldi	r25, 0x08	; 8
    158e:	9f b9       	out	0x0f, r25	; 15
    1590:	77 9b       	sbis	0x0e, 7	; 14
    1592:	fe cf       	rjmp	.-4      	; 0x1590 <rf_set_rx+0xe>
    1594:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1596:	c0 98       	cbi	0x18, 0	; 24
    1598:	98 e0       	ldi	r25, 0x08	; 8
    159a:	9f b9       	out	0x0f, r25	; 15
    159c:	77 9b       	sbis	0x0e, 7	; 14
    159e:	fe cf       	rjmp	.-4      	; 0x159c <rf_set_rx+0x1a>
    15a0:	c0 9a       	sbi	0x18, 0	; 24
    halRfSetChannel(channel);
    15a2:	0e 94 80 08 	call	0x1100	; 0x1100 <halRfSetChannel>
    rfSettings.pRxInfo = pRRI;
    15a6:	d0 93 49 07 	sts	0x0749, r29
    15aa:	c0 93 48 07 	sts	0x0748, r28

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    15ae:	df 91       	pop	r29
    15b0:	cf 91       	pop	r28
    15b2:	08 95       	ret

000015b4 <rf_init>:
//          The 16-bit short address which is used by this node. Must together with the PAN ID form a
//			unique 32-bit identifier to avoid addressing conflicts. Normally, in a 802.15.4 network, the
//			short address will be given to associated nodes by the PAN coordinator.
//-------------------------------------------------------------------------------------------------------
void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
{
    15b4:	df 92       	push	r13
    15b6:	ef 92       	push	r14
    15b8:	ff 92       	push	r15
    15ba:	0f 93       	push	r16
    15bc:	1f 93       	push	r17
    15be:	df 93       	push	r29
    15c0:	cf 93       	push	r28
    15c2:	00 d0       	rcall	.+0      	; 0x15c4 <rf_init+0x10>
    15c4:	cd b7       	in	r28, 0x3d	; 61
    15c6:	de b7       	in	r29, 0x3e	; 62
    15c8:	8c 01       	movw	r16, r24
    15ca:	d6 2e       	mov	r13, r22
    15cc:	5a 83       	std	Y+2, r21	; 0x02
    15ce:	49 83       	std	Y+1, r20	; 0x01
    15d0:	79 01       	movw	r14, r18
        nrk_kprintf (PSTR ("CC2420 ERROR:  Access to semaphore failed\r\n"));
    }
#endif

    // Make sure that the voltage regulator is on, and that the reset pin is inactive
    SET_VREG_ACTIVE();
    15d2:	dd 9a       	sbi	0x1b, 5	; 27
    halWait(1000);
    15d4:	88 ee       	ldi	r24, 0xE8	; 232
    15d6:	93 e0       	ldi	r25, 0x03	; 3
    15d8:	0e 94 dd 13 	call	0x27ba	; 0x27ba <halWait>
    SET_RESET_ACTIVE();
    15dc:	de 98       	cbi	0x1b, 6	; 27
    halWait(1);
    15de:	81 e0       	ldi	r24, 0x01	; 1
    15e0:	90 e0       	ldi	r25, 0x00	; 0
    15e2:	0e 94 dd 13 	call	0x27ba	; 0x27ba <halWait>
    SET_RESET_INACTIVE();
    15e6:	de 9a       	sbi	0x1b, 6	; 27
    halWait(100);
    15e8:	84 e6       	ldi	r24, 0x64	; 100
    15ea:	90 e0       	ldi	r25, 0x00	; 0
    15ec:	0e 94 dd 13 	call	0x27ba	; 0x27ba <halWait>
    // Initialize the FIFOP external interrupt
    //FIFOP_INT_INIT();
    //ENABLE_FIFOP_INT();

    // Turn off all interrupts while we're accessing the CC2420 registers
    DISABLE_GLOBAL_INT();
    15f0:	f8 94       	cli

    FASTSPI_STROBE(CC2420_SXOSCON);
    15f2:	c0 98       	cbi	0x18, 0	; 24
    15f4:	81 e0       	ldi	r24, 0x01	; 1
    15f6:	8f b9       	out	0x0f, r24	; 15
    15f8:	77 9b       	sbis	0x0e, 7	; 14
    15fa:	fe cf       	rjmp	.-4      	; 0x15f8 <rf_init+0x44>
    15fc:	c0 9a       	sbi	0x18, 0	; 24
    mdmctrl0=0x02E2;
    15fe:	82 ee       	ldi	r24, 0xE2	; 226
    1600:	92 e0       	ldi	r25, 0x02	; 2
    1602:	90 93 47 07 	sts	0x0747, r25
    1606:	80 93 46 07 	sts	0x0746, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);  // Std Preamble, CRC, no auto ack, no hw addr decoding
    160a:	c0 98       	cbi	0x18, 0	; 24
    160c:	81 e1       	ldi	r24, 0x11	; 17
    160e:	8f b9       	out	0x0f, r24	; 15
    1610:	77 9b       	sbis	0x0e, 7	; 14
    1612:	fe cf       	rjmp	.-4      	; 0x1610 <rf_init+0x5c>
    1614:	80 91 47 07 	lds	r24, 0x0747
    1618:	8f b9       	out	0x0f, r24	; 15
    161a:	77 9b       	sbis	0x0e, 7	; 14
    161c:	fe cf       	rjmp	.-4      	; 0x161a <rf_init+0x66>
    161e:	80 91 46 07 	lds	r24, 0x0746
    1622:	8f b9       	out	0x0f, r24	; 15
    1624:	77 9b       	sbis	0x0e, 7	; 14
    1626:	fe cf       	rjmp	.-4      	; 0x1624 <rf_init+0x70>
    1628:	c0 9a       	sbi	0x18, 0	; 24
    //FASTSPI_SETREG(CC2420_MDMCTRL0, 0x0AF2);  // Turn on automatic packet acknowledgment
    // Turn on hw addre decoding
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // Set the correlation threshold = 20
    162a:	c0 98       	cbi	0x18, 0	; 24
    162c:	82 e1       	ldi	r24, 0x12	; 18
    162e:	8f b9       	out	0x0f, r24	; 15
    1630:	77 9b       	sbis	0x0e, 7	; 14
    1632:	fe cf       	rjmp	.-4      	; 0x1630 <rf_init+0x7c>
    1634:	85 e0       	ldi	r24, 0x05	; 5
    1636:	8f b9       	out	0x0f, r24	; 15
    1638:	77 9b       	sbis	0x0e, 7	; 14
    163a:	fe cf       	rjmp	.-4      	; 0x1638 <rf_init+0x84>
    163c:	1f b8       	out	0x0f, r1	; 15
    163e:	77 9b       	sbis	0x0e, 7	; 14
    1640:	fe cf       	rjmp	.-4      	; 0x163e <rf_init+0x8a>
    1642:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_IOCFG0, 0x007F);   // Set the FIFOP threshold to maximum
    1644:	c0 98       	cbi	0x18, 0	; 24
    1646:	8c e1       	ldi	r24, 0x1C	; 28
    1648:	8f b9       	out	0x0f, r24	; 15
    164a:	77 9b       	sbis	0x0e, 7	; 14
    164c:	fe cf       	rjmp	.-4      	; 0x164a <rf_init+0x96>
    164e:	1f b8       	out	0x0f, r1	; 15
    1650:	77 9b       	sbis	0x0e, 7	; 14
    1652:	fe cf       	rjmp	.-4      	; 0x1650 <rf_init+0x9c>
    1654:	8f e7       	ldi	r24, 0x7F	; 127
    1656:	8f b9       	out	0x0f, r24	; 15
    1658:	77 9b       	sbis	0x0e, 7	; 14
    165a:	fe cf       	rjmp	.-4      	; 0x1658 <rf_init+0xa4>
    165c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security"
    165e:	c0 98       	cbi	0x18, 0	; 24
    1660:	89 e1       	ldi	r24, 0x19	; 25
    1662:	8f b9       	out	0x0f, r24	; 15
    1664:	77 9b       	sbis	0x0e, 7	; 14
    1666:	fe cf       	rjmp	.-4      	; 0x1664 <rf_init+0xb0>
    1668:	81 e0       	ldi	r24, 0x01	; 1
    166a:	8f b9       	out	0x0f, r24	; 15
    166c:	77 9b       	sbis	0x0e, 7	; 14
    166e:	fe cf       	rjmp	.-4      	; 0x166c <rf_init+0xb8>
    1670:	84 ec       	ldi	r24, 0xC4	; 196
    1672:	8f b9       	out	0x0f, r24	; 15
    1674:	77 9b       	sbis	0x0e, 7	; 14
    1676:	fe cf       	rjmp	.-4      	; 0x1674 <rf_init+0xc0>
    1678:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_RXCTRL1, 0x1A56); // All default except
    167a:	c0 98       	cbi	0x18, 0	; 24
    167c:	87 e1       	ldi	r24, 0x17	; 23
    167e:	8f b9       	out	0x0f, r24	; 15
    1680:	77 9b       	sbis	0x0e, 7	; 14
    1682:	fe cf       	rjmp	.-4      	; 0x1680 <rf_init+0xcc>
    1684:	8a e1       	ldi	r24, 0x1A	; 26
    1686:	8f b9       	out	0x0f, r24	; 15
    1688:	77 9b       	sbis	0x0e, 7	; 14
    168a:	fe cf       	rjmp	.-4      	; 0x1688 <rf_init+0xd4>
    168c:	86 e5       	ldi	r24, 0x56	; 86
    168e:	8f b9       	out	0x0f, r24	; 15
    1690:	77 9b       	sbis	0x0e, 7	; 14
    1692:	fe cf       	rjmp	.-4      	; 0x1690 <rf_init+0xdc>
    1694:	c0 9a       	sbi	0x18, 0	; 24
        nrk_spin_wait_us(500);

       printf( "myAddr=%d\r\n",myAddr );
    */

    nrk_spin_wait_us(500);
    1696:	84 ef       	ldi	r24, 0xF4	; 244
    1698:	91 e0       	ldi	r25, 0x01	; 1
    169a:	0e 94 02 2e 	call	0x5c04	; 0x5c04 <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&panId, CC2420RAM_PANID, 2, n);
    169e:	c0 98       	cbi	0x18, 0	; 24
    16a0:	88 ee       	ldi	r24, 0xE8	; 232
    16a2:	8f b9       	out	0x0f, r24	; 15
    16a4:	77 9b       	sbis	0x0e, 7	; 14
    16a6:	fe cf       	rjmp	.-4      	; 0x16a4 <rf_init+0xf0>
    16a8:	80 e8       	ldi	r24, 0x80	; 128
    16aa:	8f b9       	out	0x0f, r24	; 15
    16ac:	77 9b       	sbis	0x0e, 7	; 14
    16ae:	fe cf       	rjmp	.-4      	; 0x16ac <rf_init+0xf8>
    16b0:	fe 01       	movw	r30, r28
    16b2:	31 96       	adiw	r30, 0x01	; 1
//      WORD myAddr
//          The 16-bit short address which is used by this node. Must together with the PAN ID form a
//			unique 32-bit identifier to avoid addressing conflicts. Normally, in a 802.15.4 network, the
//			short address will be given to associated nodes by the PAN coordinator.
//-------------------------------------------------------------------------------------------------------
void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
    16b4:	ce 01       	movw	r24, r28
    16b6:	03 96       	adiw	r24, 0x03	; 3

       printf( "myAddr=%d\r\n",myAddr );
    */

    nrk_spin_wait_us(500);
    FASTSPI_WRITE_RAM_LE(&panId, CC2420RAM_PANID, 2, n);
    16b8:	21 91       	ld	r18, Z+
    16ba:	2f b9       	out	0x0f, r18	; 15
    16bc:	77 9b       	sbis	0x0e, 7	; 14
    16be:	fe cf       	rjmp	.-4      	; 0x16bc <rf_init+0x108>
    16c0:	e8 17       	cp	r30, r24
    16c2:	f9 07       	cpc	r31, r25
    16c4:	c9 f7       	brne	.-14     	; 0x16b8 <rf_init+0x104>
    16c6:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    16c8:	84 ef       	ldi	r24, 0xF4	; 244
    16ca:	91 e0       	ldi	r25, 0x01	; 1
    16cc:	0e 94 02 2e 	call	0x5c04	; 0x5c04 <nrk_spin_wait_us>

    ENABLE_GLOBAL_INT();
    16d0:	78 94       	sei

    // Set the RF channel
    halRfSetChannel(channel);
    16d2:	8d 2d       	mov	r24, r13
    16d4:	0e 94 80 08 	call	0x1100	; 0x1100 <halRfSetChannel>

    // Turn interrupts back on
    ENABLE_GLOBAL_INT();
    16d8:	78 94       	sei

    // Set the protocol configuration
    rfSettings.pRxInfo = pRRI;
    16da:	10 93 49 07 	sts	0x0749, r17
    16de:	00 93 48 07 	sts	0x0748, r16
    rfSettings.panId = panId;
    16e2:	89 81       	ldd	r24, Y+1	; 0x01
    16e4:	9a 81       	ldd	r25, Y+2	; 0x02
    16e6:	90 93 4d 07 	sts	0x074D, r25
    16ea:	80 93 4c 07 	sts	0x074C, r24
    rfSettings.myAddr = myAddr;
    16ee:	f0 92 4f 07 	sts	0x074F, r15
    16f2:	e0 92 4e 07 	sts	0x074E, r14
    rfSettings.txSeqNumber = 0;
    16f6:	10 92 4a 07 	sts	0x074A, r1
    rfSettings.receiveOn = FALSE;
    16fa:	10 92 50 07 	sts	0x0750, r1

    // Wait for the crystal oscillator to become stable
    halRfWaitForCrystalOscillator();
    16fe:	0e 94 9b 08 	call	0x1136	; 0x1136 <halRfWaitForCrystalOscillator>
        nrk_kprintf (PSTR ("CC2420 ERROR:  Release of semaphore failed\r\n"));
        _nrk_errno_set (2);
    }
#endif

    auto_ack_enable=0;
    1702:	10 92 53 07 	sts	0x0753, r1
    security_enable=0;
    1706:	10 92 45 07 	sts	0x0745, r1
    last_pkt_encrypted=0;
    170a:	10 92 54 07 	sts	0x0754, r1
} // rf_init()
    170e:	0f 90       	pop	r0
    1710:	0f 90       	pop	r0
    1712:	cf 91       	pop	r28
    1714:	df 91       	pop	r29
    1716:	1f 91       	pop	r17
    1718:	0f 91       	pop	r16
    171a:	ff 90       	pop	r15
    171c:	ef 90       	pop	r14
    171e:	df 90       	pop	r13
    1720:	08 95       	ret

00001722 <rf_rx_on>:
void rf_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    1722:	81 e0       	ldi	r24, 0x01	; 1
    1724:	80 93 50 07 	sts	0x0750, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    1728:	c0 98       	cbi	0x18, 0	; 24
    172a:	83 e0       	ldi	r24, 0x03	; 3
    172c:	8f b9       	out	0x0f, r24	; 15
    172e:	77 9b       	sbis	0x0e, 7	; 14
    1730:	fe cf       	rjmp	.-4      	; 0x172e <rf_rx_on+0xc>
    1732:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1734:	c0 98       	cbi	0x18, 0	; 24
    1736:	88 e0       	ldi	r24, 0x08	; 8
    1738:	8f b9       	out	0x0f, r24	; 15
    173a:	77 9b       	sbis	0x0e, 7	; 14
    173c:	fe cf       	rjmp	.-4      	; 0x173a <rf_rx_on+0x18>
    173e:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    1740:	10 92 59 07 	sts	0x0759, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	ENABLE_FIFOP_INT();
} // rf_rx_on()
    1744:	08 95       	ret

00001746 <rf_polling_rx_on>:
void rf_polling_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    1746:	81 e0       	ldi	r24, 0x01	; 1
    1748:	80 93 50 07 	sts	0x0750, r24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    174c:	c0 98       	cbi	0x18, 0	; 24
    174e:	83 e0       	ldi	r24, 0x03	; 3
    1750:	8f b9       	out	0x0f, r24	; 15
    1752:	77 9b       	sbis	0x0e, 7	; 14
    1754:	fe cf       	rjmp	.-4      	; 0x1752 <rf_polling_rx_on+0xc>
    1756:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1758:	c0 98       	cbi	0x18, 0	; 24
    175a:	88 e0       	ldi	r24, 0x08	; 8
    175c:	8f b9       	out	0x0f, r24	; 15
    175e:	77 9b       	sbis	0x0e, 7	; 14
    1760:	fe cf       	rjmp	.-4      	; 0x175e <rf_polling_rx_on+0x18>
    1762:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    1764:	10 92 59 07 	sts	0x0759, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
} // rf_rx_on()
    1768:	08 95       	ret

0000176a <rf_rx_off>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    // XXX
    //SET_VREG_INACTIVE();
    rfSettings.receiveOn = FALSE;
    176a:	10 92 50 07 	sts	0x0750, r1
    FASTSPI_STROBE(CC2420_SRFOFF);
    176e:	c0 98       	cbi	0x18, 0	; 24
    1770:	86 e0       	ldi	r24, 0x06	; 6
    1772:	8f b9       	out	0x0f, r24	; 15
    1774:	77 9b       	sbis	0x0e, 7	; 14
    1776:	fe cf       	rjmp	.-4      	; 0x1774 <rf_rx_off+0xa>
    1778:	c0 9a       	sbi	0x18, 0	; 24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    rx_ready=0;
    177a:	10 92 59 07 	sts	0x0759, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	DISABLE_FIFOP_INT();
} // rf_rx_off()
    177e:	08 95       	ret

00001780 <rf_tx_tdma_packet>:
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
{
    1780:	bf 92       	push	r11
    1782:	cf 92       	push	r12
    1784:	df 92       	push	r13
    1786:	ef 92       	push	r14
    1788:	ff 92       	push	r15
    178a:	0f 93       	push	r16
    178c:	1f 93       	push	r17
    178e:	df 93       	push	r29
    1790:	cf 93       	push	r28
    1792:	00 d0       	rcall	.+0      	; 0x1794 <rf_tx_tdma_packet+0x14>
    1794:	0f 92       	push	r0
    1796:	cd b7       	in	r28, 0x3d	; 61
    1798:	de b7       	in	r29, 0x3e	; 62
    179a:	8c 01       	movw	r16, r24
    179c:	6b 01       	movw	r12, r22
    179e:	7a 01       	movw	r14, r20
    uint8_t timestamp;

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    timestamp=_nrk_os_timer_get();
    17a0:	0e 94 99 2e 	call	0x5d32	; 0x5d32 <_nrk_os_timer_get>
    // XXX 2 below are hacks...
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    17a4:	c0 98       	cbi	0x18, 0	; 24
    17a6:	88 e0       	ldi	r24, 0x08	; 8
    17a8:	8f b9       	out	0x0f, r24	; 15
    17aa:	77 9b       	sbis	0x0e, 7	; 14
    17ac:	fe cf       	rjmp	.-4      	; 0x17aa <rf_tx_tdma_packet+0x2a>
    17ae:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    17b0:	c0 98       	cbi	0x18, 0	; 24
    17b2:	88 e0       	ldi	r24, 0x08	; 8
    17b4:	8f b9       	out	0x0f, r24	; 15
    17b6:	77 9b       	sbis	0x0e, 7	; 14
    17b8:	fe cf       	rjmp	.-4      	; 0x17b6 <rf_tx_tdma_packet+0x36>
    17ba:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    17bc:	0e 99       	sbic	0x01, 6	; 1
    17be:	fe cf       	rjmp	.-4      	; 0x17bc <rf_tx_tdma_packet+0x3c>
    17c0:	84 99       	sbic	0x10, 4	; 16
    17c2:	fc cf       	rjmp	.-8      	; 0x17bc <rf_tx_tdma_packet+0x3c>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    17c4:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    17c6:	c0 98       	cbi	0x18, 0	; 24
    17c8:	89 e0       	ldi	r24, 0x09	; 9
    17ca:	8f b9       	out	0x0f, r24	; 15
    17cc:	77 9b       	sbis	0x0e, 7	; 14
    17ce:	fe cf       	rjmp	.-4      	; 0x17cc <rf_tx_tdma_packet+0x4c>
    17d0:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    17d2:	c0 98       	cbi	0x18, 0	; 24
    17d4:	89 e0       	ldi	r24, 0x09	; 9
    17d6:	8f b9       	out	0x0f, r24	; 15
    17d8:	77 9b       	sbis	0x0e, 7	; 14
    17da:	fe cf       	rjmp	.-4      	; 0x17d8 <rf_tx_tdma_packet+0x58>
    17dc:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    17de:	d8 01       	movw	r26, r16
    17e0:	12 96       	adiw	r26, 0x02	; 2
    17e2:	5c 91       	ld	r21, X
    17e4:	12 97       	sbiw	r26, 0x02	; 2
    17e6:	25 2f       	mov	r18, r21
    17e8:	33 27       	eor	r19, r19
    17ea:	27 fd       	sbrc	r18, 7
    17ec:	30 95       	com	r19
    DISABLE_GLOBAL_INT();
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    FASTSPI_STROBE(CC2420_SFLUSHTX);

    checksum=0;
    17ee:	bb 24       	eor	r11, r11
    for(i=0; i<pRTI->length; i++ )
    17f0:	40 e0       	ldi	r20, 0x00	; 0
    17f2:	0a c0       	rjmp	.+20     	; 0x1808 <rf_tx_tdma_packet+0x88>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    17f4:	d8 01       	movw	r26, r16
    17f6:	13 96       	adiw	r26, 0x03	; 3
    17f8:	ed 91       	ld	r30, X+
    17fa:	fc 91       	ld	r31, X
    17fc:	14 97       	sbiw	r26, 0x04	; 4
    17fe:	e8 0f       	add	r30, r24
    1800:	f9 1f       	adc	r31, r25
    1802:	80 81       	ld	r24, Z
    1804:	b8 0e       	add	r11, r24
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    FASTSPI_STROBE(CC2420_SFLUSHTX);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1806:	4f 5f       	subi	r20, 0xFF	; 255
    1808:	84 2f       	mov	r24, r20
    180a:	90 e0       	ldi	r25, 0x00	; 0
    180c:	82 17       	cp	r24, r18
    180e:	93 07       	cpc	r25, r19
    1810:	8c f3       	brlt	.-30     	; 0x17f4 <rf_tx_tdma_packet+0x74>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    }
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    1812:	54 5f       	subi	r21, 0xF4	; 244

    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)
    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a higher layer since they assume TDMA

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    1814:	c0 98       	cbi	0x18, 0	; 24
    1816:	8e e3       	ldi	r24, 0x3E	; 62
    1818:	8f b9       	out	0x0f, r24	; 15
    181a:	77 9b       	sbis	0x0e, 7	; 14
    181c:	fe cf       	rjmp	.-4      	; 0x181a <rf_tx_tdma_packet+0x9a>
    181e:	5f b9       	out	0x0f, r21	; 15
    1820:	77 9b       	sbis	0x0e, 7	; 14
    1822:	fe cf       	rjmp	.-4      	; 0x1820 <rf_tx_tdma_packet+0xa0>
    1824:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    1826:	f8 01       	movw	r30, r16
    1828:	86 81       	ldd	r24, Z+6	; 0x06
    182a:	88 23       	and	r24, r24
    182c:	19 f0       	breq	.+6      	; 0x1834 <rf_tx_tdma_packet+0xb4>
    182e:	81 e6       	ldi	r24, 0x61	; 97
    1830:	98 e8       	ldi	r25, 0x88	; 136
    1832:	02 c0       	rjmp	.+4      	; 0x1838 <rf_tx_tdma_packet+0xb8>
    1834:	81 e4       	ldi	r24, 0x41	; 65
    1836:	98 e8       	ldi	r25, 0x88	; 136
    1838:	9a 83       	std	Y+2, r25	; 0x02
    183a:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    183c:	c0 98       	cbi	0x18, 0	; 24
    183e:	8e e3       	ldi	r24, 0x3E	; 62
    1840:	8f b9       	out	0x0f, r24	; 15
    1842:	77 9b       	sbis	0x0e, 7	; 14
    1844:	fe cf       	rjmp	.-4      	; 0x1842 <rf_tx_tdma_packet+0xc2>
    1846:	fe 01       	movw	r30, r28
    1848:	31 96       	adiw	r30, 0x01	; 1
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    184a:	ce 01       	movw	r24, r28
    184c:	03 96       	adiw	r24, 0x03	; 3
    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a higher layer since they assume TDMA

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    184e:	21 91       	ld	r18, Z+
    1850:	2f b9       	out	0x0f, r18	; 15
    1852:	77 9b       	sbis	0x0e, 7	; 14
    1854:	fe cf       	rjmp	.-4      	; 0x1852 <rf_tx_tdma_packet+0xd2>
    1856:	e8 17       	cp	r30, r24
    1858:	f9 07       	cpc	r31, r25
    185a:	c9 f7       	brne	.-14     	; 0x184e <rf_tx_tdma_packet+0xce>
    185c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    185e:	c0 98       	cbi	0x18, 0	; 24
    1860:	8e e3       	ldi	r24, 0x3E	; 62
    1862:	8f b9       	out	0x0f, r24	; 15
    1864:	77 9b       	sbis	0x0e, 7	; 14
    1866:	fe cf       	rjmp	.-4      	; 0x1864 <rf_tx_tdma_packet+0xe4>
    1868:	80 91 4a 07 	lds	r24, 0x074A
    186c:	8f b9       	out	0x0f, r24	; 15
    186e:	77 9b       	sbis	0x0e, 7	; 14
    1870:	fe cf       	rjmp	.-4      	; 0x186e <rf_tx_tdma_packet+0xee>
    1872:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1874:	c0 98       	cbi	0x18, 0	; 24
    1876:	8e e3       	ldi	r24, 0x3E	; 62
    1878:	8f b9       	out	0x0f, r24	; 15
    187a:	77 9b       	sbis	0x0e, 7	; 14
    187c:	fe cf       	rjmp	.-4      	; 0x187a <rf_tx_tdma_packet+0xfa>
    187e:	80 e0       	ldi	r24, 0x00	; 0
    1880:	90 e0       	ldi	r25, 0x00	; 0
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    1882:	fc 01       	movw	r30, r24
    1884:	e8 5b       	subi	r30, 0xB8	; 184
    1886:	f8 4f       	sbci	r31, 0xF8	; 248

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1888:	24 81       	ldd	r18, Z+4	; 0x04
    188a:	2f b9       	out	0x0f, r18	; 15
    188c:	77 9b       	sbis	0x0e, 7	; 14
    188e:	fe cf       	rjmp	.-4      	; 0x188c <rf_tx_tdma_packet+0x10c>
    1890:	01 96       	adiw	r24, 0x01	; 1
    1892:	82 30       	cpi	r24, 0x02	; 2
    1894:	91 05       	cpc	r25, r1
    1896:	a9 f7       	brne	.-22     	; 0x1882 <rf_tx_tdma_packet+0x102>
    1898:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    189a:	c0 98       	cbi	0x18, 0	; 24
    189c:	8e e3       	ldi	r24, 0x3E	; 62
    189e:	8f b9       	out	0x0f, r24	; 15
    18a0:	77 9b       	sbis	0x0e, 7	; 14
    18a2:	fe cf       	rjmp	.-4      	; 0x18a0 <rf_tx_tdma_packet+0x120>
    18a4:	80 e0       	ldi	r24, 0x00	; 0
    18a6:	90 e0       	ldi	r25, 0x00	; 0
    18a8:	f8 01       	movw	r30, r16
    18aa:	e8 0f       	add	r30, r24
    18ac:	f9 1f       	adc	r31, r25
    18ae:	20 81       	ld	r18, Z
    18b0:	2f b9       	out	0x0f, r18	; 15
    18b2:	77 9b       	sbis	0x0e, 7	; 14
    18b4:	fe cf       	rjmp	.-4      	; 0x18b2 <rf_tx_tdma_packet+0x132>
    18b6:	01 96       	adiw	r24, 0x01	; 1
    18b8:	82 30       	cpi	r24, 0x02	; 2
    18ba:	91 05       	cpc	r25, r1
    18bc:	a9 f7       	brne	.-22     	; 0x18a8 <rf_tx_tdma_packet+0x128>
    18be:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    18c0:	c0 98       	cbi	0x18, 0	; 24
    18c2:	8e e3       	ldi	r24, 0x3E	; 62
    18c4:	8f b9       	out	0x0f, r24	; 15
    18c6:	77 9b       	sbis	0x0e, 7	; 14
    18c8:	fe cf       	rjmp	.-4      	; 0x18c6 <rf_tx_tdma_packet+0x146>
    18ca:	80 e0       	ldi	r24, 0x00	; 0
    18cc:	90 e0       	ldi	r25, 0x00	; 0
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    18ce:	fc 01       	movw	r30, r24
    18d0:	e8 5b       	subi	r30, 0xB8	; 184
    18d2:	f8 4f       	sbci	r31, 0xF8	; 248
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    18d4:	26 81       	ldd	r18, Z+6	; 0x06
    18d6:	2f b9       	out	0x0f, r18	; 15
    18d8:	77 9b       	sbis	0x0e, 7	; 14
    18da:	fe cf       	rjmp	.-4      	; 0x18d8 <rf_tx_tdma_packet+0x158>
    18dc:	01 96       	adiw	r24, 0x01	; 1
    18de:	82 30       	cpi	r24, 0x02	; 2
    18e0:	91 05       	cpc	r25, r1
    18e2:	a9 f7       	brne	.-22     	; 0x18ce <rf_tx_tdma_packet+0x14e>
    18e4:	c0 9a       	sbi	0x18, 0	; 24

    nrk_high_speed_timer_wait(slot_start_time,tx_guard_time);
    18e6:	c6 01       	movw	r24, r12
    18e8:	b7 01       	movw	r22, r14
    18ea:	0e 94 25 2e 	call	0x5c4a	; 0x5c4a <nrk_high_speed_timer_wait>
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    if (pRTI->cca == TRUE)
    18ee:	d8 01       	movw	r26, r16
    18f0:	15 96       	adiw	r26, 0x05	; 5
    18f2:	8c 91       	ld	r24, X
    18f4:	15 97       	sbiw	r26, 0x05	; 5
    18f6:	88 23       	and	r24, r24
    18f8:	a9 f1       	breq	.+106    	; 0x1964 <rf_tx_tdma_packet+0x1e4>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    18fa:	80 91 50 07 	lds	r24, 0x0750
    18fe:	88 23       	and	r24, r24
    1900:	31 f4       	brne	.+12     	; 0x190e <rf_tx_tdma_packet+0x18e>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    1902:	c0 98       	cbi	0x18, 0	; 24
    1904:	83 e0       	ldi	r24, 0x03	; 3
    1906:	8f b9       	out	0x0f, r24	; 15
    1908:	77 9b       	sbis	0x0e, 7	; 14
    190a:	fe cf       	rjmp	.-4      	; 0x1908 <rf_tx_tdma_packet+0x188>
    190c:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    190e:	c0 98       	cbi	0x18, 0	; 24
    1910:	1f b8       	out	0x0f, r1	; 15
    1912:	77 9b       	sbis	0x0e, 7	; 14
    1914:	fe cf       	rjmp	.-4      	; 0x1912 <rf_tx_tdma_packet+0x192>
    1916:	8f b1       	in	r24, 0x0f	; 15
    1918:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    191a:	81 ff       	sbrs	r24, 1
    191c:	f8 cf       	rjmp	.-16     	; 0x190e <rf_tx_tdma_packet+0x18e>
    191e:	20 e0       	ldi	r18, 0x00	; 0

        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    1920:	a5 e0       	ldi	r26, 0x05	; 5
    1922:	ea 2e       	mov	r14, r26
    1924:	c0 98       	cbi	0x18, 0	; 24
    1926:	ef b8       	out	0x0f, r14	; 15
    1928:	77 9b       	sbis	0x0e, 7	; 14
    192a:	fe cf       	rjmp	.-4      	; 0x1928 <rf_tx_tdma_packet+0x1a8>
    192c:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    192e:	c0 98       	cbi	0x18, 0	; 24
    1930:	1f b8       	out	0x0f, r1	; 15
    1932:	77 9b       	sbis	0x0e, 7	; 14
    1934:	fe cf       	rjmp	.-4      	; 0x1932 <rf_tx_tdma_packet+0x1b2>
    1936:	cf b0       	in	r12, 0x0f	; 15
    1938:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    193a:	2f 5f       	subi	r18, 0xFF	; 255
            if (cnt > 100)
    193c:	25 36       	cpi	r18, 0x65	; 101
    193e:	49 f4       	brne	.+18     	; 0x1952 <rf_tx_tdma_packet+0x1d2>
            {
                ENABLE_GLOBAL_INT ();
    1940:	78 94       	sei
                nrk_sem_post(radio_sem);
    1942:	80 91 43 07 	lds	r24, 0x0743
    1946:	90 91 44 07 	lds	r25, 0x0744
    194a:	0e 94 e9 22 	call	0x45d2	; 0x45d2 <nrk_sem_post>
                return FALSE;
    194e:	80 e0       	ldi	r24, 0x00	; 0
    1950:	60 c0       	rjmp	.+192    	; 0x1a12 <rf_tx_tdma_packet+0x292>
            }
            halWait (100);
    1952:	84 e6       	ldi	r24, 0x64	; 100
    1954:	90 e0       	ldi	r25, 0x00	; 0
    1956:	2b 83       	std	Y+3, r18	; 0x03
    1958:	0e 94 dd 13 	call	0x27ba	; 0x27ba <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    195c:	2b 81       	ldd	r18, Y+3	; 0x03
    195e:	c3 fe       	sbrs	r12, 3
    1960:	e1 cf       	rjmp	.-62     	; 0x1924 <rf_tx_tdma_packet+0x1a4>
    1962:	06 c0       	rjmp	.+12     	; 0x1970 <rf_tx_tdma_packet+0x1f0>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    1964:	c0 98       	cbi	0x18, 0	; 24
    1966:	84 e0       	ldi	r24, 0x04	; 4
    1968:	8f b9       	out	0x0f, r24	; 15
    196a:	77 9b       	sbis	0x0e, 7	; 14
    196c:	fe cf       	rjmp	.-4      	; 0x196a <rf_tx_tdma_packet+0x1ea>
    196e:	c0 9a       	sbi	0x18, 0	; 24
    //nrk_gpio_set(DEBUG_0);


    // Fill in the rest of the packet now
    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    1970:	c0 98       	cbi	0x18, 0	; 24
    1972:	8e e3       	ldi	r24, 0x3E	; 62
    1974:	8f b9       	out	0x0f, r24	; 15
    1976:	77 9b       	sbis	0x0e, 7	; 14
    1978:	fe cf       	rjmp	.-4      	; 0x1976 <rf_tx_tdma_packet+0x1f6>
    197a:	40 e0       	ldi	r20, 0x00	; 0
    197c:	0c c0       	rjmp	.+24     	; 0x1996 <rf_tx_tdma_packet+0x216>
    197e:	d8 01       	movw	r26, r16
    1980:	13 96       	adiw	r26, 0x03	; 3
    1982:	ed 91       	ld	r30, X+
    1984:	fc 91       	ld	r31, X
    1986:	14 97       	sbiw	r26, 0x04	; 4
    1988:	e8 0f       	add	r30, r24
    198a:	f9 1f       	adc	r31, r25
    198c:	80 81       	ld	r24, Z
    198e:	8f b9       	out	0x0f, r24	; 15
    1990:	77 9b       	sbis	0x0e, 7	; 14
    1992:	fe cf       	rjmp	.-4      	; 0x1990 <rf_tx_tdma_packet+0x210>
    1994:	4f 5f       	subi	r20, 0xFF	; 255
    1996:	84 2f       	mov	r24, r20
    1998:	90 e0       	ldi	r25, 0x00	; 0
    199a:	f8 01       	movw	r30, r16
    199c:	22 81       	ldd	r18, Z+2	; 0x02
    199e:	33 27       	eor	r19, r19
    19a0:	27 fd       	sbrc	r18, 7
    19a2:	30 95       	com	r19
    19a4:	82 17       	cp	r24, r18
    19a6:	93 07       	cpc	r25, r19
    19a8:	54 f3       	brlt	.-44     	; 0x197e <rf_tx_tdma_packet+0x1fe>
    19aa:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    19ac:	c0 98       	cbi	0x18, 0	; 24
    19ae:	8e e3       	ldi	r24, 0x3E	; 62
    19b0:	8f b9       	out	0x0f, r24	; 15
    19b2:	77 9b       	sbis	0x0e, 7	; 14
    19b4:	fe cf       	rjmp	.-4      	; 0x19b2 <rf_tx_tdma_packet+0x232>
    19b6:	bf b8       	out	0x0f, r11	; 15
    19b8:	77 9b       	sbis	0x0e, 7	; 14
    19ba:	fe cf       	rjmp	.-4      	; 0x19b8 <rf_tx_tdma_packet+0x238>
    19bc:	c0 9a       	sbi	0x18, 0	; 24

    //nrk_spin_wait_us(200);
//  FASTSPI_STROBE(CC2420_STXON);
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    19be:	84 9b       	sbis	0x10, 4	; 16
    19c0:	fe cf       	rjmp	.-4      	; 0x19be <rf_tx_tdma_packet+0x23e>
    	success = rfSettings.ackReceived;
    }*/


    // Turn off the receiver if it should not continue to be enabled
    DISABLE_GLOBAL_INT();
    19c2:	f8 94       	cli
    // XXX hack, temp out
    //if (!rfSettings.receiveOn) { while (SFD_IS_1); /*FASTSPI_STROBE(CC2420_SRFOFF);*/ }
    // while (SFD_IS_1);
    while (SFD_IS_1); // wait for packet to finish
    19c4:	84 99       	sbic	0x10, 4	; 16
    19c6:	fe cf       	rjmp	.-4      	; 0x19c4 <rf_tx_tdma_packet+0x244>

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    19c8:	c0 98       	cbi	0x18, 0	; 24
    19ca:	88 e0       	ldi	r24, 0x08	; 8
    19cc:	8f b9       	out	0x0f, r24	; 15
    19ce:	77 9b       	sbis	0x0e, 7	; 14
    19d0:	fe cf       	rjmp	.-4      	; 0x19ce <rf_tx_tdma_packet+0x24e>
    19d2:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    19d4:	c0 98       	cbi	0x18, 0	; 24
    19d6:	88 e0       	ldi	r24, 0x08	; 8
    19d8:	8f b9       	out	0x0f, r24	; 15
    19da:	77 9b       	sbis	0x0e, 7	; 14
    19dc:	fe cf       	rjmp	.-4      	; 0x19da <rf_tx_tdma_packet+0x25a>
    19de:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    19e0:	c0 98       	cbi	0x18, 0	; 24
    19e2:	89 e0       	ldi	r24, 0x09	; 9
    19e4:	8f b9       	out	0x0f, r24	; 15
    19e6:	77 9b       	sbis	0x0e, 7	; 14
    19e8:	fe cf       	rjmp	.-4      	; 0x19e6 <rf_tx_tdma_packet+0x266>
    19ea:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    19ec:	c0 98       	cbi	0x18, 0	; 24
    19ee:	89 e0       	ldi	r24, 0x09	; 9
    19f0:	8f b9       	out	0x0f, r24	; 15
    19f2:	77 9b       	sbis	0x0e, 7	; 14
    19f4:	fe cf       	rjmp	.-4      	; 0x19f2 <rf_tx_tdma_packet+0x272>
    19f6:	c0 9a       	sbi	0x18, 0	; 24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    19f8:	c0 98       	cbi	0x18, 0	; 24
    19fa:	86 e0       	ldi	r24, 0x06	; 6
    19fc:	8f b9       	out	0x0f, r24	; 15
    19fe:	77 9b       	sbis	0x0e, 7	; 14
    1a00:	fe cf       	rjmp	.-4      	; 0x19fe <rf_tx_tdma_packet+0x27e>
    1a02:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    1a04:	78 94       	sei


    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    1a06:	80 91 4a 07 	lds	r24, 0x074A
    1a0a:	8f 5f       	subi	r24, 0xFF	; 255
    1a0c:	80 93 4a 07 	sts	0x074A, r24
//	while (SFD_IS_1);
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif

    return success;
    1a10:	81 e0       	ldi	r24, 0x01	; 1

}
    1a12:	0f 90       	pop	r0
    1a14:	0f 90       	pop	r0
    1a16:	0f 90       	pop	r0
    1a18:	cf 91       	pop	r28
    1a1a:	df 91       	pop	r29
    1a1c:	1f 91       	pop	r17
    1a1e:	0f 91       	pop	r16
    1a20:	ff 90       	pop	r15
    1a22:	ef 90       	pop	r14
    1a24:	df 90       	pop	r13
    1a26:	cf 90       	pop	r12
    1a28:	bf 90       	pop	r11
    1a2a:	08 95       	ret

00001a2c <rf_tx_packet>:
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
{
    1a2c:	ff 92       	push	r15
    1a2e:	0f 93       	push	r16
    1a30:	1f 93       	push	r17
    1a32:	df 93       	push	r29
    1a34:	cf 93       	push	r28
    1a36:	00 d0       	rcall	.+0      	; 0x1a38 <rf_tx_packet+0xc>
    1a38:	cd b7       	in	r28, 0x3d	; 61
    1a3a:	de b7       	in	r29, 0x3e	; 62
    1a3c:	fc 01       	movw	r30, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    if(security_enable)
    1a3e:	80 91 45 07 	lds	r24, 0x0745
    1a42:	88 23       	and	r24, r24
    1a44:	31 f0       	breq	.+12     	; 0x1a52 <rf_tx_packet+0x26>
        FASTSPI_STROBE(CC2420_STXENC);
    1a46:	c0 98       	cbi	0x18, 0	; 24
    1a48:	8d e0       	ldi	r24, 0x0D	; 13
    1a4a:	8f b9       	out	0x0f, r24	; 15
    1a4c:	77 9b       	sbis	0x0e, 7	; 14
    1a4e:	fe cf       	rjmp	.-4      	; 0x1a4c <rf_tx_packet+0x20>
    1a50:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1a52:	32 81       	ldd	r19, Z+2	; 0x02
    1a54:	43 2f       	mov	r20, r19
    1a56:	55 27       	eor	r21, r21
    1a58:	47 fd       	sbrc	r20, 7
    1a5a:	50 95       	com	r21
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    if(security_enable)
        FASTSPI_STROBE(CC2420_STXENC);

    checksum=0;
    1a5c:	20 e0       	ldi	r18, 0x00	; 0
    for(i=0; i<pRTI->length; i++ )
    1a5e:	60 e0       	ldi	r22, 0x00	; 0
    1a60:	07 c0       	rjmp	.+14     	; 0x1a70 <rf_tx_packet+0x44>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    1a62:	a3 81       	ldd	r26, Z+3	; 0x03
    1a64:	b4 81       	ldd	r27, Z+4	; 0x04
    1a66:	a8 0f       	add	r26, r24
    1a68:	b9 1f       	adc	r27, r25
    1a6a:	8c 91       	ld	r24, X
    1a6c:	28 0f       	add	r18, r24
#endif
    if(security_enable)
        FASTSPI_STROBE(CC2420_STXENC);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1a6e:	6f 5f       	subi	r22, 0xFF	; 255
    1a70:	86 2f       	mov	r24, r22
    1a72:	90 e0       	ldi	r25, 0x00	; 0
    1a74:	84 17       	cp	r24, r20
    1a76:	95 07       	cpc	r25, r21
    1a78:	a4 f3       	brlt	.-24     	; 0x1a62 <rf_tx_packet+0x36>
    }
    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)

    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a slighly higher later since they assume TDMA
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    1a7a:	83 2f       	mov	r24, r19
    1a7c:	84 5f       	subi	r24, 0xF4	; 244
    if(security_enable) packetLength+=4;  // for CTR counter
    1a7e:	90 91 45 07 	lds	r25, 0x0745
    1a82:	91 11       	cpse	r25, r1
    1a84:	8c 5f       	subi	r24, 0xFC	; 252


    // XXX 2 below are hacks...
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1a86:	c0 98       	cbi	0x18, 0	; 24
    1a88:	98 e0       	ldi	r25, 0x08	; 8
    1a8a:	9f b9       	out	0x0f, r25	; 15
    1a8c:	77 9b       	sbis	0x0e, 7	; 14
    1a8e:	fe cf       	rjmp	.-4      	; 0x1a8c <rf_tx_packet+0x60>
    1a90:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1a92:	c0 98       	cbi	0x18, 0	; 24
    1a94:	98 e0       	ldi	r25, 0x08	; 8
    1a96:	9f b9       	out	0x0f, r25	; 15
    1a98:	77 9b       	sbis	0x0e, 7	; 14
    1a9a:	fe cf       	rjmp	.-4      	; 0x1a98 <rf_tx_packet+0x6c>
    1a9c:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    1a9e:	0e 99       	sbic	0x01, 6	; 1
    1aa0:	fe cf       	rjmp	.-4      	; 0x1a9e <rf_tx_packet+0x72>
    1aa2:	84 99       	sbic	0x10, 4	; 16
    1aa4:	fc cf       	rjmp	.-8      	; 0x1a9e <rf_tx_packet+0x72>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    1aa6:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1aa8:	c0 98       	cbi	0x18, 0	; 24
    1aaa:	99 e0       	ldi	r25, 0x09	; 9
    1aac:	9f b9       	out	0x0f, r25	; 15
    1aae:	77 9b       	sbis	0x0e, 7	; 14
    1ab0:	fe cf       	rjmp	.-4      	; 0x1aae <rf_tx_packet+0x82>
    1ab2:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1ab4:	c0 98       	cbi	0x18, 0	; 24
    1ab6:	99 e0       	ldi	r25, 0x09	; 9
    1ab8:	9f b9       	out	0x0f, r25	; 15
    1aba:	77 9b       	sbis	0x0e, 7	; 14
    1abc:	fe cf       	rjmp	.-4      	; 0x1aba <rf_tx_packet+0x8e>
    1abe:	c0 9a       	sbi	0x18, 0	; 24
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    1ac0:	c0 98       	cbi	0x18, 0	; 24
    1ac2:	9e e3       	ldi	r25, 0x3E	; 62
    1ac4:	9f b9       	out	0x0f, r25	; 15
    1ac6:	77 9b       	sbis	0x0e, 7	; 14
    1ac8:	fe cf       	rjmp	.-4      	; 0x1ac6 <rf_tx_packet+0x9a>
    1aca:	8f b9       	out	0x0f, r24	; 15
    1acc:	77 9b       	sbis	0x0e, 7	; 14
    1ace:	fe cf       	rjmp	.-4      	; 0x1acc <rf_tx_packet+0xa0>
    1ad0:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = RF_FCF_NOACK;   // default
    1ad2:	81 e4       	ldi	r24, 0x41	; 65
    1ad4:	98 e8       	ldi	r25, 0x88	; 136
    1ad6:	9a 83       	std	Y+2, r25	; 0x02
    1ad8:	89 83       	std	Y+1, r24	; 0x01
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    1ada:	80 91 53 07 	lds	r24, 0x0753
    1ade:	88 23       	and	r24, r24
    1ae0:	21 f0       	breq	.+8      	; 0x1aea <rf_tx_packet+0xbe>
    1ae2:	81 e6       	ldi	r24, 0x61	; 97
    1ae4:	98 e8       	ldi	r25, 0x88	; 136
    1ae6:	9a 83       	std	Y+2, r25	; 0x02
    1ae8:	89 83       	std	Y+1, r24	; 0x01
    if(security_enable) frameControlField |= RF_SEC_BM;
    1aea:	80 91 45 07 	lds	r24, 0x0745
    1aee:	88 23       	and	r24, r24
    1af0:	29 f0       	breq	.+10     	; 0x1afc <rf_tx_packet+0xd0>
    1af2:	89 81       	ldd	r24, Y+1	; 0x01
    1af4:	9a 81       	ldd	r25, Y+2	; 0x02
    1af6:	88 60       	ori	r24, 0x08	; 8
    1af8:	9a 83       	std	Y+2, r25	; 0x02
    1afa:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1afc:	c0 98       	cbi	0x18, 0	; 24
    1afe:	8e e3       	ldi	r24, 0x3E	; 62
    1b00:	8f b9       	out	0x0f, r24	; 15
    1b02:	77 9b       	sbis	0x0e, 7	; 14
    1b04:	fe cf       	rjmp	.-4      	; 0x1b02 <rf_tx_packet+0xd6>
    1b06:	de 01       	movw	r26, r28
    1b08:	11 96       	adiw	r26, 0x01	; 1
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    1b0a:	ce 01       	movw	r24, r28
    1b0c:	03 96       	adiw	r24, 0x03	; 3
    */
    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = RF_FCF_NOACK;   // default
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1b0e:	3d 91       	ld	r19, X+
    1b10:	3f b9       	out	0x0f, r19	; 15
    1b12:	77 9b       	sbis	0x0e, 7	; 14
    1b14:	fe cf       	rjmp	.-4      	; 0x1b12 <rf_tx_packet+0xe6>
    1b16:	a8 17       	cp	r26, r24
    1b18:	b9 07       	cpc	r27, r25
    1b1a:	c9 f7       	brne	.-14     	; 0x1b0e <rf_tx_packet+0xe2>
    1b1c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    1b1e:	c0 98       	cbi	0x18, 0	; 24
    1b20:	8e e3       	ldi	r24, 0x3E	; 62
    1b22:	8f b9       	out	0x0f, r24	; 15
    1b24:	77 9b       	sbis	0x0e, 7	; 14
    1b26:	fe cf       	rjmp	.-4      	; 0x1b24 <rf_tx_packet+0xf8>
    1b28:	80 91 4a 07 	lds	r24, 0x074A
    1b2c:	8f b9       	out	0x0f, r24	; 15
    1b2e:	77 9b       	sbis	0x0e, 7	; 14
    1b30:	fe cf       	rjmp	.-4      	; 0x1b2e <rf_tx_packet+0x102>
    1b32:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1b34:	c0 98       	cbi	0x18, 0	; 24
    1b36:	8e e3       	ldi	r24, 0x3E	; 62
    1b38:	8f b9       	out	0x0f, r24	; 15
    1b3a:	77 9b       	sbis	0x0e, 7	; 14
    1b3c:	fe cf       	rjmp	.-4      	; 0x1b3a <rf_tx_packet+0x10e>
    1b3e:	80 e0       	ldi	r24, 0x00	; 0
    1b40:	90 e0       	ldi	r25, 0x00	; 0
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    1b42:	dc 01       	movw	r26, r24
    1b44:	a8 5b       	subi	r26, 0xB8	; 184
    1b46:	b8 4f       	sbci	r27, 0xF8	; 248
    frameControlField = RF_FCF_NOACK;   // default
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1b48:	14 96       	adiw	r26, 0x04	; 4
    1b4a:	3c 91       	ld	r19, X
    1b4c:	14 97       	sbiw	r26, 0x04	; 4
    1b4e:	3f b9       	out	0x0f, r19	; 15
    1b50:	77 9b       	sbis	0x0e, 7	; 14
    1b52:	fe cf       	rjmp	.-4      	; 0x1b50 <rf_tx_packet+0x124>
    1b54:	01 96       	adiw	r24, 0x01	; 1
    1b56:	82 30       	cpi	r24, 0x02	; 2
    1b58:	91 05       	cpc	r25, r1
    1b5a:	99 f7       	brne	.-26     	; 0x1b42 <rf_tx_packet+0x116>
    1b5c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    1b5e:	c0 98       	cbi	0x18, 0	; 24
    1b60:	8e e3       	ldi	r24, 0x3E	; 62
    1b62:	8f b9       	out	0x0f, r24	; 15
    1b64:	77 9b       	sbis	0x0e, 7	; 14
    1b66:	fe cf       	rjmp	.-4      	; 0x1b64 <rf_tx_packet+0x138>
    1b68:	80 e0       	ldi	r24, 0x00	; 0
    1b6a:	90 e0       	ldi	r25, 0x00	; 0
    1b6c:	df 01       	movw	r26, r30
    1b6e:	a8 0f       	add	r26, r24
    1b70:	b9 1f       	adc	r27, r25
    1b72:	3c 91       	ld	r19, X
    1b74:	3f b9       	out	0x0f, r19	; 15
    1b76:	77 9b       	sbis	0x0e, 7	; 14
    1b78:	fe cf       	rjmp	.-4      	; 0x1b76 <rf_tx_packet+0x14a>
    1b7a:	01 96       	adiw	r24, 0x01	; 1
    1b7c:	82 30       	cpi	r24, 0x02	; 2
    1b7e:	91 05       	cpc	r25, r1
    1b80:	a9 f7       	brne	.-22     	; 0x1b6c <rf_tx_packet+0x140>
    1b82:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    1b84:	c0 98       	cbi	0x18, 0	; 24
    1b86:	8e e3       	ldi	r24, 0x3E	; 62
    1b88:	8f b9       	out	0x0f, r24	; 15
    1b8a:	77 9b       	sbis	0x0e, 7	; 14
    1b8c:	fe cf       	rjmp	.-4      	; 0x1b8a <rf_tx_packet+0x15e>
    1b8e:	80 e0       	ldi	r24, 0x00	; 0
    1b90:	90 e0       	ldi	r25, 0x00	; 0
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    1b92:	dc 01       	movw	r26, r24
    1b94:	a8 5b       	subi	r26, 0xB8	; 184
    1b96:	b8 4f       	sbci	r27, 0xF8	; 248
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    1b98:	16 96       	adiw	r26, 0x06	; 6
    1b9a:	3c 91       	ld	r19, X
    1b9c:	16 97       	sbiw	r26, 0x06	; 6
    1b9e:	3f b9       	out	0x0f, r19	; 15
    1ba0:	77 9b       	sbis	0x0e, 7	; 14
    1ba2:	fe cf       	rjmp	.-4      	; 0x1ba0 <rf_tx_packet+0x174>
    1ba4:	01 96       	adiw	r24, 0x01	; 1
    1ba6:	82 30       	cpi	r24, 0x02	; 2
    1ba8:	91 05       	cpc	r25, r1
    1baa:	99 f7       	brne	.-26     	; 0x1b92 <rf_tx_packet+0x166>
    1bac:	c0 9a       	sbi	0x18, 0	; 24
    if(security_enable)
    1bae:	80 91 45 07 	lds	r24, 0x0745
    1bb2:	88 23       	and	r24, r24
    1bb4:	81 f0       	breq	.+32     	; 0x1bd6 <rf_tx_packet+0x1aa>
        FASTSPI_WRITE_FIFO((uint8_t*) &tx_ctr, 4);         // CTR counter
    1bb6:	c0 98       	cbi	0x18, 0	; 24
    1bb8:	8e e3       	ldi	r24, 0x3E	; 62
    1bba:	8f b9       	out	0x0f, r24	; 15
    1bbc:	77 9b       	sbis	0x0e, 7	; 14
    1bbe:	fe cf       	rjmp	.-4      	; 0x1bbc <rf_tx_packet+0x190>
    1bc0:	a5 e5       	ldi	r26, 0x55	; 85
    1bc2:	b7 e0       	ldi	r27, 0x07	; 7
    1bc4:	8d 91       	ld	r24, X+
    1bc6:	8f b9       	out	0x0f, r24	; 15
    1bc8:	77 9b       	sbis	0x0e, 7	; 14
    1bca:	fe cf       	rjmp	.-4      	; 0x1bc8 <rf_tx_packet+0x19c>
    1bcc:	87 e0       	ldi	r24, 0x07	; 7
    1bce:	a9 35       	cpi	r26, 0x59	; 89
    1bd0:	b8 07       	cpc	r27, r24
    1bd2:	c1 f7       	brne	.-16     	; 0x1bc4 <rf_tx_packet+0x198>
    1bd4:	c0 9a       	sbi	0x18, 0	; 24

    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    1bd6:	c0 98       	cbi	0x18, 0	; 24
    1bd8:	8e e3       	ldi	r24, 0x3E	; 62
    1bda:	8f b9       	out	0x0f, r24	; 15
    1bdc:	77 9b       	sbis	0x0e, 7	; 14
    1bde:	fe cf       	rjmp	.-4      	; 0x1bdc <rf_tx_packet+0x1b0>
    1be0:	30 e0       	ldi	r19, 0x00	; 0
    1be2:	09 c0       	rjmp	.+18     	; 0x1bf6 <rf_tx_packet+0x1ca>
    1be4:	a3 81       	ldd	r26, Z+3	; 0x03
    1be6:	b4 81       	ldd	r27, Z+4	; 0x04
    1be8:	a8 0f       	add	r26, r24
    1bea:	b9 1f       	adc	r27, r25
    1bec:	8c 91       	ld	r24, X
    1bee:	8f b9       	out	0x0f, r24	; 15
    1bf0:	77 9b       	sbis	0x0e, 7	; 14
    1bf2:	fe cf       	rjmp	.-4      	; 0x1bf0 <rf_tx_packet+0x1c4>
    1bf4:	3f 5f       	subi	r19, 0xFF	; 255
    1bf6:	83 2f       	mov	r24, r19
    1bf8:	90 e0       	ldi	r25, 0x00	; 0
    1bfa:	42 81       	ldd	r20, Z+2	; 0x02
    1bfc:	55 27       	eor	r21, r21
    1bfe:	47 fd       	sbrc	r20, 7
    1c00:	50 95       	com	r21
    1c02:	84 17       	cp	r24, r20
    1c04:	95 07       	cpc	r25, r21
    1c06:	74 f3       	brlt	.-36     	; 0x1be4 <rf_tx_packet+0x1b8>
    1c08:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    1c0a:	c0 98       	cbi	0x18, 0	; 24
    1c0c:	8e e3       	ldi	r24, 0x3E	; 62
    1c0e:	8f b9       	out	0x0f, r24	; 15
    1c10:	77 9b       	sbis	0x0e, 7	; 14
    1c12:	fe cf       	rjmp	.-4      	; 0x1c10 <rf_tx_packet+0x1e4>
    1c14:	2f b9       	out	0x0f, r18	; 15
    1c16:	77 9b       	sbis	0x0e, 7	; 14
    1c18:	fe cf       	rjmp	.-4      	; 0x1c16 <rf_tx_packet+0x1ea>
    1c1a:	c0 9a       	sbi	0x18, 0	; 24

    if (pRTI->cca == TRUE)
    1c1c:	85 81       	ldd	r24, Z+5	; 0x05
    1c1e:	88 23       	and	r24, r24
    1c20:	91 f1       	breq	.+100    	; 0x1c86 <rf_tx_packet+0x25a>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    1c22:	80 91 50 07 	lds	r24, 0x0750
    1c26:	88 23       	and	r24, r24
    1c28:	31 f4       	brne	.+12     	; 0x1c36 <rf_tx_packet+0x20a>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    1c2a:	c0 98       	cbi	0x18, 0	; 24
    1c2c:	83 e0       	ldi	r24, 0x03	; 3
    1c2e:	8f b9       	out	0x0f, r24	; 15
    1c30:	77 9b       	sbis	0x0e, 7	; 14
    1c32:	fe cf       	rjmp	.-4      	; 0x1c30 <rf_tx_packet+0x204>
    1c34:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    1c36:	c0 98       	cbi	0x18, 0	; 24
    1c38:	1f b8       	out	0x0f, r1	; 15
    1c3a:	77 9b       	sbis	0x0e, 7	; 14
    1c3c:	fe cf       	rjmp	.-4      	; 0x1c3a <rf_tx_packet+0x20e>
    1c3e:	8f b1       	in	r24, 0x0f	; 15
    1c40:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    1c42:	81 ff       	sbrs	r24, 1
    1c44:	f8 cf       	rjmp	.-16     	; 0x1c36 <rf_tx_packet+0x20a>
    1c46:	10 e0       	ldi	r17, 0x00	; 0
        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    1c48:	05 e0       	ldi	r16, 0x05	; 5
    1c4a:	c0 98       	cbi	0x18, 0	; 24
    1c4c:	0f b9       	out	0x0f, r16	; 15
    1c4e:	77 9b       	sbis	0x0e, 7	; 14
    1c50:	fe cf       	rjmp	.-4      	; 0x1c4e <rf_tx_packet+0x222>
    1c52:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    1c54:	c0 98       	cbi	0x18, 0	; 24
    1c56:	1f b8       	out	0x0f, r1	; 15
    1c58:	77 9b       	sbis	0x0e, 7	; 14
    1c5a:	fe cf       	rjmp	.-4      	; 0x1c58 <rf_tx_packet+0x22c>
    1c5c:	ff b0       	in	r15, 0x0f	; 15
    1c5e:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    1c60:	1f 5f       	subi	r17, 0xFF	; 255
            if (cnt > 100)
    1c62:	15 36       	cpi	r17, 0x65	; 101
    1c64:	49 f4       	brne	.+18     	; 0x1c78 <rf_tx_packet+0x24c>
            {
                ENABLE_GLOBAL_INT ();
    1c66:	78 94       	sei
                nrk_sem_post(radio_sem);
    1c68:	80 91 43 07 	lds	r24, 0x0743
    1c6c:	90 91 44 07 	lds	r25, 0x0744
    1c70:	0e 94 e9 22 	call	0x45d2	; 0x45d2 <nrk_sem_post>
                return FALSE;
    1c74:	80 e0       	ldi	r24, 0x00	; 0
    1c76:	43 c0       	rjmp	.+134    	; 0x1cfe <rf_tx_packet+0x2d2>
            }
            halWait (100);
    1c78:	84 e6       	ldi	r24, 0x64	; 100
    1c7a:	90 e0       	ldi	r25, 0x00	; 0
    1c7c:	0e 94 dd 13 	call	0x27ba	; 0x27ba <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    1c80:	f3 fe       	sbrs	r15, 3
    1c82:	e3 cf       	rjmp	.-58     	; 0x1c4a <rf_tx_packet+0x21e>
    1c84:	06 c0       	rjmp	.+12     	; 0x1c92 <rf_tx_packet+0x266>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    1c86:	c0 98       	cbi	0x18, 0	; 24
    1c88:	84 e0       	ldi	r24, 0x04	; 4
    1c8a:	8f b9       	out	0x0f, r24	; 15
    1c8c:	77 9b       	sbis	0x0e, 7	; 14
    1c8e:	fe cf       	rjmp	.-4      	; 0x1c8c <rf_tx_packet+0x260>
    1c90:	c0 9a       	sbi	0x18, 0	; 24

    ENABLE_GLOBAL_INT();
    1c92:	78 94       	sei
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    1c94:	84 9b       	sbis	0x10, 4	; 16
    1c96:	fe cf       	rjmp	.-4      	; 0x1c94 <rf_tx_packet+0x268>
    success = TRUE;

    // Turn interrupts back on
//	ENABLE_GLOBAL_INT();

    while (SFD_IS_1); // wait for packet to finish
    1c98:	84 99       	sbic	0x10, 4	; 16
    1c9a:	fe cf       	rjmp	.-4      	; 0x1c98 <rf_tx_packet+0x26c>

    // Wait for the acknowledge to be received, if any
    if (auto_ack_enable)
    1c9c:	80 91 53 07 	lds	r24, 0x0753
    1ca0:	88 23       	and	r24, r24
    1ca2:	f9 f0       	breq	.+62     	; 0x1ce2 <rf_tx_packet+0x2b6>
        //	while (SFD_IS_1);
        // We'll enter RX automatically, so just wait until we can be sure that the
        // ack reception should have finished
        // The timeout consists of a 12-symbol turnaround time, the ack packet duration,
        // and a small margin
        halWait((12 * RF_SYMBOL_DURATION) + (RF_ACK_DURATION) + (2 * RF_SYMBOL_DURATION) + 100);
    1ca4:	84 ea       	ldi	r24, 0xA4	; 164
    1ca6:	92 e0       	ldi	r25, 0x02	; 2
    1ca8:	0e 94 dd 13 	call	0x27ba	; 0x27ba <halWait>

        if(FIFO_IS_1)
    1cac:	b7 9b       	sbis	0x16, 7	; 22
    1cae:	0b c0       	rjmp	.+22     	; 0x1cc6 <rf_tx_packet+0x29a>
        {
            FASTSPI_READ_FIFO_BYTE(length);
    1cb0:	c0 98       	cbi	0x18, 0	; 24
    1cb2:	8f e7       	ldi	r24, 0x7F	; 127
    1cb4:	8f b9       	out	0x0f, r24	; 15
    1cb6:	77 9b       	sbis	0x0e, 7	; 14
    1cb8:	fe cf       	rjmp	.-4      	; 0x1cb6 <rf_tx_packet+0x28a>
    1cba:	1f b8       	out	0x0f, r1	; 15
    1cbc:	77 9b       	sbis	0x0e, 7	; 14
    1cbe:	fe cf       	rjmp	.-4      	; 0x1cbc <rf_tx_packet+0x290>
    1cc0:	8f b1       	in	r24, 0x0f	; 15
    1cc2:	c0 9a       	sbi	0x18, 0	; 24
    1cc4:	0e c0       	rjmp	.+28     	; 0x1ce2 <rf_tx_packet+0x2b6>
            success = TRUE;

        }
        else
        {
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1cc6:	c0 98       	cbi	0x18, 0	; 24
    1cc8:	88 e0       	ldi	r24, 0x08	; 8
    1cca:	8f b9       	out	0x0f, r24	; 15
    1ccc:	77 9b       	sbis	0x0e, 7	; 14
    1cce:	fe cf       	rjmp	.-4      	; 0x1ccc <rf_tx_packet+0x2a0>
    1cd0:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1cd2:	c0 98       	cbi	0x18, 0	; 24
    1cd4:	88 e0       	ldi	r24, 0x08	; 8
    1cd6:	8f b9       	out	0x0f, r24	; 15
    1cd8:	77 9b       	sbis	0x0e, 7	; 14
    1cda:	fe cf       	rjmp	.-4      	; 0x1cd8 <rf_tx_packet+0x2ac>
    1cdc:	c0 9a       	sbi	0x18, 0	; 24
            success = FALSE;
    1cde:	80 e0       	ldi	r24, 0x00	; 0
    1ce0:	01 c0       	rjmp	.+2      	; 0x1ce4 <rf_tx_packet+0x2b8>

    ENABLE_GLOBAL_INT();
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    success = TRUE;
    1ce2:	81 e0       	ldi	r24, 0x01	; 1
    }


    // Turn off the receiver if it should not continue to be enabled

    DISABLE_GLOBAL_INT();
    1ce4:	f8 94       	cli
    //FASTSPI_STROBE(CC2420_SFLUSHTX);

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    1ce6:	c0 98       	cbi	0x18, 0	; 24
    1ce8:	96 e0       	ldi	r25, 0x06	; 6
    1cea:	9f b9       	out	0x0f, r25	; 15
    1cec:	77 9b       	sbis	0x0e, 7	; 14
    1cee:	fe cf       	rjmp	.-4      	; 0x1cec <rf_tx_packet+0x2c0>
    1cf0:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    1cf2:	78 94       	sei

    // agr XXX hack to test time issue
    //rf_rx_on();

    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    1cf4:	90 91 4a 07 	lds	r25, 0x074A
    1cf8:	9f 5f       	subi	r25, 0xFF	; 255
    1cfa:	90 93 4a 07 	sts	0x074A, r25
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return success;

}
    1cfe:	0f 90       	pop	r0
    1d00:	0f 90       	pop	r0
    1d02:	cf 91       	pop	r28
    1d04:	df 91       	pop	r29
    1d06:	1f 91       	pop	r17
    1d08:	0f 91       	pop	r16
    1d0a:	ff 90       	pop	r15
    1d0c:	08 95       	ret

00001d0e <rf_busy>:

uint8_t rf_busy()
{
    return SFD_IS_1;
    1d0e:	81 e0       	ldi	r24, 0x01	; 1
    1d10:	84 9b       	sbis	0x10, 4	; 16
    1d12:	80 e0       	ldi	r24, 0x00	; 0
}
    1d14:	08 95       	ret

00001d16 <rf_rx_check_fifop>:

uint8_t rf_rx_check_fifop()
{
    return FIFOP_IS_1;
    1d16:	81 e0       	ldi	r24, 0x01	; 1
    1d18:	0e 9b       	sbis	0x01, 6	; 1
    1d1a:	80 e0       	ldi	r24, 0x00	; 0
}
    1d1c:	08 95       	ret

00001d1e <rf_rx_check_sfd>:


uint8_t rf_rx_check_sfd()
{
    return SFD_IS_1;
    1d1e:	81 e0       	ldi	r24, 0x01	; 1
    1d20:	84 9b       	sbis	0x10, 4	; 16
    1d22:	80 e0       	ldi	r24, 0x00	; 0
}
    1d24:	08 95       	ret

00001d26 <rf_polling_rx_packet>:
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
{
    1d26:	df 93       	push	r29
    1d28:	cf 93       	push	r28
    1d2a:	00 d0       	rcall	.+0      	; 0x1d2c <rf_polling_rx_packet+0x6>
    1d2c:	00 d0       	rcall	.+0      	; 0x1d2e <rf_polling_rx_packet+0x8>
    1d2e:	cd b7       	in	r28, 0x3d	; 61
    1d30:	de b7       	in	r29, 0x3e	; 62

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    if(FIFOP_IS_1 )
    1d32:	0e 9b       	sbis	0x01, 6	; 1
    1d34:	c7 c1       	rjmp	.+910    	; 0x20c4 <rf_polling_rx_packet+0x39e>
        uint16_t frameControlField;
        int8_t length;
        uint8_t pFooter[2];
        uint8_t checksum,rx_checksum,i;

        last_pkt_encrypted=0;
    1d36:	10 92 54 07 	sts	0x0754, r1

//	while(!SFD_IS_1);
//  XXX Need to make sure SFD has gone down to be sure packet finished!
//	while(SFD_IS_1);
        // Clean up and exit in case of FIFO overflow, which is indicated by FIFOP = 1 and FIFO = 0
        if((FIFOP_IS_1) && (!(FIFO_IS_1)))
    1d3a:	0e 9b       	sbis	0x01, 6	; 1
    1d3c:	1a c0       	rjmp	.+52     	; 0x1d72 <rf_polling_rx_packet+0x4c>
    1d3e:	b7 99       	sbic	0x16, 7	; 22
    1d40:	18 c0       	rjmp	.+48     	; 0x1d72 <rf_polling_rx_packet+0x4c>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    1d42:	c0 98       	cbi	0x18, 0	; 24
    1d44:	8f e7       	ldi	r24, 0x7F	; 127
    1d46:	8f b9       	out	0x0f, r24	; 15
    1d48:	77 9b       	sbis	0x0e, 7	; 14
    1d4a:	fe cf       	rjmp	.-4      	; 0x1d48 <rf_polling_rx_packet+0x22>
    1d4c:	1f b8       	out	0x0f, r1	; 15
    1d4e:	77 9b       	sbis	0x0e, 7	; 14
    1d50:	fe cf       	rjmp	.-4      	; 0x1d4e <rf_polling_rx_packet+0x28>
    1d52:	8f b1       	in	r24, 0x0f	; 15
    1d54:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1d56:	c0 98       	cbi	0x18, 0	; 24
    1d58:	88 e0       	ldi	r24, 0x08	; 8
    1d5a:	8f b9       	out	0x0f, r24	; 15
    1d5c:	77 9b       	sbis	0x0e, 7	; 14
    1d5e:	fe cf       	rjmp	.-4      	; 0x1d5c <rf_polling_rx_packet+0x36>
    1d60:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1d62:	c0 98       	cbi	0x18, 0	; 24
    1d64:	88 e0       	ldi	r24, 0x08	; 8
    1d66:	8f b9       	out	0x0f, r24	; 15
    1d68:	77 9b       	sbis	0x0e, 7	; 14
    1d6a:	fe cf       	rjmp	.-4      	; 0x1d68 <rf_polling_rx_packet+0x42>
    1d6c:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -1;
    1d6e:	8f ef       	ldi	r24, 0xFF	; 255
    1d70:	aa c1       	rjmp	.+852    	; 0x20c6 <rf_polling_rx_packet+0x3a0>
        }

        // Payload length
        FASTSPI_READ_FIFO_BYTE(length);
    1d72:	c0 98       	cbi	0x18, 0	; 24
    1d74:	8f e7       	ldi	r24, 0x7F	; 127
    1d76:	8f b9       	out	0x0f, r24	; 15
    1d78:	77 9b       	sbis	0x0e, 7	; 14
    1d7a:	fe cf       	rjmp	.-4      	; 0x1d78 <rf_polling_rx_packet+0x52>
    1d7c:	1f b8       	out	0x0f, r1	; 15
    1d7e:	77 9b       	sbis	0x0e, 7	; 14
    1d80:	fe cf       	rjmp	.-4      	; 0x1d7e <rf_polling_rx_packet+0x58>
    1d82:	4f b1       	in	r20, 0x0f	; 15
    1d84:	c0 9a       	sbi	0x18, 0	; 24
        length &= RF_LENGTH_MASK; // Ignore MSB
    1d86:	4f 77       	andi	r20, 0x7F	; 127
        // Ignore the packet if the length is too short
        if(length<=0)
    1d88:	c1 f4       	brne	.+48     	; 0x1dba <rf_polling_rx_packet+0x94>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    1d8a:	c0 98       	cbi	0x18, 0	; 24
    1d8c:	8f e7       	ldi	r24, 0x7F	; 127
    1d8e:	8f b9       	out	0x0f, r24	; 15
    1d90:	77 9b       	sbis	0x0e, 7	; 14
    1d92:	fe cf       	rjmp	.-4      	; 0x1d90 <rf_polling_rx_packet+0x6a>
    1d94:	1f b8       	out	0x0f, r1	; 15
    1d96:	77 9b       	sbis	0x0e, 7	; 14
    1d98:	fe cf       	rjmp	.-4      	; 0x1d96 <rf_polling_rx_packet+0x70>
    1d9a:	8f b1       	in	r24, 0x0f	; 15
    1d9c:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1d9e:	c0 98       	cbi	0x18, 0	; 24
    1da0:	88 e0       	ldi	r24, 0x08	; 8
    1da2:	8f b9       	out	0x0f, r24	; 15
    1da4:	77 9b       	sbis	0x0e, 7	; 14
    1da6:	fe cf       	rjmp	.-4      	; 0x1da4 <rf_polling_rx_packet+0x7e>
    1da8:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1daa:	c0 98       	cbi	0x18, 0	; 24
    1dac:	88 e0       	ldi	r24, 0x08	; 8
    1dae:	8f b9       	out	0x0f, r24	; 15
    1db0:	77 9b       	sbis	0x0e, 7	; 14
    1db2:	fe cf       	rjmp	.-4      	; 0x1db0 <rf_polling_rx_packet+0x8a>
    1db4:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -2;
    1db6:	8e ef       	ldi	r24, 0xFE	; 254
    1db8:	86 c1       	rjmp	.+780    	; 0x20c6 <rf_polling_rx_packet+0x3a0>
        }
        if (length < (RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD)/*RF_ACK_PACKET_SIZE*/ || (length-RF_PACKET_OVERHEAD_SIZE)> rfSettings.pRxInfo->max_length)
    1dba:	4c 30       	cpi	r20, 0x0C	; 12
    1dbc:	84 f0       	brlt	.+32     	; 0x1dde <rf_polling_rx_packet+0xb8>
    1dbe:	e0 91 48 07 	lds	r30, 0x0748
    1dc2:	f0 91 49 07 	lds	r31, 0x0749
    1dc6:	84 2f       	mov	r24, r20
    1dc8:	99 27       	eor	r25, r25
    1dca:	87 fd       	sbrc	r24, 7
    1dcc:	90 95       	com	r25
    1dce:	0b 97       	sbiw	r24, 0x0b	; 11
    1dd0:	24 81       	ldd	r18, Z+4	; 0x04
    1dd2:	33 27       	eor	r19, r19
    1dd4:	27 fd       	sbrc	r18, 7
    1dd6:	30 95       	com	r19
    1dd8:	28 17       	cp	r18, r24
    1dda:	39 07       	cpc	r19, r25
    1ddc:	7c f5       	brge	.+94     	; 0x1e3c <rf_polling_rx_packet+0x116>
        {
            FASTSPI_READ_FIFO_GARBAGE(length);
    1dde:	c0 98       	cbi	0x18, 0	; 24
    1de0:	8f e7       	ldi	r24, 0x7F	; 127
    1de2:	8f b9       	out	0x0f, r24	; 15
    1de4:	77 9b       	sbis	0x0e, 7	; 14
    1de6:	fe cf       	rjmp	.-4      	; 0x1de4 <rf_polling_rx_packet+0xbe>
    1de8:	50 e0       	ldi	r21, 0x00	; 0
    1dea:	84 2f       	mov	r24, r20
    1dec:	99 27       	eor	r25, r25
    1dee:	87 fd       	sbrc	r24, 7
    1df0:	90 95       	com	r25
    1df2:	04 c0       	rjmp	.+8      	; 0x1dfc <rf_polling_rx_packet+0xd6>
    1df4:	1f b8       	out	0x0f, r1	; 15
    1df6:	77 9b       	sbis	0x0e, 7	; 14
    1df8:	fe cf       	rjmp	.-4      	; 0x1df6 <rf_polling_rx_packet+0xd0>
    1dfa:	5f 5f       	subi	r21, 0xFF	; 255
    1dfc:	25 2f       	mov	r18, r21
    1dfe:	30 e0       	ldi	r19, 0x00	; 0
    1e00:	28 17       	cp	r18, r24
    1e02:	39 07       	cpc	r19, r25
    1e04:	14 f4       	brge	.+4      	; 0x1e0a <rf_polling_rx_packet+0xe4>
    1e06:	b7 99       	sbic	0x16, 7	; 22
    1e08:	f5 cf       	rjmp	.-22     	; 0x1df4 <rf_polling_rx_packet+0xce>
    1e0a:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_BYTE(tmp);
    1e0c:	c0 98       	cbi	0x18, 0	; 24
    1e0e:	8f e7       	ldi	r24, 0x7F	; 127
    1e10:	8f b9       	out	0x0f, r24	; 15
    1e12:	77 9b       	sbis	0x0e, 7	; 14
    1e14:	fe cf       	rjmp	.-4      	; 0x1e12 <rf_polling_rx_packet+0xec>
    1e16:	1f b8       	out	0x0f, r1	; 15
    1e18:	77 9b       	sbis	0x0e, 7	; 14
    1e1a:	fe cf       	rjmp	.-4      	; 0x1e18 <rf_polling_rx_packet+0xf2>
    1e1c:	8f b1       	in	r24, 0x0f	; 15
    1e1e:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1e20:	c0 98       	cbi	0x18, 0	; 24
    1e22:	88 e0       	ldi	r24, 0x08	; 8
    1e24:	8f b9       	out	0x0f, r24	; 15
    1e26:	77 9b       	sbis	0x0e, 7	; 14
    1e28:	fe cf       	rjmp	.-4      	; 0x1e26 <rf_polling_rx_packet+0x100>
    1e2a:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1e2c:	c0 98       	cbi	0x18, 0	; 24
    1e2e:	88 e0       	ldi	r24, 0x08	; 8
    1e30:	8f b9       	out	0x0f, r24	; 15
    1e32:	77 9b       	sbis	0x0e, 7	; 14
    1e34:	fe cf       	rjmp	.-4      	; 0x1e32 <rf_polling_rx_packet+0x10c>
    1e36:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -3;
    1e38:	8d ef       	ldi	r24, 0xFD	; 253
    1e3a:	45 c1       	rjmp	.+650    	; 0x20c6 <rf_polling_rx_packet+0x3a0>
            // Otherwise, if the length is valid, then proceed with the rest of the packet
        }
        else
        {
            // Register the payload length
            rfSettings.pRxInfo->length = length - RF_PACKET_OVERHEAD_SIZE - CHECKSUM_OVERHEAD;
    1e3c:	e0 91 48 07 	lds	r30, 0x0748
    1e40:	f0 91 49 07 	lds	r31, 0x0749
    1e44:	4c 50       	subi	r20, 0x0C	; 12
    1e46:	43 83       	std	Z+3, r20	; 0x03
            // Read the frame control field and the data sequence number
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &frameControlField, 2);
    1e48:	c0 98       	cbi	0x18, 0	; 24
    1e4a:	8f e7       	ldi	r24, 0x7F	; 127
    1e4c:	8f b9       	out	0x0f, r24	; 15
    1e4e:	77 9b       	sbis	0x0e, 7	; 14
    1e50:	fe cf       	rjmp	.-4      	; 0x1e4e <rf_polling_rx_packet+0x128>
    1e52:	fe 01       	movw	r30, r28
    1e54:	31 96       	adiw	r30, 0x01	; 1
{
    return SFD_IS_1;
}
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
    1e56:	ce 01       	movw	r24, r28
    1e58:	03 96       	adiw	r24, 0x03	; 3
        else
        {
            // Register the payload length
            rfSettings.pRxInfo->length = length - RF_PACKET_OVERHEAD_SIZE - CHECKSUM_OVERHEAD;
            // Read the frame control field and the data sequence number
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &frameControlField, 2);
    1e5a:	1f b8       	out	0x0f, r1	; 15
    1e5c:	77 9b       	sbis	0x0e, 7	; 14
    1e5e:	fe cf       	rjmp	.-4      	; 0x1e5c <rf_polling_rx_packet+0x136>
    1e60:	2f b1       	in	r18, 0x0f	; 15
    1e62:	21 93       	st	Z+, r18
    1e64:	e8 17       	cp	r30, r24
    1e66:	f9 07       	cpc	r31, r25
    1e68:	c1 f7       	brne	.-16     	; 0x1e5a <rf_polling_rx_packet+0x134>
    1e6a:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->ackRequest = !!(frameControlField & RF_FCF_ACK_BM);
    1e6c:	e0 91 48 07 	lds	r30, 0x0748
    1e70:	f0 91 49 07 	lds	r31, 0x0749
    1e74:	99 81       	ldd	r25, Y+1	; 0x01
    1e76:	81 e0       	ldi	r24, 0x01	; 1
    1e78:	95 ff       	sbrs	r25, 5
    1e7a:	80 e0       	ldi	r24, 0x00	; 0
    1e7c:	87 83       	std	Z+7, r24	; 0x07
            FASTSPI_READ_FIFO_BYTE(rfSettings.pRxInfo->seqNumber);
    1e7e:	c0 98       	cbi	0x18, 0	; 24
    1e80:	8f e7       	ldi	r24, 0x7F	; 127
    1e82:	8f b9       	out	0x0f, r24	; 15
    1e84:	77 9b       	sbis	0x0e, 7	; 14
    1e86:	fe cf       	rjmp	.-4      	; 0x1e84 <rf_polling_rx_packet+0x15e>
    1e88:	1f b8       	out	0x0f, r1	; 15
    1e8a:	77 9b       	sbis	0x0e, 7	; 14
    1e8c:	fe cf       	rjmp	.-4      	; 0x1e8a <rf_polling_rx_packet+0x164>
    1e8e:	e0 91 48 07 	lds	r30, 0x0748
    1e92:	f0 91 49 07 	lds	r31, 0x0749
    1e96:	8f b1       	in	r24, 0x0f	; 15
    1e98:	80 83       	st	Z, r24
    1e9a:	c0 9a       	sbi	0x18, 0	; 24

            		// Receive the rest of the packet
            		} else {
            */
            // Skip the destination PAN and address (that's taken care of by harware address recognition!)
            FASTSPI_READ_FIFO_GARBAGE(4);
    1e9c:	c0 98       	cbi	0x18, 0	; 24
    1e9e:	8f e7       	ldi	r24, 0x7F	; 127
    1ea0:	8f b9       	out	0x0f, r24	; 15
    1ea2:	77 9b       	sbis	0x0e, 7	; 14
    1ea4:	fe cf       	rjmp	.-4      	; 0x1ea2 <rf_polling_rx_packet+0x17c>
    1ea6:	84 e0       	ldi	r24, 0x04	; 4
    1ea8:	05 c0       	rjmp	.+10     	; 0x1eb4 <rf_polling_rx_packet+0x18e>
    1eaa:	1f b8       	out	0x0f, r1	; 15
    1eac:	77 9b       	sbis	0x0e, 7	; 14
    1eae:	fe cf       	rjmp	.-4      	; 0x1eac <rf_polling_rx_packet+0x186>
    1eb0:	81 50       	subi	r24, 0x01	; 1
    1eb2:	11 f0       	breq	.+4      	; 0x1eb8 <rf_polling_rx_packet+0x192>
    1eb4:	b7 99       	sbic	0x16, 7	; 22
    1eb6:	f9 cf       	rjmp	.-14     	; 0x1eaa <rf_polling_rx_packet+0x184>
    1eb8:	c0 9a       	sbi	0x18, 0	; 24

            // Read the source address
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rfSettings.pRxInfo->srcAddr, 2);
    1eba:	c0 98       	cbi	0x18, 0	; 24
    1ebc:	8f e7       	ldi	r24, 0x7F	; 127
    1ebe:	8f b9       	out	0x0f, r24	; 15
    1ec0:	77 9b       	sbis	0x0e, 7	; 14
    1ec2:	fe cf       	rjmp	.-4      	; 0x1ec0 <rf_polling_rx_packet+0x19a>
    1ec4:	80 e0       	ldi	r24, 0x00	; 0
    1ec6:	90 e0       	ldi	r25, 0x00	; 0
    1ec8:	1f b8       	out	0x0f, r1	; 15
    1eca:	77 9b       	sbis	0x0e, 7	; 14
    1ecc:	fe cf       	rjmp	.-4      	; 0x1eca <rf_polling_rx_packet+0x1a4>
    1ece:	e0 91 48 07 	lds	r30, 0x0748
    1ed2:	f0 91 49 07 	lds	r31, 0x0749
    1ed6:	2f b1       	in	r18, 0x0f	; 15
    1ed8:	e8 0f       	add	r30, r24
    1eda:	f9 1f       	adc	r31, r25
    1edc:	21 83       	std	Z+1, r18	; 0x01
    1ede:	01 96       	adiw	r24, 0x01	; 1
    1ee0:	82 30       	cpi	r24, 0x02	; 2
    1ee2:	91 05       	cpc	r25, r1
    1ee4:	89 f7       	brne	.-30     	; 0x1ec8 <rf_polling_rx_packet+0x1a2>
    1ee6:	c0 9a       	sbi	0x18, 0	; 24

            if(frameControlField & RF_SEC_BM)
    1ee8:	89 81       	ldd	r24, Y+1	; 0x01
    1eea:	83 ff       	sbrs	r24, 3
    1eec:	4d c0       	rjmp	.+154    	; 0x1f88 <rf_polling_rx_packet+0x262>
            {
                uint8_t n;
                // READ rx_ctr and set it
                FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rx_ctr, 4);
    1eee:	c0 98       	cbi	0x18, 0	; 24
    1ef0:	8f e7       	ldi	r24, 0x7F	; 127
    1ef2:	8f b9       	out	0x0f, r24	; 15
    1ef4:	77 9b       	sbis	0x0e, 7	; 14
    1ef6:	fe cf       	rjmp	.-4      	; 0x1ef4 <rf_polling_rx_packet+0x1ce>
    1ef8:	ef e3       	ldi	r30, 0x3F	; 63
    1efa:	f7 e0       	ldi	r31, 0x07	; 7
    1efc:	1f b8       	out	0x0f, r1	; 15
    1efe:	77 9b       	sbis	0x0e, 7	; 14
    1f00:	fe cf       	rjmp	.-4      	; 0x1efe <rf_polling_rx_packet+0x1d8>
    1f02:	8f b1       	in	r24, 0x0f	; 15
    1f04:	81 93       	st	Z+, r24
    1f06:	87 e0       	ldi	r24, 0x07	; 7
    1f08:	e3 34       	cpi	r30, 0x43	; 67
    1f0a:	f8 07       	cpc	r31, r24
    1f0c:	b9 f7       	brne	.-18     	; 0x1efc <rf_polling_rx_packet+0x1d6>
    1f0e:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[0],(CC2420RAM_RXNONCE+9),2,n);
    1f10:	c0 98       	cbi	0x18, 0	; 24
    1f12:	89 e9       	ldi	r24, 0x99	; 153
    1f14:	8f b9       	out	0x0f, r24	; 15
    1f16:	77 9b       	sbis	0x0e, 7	; 14
    1f18:	fe cf       	rjmp	.-4      	; 0x1f16 <rf_polling_rx_packet+0x1f0>
    1f1a:	80 e8       	ldi	r24, 0x80	; 128
    1f1c:	8f b9       	out	0x0f, r24	; 15
    1f1e:	77 9b       	sbis	0x0e, 7	; 14
    1f20:	fe cf       	rjmp	.-4      	; 0x1f1e <rf_polling_rx_packet+0x1f8>
    1f22:	82 e0       	ldi	r24, 0x02	; 2
    1f24:	81 50       	subi	r24, 0x01	; 1
    1f26:	e8 2f       	mov	r30, r24
    1f28:	f0 e0       	ldi	r31, 0x00	; 0
    1f2a:	e1 5c       	subi	r30, 0xC1	; 193
    1f2c:	f8 4f       	sbci	r31, 0xF8	; 248
    1f2e:	90 81       	ld	r25, Z
    1f30:	9f b9       	out	0x0f, r25	; 15
    1f32:	77 9b       	sbis	0x0e, 7	; 14
    1f34:	fe cf       	rjmp	.-4      	; 0x1f32 <rf_polling_rx_packet+0x20c>
    1f36:	88 23       	and	r24, r24
    1f38:	a9 f7       	brne	.-22     	; 0x1f24 <rf_polling_rx_packet+0x1fe>
    1f3a:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[2],(CC2420RAM_RXNONCE+11),2,n);
    1f3c:	c0 98       	cbi	0x18, 0	; 24
    1f3e:	8b e9       	ldi	r24, 0x9B	; 155
    1f40:	8f b9       	out	0x0f, r24	; 15
    1f42:	77 9b       	sbis	0x0e, 7	; 14
    1f44:	fe cf       	rjmp	.-4      	; 0x1f42 <rf_polling_rx_packet+0x21c>
    1f46:	80 e8       	ldi	r24, 0x80	; 128
    1f48:	8f b9       	out	0x0f, r24	; 15
    1f4a:	77 9b       	sbis	0x0e, 7	; 14
    1f4c:	fe cf       	rjmp	.-4      	; 0x1f4a <rf_polling_rx_packet+0x224>
    1f4e:	82 e0       	ldi	r24, 0x02	; 2
    1f50:	81 50       	subi	r24, 0x01	; 1
    1f52:	e8 2f       	mov	r30, r24
    1f54:	f0 e0       	ldi	r31, 0x00	; 0
    1f56:	ef 5b       	subi	r30, 0xBF	; 191
    1f58:	f8 4f       	sbci	r31, 0xF8	; 248
    1f5a:	90 81       	ld	r25, Z
    1f5c:	9f b9       	out	0x0f, r25	; 15
    1f5e:	77 9b       	sbis	0x0e, 7	; 14
    1f60:	fe cf       	rjmp	.-4      	; 0x1f5e <rf_polling_rx_packet+0x238>
    1f62:	88 23       	and	r24, r24
    1f64:	a9 f7       	brne	.-22     	; 0x1f50 <rf_polling_rx_packet+0x22a>
    1f66:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SRXDEC);  // if packet is encrypted then decrypt
    1f68:	c0 98       	cbi	0x18, 0	; 24
    1f6a:	8c e0       	ldi	r24, 0x0C	; 12
    1f6c:	8f b9       	out	0x0f, r24	; 15
    1f6e:	77 9b       	sbis	0x0e, 7	; 14
    1f70:	fe cf       	rjmp	.-4      	; 0x1f6e <rf_polling_rx_packet+0x248>
    1f72:	c0 9a       	sbi	0x18, 0	; 24
                last_pkt_encrypted=1;
    1f74:	81 e0       	ldi	r24, 0x01	; 1
    1f76:	80 93 54 07 	sts	0x0754, r24
                rfSettings.pRxInfo->length -= 4;
    1f7a:	e0 91 48 07 	lds	r30, 0x0748
    1f7e:	f0 91 49 07 	lds	r31, 0x0749
    1f82:	83 81       	ldd	r24, Z+3	; 0x03
    1f84:	84 50       	subi	r24, 0x04	; 4
    1f86:	83 83       	std	Z+3, r24	; 0x03
            }

            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
    1f88:	c0 98       	cbi	0x18, 0	; 24
    1f8a:	8f e7       	ldi	r24, 0x7F	; 127
    1f8c:	8f b9       	out	0x0f, r24	; 15
    1f8e:	77 9b       	sbis	0x0e, 7	; 14
    1f90:	fe cf       	rjmp	.-4      	; 0x1f8e <rf_polling_rx_packet+0x268>
    1f92:	40 e0       	ldi	r20, 0x00	; 0
    1f94:	0f c0       	rjmp	.+30     	; 0x1fb4 <rf_polling_rx_packet+0x28e>
    1f96:	1f b8       	out	0x0f, r1	; 15
    1f98:	77 9b       	sbis	0x0e, 7	; 14
    1f9a:	fe cf       	rjmp	.-4      	; 0x1f98 <rf_polling_rx_packet+0x272>
    1f9c:	e0 91 48 07 	lds	r30, 0x0748
    1fa0:	f0 91 49 07 	lds	r31, 0x0749
    1fa4:	8f b1       	in	r24, 0x0f	; 15
    1fa6:	05 80       	ldd	r0, Z+5	; 0x05
    1fa8:	f6 81       	ldd	r31, Z+6	; 0x06
    1faa:	e0 2d       	mov	r30, r0
    1fac:	e4 0f       	add	r30, r20
    1fae:	f1 1d       	adc	r31, r1
    1fb0:	80 83       	st	Z, r24
    1fb2:	4f 5f       	subi	r20, 0xFF	; 255
    1fb4:	e0 91 48 07 	lds	r30, 0x0748
    1fb8:	f0 91 49 07 	lds	r31, 0x0749
    1fbc:	24 2f       	mov	r18, r20
    1fbe:	30 e0       	ldi	r19, 0x00	; 0
    1fc0:	83 81       	ldd	r24, Z+3	; 0x03
    1fc2:	99 27       	eor	r25, r25
    1fc4:	87 fd       	sbrc	r24, 7
    1fc6:	90 95       	com	r25
    1fc8:	28 17       	cp	r18, r24
    1fca:	39 07       	cpc	r19, r25
    1fcc:	24 f3       	brlt	.-56     	; 0x1f96 <rf_polling_rx_packet+0x270>
    1fce:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );
    1fd0:	c0 98       	cbi	0x18, 0	; 24
    1fd2:	8f e7       	ldi	r24, 0x7F	; 127
    1fd4:	8f b9       	out	0x0f, r24	; 15
    1fd6:	77 9b       	sbis	0x0e, 7	; 14
    1fd8:	fe cf       	rjmp	.-4      	; 0x1fd6 <rf_polling_rx_packet+0x2b0>
    1fda:	1f b8       	out	0x0f, r1	; 15
    1fdc:	77 9b       	sbis	0x0e, 7	; 14
    1fde:	fe cf       	rjmp	.-4      	; 0x1fdc <rf_polling_rx_packet+0x2b6>
    1fe0:	6f b1       	in	r22, 0x0f	; 15
    1fe2:	c0 9a       	sbi	0x18, 0	; 24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    1fe4:	c0 98       	cbi	0x18, 0	; 24
    1fe6:	8f e7       	ldi	r24, 0x7F	; 127
    1fe8:	8f b9       	out	0x0f, r24	; 15
    1fea:	77 9b       	sbis	0x0e, 7	; 14
    1fec:	fe cf       	rjmp	.-4      	; 0x1fea <rf_polling_rx_packet+0x2c4>
    1fee:	fe 01       	movw	r30, r28
    1ff0:	33 96       	adiw	r30, 0x03	; 3
{
    return SFD_IS_1;
}
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
    1ff2:	ce 01       	movw	r24, r28
    1ff4:	05 96       	adiw	r24, 0x05	; 5
            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    1ff6:	1f b8       	out	0x0f, r1	; 15
    1ff8:	77 9b       	sbis	0x0e, 7	; 14
    1ffa:	fe cf       	rjmp	.-4      	; 0x1ff8 <rf_polling_rx_packet+0x2d2>
    1ffc:	2f b1       	in	r18, 0x0f	; 15
    1ffe:	21 93       	st	Z+, r18
    2000:	e8 17       	cp	r30, r24
    2002:	f9 07       	cpc	r31, r25
    2004:	c1 f7       	brne	.-16     	; 0x1ff6 <rf_polling_rx_packet+0x2d0>
    2006:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->rssi = pFooter[0];
    2008:	e0 91 48 07 	lds	r30, 0x0748
    200c:	f0 91 49 07 	lds	r31, 0x0749
    2010:	8b 81       	ldd	r24, Y+3	; 0x03
    2012:	80 87       	std	Z+8, r24	; 0x08
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    2014:	50 e0       	ldi	r21, 0x00	; 0
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
            rfSettings.pRxInfo->rssi = pFooter[0];
            checksum=0;
    2016:	40 e0       	ldi	r20, 0x00	; 0
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    2018:	0c c0       	rjmp	.+24     	; 0x2032 <rf_polling_rx_packet+0x30c>
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
    201a:	e0 91 48 07 	lds	r30, 0x0748
    201e:	f0 91 49 07 	lds	r31, 0x0749
    2022:	05 80       	ldd	r0, Z+5	; 0x05
    2024:	f6 81       	ldd	r31, Z+6	; 0x06
    2026:	e0 2d       	mov	r30, r0
    2028:	e8 0f       	add	r30, r24
    202a:	f9 1f       	adc	r31, r25
    202c:	80 81       	ld	r24, Z
    202e:	48 0f       	add	r20, r24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
            rfSettings.pRxInfo->rssi = pFooter[0];
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    2030:	5f 5f       	subi	r21, 0xFF	; 255
    2032:	e0 91 48 07 	lds	r30, 0x0748
    2036:	f0 91 49 07 	lds	r31, 0x0749
    203a:	85 2f       	mov	r24, r21
    203c:	90 e0       	ldi	r25, 0x00	; 0
    203e:	23 81       	ldd	r18, Z+3	; 0x03
    2040:	33 27       	eor	r19, r19
    2042:	27 fd       	sbrc	r18, 7
    2044:	30 95       	com	r19
    2046:	82 17       	cp	r24, r18
    2048:	93 07       	cpc	r25, r19
    204a:	3c f3       	brlt	.-50     	; 0x201a <rf_polling_rx_packet+0x2f4>
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
                //printf( "%d ", rfSettings.pRxInfo->pPayload[i]);
            }

            if(checksum!=rx_checksum)
    204c:	46 17       	cp	r20, r22
    204e:	c1 f0       	breq	.+48     	; 0x2080 <rf_polling_rx_packet+0x35a>
            {
                //printf( "Checksum failed %d %d\r",rx_checksum, checksum );
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    2050:	c0 98       	cbi	0x18, 0	; 24
    2052:	8f e7       	ldi	r24, 0x7F	; 127
    2054:	8f b9       	out	0x0f, r24	; 15
    2056:	77 9b       	sbis	0x0e, 7	; 14
    2058:	fe cf       	rjmp	.-4      	; 0x2056 <rf_polling_rx_packet+0x330>
    205a:	1f b8       	out	0x0f, r1	; 15
    205c:	77 9b       	sbis	0x0e, 7	; 14
    205e:	fe cf       	rjmp	.-4      	; 0x205c <rf_polling_rx_packet+0x336>
    2060:	8f b1       	in	r24, 0x0f	; 15
    2062:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    2064:	c0 98       	cbi	0x18, 0	; 24
    2066:	88 e0       	ldi	r24, 0x08	; 8
    2068:	8f b9       	out	0x0f, r24	; 15
    206a:	77 9b       	sbis	0x0e, 7	; 14
    206c:	fe cf       	rjmp	.-4      	; 0x206a <rf_polling_rx_packet+0x344>
    206e:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    2070:	c0 98       	cbi	0x18, 0	; 24
    2072:	88 e0       	ldi	r24, 0x08	; 8
    2074:	8f b9       	out	0x0f, r24	; 15
    2076:	77 9b       	sbis	0x0e, 7	; 14
    2078:	fe cf       	rjmp	.-4      	; 0x2076 <rf_polling_rx_packet+0x350>
    207a:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return -4;
    207c:	8c ef       	ldi	r24, 0xFC	; 252
    207e:	23 c0       	rjmp	.+70     	; 0x20c6 <rf_polling_rx_packet+0x3a0>
            }
            if (pFooter[1] & RF_CRC_OK_BM)
    2080:	8c 81       	ldd	r24, Y+4	; 0x04
    2082:	87 ff       	sbrs	r24, 7
    2084:	07 c0       	rjmp	.+14     	; 0x2094 <rf_polling_rx_packet+0x36e>
            {
                //rfSettings.pRxInfo = rf_rx_callback(rfSettings.pRxInfo);
                rx_ready++;
    2086:	80 91 59 07 	lds	r24, 0x0759
    208a:	8f 5f       	subi	r24, 0xFF	; 255
    208c:	80 93 59 07 	sts	0x0759, r24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return 1;
    2090:	81 e0       	ldi	r24, 0x01	; 1
    2092:	19 c0       	rjmp	.+50     	; 0x20c6 <rf_polling_rx_packet+0x3a0>
            }
            else
            {
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    2094:	c0 98       	cbi	0x18, 0	; 24
    2096:	8f e7       	ldi	r24, 0x7F	; 127
    2098:	8f b9       	out	0x0f, r24	; 15
    209a:	77 9b       	sbis	0x0e, 7	; 14
    209c:	fe cf       	rjmp	.-4      	; 0x209a <rf_polling_rx_packet+0x374>
    209e:	1f b8       	out	0x0f, r1	; 15
    20a0:	77 9b       	sbis	0x0e, 7	; 14
    20a2:	fe cf       	rjmp	.-4      	; 0x20a0 <rf_polling_rx_packet+0x37a>
    20a4:	8f b1       	in	r24, 0x0f	; 15
    20a6:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    20a8:	c0 98       	cbi	0x18, 0	; 24
    20aa:	88 e0       	ldi	r24, 0x08	; 8
    20ac:	8f b9       	out	0x0f, r24	; 15
    20ae:	77 9b       	sbis	0x0e, 7	; 14
    20b0:	fe cf       	rjmp	.-4      	; 0x20ae <rf_polling_rx_packet+0x388>
    20b2:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    20b4:	c0 98       	cbi	0x18, 0	; 24
    20b6:	88 e0       	ldi	r24, 0x08	; 8
    20b8:	8f b9       	out	0x0f, r24	; 15
    20ba:	77 9b       	sbis	0x0e, 7	; 14
    20bc:	fe cf       	rjmp	.-4      	; 0x20ba <rf_polling_rx_packet+0x394>
    20be:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return -5;
    20c0:	8b ef       	ldi	r24, 0xFB	; 251
    20c2:	01 c0       	rjmp	.+2      	; 0x20c6 <rf_polling_rx_packet+0x3a0>

    }
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return 0;
    20c4:	80 e0       	ldi	r24, 0x00	; 0
}
    20c6:	0f 90       	pop	r0
    20c8:	0f 90       	pop	r0
    20ca:	0f 90       	pop	r0
    20cc:	0f 90       	pop	r0
    20ce:	cf 91       	pop	r28
    20d0:	df 91       	pop	r29
    20d2:	08 95       	ret

000020d4 <rf_rx_packet>:

int8_t rf_rx_packet()
{
    int8_t tmp;
    if(rx_ready>0)
    20d4:	80 91 59 07 	lds	r24, 0x0759
    20d8:	88 23       	and	r24, r24
    20da:	29 f0       	breq	.+10     	; 0x20e6 <rf_rx_packet+0x12>
    {
        tmp=rx_ready;
    20dc:	80 91 59 07 	lds	r24, 0x0759
        rx_ready=0;
    20e0:	10 92 59 07 	sts	0x0759, r1
        return tmp;
    20e4:	08 95       	ret
    }
    return 0;
    20e6:	80 e0       	ldi	r24, 0x00	; 0
}
    20e8:	08 95       	ret

000020ea <rf_flush_rx_fifo>:


inline void rf_flush_rx_fifo()
{
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    20ea:	c0 98       	cbi	0x18, 0	; 24
    20ec:	88 e0       	ldi	r24, 0x08	; 8
    20ee:	8f b9       	out	0x0f, r24	; 15
    20f0:	77 9b       	sbis	0x0e, 7	; 14
    20f2:	fe cf       	rjmp	.-4      	; 0x20f0 <rf_flush_rx_fifo+0x6>
    20f4:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    20f6:	c0 98       	cbi	0x18, 0	; 24
    20f8:	88 e0       	ldi	r24, 0x08	; 8
    20fa:	8f b9       	out	0x0f, r24	; 15
    20fc:	77 9b       	sbis	0x0e, 7	; 14
    20fe:	fe cf       	rjmp	.-4      	; 0x20fc <rf_flush_rx_fifo+0x12>
    2100:	c0 9a       	sbi	0x18, 0	; 24
}
    2102:	08 95       	ret

00002104 <rf_set_cca_thresh>:
    uint16_t val;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    val=(t<<8) | 0x80;
    2104:	99 27       	eor	r25, r25
    2106:	87 fd       	sbrc	r24, 7
    2108:	90 95       	com	r25
    210a:	98 2f       	mov	r25, r24
    210c:	88 27       	eor	r24, r24
    210e:	80 68       	ori	r24, 0x80	; 128
    FASTSPI_SETREG(CC2420_RSSI, val);
    2110:	c0 98       	cbi	0x18, 0	; 24
    2112:	23 e1       	ldi	r18, 0x13	; 19
    2114:	2f b9       	out	0x0f, r18	; 15
    2116:	77 9b       	sbis	0x0e, 7	; 14
    2118:	fe cf       	rjmp	.-4      	; 0x2116 <rf_set_cca_thresh+0x12>
    211a:	9f b9       	out	0x0f, r25	; 15
    211c:	77 9b       	sbis	0x0e, 7	; 14
    211e:	fe cf       	rjmp	.-4      	; 0x211c <rf_set_cca_thresh+0x18>
    2120:	8f b9       	out	0x0f, r24	; 15
    2122:	77 9b       	sbis	0x0e, 7	; 14
    2124:	fe cf       	rjmp	.-4      	; 0x2122 <rf_set_cca_thresh+0x1e>
    2126:	c0 9a       	sbi	0x18, 0	; 24

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    2128:	08 95       	ret

0000212a <rf_test_mode>:
{

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    212a:	c0 98       	cbi	0x18, 0	; 24
    212c:	86 e0       	ldi	r24, 0x06	; 6
    212e:	8f b9       	out	0x0f, r24	; 15
    2130:	77 9b       	sbis	0x0e, 7	; 14
    2132:	fe cf       	rjmp	.-4      	; 0x2130 <rf_test_mode+0x6>
    2134:	c0 9a       	sbi	0x18, 0	; 24
    // RF studio" uses TX_MODE=3 (CC2420_MDMCTRL1=0x050C)
    // to send an unmodulated carrier; data sheet says TX_MODE
    // can be 2 or 3. So it should not matter...
    // HOWEVER, using (TX_MODE=3) sometimes causes problems when
    // going back to "data" mode!
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0508); // MDMCTRL1 with TX_MODE=2
    2136:	c0 98       	cbi	0x18, 0	; 24
    2138:	82 e1       	ldi	r24, 0x12	; 18
    213a:	8f b9       	out	0x0f, r24	; 15
    213c:	77 9b       	sbis	0x0e, 7	; 14
    213e:	fe cf       	rjmp	.-4      	; 0x213c <rf_test_mode+0x12>
    2140:	85 e0       	ldi	r24, 0x05	; 5
    2142:	8f b9       	out	0x0f, r24	; 15
    2144:	77 9b       	sbis	0x0e, 7	; 14
    2146:	fe cf       	rjmp	.-4      	; 0x2144 <rf_test_mode+0x1a>
    2148:	88 e0       	ldi	r24, 0x08	; 8
    214a:	8f b9       	out	0x0f, r24	; 15
    214c:	77 9b       	sbis	0x0e, 7	; 14
    214e:	fe cf       	rjmp	.-4      	; 0x214c <rf_test_mode+0x22>
    2150:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0x1800); // send unmodulated carrier
    2152:	c0 98       	cbi	0x18, 0	; 24
    2154:	8e e2       	ldi	r24, 0x2E	; 46
    2156:	8f b9       	out	0x0f, r24	; 15
    2158:	77 9b       	sbis	0x0e, 7	; 14
    215a:	fe cf       	rjmp	.-4      	; 0x2158 <rf_test_mode+0x2e>
    215c:	88 e1       	ldi	r24, 0x18	; 24
    215e:	8f b9       	out	0x0f, r24	; 15
    2160:	77 9b       	sbis	0x0e, 7	; 14
    2162:	fe cf       	rjmp	.-4      	; 0x2160 <rf_test_mode+0x36>
    2164:	1f b8       	out	0x0f, r1	; 15
    2166:	77 9b       	sbis	0x0e, 7	; 14
    2168:	fe cf       	rjmp	.-4      	; 0x2166 <rf_test_mode+0x3c>
    216a:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    216c:	0e 94 75 10 	call	0x20ea	; 0x20ea <rf_flush_rx_fifo>

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    2170:	08 95       	ret

00002172 <rf_data_mode>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    2172:	c0 98       	cbi	0x18, 0	; 24
    2174:	86 e0       	ldi	r24, 0x06	; 6
    2176:	8f b9       	out	0x0f, r24	; 15
    2178:	77 9b       	sbis	0x0e, 7	; 14
    217a:	fe cf       	rjmp	.-4      	; 0x2178 <rf_data_mode+0x6>
    217c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // default MDMCTRL1 value
    217e:	c0 98       	cbi	0x18, 0	; 24
    2180:	82 e1       	ldi	r24, 0x12	; 18
    2182:	8f b9       	out	0x0f, r24	; 15
    2184:	77 9b       	sbis	0x0e, 7	; 14
    2186:	fe cf       	rjmp	.-4      	; 0x2184 <rf_data_mode+0x12>
    2188:	85 e0       	ldi	r24, 0x05	; 5
    218a:	8f b9       	out	0x0f, r24	; 15
    218c:	77 9b       	sbis	0x0e, 7	; 14
    218e:	fe cf       	rjmp	.-4      	; 0x218c <rf_data_mode+0x1a>
    2190:	1f b8       	out	0x0f, r1	; 15
    2192:	77 9b       	sbis	0x0e, 7	; 14
    2194:	fe cf       	rjmp	.-4      	; 0x2192 <rf_data_mode+0x20>
    2196:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0); // default value
    2198:	c0 98       	cbi	0x18, 0	; 24
    219a:	8e e2       	ldi	r24, 0x2E	; 46
    219c:	8f b9       	out	0x0f, r24	; 15
    219e:	77 9b       	sbis	0x0e, 7	; 14
    21a0:	fe cf       	rjmp	.-4      	; 0x219e <rf_data_mode+0x2c>
    21a2:	1f b8       	out	0x0f, r1	; 15
    21a4:	77 9b       	sbis	0x0e, 7	; 14
    21a6:	fe cf       	rjmp	.-4      	; 0x21a4 <rf_data_mode+0x32>
    21a8:	1f b8       	out	0x0f, r1	; 15
    21aa:	77 9b       	sbis	0x0e, 7	; 14
    21ac:	fe cf       	rjmp	.-4      	; 0x21aa <rf_data_mode+0x38>
    21ae:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    21b0:	0e 94 75 10 	call	0x20ea	; 0x20ea <rf_flush_rx_fifo>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    21b4:	08 95       	ret

000021b6 <rf_rx_set_serial>:
 * Use rf_rx_on() to start rcv, then wait for SFD / FIFOP. Sample during each high edge of FIFOP
 * This can be undone by using rf_data_mode()
 */
void rf_rx_set_serial()
{
    FASTSPI_STROBE(CC2420_SRFOFF);           // stop radio
    21b6:	c0 98       	cbi	0x18, 0	; 24
    21b8:	86 e0       	ldi	r24, 0x06	; 6
    21ba:	8f b9       	out	0x0f, r24	; 15
    21bc:	77 9b       	sbis	0x0e, 7	; 14
    21be:	fe cf       	rjmp	.-4      	; 0x21bc <rf_rx_set_serial+0x6>
    21c0:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0501); // Set RX_MODE to 1
    21c2:	c0 98       	cbi	0x18, 0	; 24
    21c4:	82 e1       	ldi	r24, 0x12	; 18
    21c6:	8f b9       	out	0x0f, r24	; 15
    21c8:	77 9b       	sbis	0x0e, 7	; 14
    21ca:	fe cf       	rjmp	.-4      	; 0x21c8 <rf_rx_set_serial+0x12>
    21cc:	85 e0       	ldi	r24, 0x05	; 5
    21ce:	8f b9       	out	0x0f, r24	; 15
    21d0:	77 9b       	sbis	0x0e, 7	; 14
    21d2:	fe cf       	rjmp	.-4      	; 0x21d0 <rf_rx_set_serial+0x1a>
    21d4:	81 e0       	ldi	r24, 0x01	; 1
    21d6:	8f b9       	out	0x0f, r24	; 15
    21d8:	77 9b       	sbis	0x0e, 7	; 14
    21da:	fe cf       	rjmp	.-4      	; 0x21d8 <rf_rx_set_serial+0x22>
    21dc:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    21de:	0e 94 75 10 	call	0x20ea	; 0x20ea <rf_flush_rx_fifo>
}
    21e2:	08 95       	ret

000021e4 <rf_tx_set_serial>:
 * NOTE: You must set the FIFO pin to output mode in order to do this!
 * This can be undone by calling rf_data_mode()
 */
void rf_tx_set_serial()
{
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0504); // set TXMODE to 1
    21e4:	c0 98       	cbi	0x18, 0	; 24
    21e6:	82 e1       	ldi	r24, 0x12	; 18
    21e8:	8f b9       	out	0x0f, r24	; 15
    21ea:	77 9b       	sbis	0x0e, 7	; 14
    21ec:	fe cf       	rjmp	.-4      	; 0x21ea <rf_tx_set_serial+0x6>
    21ee:	85 e0       	ldi	r24, 0x05	; 5
    21f0:	8f b9       	out	0x0f, r24	; 15
    21f2:	77 9b       	sbis	0x0e, 7	; 14
    21f4:	fe cf       	rjmp	.-4      	; 0x21f2 <rf_tx_set_serial+0xe>
    21f6:	84 e0       	ldi	r24, 0x04	; 4
    21f8:	8f b9       	out	0x0f, r24	; 15
    21fa:	77 9b       	sbis	0x0e, 7	; 14
    21fc:	fe cf       	rjmp	.-4      	; 0x21fa <rf_tx_set_serial+0x16>
    21fe:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    2200:	0e 94 75 10 	call	0x20ea	; 0x20ea <rf_flush_rx_fifo>
}
    2204:	08 95       	ret

00002206 <rf_set_preamble_length>:
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    mdmctrl0 &= (0xFFF0);
    mdmctrl0 |= (length & 0x000F);
    2206:	90 e0       	ldi	r25, 0x00	; 0
    2208:	8f 70       	andi	r24, 0x0F	; 15
    220a:	90 70       	andi	r25, 0x00	; 0
 * (3 bytes is 802.15.4 compliant, so length arg would be 2)
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    mdmctrl0 &= (0xFFF0);
    220c:	20 91 46 07 	lds	r18, 0x0746
    2210:	30 91 47 07 	lds	r19, 0x0747
    2214:	20 7f       	andi	r18, 0xF0	; 240
    mdmctrl0 |= (length & 0x000F);
    2216:	82 2b       	or	r24, r18
    2218:	93 2b       	or	r25, r19
    221a:	90 93 47 07 	sts	0x0747, r25
    221e:	80 93 46 07 	sts	0x0746, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    2222:	c0 98       	cbi	0x18, 0	; 24
    2224:	81 e1       	ldi	r24, 0x11	; 17
    2226:	8f b9       	out	0x0f, r24	; 15
    2228:	77 9b       	sbis	0x0e, 7	; 14
    222a:	fe cf       	rjmp	.-4      	; 0x2228 <rf_set_preamble_length+0x22>
    222c:	80 91 47 07 	lds	r24, 0x0747
    2230:	8f b9       	out	0x0f, r24	; 15
    2232:	77 9b       	sbis	0x0e, 7	; 14
    2234:	fe cf       	rjmp	.-4      	; 0x2232 <rf_set_preamble_length+0x2c>
    2236:	80 91 46 07 	lds	r24, 0x0746
    223a:	8f b9       	out	0x0f, r24	; 15
    223c:	77 9b       	sbis	0x0e, 7	; 14
    223e:	fe cf       	rjmp	.-4      	; 0x223c <rf_set_preamble_length+0x36>
    2240:	c0 9a       	sbi	0x18, 0	; 24
}
    2242:	08 95       	ret

00002244 <rf_set_cca_mode>:
 * Accept 1-3 as argument
 */
void rf_set_cca_mode(uint8_t mode)
{
    mdmctrl0 &= (0xFF3F);
    mdmctrl0 |= ((mode & 0x3) << 6);
    2244:	90 e0       	ldi	r25, 0x00	; 0
    2246:	26 e0       	ldi	r18, 0x06	; 6
    2248:	88 0f       	add	r24, r24
    224a:	99 1f       	adc	r25, r25
    224c:	2a 95       	dec	r18
    224e:	e1 f7       	brne	.-8      	; 0x2248 <rf_set_cca_mode+0x4>
    2250:	90 70       	andi	r25, 0x00	; 0
 * Set the CCA mode
 * Accept 1-3 as argument
 */
void rf_set_cca_mode(uint8_t mode)
{
    mdmctrl0 &= (0xFF3F);
    2252:	20 91 46 07 	lds	r18, 0x0746
    2256:	30 91 47 07 	lds	r19, 0x0747
    225a:	2f 73       	andi	r18, 0x3F	; 63
    mdmctrl0 |= ((mode & 0x3) << 6);
    225c:	82 2b       	or	r24, r18
    225e:	93 2b       	or	r25, r19
    2260:	90 93 47 07 	sts	0x0747, r25
    2264:	80 93 46 07 	sts	0x0746, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    2268:	c0 98       	cbi	0x18, 0	; 24
    226a:	81 e1       	ldi	r24, 0x11	; 17
    226c:	8f b9       	out	0x0f, r24	; 15
    226e:	77 9b       	sbis	0x0e, 7	; 14
    2270:	fe cf       	rjmp	.-4      	; 0x226e <rf_set_cca_mode+0x2a>
    2272:	80 91 47 07 	lds	r24, 0x0747
    2276:	8f b9       	out	0x0f, r24	; 15
    2278:	77 9b       	sbis	0x0e, 7	; 14
    227a:	fe cf       	rjmp	.-4      	; 0x2278 <rf_set_cca_mode+0x34>
    227c:	80 91 46 07 	lds	r24, 0x0746
    2280:	8f b9       	out	0x0f, r24	; 15
    2282:	77 9b       	sbis	0x0e, 7	; 14
    2284:	fe cf       	rjmp	.-4      	; 0x2282 <rf_set_cca_mode+0x3e>
    2286:	c0 9a       	sbi	0x18, 0	; 24
}
    2288:	08 95       	ret

0000228a <rf_carrier_on>:
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif



    FASTSPI_STROBE(CC2420_STXON); // tell radio to start sending
    228a:	c0 98       	cbi	0x18, 0	; 24
    228c:	84 e0       	ldi	r24, 0x04	; 4
    228e:	8f b9       	out	0x0f, r24	; 15
    2290:	77 9b       	sbis	0x0e, 7	; 14
    2292:	fe cf       	rjmp	.-4      	; 0x2290 <rf_carrier_on+0x6>
    2294:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    2296:	08 95       	ret

00002298 <rf_carrier_off>:
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); // stop radio
    2298:	c0 98       	cbi	0x18, 0	; 24
    229a:	86 e0       	ldi	r24, 0x06	; 6
    229c:	8f b9       	out	0x0f, r24	; 15
    229e:	77 9b       	sbis	0x0e, 7	; 14
    22a0:	fe cf       	rjmp	.-4      	; 0x229e <rf_carrier_off+0x6>
    22a2:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    22a4:	08 95       	ret

000022a6 <getc0>:
}

char getc0(void)
{
    unsigned char tmp;
    UART0_WAIT_AND_RECEIVE(tmp);
    22a6:	5f 9b       	sbis	0x0b, 7	; 11
    22a8:	fe cf       	rjmp	.-4      	; 0x22a6 <getc0>
    22aa:	5f 98       	cbi	0x0b, 7	; 11
    22ac:	8c b1       	in	r24, 0x0c	; 12
    return tmp;
}
    22ae:	08 95       	ret

000022b0 <putc0>:
}
*/

void putc0(char x)
{
    UART0_WAIT_AND_SEND(x);
    22b0:	5d 9b       	sbis	0x0b, 5	; 11
    22b2:	fe cf       	rjmp	.-4      	; 0x22b0 <putc0>
    22b4:	5d 98       	cbi	0x0b, 5	; 11
    22b6:	8c b9       	out	0x0c, r24	; 12
}
    22b8:	08 95       	ret

000022ba <nrk_uart_rx_signal_get>:
#else

nrk_sig_t nrk_uart_rx_signal_get()
{
    return NRK_ERROR;
}
    22ba:	8f ef       	ldi	r24, 0xFF	; 255
    22bc:	08 95       	ret

000022be <nrk_uart_data_ready>:


uint8_t nrk_uart_data_ready(uint8_t uart_num)
{
    if(uart_num==0)
    22be:	88 23       	and	r24, r24
    22c0:	11 f4       	brne	.+4      	; 0x22c6 <nrk_uart_data_ready+0x8>
    {
        if( UCSR0A & BM(RXC0) ) return 1;
    22c2:	8b b1       	in	r24, 0x0b	; 11
    22c4:	04 c0       	rjmp	.+8      	; 0x22ce <nrk_uart_data_ready+0x10>
    }
    if(uart_num==1)
    22c6:	81 30       	cpi	r24, 0x01	; 1
    22c8:	31 f4       	brne	.+12     	; 0x22d6 <nrk_uart_data_ready+0x18>
    {
        if( UCSR1A & BM(RXC1) ) return 1;
    22ca:	80 91 9b 00 	lds	r24, 0x009B
{
    return NRK_ERROR;
}


uint8_t nrk_uart_data_ready(uint8_t uart_num)
    22ce:	88 1f       	adc	r24, r24
    22d0:	88 27       	eor	r24, r24
    22d2:	88 1f       	adc	r24, r24
    22d4:	08 95       	ret
    }
    if(uart_num==1)
    {
        if( UCSR1A & BM(RXC1) ) return 1;
    }
    return 0;
    22d6:	80 e0       	ldi	r24, 0x00	; 0
}
    22d8:	08 95       	ret

000022da <nrk_kprintf>:
}

#endif

void nrk_kprintf( const char *addr)
{
    22da:	cf 93       	push	r28
    22dc:	df 93       	push	r29
    22de:	ec 01       	movw	r28, r24
    char c;
    while((c=pgm_read_byte(addr++)))
    22e0:	07 c0       	rjmp	.+14     	; 0x22f0 <nrk_kprintf+0x16>
        putchar(c);
    22e2:	60 91 81 08 	lds	r22, 0x0881
    22e6:	70 91 82 08 	lds	r23, 0x0882
    22ea:	90 e0       	ldi	r25, 0x00	; 0
    22ec:	0e 94 6b 4b 	call	0x96d6	; 0x96d6 <fputc>
    22f0:	fe 01       	movw	r30, r28
#endif

void nrk_kprintf( const char *addr)
{
    char c;
    while((c=pgm_read_byte(addr++)))
    22f2:	21 96       	adiw	r28, 0x01	; 1
    22f4:	84 91       	lpm	r24, Z+
    22f6:	88 23       	and	r24, r24
    22f8:	a1 f7       	brne	.-24     	; 0x22e2 <nrk_kprintf+0x8>
        putchar(c);
}
    22fa:	df 91       	pop	r29
    22fc:	cf 91       	pop	r28
    22fe:	08 95       	ret

00002300 <nrk_gpio_set>:
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2300:	8f 3f       	cpi	r24, 0xFF	; 255
    2302:	09 f4       	brne	.+2      	; 0x2306 <nrk_gpio_set+0x6>
    2304:	3f c0       	rjmp	.+126    	; 0x2384 <nrk_gpio_set+0x84>
//-------------------------------
// GPIO handling functions
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    2306:	98 2f       	mov	r25, r24
    2308:	96 95       	lsr	r25
    230a:	96 95       	lsr	r25
    230c:	96 95       	lsr	r25
    230e:	21 e0       	ldi	r18, 0x01	; 1
    2310:	30 e0       	ldi	r19, 0x00	; 0
    2312:	02 c0       	rjmp	.+4      	; 0x2318 <nrk_gpio_set+0x18>
    2314:	22 0f       	add	r18, r18
    2316:	33 1f       	adc	r19, r19
    2318:	9a 95       	dec	r25
    231a:	e2 f7       	brpl	.-8      	; 0x2314 <nrk_gpio_set+0x14>

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    231c:	90 e0       	ldi	r25, 0x00	; 0
    231e:	87 70       	andi	r24, 0x07	; 7
    2320:	90 70       	andi	r25, 0x00	; 0
    2322:	82 30       	cpi	r24, 0x02	; 2
    2324:	91 05       	cpc	r25, r1
    2326:	d9 f0       	breq	.+54     	; 0x235e <nrk_gpio_set+0x5e>
    2328:	83 30       	cpi	r24, 0x03	; 3
    232a:	91 05       	cpc	r25, r1
    232c:	34 f4       	brge	.+12     	; 0x233a <nrk_gpio_set+0x3a>
    232e:	00 97       	sbiw	r24, 0x00	; 0
    2330:	71 f0       	breq	.+28     	; 0x234e <nrk_gpio_set+0x4e>
    2332:	81 30       	cpi	r24, 0x01	; 1
    2334:	91 05       	cpc	r25, r1
    2336:	41 f5       	brne	.+80     	; 0x2388 <nrk_gpio_set+0x88>
    2338:	0e c0       	rjmp	.+28     	; 0x2356 <nrk_gpio_set+0x56>
    233a:	84 30       	cpi	r24, 0x04	; 4
    233c:	91 05       	cpc	r25, r1
    233e:	c1 f0       	breq	.+48     	; 0x2370 <nrk_gpio_set+0x70>
    2340:	84 30       	cpi	r24, 0x04	; 4
    2342:	91 05       	cpc	r25, r1
    2344:	8c f0       	brlt	.+34     	; 0x2368 <nrk_gpio_set+0x68>
    2346:	85 30       	cpi	r24, 0x05	; 5
    2348:	91 05       	cpc	r25, r1
    234a:	f1 f4       	brne	.+60     	; 0x2388 <nrk_gpio_set+0x88>
    234c:	15 c0       	rjmp	.+42     	; 0x2378 <nrk_gpio_set+0x78>
    {
        case NRK_PORTA: PORTA |= bitvalue;
    234e:	8b b3       	in	r24, 0x1b	; 27
    2350:	82 2b       	or	r24, r18
    2352:	8b bb       	out	0x1b, r24	; 27
    2354:	07 c0       	rjmp	.+14     	; 0x2364 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTB: PORTB |= bitvalue;
    2356:	88 b3       	in	r24, 0x18	; 24
    2358:	82 2b       	or	r24, r18
    235a:	88 bb       	out	0x18, r24	; 24
    235c:	03 c0       	rjmp	.+6      	; 0x2364 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTC: PORTC |= bitvalue;
    235e:	85 b3       	in	r24, 0x15	; 21
    2360:	82 2b       	or	r24, r18
    2362:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF |= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    2364:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA |= bitvalue;
            break;
        case NRK_PORTB: PORTB |= bitvalue;
            break;
        case NRK_PORTC: PORTC |= bitvalue;
            break;
    2366:	08 95       	ret
        case NRK_PORTD: PORTD |= bitvalue;
    2368:	82 b3       	in	r24, 0x12	; 18
    236a:	82 2b       	or	r24, r18
    236c:	82 bb       	out	0x12, r24	; 18
    236e:	fa cf       	rjmp	.-12     	; 0x2364 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTE: PORTE |= bitvalue;
    2370:	83 b1       	in	r24, 0x03	; 3
    2372:	82 2b       	or	r24, r18
    2374:	83 b9       	out	0x03, r24	; 3
    2376:	f6 cf       	rjmp	.-20     	; 0x2364 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTF: PORTF |= bitvalue;
    2378:	80 91 62 00 	lds	r24, 0x0062
    237c:	82 2b       	or	r24, r18
    237e:	80 93 62 00 	sts	0x0062, r24
    2382:	f0 cf       	rjmp	.-32     	; 0x2364 <nrk_gpio_set+0x64>
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2384:	8f ef       	ldi	r24, 0xFF	; 255
    2386:	08 95       	ret
        case NRK_PORTE: PORTE |= bitvalue;
            break;
        case NRK_PORTF: PORTF |= bitvalue;
            break;
        default:
            return -1;
    2388:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    238a:	08 95       	ret

0000238c <nrk_gpio_clr>:
int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    238c:	8f 3f       	cpi	r24, 0xFF	; 255
    238e:	09 f4       	brne	.+2      	; 0x2392 <nrk_gpio_clr+0x6>
    2390:	40 c0       	rjmp	.+128    	; 0x2412 <nrk_gpio_clr+0x86>
}

int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);
    2392:	98 2f       	mov	r25, r24
    2394:	96 95       	lsr	r25
    2396:	96 95       	lsr	r25
    2398:	96 95       	lsr	r25
    239a:	21 e0       	ldi	r18, 0x01	; 1
    239c:	30 e0       	ldi	r19, 0x00	; 0
    239e:	02 c0       	rjmp	.+4      	; 0x23a4 <nrk_gpio_clr+0x18>
    23a0:	22 0f       	add	r18, r18
    23a2:	33 1f       	adc	r19, r19
    23a4:	9a 95       	dec	r25
    23a6:	e2 f7       	brpl	.-8      	; 0x23a0 <nrk_gpio_clr+0x14>
    23a8:	20 95       	com	r18

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    23aa:	90 e0       	ldi	r25, 0x00	; 0
    23ac:	87 70       	andi	r24, 0x07	; 7
    23ae:	90 70       	andi	r25, 0x00	; 0
    23b0:	82 30       	cpi	r24, 0x02	; 2
    23b2:	91 05       	cpc	r25, r1
    23b4:	d9 f0       	breq	.+54     	; 0x23ec <nrk_gpio_clr+0x60>
    23b6:	83 30       	cpi	r24, 0x03	; 3
    23b8:	91 05       	cpc	r25, r1
    23ba:	34 f4       	brge	.+12     	; 0x23c8 <nrk_gpio_clr+0x3c>
    23bc:	00 97       	sbiw	r24, 0x00	; 0
    23be:	71 f0       	breq	.+28     	; 0x23dc <nrk_gpio_clr+0x50>
    23c0:	81 30       	cpi	r24, 0x01	; 1
    23c2:	91 05       	cpc	r25, r1
    23c4:	41 f5       	brne	.+80     	; 0x2416 <nrk_gpio_clr+0x8a>
    23c6:	0e c0       	rjmp	.+28     	; 0x23e4 <nrk_gpio_clr+0x58>
    23c8:	84 30       	cpi	r24, 0x04	; 4
    23ca:	91 05       	cpc	r25, r1
    23cc:	c1 f0       	breq	.+48     	; 0x23fe <nrk_gpio_clr+0x72>
    23ce:	84 30       	cpi	r24, 0x04	; 4
    23d0:	91 05       	cpc	r25, r1
    23d2:	8c f0       	brlt	.+34     	; 0x23f6 <nrk_gpio_clr+0x6a>
    23d4:	85 30       	cpi	r24, 0x05	; 5
    23d6:	91 05       	cpc	r25, r1
    23d8:	f1 f4       	brne	.+60     	; 0x2416 <nrk_gpio_clr+0x8a>
    23da:	15 c0       	rjmp	.+42     	; 0x2406 <nrk_gpio_clr+0x7a>
    {
        case NRK_PORTA: PORTA &= bitvalue;
    23dc:	8b b3       	in	r24, 0x1b	; 27
    23de:	82 23       	and	r24, r18
    23e0:	8b bb       	out	0x1b, r24	; 27
    23e2:	07 c0       	rjmp	.+14     	; 0x23f2 <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTB: PORTB &= bitvalue;
    23e4:	88 b3       	in	r24, 0x18	; 24
    23e6:	82 23       	and	r24, r18
    23e8:	88 bb       	out	0x18, r24	; 24
    23ea:	03 c0       	rjmp	.+6      	; 0x23f2 <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTC: PORTC &= bitvalue;
    23ec:	85 b3       	in	r24, 0x15	; 21
    23ee:	82 23       	and	r24, r18
    23f0:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF &= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    23f2:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA &= bitvalue;
            break;
        case NRK_PORTB: PORTB &= bitvalue;
            break;
        case NRK_PORTC: PORTC &= bitvalue;
            break;
    23f4:	08 95       	ret
        case NRK_PORTD: PORTD &= bitvalue;
    23f6:	82 b3       	in	r24, 0x12	; 18
    23f8:	82 23       	and	r24, r18
    23fa:	82 bb       	out	0x12, r24	; 18
    23fc:	fa cf       	rjmp	.-12     	; 0x23f2 <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTE: PORTE &= bitvalue;
    23fe:	83 b1       	in	r24, 0x03	; 3
    2400:	82 23       	and	r24, r18
    2402:	83 b9       	out	0x03, r24	; 3
    2404:	f6 cf       	rjmp	.-20     	; 0x23f2 <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTF: PORTF &= bitvalue;
    2406:	80 91 62 00 	lds	r24, 0x0062
    240a:	82 23       	and	r24, r18
    240c:	80 93 62 00 	sts	0x0062, r24
    2410:	f0 cf       	rjmp	.-32     	; 0x23f2 <nrk_gpio_clr+0x66>
int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2412:	8f ef       	ldi	r24, 0xFF	; 255
    2414:	08 95       	ret
        case NRK_PORTE: PORTE &= bitvalue;
            break;
        case NRK_PORTF: PORTF &= bitvalue;
            break;
        default:
            return -1;
    2416:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    2418:	08 95       	ret

0000241a <nrk_gpio_get>:

int8_t nrk_gpio_get(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    241a:	8f 3f       	cpi	r24, 0xFF	; 255
    241c:	89 f1       	breq	.+98     	; 0x2480 <nrk_gpio_get+0x66>
    switch (pin & 0x07)
    241e:	28 2f       	mov	r18, r24
    2420:	30 e0       	ldi	r19, 0x00	; 0
    2422:	27 70       	andi	r18, 0x07	; 7
    2424:	30 70       	andi	r19, 0x00	; 0
    2426:	22 30       	cpi	r18, 0x02	; 2
    2428:	31 05       	cpc	r19, r1
    242a:	c1 f0       	breq	.+48     	; 0x245c <nrk_gpio_get+0x42>
    242c:	23 30       	cpi	r18, 0x03	; 3
    242e:	31 05       	cpc	r19, r1
    2430:	3c f4       	brge	.+14     	; 0x2440 <nrk_gpio_get+0x26>
    2432:	21 15       	cp	r18, r1
    2434:	31 05       	cpc	r19, r1
    2436:	71 f0       	breq	.+28     	; 0x2454 <nrk_gpio_get+0x3a>
    2438:	21 30       	cpi	r18, 0x01	; 1
    243a:	31 05       	cpc	r19, r1
    243c:	09 f5       	brne	.+66     	; 0x2480 <nrk_gpio_get+0x66>
    243e:	0c c0       	rjmp	.+24     	; 0x2458 <nrk_gpio_get+0x3e>
    2440:	24 30       	cpi	r18, 0x04	; 4
    2442:	31 05       	cpc	r19, r1
    2444:	79 f0       	breq	.+30     	; 0x2464 <nrk_gpio_get+0x4a>
    2446:	24 30       	cpi	r18, 0x04	; 4
    2448:	31 05       	cpc	r19, r1
    244a:	54 f0       	brlt	.+20     	; 0x2460 <nrk_gpio_get+0x46>
    244c:	25 30       	cpi	r18, 0x05	; 5
    244e:	31 05       	cpc	r19, r1
    2450:	b9 f4       	brne	.+46     	; 0x2480 <nrk_gpio_get+0x66>
    2452:	0a c0       	rjmp	.+20     	; 0x2468 <nrk_gpio_get+0x4e>
    {
        case NRK_PORTA:
            return !!(PINA & BM((pin & 0xF8) >> 3));
    2454:	29 b3       	in	r18, 0x19	; 25
    2456:	09 c0       	rjmp	.+18     	; 0x246a <nrk_gpio_get+0x50>
        case NRK_PORTB:
            return !!(PINB & BM((pin & 0xF8) >> 3));
    2458:	26 b3       	in	r18, 0x16	; 22
    245a:	07 c0       	rjmp	.+14     	; 0x246a <nrk_gpio_get+0x50>
        case NRK_PORTC:
            return !!(PINC & BM((pin & 0xF8) >> 3));
    245c:	23 b3       	in	r18, 0x13	; 19
    245e:	05 c0       	rjmp	.+10     	; 0x246a <nrk_gpio_get+0x50>
        case NRK_PORTD:
            return !!(PIND & BM((pin & 0xF8) >> 3));
    2460:	20 b3       	in	r18, 0x10	; 16
    2462:	03 c0       	rjmp	.+6      	; 0x246a <nrk_gpio_get+0x50>
        case NRK_PORTE:
            return !!(PINE & BM((pin & 0xF8) >> 3));
    2464:	21 b1       	in	r18, 0x01	; 1
    2466:	01 c0       	rjmp	.+2      	; 0x246a <nrk_gpio_get+0x50>
        case NRK_PORTF:
            return !!(PINF & BM((pin & 0xF8) >> 3));
    2468:	20 b1       	in	r18, 0x00	; 0
    246a:	30 e0       	ldi	r19, 0x00	; 0
    246c:	86 95       	lsr	r24
    246e:	86 95       	lsr	r24
    2470:	86 95       	lsr	r24
    2472:	02 c0       	rjmp	.+4      	; 0x2478 <nrk_gpio_get+0x5e>
    2474:	35 95       	asr	r19
    2476:	27 95       	ror	r18
    2478:	8a 95       	dec	r24
    247a:	e2 f7       	brpl	.-8      	; 0x2474 <nrk_gpio_get+0x5a>
    247c:	21 70       	andi	r18, 0x01	; 1
    247e:	01 c0       	rjmp	.+2      	; 0x2482 <nrk_gpio_get+0x68>
        default:
            return -1;
    2480:	2f ef       	ldi	r18, 0xFF	; 255
    }
    return -1;
}
    2482:	82 2f       	mov	r24, r18
    2484:	08 95       	ret

00002486 <nrk_gpio_pullups>:

int8_t nrk_gpio_pullups(uint8_t enable)
{
    if(enable) SFIOR &= ~BM(PUD);
    2486:	88 23       	and	r24, r24
    2488:	19 f0       	breq	.+6      	; 0x2490 <nrk_gpio_pullups+0xa>
    248a:	80 b5       	in	r24, 0x20	; 32
    248c:	8b 7f       	andi	r24, 0xFB	; 251
    248e:	02 c0       	rjmp	.+4      	; 0x2494 <nrk_gpio_pullups+0xe>
    else SFIOR |= BM(PUD);
    2490:	80 b5       	in	r24, 0x20	; 32
    2492:	84 60       	ori	r24, 0x04	; 4
    2494:	80 bd       	out	0x20, r24	; 32
    return NRK_OK;
}
    2496:	81 e0       	ldi	r24, 0x01	; 1
    2498:	08 95       	ret

0000249a <nrk_gpio_toggle>:
int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    249a:	8f 3f       	cpi	r24, 0xFF	; 255
    249c:	09 f4       	brne	.+2      	; 0x24a0 <nrk_gpio_toggle+0x6>
    249e:	3f c0       	rjmp	.+126    	; 0x251e <nrk_gpio_toggle+0x84>
}

int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    24a0:	98 2f       	mov	r25, r24
    24a2:	96 95       	lsr	r25
    24a4:	96 95       	lsr	r25
    24a6:	96 95       	lsr	r25
    24a8:	21 e0       	ldi	r18, 0x01	; 1
    24aa:	30 e0       	ldi	r19, 0x00	; 0
    24ac:	02 c0       	rjmp	.+4      	; 0x24b2 <nrk_gpio_toggle+0x18>
    24ae:	22 0f       	add	r18, r18
    24b0:	33 1f       	adc	r19, r19
    24b2:	9a 95       	dec	r25
    24b4:	e2 f7       	brpl	.-8      	; 0x24ae <nrk_gpio_toggle+0x14>

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    24b6:	90 e0       	ldi	r25, 0x00	; 0
    24b8:	87 70       	andi	r24, 0x07	; 7
    24ba:	90 70       	andi	r25, 0x00	; 0
    24bc:	82 30       	cpi	r24, 0x02	; 2
    24be:	91 05       	cpc	r25, r1
    24c0:	d9 f0       	breq	.+54     	; 0x24f8 <nrk_gpio_toggle+0x5e>
    24c2:	83 30       	cpi	r24, 0x03	; 3
    24c4:	91 05       	cpc	r25, r1
    24c6:	34 f4       	brge	.+12     	; 0x24d4 <nrk_gpio_toggle+0x3a>
    24c8:	00 97       	sbiw	r24, 0x00	; 0
    24ca:	71 f0       	breq	.+28     	; 0x24e8 <nrk_gpio_toggle+0x4e>
    24cc:	81 30       	cpi	r24, 0x01	; 1
    24ce:	91 05       	cpc	r25, r1
    24d0:	41 f5       	brne	.+80     	; 0x2522 <nrk_gpio_toggle+0x88>
    24d2:	0e c0       	rjmp	.+28     	; 0x24f0 <nrk_gpio_toggle+0x56>
    24d4:	84 30       	cpi	r24, 0x04	; 4
    24d6:	91 05       	cpc	r25, r1
    24d8:	c1 f0       	breq	.+48     	; 0x250a <nrk_gpio_toggle+0x70>
    24da:	84 30       	cpi	r24, 0x04	; 4
    24dc:	91 05       	cpc	r25, r1
    24de:	8c f0       	brlt	.+34     	; 0x2502 <nrk_gpio_toggle+0x68>
    24e0:	85 30       	cpi	r24, 0x05	; 5
    24e2:	91 05       	cpc	r25, r1
    24e4:	f1 f4       	brne	.+60     	; 0x2522 <nrk_gpio_toggle+0x88>
    24e6:	15 c0       	rjmp	.+42     	; 0x2512 <nrk_gpio_toggle+0x78>
    {
        case NRK_PORTA: PORTA ^= bitvalue;
    24e8:	8b b3       	in	r24, 0x1b	; 27
    24ea:	82 27       	eor	r24, r18
    24ec:	8b bb       	out	0x1b, r24	; 27
    24ee:	07 c0       	rjmp	.+14     	; 0x24fe <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTB: PORTB ^= bitvalue;
    24f0:	88 b3       	in	r24, 0x18	; 24
    24f2:	82 27       	eor	r24, r18
    24f4:	88 bb       	out	0x18, r24	; 24
    24f6:	03 c0       	rjmp	.+6      	; 0x24fe <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTC: PORTC ^= bitvalue;
    24f8:	85 b3       	in	r24, 0x15	; 21
    24fa:	82 27       	eor	r24, r18
    24fc:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF ^= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    24fe:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA ^= bitvalue;
            break;
        case NRK_PORTB: PORTB ^= bitvalue;
            break;
        case NRK_PORTC: PORTC ^= bitvalue;
            break;
    2500:	08 95       	ret
        case NRK_PORTD: PORTD ^= bitvalue;
    2502:	82 b3       	in	r24, 0x12	; 18
    2504:	82 27       	eor	r24, r18
    2506:	82 bb       	out	0x12, r24	; 18
    2508:	fa cf       	rjmp	.-12     	; 0x24fe <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTE: PORTE ^= bitvalue;
    250a:	83 b1       	in	r24, 0x03	; 3
    250c:	82 27       	eor	r24, r18
    250e:	83 b9       	out	0x03, r24	; 3
    2510:	f6 cf       	rjmp	.-20     	; 0x24fe <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTF: PORTF ^= bitvalue;
    2512:	80 91 62 00 	lds	r24, 0x0062
    2516:	82 27       	eor	r24, r18
    2518:	80 93 62 00 	sts	0x0062, r24
    251c:	f0 cf       	rjmp	.-32     	; 0x24fe <nrk_gpio_toggle+0x64>
int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    251e:	8f ef       	ldi	r24, 0xFF	; 255
    2520:	08 95       	ret
        case NRK_PORTE: PORTE ^= bitvalue;
            break;
        case NRK_PORTF: PORTF ^= bitvalue;
            break;
        default:
            return -1;
    2522:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    2524:	08 95       	ret

00002526 <nrk_gpio_direction>:
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2526:	8f 3f       	cpi	r24, 0xFF	; 255
    2528:	09 f4       	brne	.+2      	; 0x252c <nrk_gpio_direction+0x6>
    252a:	8c c0       	rjmp	.+280    	; 0x2644 <nrk_gpio_direction+0x11e>
}

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    252c:	98 2f       	mov	r25, r24
    252e:	96 95       	lsr	r25
    2530:	96 95       	lsr	r25
    2532:	96 95       	lsr	r25
    2534:	21 e0       	ldi	r18, 0x01	; 1
    2536:	30 e0       	ldi	r19, 0x00	; 0
    2538:	02 c0       	rjmp	.+4      	; 0x253e <nrk_gpio_direction+0x18>
    253a:	22 0f       	add	r18, r18
    253c:	33 1f       	adc	r19, r19
    253e:	9a 95       	dec	r25
    2540:	e2 f7       	brpl	.-8      	; 0x253a <nrk_gpio_direction+0x14>
    2542:	90 e0       	ldi	r25, 0x00	; 0
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    2544:	66 23       	and	r22, r22
    2546:	09 f0       	breq	.+2      	; 0x254a <nrk_gpio_direction+0x24>
    2548:	4a c0       	rjmp	.+148    	; 0x25de <nrk_gpio_direction+0xb8>

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);
    254a:	32 2f       	mov	r19, r18
    254c:	30 95       	com	r19

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    {
        switch (pin & 0x07)
    254e:	87 70       	andi	r24, 0x07	; 7
    2550:	90 70       	andi	r25, 0x00	; 0
    2552:	82 30       	cpi	r24, 0x02	; 2
    2554:	91 05       	cpc	r25, r1
    2556:	19 f1       	breq	.+70     	; 0x259e <nrk_gpio_direction+0x78>
    2558:	83 30       	cpi	r24, 0x03	; 3
    255a:	91 05       	cpc	r25, r1
    255c:	3c f4       	brge	.+14     	; 0x256c <nrk_gpio_direction+0x46>
    255e:	00 97       	sbiw	r24, 0x00	; 0
    2560:	81 f0       	breq	.+32     	; 0x2582 <nrk_gpio_direction+0x5c>
    2562:	81 30       	cpi	r24, 0x01	; 1
    2564:	91 05       	cpc	r25, r1
    2566:	09 f0       	breq	.+2      	; 0x256a <nrk_gpio_direction+0x44>
    2568:	6d c0       	rjmp	.+218    	; 0x2644 <nrk_gpio_direction+0x11e>
    256a:	12 c0       	rjmp	.+36     	; 0x2590 <nrk_gpio_direction+0x6a>
    256c:	84 30       	cpi	r24, 0x04	; 4
    256e:	91 05       	cpc	r25, r1
    2570:	21 f1       	breq	.+72     	; 0x25ba <nrk_gpio_direction+0x94>
    2572:	84 30       	cpi	r24, 0x04	; 4
    2574:	91 05       	cpc	r25, r1
    2576:	d4 f0       	brlt	.+52     	; 0x25ac <nrk_gpio_direction+0x86>
    2578:	85 30       	cpi	r24, 0x05	; 5
    257a:	91 05       	cpc	r25, r1
    257c:	09 f0       	breq	.+2      	; 0x2580 <nrk_gpio_direction+0x5a>
    257e:	62 c0       	rjmp	.+196    	; 0x2644 <nrk_gpio_direction+0x11e>
    2580:	23 c0       	rjmp	.+70     	; 0x25c8 <nrk_gpio_direction+0xa2>
        {
        case NRK_PORTA:
            DDRA &= bitvalue_inv;
    2582:	8a b3       	in	r24, 0x1a	; 26
    2584:	83 23       	and	r24, r19
    2586:	8a bb       	out	0x1a, r24	; 26
            PORTA |= bitvalue;
    2588:	8b b3       	in	r24, 0x1b	; 27
    258a:	82 2b       	or	r24, r18
    258c:	8b bb       	out	0x1b, r24	; 27
    258e:	58 c0       	rjmp	.+176    	; 0x2640 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTB:
            DDRB &= bitvalue_inv;
    2590:	87 b3       	in	r24, 0x17	; 23
    2592:	83 23       	and	r24, r19
    2594:	87 bb       	out	0x17, r24	; 23
            PORTB |= bitvalue;
    2596:	88 b3       	in	r24, 0x18	; 24
    2598:	82 2b       	or	r24, r18
    259a:	88 bb       	out	0x18, r24	; 24
    259c:	51 c0       	rjmp	.+162    	; 0x2640 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTC:
            DDRC &= bitvalue_inv;
    259e:	84 b3       	in	r24, 0x14	; 20
    25a0:	83 23       	and	r24, r19
    25a2:	84 bb       	out	0x14, r24	; 20
            PORTC |= bitvalue;
    25a4:	85 b3       	in	r24, 0x15	; 21
    25a6:	82 2b       	or	r24, r18
    25a8:	85 bb       	out	0x15, r24	; 21
    25aa:	4a c0       	rjmp	.+148    	; 0x2640 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTD:
            DDRD &= bitvalue_inv;
    25ac:	81 b3       	in	r24, 0x11	; 17
    25ae:	83 23       	and	r24, r19
    25b0:	81 bb       	out	0x11, r24	; 17
            PORTD |= bitvalue;
    25b2:	82 b3       	in	r24, 0x12	; 18
    25b4:	82 2b       	or	r24, r18
    25b6:	82 bb       	out	0x12, r24	; 18
    25b8:	43 c0       	rjmp	.+134    	; 0x2640 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTE:
            DDRE &= bitvalue_inv;
    25ba:	82 b1       	in	r24, 0x02	; 2
    25bc:	83 23       	and	r24, r19
    25be:	82 b9       	out	0x02, r24	; 2
            PORTE |= bitvalue;
    25c0:	83 b1       	in	r24, 0x03	; 3
    25c2:	82 2b       	or	r24, r18
    25c4:	83 b9       	out	0x03, r24	; 3
    25c6:	3c c0       	rjmp	.+120    	; 0x2640 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTF:
            DDRF &= bitvalue_inv;
    25c8:	80 91 61 00 	lds	r24, 0x0061
    25cc:	83 23       	and	r24, r19
    25ce:	80 93 61 00 	sts	0x0061, r24
            PORTF |= bitvalue;
    25d2:	80 91 62 00 	lds	r24, 0x0062
    25d6:	82 2b       	or	r24, r18
    25d8:	80 93 62 00 	sts	0x0062, r24
    25dc:	31 c0       	rjmp	.+98     	; 0x2640 <nrk_gpio_direction+0x11a>
            return -1;
        }
    }
    else
    {
        switch (pin & 0x07)
    25de:	87 70       	andi	r24, 0x07	; 7
    25e0:	90 70       	andi	r25, 0x00	; 0
    25e2:	82 30       	cpi	r24, 0x02	; 2
    25e4:	91 05       	cpc	r25, r1
    25e6:	d9 f0       	breq	.+54     	; 0x261e <nrk_gpio_direction+0xf8>
    25e8:	83 30       	cpi	r24, 0x03	; 3
    25ea:	91 05       	cpc	r25, r1
    25ec:	34 f4       	brge	.+12     	; 0x25fa <nrk_gpio_direction+0xd4>
    25ee:	00 97       	sbiw	r24, 0x00	; 0
    25f0:	71 f0       	breq	.+28     	; 0x260e <nrk_gpio_direction+0xe8>
    25f2:	81 30       	cpi	r24, 0x01	; 1
    25f4:	91 05       	cpc	r25, r1
    25f6:	41 f5       	brne	.+80     	; 0x2648 <nrk_gpio_direction+0x122>
    25f8:	0e c0       	rjmp	.+28     	; 0x2616 <nrk_gpio_direction+0xf0>
    25fa:	84 30       	cpi	r24, 0x04	; 4
    25fc:	91 05       	cpc	r25, r1
    25fe:	b9 f0       	breq	.+46     	; 0x262e <nrk_gpio_direction+0x108>
    2600:	84 30       	cpi	r24, 0x04	; 4
    2602:	91 05       	cpc	r25, r1
    2604:	84 f0       	brlt	.+32     	; 0x2626 <nrk_gpio_direction+0x100>
    2606:	85 30       	cpi	r24, 0x05	; 5
    2608:	91 05       	cpc	r25, r1
    260a:	f1 f4       	brne	.+60     	; 0x2648 <nrk_gpio_direction+0x122>
    260c:	14 c0       	rjmp	.+40     	; 0x2636 <nrk_gpio_direction+0x110>
        {
        case NRK_PORTA:
            DDRA |= bitvalue;
    260e:	8a b3       	in	r24, 0x1a	; 26
    2610:	82 2b       	or	r24, r18
    2612:	8a bb       	out	0x1a, r24	; 26
    2614:	15 c0       	rjmp	.+42     	; 0x2640 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTB:
            DDRB |= bitvalue;
    2616:	87 b3       	in	r24, 0x17	; 23
    2618:	82 2b       	or	r24, r18
    261a:	87 bb       	out	0x17, r24	; 23
    261c:	11 c0       	rjmp	.+34     	; 0x2640 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTC:
            DDRC |= bitvalue;
    261e:	84 b3       	in	r24, 0x14	; 20
    2620:	82 2b       	or	r24, r18
    2622:	84 bb       	out	0x14, r24	; 20
    2624:	0d c0       	rjmp	.+26     	; 0x2640 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTD:
            DDRD |= bitvalue;
    2626:	81 b3       	in	r24, 0x11	; 17
    2628:	82 2b       	or	r24, r18
    262a:	81 bb       	out	0x11, r24	; 17
    262c:	09 c0       	rjmp	.+18     	; 0x2640 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTE:
            DDRE |= bitvalue;
    262e:	82 b1       	in	r24, 0x02	; 2
    2630:	82 2b       	or	r24, r18
    2632:	82 b9       	out	0x02, r24	; 2
    2634:	05 c0       	rjmp	.+10     	; 0x2640 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
    2636:	80 91 61 00 	lds	r24, 0x0061
    263a:	82 2b       	or	r24, r18
    263c:	80 93 61 00 	sts	0x0061, r24
            break;
        default:
            return -1;
        }
    }
    return 1;
    2640:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTE:
            DDRE |= bitvalue;
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
            break;
    2642:	08 95       	ret
        case NRK_PORTF:
            DDRF &= bitvalue_inv;
            PORTF |= bitvalue;
            break;
        default:
            return -1;
    2644:	8f ef       	ldi	r24, 0xFF	; 255
    2646:	08 95       	ret
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
            break;
        default:
            return -1;
    2648:	8f ef       	ldi	r24, 0xFF	; 255
        }
    }
    return 1;
}
    264a:	08 95       	ret

0000264c <nrk_get_button>:


int8_t nrk_get_button(uint8_t b)
{
    return NRK_ERROR;
}
    264c:	8f ef       	ldi	r24, 0xFF	; 255
    264e:	08 95       	ret

00002650 <nrk_led_toggle>:

int8_t nrk_led_toggle( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_toggle(NRK_LED_0);
    2650:	00 97       	sbiw	r24, 0x00	; 0
    2652:	11 f4       	brne	.+4      	; 0x2658 <nrk_led_toggle+0x8>
    2654:	80 e0       	ldi	r24, 0x00	; 0
    2656:	09 c0       	rjmp	.+18     	; 0x266a <nrk_led_toggle+0x1a>
    else if(led==1) nrk_gpio_toggle(NRK_LED_1);
    2658:	81 30       	cpi	r24, 0x01	; 1
    265a:	91 05       	cpc	r25, r1
    265c:	11 f4       	brne	.+4      	; 0x2662 <nrk_led_toggle+0x12>
    265e:	88 e0       	ldi	r24, 0x08	; 8
    2660:	04 c0       	rjmp	.+8      	; 0x266a <nrk_led_toggle+0x1a>
    else if(led==2) nrk_gpio_toggle(NRK_LED_2);
    2662:	82 30       	cpi	r24, 0x02	; 2
    2664:	91 05       	cpc	r25, r1
    2666:	29 f4       	brne	.+10     	; 0x2672 <nrk_led_toggle+0x22>
    2668:	80 e1       	ldi	r24, 0x10	; 16
    266a:	0e 94 4d 12 	call	0x249a	; 0x249a <nrk_gpio_toggle>
    else            return -1;

    return 1;
    266e:	81 e0       	ldi	r24, 0x01	; 1
    2670:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_toggle(NRK_LED_0);
    else if(led==1) nrk_gpio_toggle(NRK_LED_1);
    else if(led==2) nrk_gpio_toggle(NRK_LED_2);
    else            return -1;
    2672:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    2674:	08 95       	ret

00002676 <nrk_led_clr>:

int8_t nrk_led_clr( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_set(NRK_LED_0);
    2676:	00 97       	sbiw	r24, 0x00	; 0
    2678:	11 f4       	brne	.+4      	; 0x267e <nrk_led_clr+0x8>
    267a:	80 e0       	ldi	r24, 0x00	; 0
    267c:	09 c0       	rjmp	.+18     	; 0x2690 <nrk_led_clr+0x1a>
    else if(led==1) nrk_gpio_set(NRK_LED_1);
    267e:	81 30       	cpi	r24, 0x01	; 1
    2680:	91 05       	cpc	r25, r1
    2682:	11 f4       	brne	.+4      	; 0x2688 <nrk_led_clr+0x12>
    2684:	88 e0       	ldi	r24, 0x08	; 8
    2686:	04 c0       	rjmp	.+8      	; 0x2690 <nrk_led_clr+0x1a>
    else if(led==2) nrk_gpio_set(NRK_LED_2);
    2688:	82 30       	cpi	r24, 0x02	; 2
    268a:	91 05       	cpc	r25, r1
    268c:	29 f4       	brne	.+10     	; 0x2698 <nrk_led_clr+0x22>
    268e:	80 e1       	ldi	r24, 0x10	; 16
    2690:	0e 94 80 11 	call	0x2300	; 0x2300 <nrk_gpio_set>
    else            return -1;

    return 1;
    2694:	81 e0       	ldi	r24, 0x01	; 1
    2696:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_set(NRK_LED_0);
    else if(led==1) nrk_gpio_set(NRK_LED_1);
    else if(led==2) nrk_gpio_set(NRK_LED_2);
    else            return -1;
    2698:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    269a:	08 95       	ret

0000269c <nrk_setup_ports>:
}


void nrk_setup_ports()
{
    PORT_INIT();
    269c:	80 b5       	in	r24, 0x20	; 32
    269e:	84 60       	ori	r24, 0x04	; 4
    26a0:	80 bd       	out	0x20, r24	; 32
    26a2:	87 e0       	ldi	r24, 0x07	; 7
    26a4:	87 bb       	out	0x17, r24	; 23
    26a6:	88 bb       	out	0x18, r24	; 24
    26a8:	8f ef       	ldi	r24, 0xFF	; 255
    26aa:	84 bb       	out	0x14, r24	; 20
    26ac:	15 ba       	out	0x15, r1	; 21
    26ae:	82 e0       	ldi	r24, 0x02	; 2
    26b0:	82 b9       	out	0x02, r24	; 2
    26b2:	87 e6       	ldi	r24, 0x67	; 103
    26b4:	8a bb       	out	0x1a, r24	; 26
    26b6:	80 e4       	ldi	r24, 0x40	; 64
    26b8:	8b bb       	out	0x1b, r24	; 27
    SPI_INIT();
    26ba:	80 e5       	ldi	r24, 0x50	; 80
    26bc:	8d b9       	out	0x0d, r24	; 13
    26be:	81 e0       	ldi	r24, 0x01	; 1
    26c0:	8e b9       	out	0x0e, r24	; 14
    // pdiener: switch off all LEDs
    nrk_led_clr(0);
    26c2:	80 e0       	ldi	r24, 0x00	; 0
    26c4:	90 e0       	ldi	r25, 0x00	; 0
    26c6:	0e 94 3b 13 	call	0x2676	; 0x2676 <nrk_led_clr>
    nrk_led_clr(1);
    26ca:	81 e0       	ldi	r24, 0x01	; 1
    26cc:	90 e0       	ldi	r25, 0x00	; 0
    26ce:	0e 94 3b 13 	call	0x2676	; 0x2676 <nrk_led_clr>
    nrk_led_clr(2);
    26d2:	82 e0       	ldi	r24, 0x02	; 2
    26d4:	90 e0       	ldi	r25, 0x00	; 0
    26d6:	0e 94 3b 13 	call	0x2676	; 0x2676 <nrk_led_clr>
    nrk_led_clr(3);
    26da:	83 e0       	ldi	r24, 0x03	; 3
    26dc:	90 e0       	ldi	r25, 0x00	; 0
    26de:	0e 94 3b 13 	call	0x2676	; 0x2676 <nrk_led_clr>
}
    26e2:	08 95       	ret

000026e4 <nrk_led_set>:

int8_t nrk_led_set( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_clr(NRK_LED_0);
    26e4:	00 97       	sbiw	r24, 0x00	; 0
    26e6:	11 f4       	brne	.+4      	; 0x26ec <nrk_led_set+0x8>
    26e8:	80 e0       	ldi	r24, 0x00	; 0
    26ea:	09 c0       	rjmp	.+18     	; 0x26fe <nrk_led_set+0x1a>
    else if(led==1) nrk_gpio_clr(NRK_LED_1);
    26ec:	81 30       	cpi	r24, 0x01	; 1
    26ee:	91 05       	cpc	r25, r1
    26f0:	11 f4       	brne	.+4      	; 0x26f6 <nrk_led_set+0x12>
    26f2:	88 e0       	ldi	r24, 0x08	; 8
    26f4:	04 c0       	rjmp	.+8      	; 0x26fe <nrk_led_set+0x1a>
    else if(led==2) nrk_gpio_clr(NRK_LED_2);
    26f6:	82 30       	cpi	r24, 0x02	; 2
    26f8:	91 05       	cpc	r25, r1
    26fa:	29 f4       	brne	.+10     	; 0x2706 <nrk_led_set+0x22>
    26fc:	80 e1       	ldi	r24, 0x10	; 16
    26fe:	0e 94 c6 11 	call	0x238c	; 0x238c <nrk_gpio_clr>
    else            return -1;

    return 1;
    2702:	81 e0       	ldi	r24, 0x01	; 1
    2704:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_clr(NRK_LED_0);
    else if(led==1) nrk_gpio_clr(NRK_LED_1);
    else if(led==2) nrk_gpio_clr(NRK_LED_2);
    else            return -1;
    2706:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    2708:	08 95       	ret

0000270a <putc1>:
    UART0_WAIT_AND_SEND(x);
}

void putc1(char x)
{
    UART1_WAIT_AND_SEND(x);
    270a:	90 91 9b 00 	lds	r25, 0x009B
    270e:	95 ff       	sbrs	r25, 5
    2710:	fc cf       	rjmp	.-8      	; 0x270a <putc1>
    2712:	90 91 9b 00 	lds	r25, 0x009B
    2716:	9f 7d       	andi	r25, 0xDF	; 223
    2718:	90 93 9b 00 	sts	0x009B, r25
    271c:	80 93 9c 00 	sts	0x009C, r24
}
    2720:	08 95       	ret

00002722 <setup_uart0>:
}
*/
void setup_uart0(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART0( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    2722:	90 93 90 00 	sts	0x0090, r25
    2726:	89 b9       	out	0x09, r24	; 9
    2728:	86 e0       	ldi	r24, 0x06	; 6
    272a:	80 93 95 00 	sts	0x0095, r24
    272e:	52 98       	cbi	0x0a, 2	; 10
    2730:	59 9a       	sbi	0x0b, 1	; 11
    ENABLE_UART0();
    2732:	8a b1       	in	r24, 0x0a	; 10
    2734:	88 61       	ori	r24, 0x18	; 24
    2736:	8a b9       	out	0x0a, r24	; 10
}
    2738:	08 95       	ret

0000273a <nrk_setup_uart>:
 *
 * More advanced UART usage will require manually
 * setting parameters.
 */
void nrk_setup_uart(uint16_t baudrate)
{
    273a:	0f 93       	push	r16
    273c:	1f 93       	push	r17
    273e:	cf 93       	push	r28
    2740:	df 93       	push	r29

    //setup_uart1(baudrate);
    setup_uart0(baudrate);
    2742:	0e 94 91 13 	call	0x2722	; 0x2722 <setup_uart0>

    stdout = fdevopen( putc0, getc0);
    2746:	c8 e5       	ldi	r28, 0x58	; 88
    2748:	d1 e1       	ldi	r29, 0x11	; 17
    274a:	03 e5       	ldi	r16, 0x53	; 83
    274c:	11 e1       	ldi	r17, 0x11	; 17
    274e:	ce 01       	movw	r24, r28
    2750:	b8 01       	movw	r22, r16
    2752:	0e 94 de 4a 	call	0x95bc	; 0x95bc <fdevopen>
    2756:	90 93 82 08 	sts	0x0882, r25
    275a:	80 93 81 08 	sts	0x0881, r24
    stdin = fdevopen( putc0, getc0);
    275e:	ce 01       	movw	r24, r28
    2760:	b8 01       	movw	r22, r16
    2762:	0e 94 de 4a 	call	0x95bc	; 0x95bc <fdevopen>
    2766:	90 93 80 08 	sts	0x0880, r25
    276a:	80 93 7f 08 	sts	0x087F, r24
    ENABLE_UART0_RX_INT();
#endif



}
    276e:	df 91       	pop	r29
    2770:	cf 91       	pop	r28
    2772:	1f 91       	pop	r17
    2774:	0f 91       	pop	r16
    2776:	08 95       	ret

00002778 <setup_uart1>:

void setup_uart1(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART1( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    2778:	90 93 98 00 	sts	0x0098, r25
    277c:	80 93 99 00 	sts	0x0099, r24
    2780:	86 e0       	ldi	r24, 0x06	; 6
    2782:	80 93 9d 00 	sts	0x009D, r24
    2786:	ea e9       	ldi	r30, 0x9A	; 154
    2788:	f0 e0       	ldi	r31, 0x00	; 0
    278a:	80 81       	ld	r24, Z
    278c:	8b 7f       	andi	r24, 0xFB	; 251
    278e:	80 83       	st	Z, r24
    2790:	ab e9       	ldi	r26, 0x9B	; 155
    2792:	b0 e0       	ldi	r27, 0x00	; 0
    2794:	8c 91       	ld	r24, X
    2796:	82 60       	ori	r24, 0x02	; 2
    2798:	8c 93       	st	X, r24
    ENABLE_UART1();
    279a:	80 81       	ld	r24, Z
    279c:	88 61       	ori	r24, 0x18	; 24
    279e:	80 83       	st	Z, r24
}
    27a0:	08 95       	ret

000027a2 <getc1>:


char getc1(void)
{
    unsigned char tmp;
    UART1_WAIT_AND_RECEIVE(tmp);
    27a2:	80 91 9b 00 	lds	r24, 0x009B
    27a6:	87 ff       	sbrs	r24, 7
    27a8:	fc cf       	rjmp	.-8      	; 0x27a2 <getc1>
    27aa:	80 91 9b 00 	lds	r24, 0x009B
    27ae:	8f 77       	andi	r24, 0x7F	; 127
    27b0:	80 93 9b 00 	sts	0x009B, r24
    27b4:	80 91 9c 00 	lds	r24, 0x009C
    return tmp;
}
    27b8:	08 95       	ret

000027ba <halWait>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    27c2:	01 97       	sbiw	r24, 0x01	; 1
    27c4:	d1 f7       	brne	.-12     	; 0x27ba <halWait>

} // halWait
    27c6:	08 95       	ret

000027c8 <nrk_eeprom_read_byte>:

// Some optimizations by pdiener

uint8_t nrk_eeprom_read_byte( uint16_t addr )
{
    return eeprom_read_byte((uint8_t*)addr);
    27c8:	0e 94 37 4c 	call	0x986e	; 0x986e <__eerd_byte_m128>
}
    27cc:	08 95       	ret

000027ce <nrk_eeprom_write_byte>:

int8_t nrk_eeprom_write_byte( uint16_t addr, uint8_t value )
{
    eeprom_write_byte( (uint8_t*)addr, value );
    27ce:	0e 94 3f 4c 	call	0x987e	; 0x987e <__eewr_byte_m128>
    return 0;
}
    27d2:	80 e0       	ldi	r24, 0x00	; 0
    27d4:	08 95       	ret

000027d6 <read_eeprom_mac_address>:

int8_t read_eeprom_mac_address(uint32_t *mac_addr)
{
    27d6:	ef 92       	push	r14
    27d8:	ff 92       	push	r15
    27da:	0f 93       	push	r16
    27dc:	1f 93       	push	r17
    27de:	cf 93       	push	r28
    27e0:	df 93       	push	r29
    uint8_t checksum,ct;
    uint8_t *buf;
    buf=(uint8_t *)mac_addr;
    27e2:	e8 2e       	mov	r14, r24
    27e4:	e7 01       	movw	r28, r14
    27e6:	7e 01       	movw	r14, r28
    27e8:	f9 2e       	mov	r15, r25
    27ea:	e7 01       	movw	r28, r14
    checksum=buf[0]+buf[1]+buf[2]+buf[3];
    buf[3]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_0);
    27ec:	80 e0       	ldi	r24, 0x00	; 0
    27ee:	90 e0       	ldi	r25, 0x00	; 0
    27f0:	0e 94 37 4c 	call	0x986e	; 0x986e <__eerd_byte_m128>
    27f4:	08 2f       	mov	r16, r24
    27f6:	8b 83       	std	Y+3, r24	; 0x03
    buf[2]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_1);
    27f8:	81 e0       	ldi	r24, 0x01	; 1
    27fa:	90 e0       	ldi	r25, 0x00	; 0
    27fc:	0e 94 37 4c 	call	0x986e	; 0x986e <__eerd_byte_m128>
    2800:	e8 2e       	mov	r14, r24
    2802:	8a 83       	std	Y+2, r24	; 0x02
    buf[1]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_2);
    2804:	82 e0       	ldi	r24, 0x02	; 2
    2806:	90 e0       	ldi	r25, 0x00	; 0
    2808:	0e 94 37 4c 	call	0x986e	; 0x986e <__eerd_byte_m128>
    280c:	f8 2e       	mov	r15, r24
    280e:	89 83       	std	Y+1, r24	; 0x01
    buf[0]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_3);
    2810:	83 e0       	ldi	r24, 0x03	; 3
    2812:	90 e0       	ldi	r25, 0x00	; 0
    2814:	0e 94 37 4c 	call	0x986e	; 0x986e <__eerd_byte_m128>
    2818:	18 2f       	mov	r17, r24
    281a:	88 83       	st	Y, r24
    checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
    281c:	84 e0       	ldi	r24, 0x04	; 4
    281e:	90 e0       	ldi	r25, 0x00	; 0
    2820:	0e 94 37 4c 	call	0x986e	; 0x986e <__eerd_byte_m128>
    ct=buf[0];
    ct+=buf[1];
    2824:	fe 0c       	add	r15, r14
    ct+=buf[2];
    2826:	f0 0e       	add	r15, r16
    ct+=buf[3];
    2828:	f1 0e       	add	r15, r17
    if(checksum==ct) return NRK_OK;
    282a:	8f 15       	cp	r24, r15
    282c:	11 f4       	brne	.+4      	; 0x2832 <read_eeprom_mac_address+0x5c>
    282e:	81 e0       	ldi	r24, 0x01	; 1
    2830:	01 c0       	rjmp	.+2      	; 0x2834 <read_eeprom_mac_address+0x5e>

    return NRK_ERROR;
    2832:	8f ef       	ldi	r24, 0xFF	; 255
}
    2834:	df 91       	pop	r29
    2836:	cf 91       	pop	r28
    2838:	1f 91       	pop	r17
    283a:	0f 91       	pop	r16
    283c:	ff 90       	pop	r15
    283e:	ef 90       	pop	r14
    2840:	08 95       	ret

00002842 <read_eeprom_channel>:

int8_t read_eeprom_channel(uint8_t *channel)
{
    2842:	cf 93       	push	r28
    2844:	df 93       	push	r29
    2846:	ec 01       	movw	r28, r24
    *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    2848:	85 e0       	ldi	r24, 0x05	; 5
    284a:	90 e0       	ldi	r25, 0x00	; 0
    284c:	0e 94 37 4c 	call	0x986e	; 0x986e <__eerd_byte_m128>
    2850:	88 83       	st	Y, r24
    return NRK_OK;
}
    2852:	81 e0       	ldi	r24, 0x01	; 1
    2854:	df 91       	pop	r29
    2856:	cf 91       	pop	r28
    2858:	08 95       	ret

0000285a <write_eeprom_load_img_pages>:

int8_t write_eeprom_load_img_pages(uint8_t *load_pages)
{
    285a:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    285c:	86 e0       	ldi	r24, 0x06	; 6
    285e:	90 e0       	ldi	r25, 0x00	; 0
    2860:	60 81       	ld	r22, Z
    2862:	0e 94 3f 4c 	call	0x987e	; 0x987e <__eewr_byte_m128>
    return NRK_OK;
}
    2866:	81 e0       	ldi	r24, 0x01	; 1
    2868:	08 95       	ret

0000286a <read_eeprom_load_img_pages>:

int8_t read_eeprom_load_img_pages(uint8_t *load_pages)
{
    286a:	cf 93       	push	r28
    286c:	df 93       	push	r29
    286e:	ec 01       	movw	r28, r24
    *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    2870:	86 e0       	ldi	r24, 0x06	; 6
    2872:	90 e0       	ldi	r25, 0x00	; 0
    2874:	0e 94 37 4c 	call	0x986e	; 0x986e <__eerd_byte_m128>
    2878:	88 83       	st	Y, r24
    return NRK_OK;
}
    287a:	81 e0       	ldi	r24, 0x01	; 1
    287c:	df 91       	pop	r29
    287e:	cf 91       	pop	r28
    2880:	08 95       	ret

00002882 <read_eeprom_aes_key>:

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    2882:	0f 93       	push	r16
    2884:	1f 93       	push	r17
    2886:	cf 93       	push	r28
    2888:	df 93       	push	r29
    288a:	08 2f       	mov	r16, r24
    288c:	19 2f       	mov	r17, r25
    288e:	c8 e0       	ldi	r28, 0x08	; 8
    2890:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    2892:	ce 01       	movw	r24, r28
    2894:	0e 94 37 4c 	call	0x986e	; 0x986e <__eerd_byte_m128>
    2898:	f8 01       	movw	r30, r16
    289a:	81 93       	st	Z+, r24
    289c:	8f 01       	movw	r16, r30
    289e:	21 96       	adiw	r28, 0x01	; 1
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    28a0:	c8 31       	cpi	r28, 0x18	; 24
    28a2:	d1 05       	cpc	r29, r1
    28a4:	b1 f7       	brne	.-20     	; 0x2892 <read_eeprom_aes_key+0x10>
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    return NRK_OK;
}
    28a6:	81 e0       	ldi	r24, 0x01	; 1
    28a8:	df 91       	pop	r29
    28aa:	cf 91       	pop	r28
    28ac:	1f 91       	pop	r17
    28ae:	0f 91       	pop	r16
    28b0:	08 95       	ret

000028b2 <write_eeprom_aes_key>:

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    28b2:	0f 93       	push	r16
    28b4:	1f 93       	push	r17
    28b6:	cf 93       	push	r28
    28b8:	df 93       	push	r29
    28ba:	08 2f       	mov	r16, r24
    28bc:	19 2f       	mov	r17, r25
    28be:	c8 e0       	ldi	r28, 0x08	; 8
    28c0:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    28c2:	f8 01       	movw	r30, r16
    28c4:	61 91       	ld	r22, Z+
    28c6:	8f 01       	movw	r16, r30
    28c8:	ce 01       	movw	r24, r28
    28ca:	0e 94 3f 4c 	call	0x987e	; 0x987e <__eewr_byte_m128>
    28ce:	21 96       	adiw	r28, 0x01	; 1
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    28d0:	c8 31       	cpi	r28, 0x18	; 24
    28d2:	d1 05       	cpc	r29, r1
    28d4:	b1 f7       	brne	.-20     	; 0x28c2 <write_eeprom_aes_key+0x10>
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    return NRK_OK;
}
    28d6:	81 e0       	ldi	r24, 0x01	; 1
    28d8:	df 91       	pop	r29
    28da:	cf 91       	pop	r28
    28dc:	1f 91       	pop	r17
    28de:	0f 91       	pop	r16
    28e0:	08 95       	ret

000028e2 <read_eeprom_current_image_checksum>:

int8_t read_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    28e2:	cf 93       	push	r28
    28e4:	df 93       	push	r29
    28e6:	ec 01       	movw	r28, r24
    *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    28e8:	87 e0       	ldi	r24, 0x07	; 7
    28ea:	90 e0       	ldi	r25, 0x00	; 0
    28ec:	0e 94 37 4c 	call	0x986e	; 0x986e <__eerd_byte_m128>
    28f0:	88 83       	st	Y, r24
    return NRK_OK;
}
    28f2:	81 e0       	ldi	r24, 0x01	; 1
    28f4:	df 91       	pop	r29
    28f6:	cf 91       	pop	r28
    28f8:	08 95       	ret

000028fa <write_eeprom_current_image_checksum>:

int8_t write_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    28fa:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM, *image_checksum);
    28fc:	87 e0       	ldi	r24, 0x07	; 7
    28fe:	90 e0       	ldi	r25, 0x00	; 0
    2900:	60 81       	ld	r22, Z
    2902:	0e 94 3f 4c 	call	0x987e	; 0x987e <__eewr_byte_m128>
    return NRK_OK;
}
    2906:	81 e0       	ldi	r24, 0x01	; 1
    2908:	08 95       	ret

0000290a <nrk_int_disable>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    290a:	f8 94       	cli
};
    290c:	08 95       	ret

0000290e <nrk_int_enable>:

inline void nrk_int_enable(void) {
  ENABLE_GLOBAL_INT();
    290e:	78 94       	sei
};
    2910:	08 95       	ret

00002912 <nrk_halt>:
uint8_t nrk_task_init_cnt;


void nrk_halt()
{
nrk_int_disable();
    2912:	0e 94 85 14 	call	0x290a	; 0x290a <nrk_int_disable>
    2916:	ff cf       	rjmp	.-2      	; 0x2916 <nrk_halt+0x4>

00002918 <nrk_init>:
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    2918:	0f 93       	push	r16
    291a:	1f 93       	push	r17
    291c:	df 93       	push	r29
    291e:	cf 93       	push	r28
    2920:	cd b7       	in	r28, 0x3d	; 61
    2922:	de b7       	in	r29, 0x3e	; 62
    2924:	a3 97       	sbiw	r28, 0x23	; 35
    2926:	0f b6       	in	r0, 0x3f	; 63
    2928:	f8 94       	cli
    292a:	de bf       	out	0x3e, r29	; 62
    292c:	0f be       	out	0x3f, r0	; 63
    292e:	cd bf       	out	0x3d, r28	; 61
	
    uint8_t i;	
//    unsigned char *stkc;
	
   nrk_task_type IdleTask;
   nrk_wakeup_signal = nrk_signal_create();
    2930:	0e 94 d1 20 	call	0x41a2	; 0x41a2 <nrk_signal_create>
    2934:	80 93 07 08 	sts	0x0807, r24
   if(nrk_wakeup_signal==NRK_ERROR) nrk_kernel_error_add(NRK_SIGNAL_CREATE_ERROR,0);
    2938:	8f 3f       	cpi	r24, 0xFF	; 255
    293a:	21 f4       	brne	.+8      	; 0x2944 <nrk_init+0x2c>
    293c:	8e e0       	ldi	r24, 0x0E	; 14
    293e:	60 e0       	ldi	r22, 0x00	; 0
    2940:	0e 94 9c 1e 	call	0x3d38	; 0x3d38 <nrk_kernel_error_add>
   //if((volatile)TCCR1B!=0) nrk_kernel_error_add(NRK_STACK_OVERFLOW,0); 
#ifndef NRK_SOFT_REBOOT_ON_ERROR
   i=_nrk_startup_error();
    2944:	0e 94 7b 2f 	call	0x5ef6	; 0x5ef6 <_nrk_startup_error>
   if((i&0x1)!=0) nrk_kernel_error_add(NRK_BAD_STARTUP,0);
    2948:	80 ff       	sbrs	r24, 0
    294a:	04 c0       	rjmp	.+8      	; 0x2954 <nrk_init+0x3c>
    294c:	86 e0       	ldi	r24, 0x06	; 6
    294e:	60 e0       	ldi	r22, 0x00	; 0
    2950:	0e 94 9c 1e 	call	0x3d38	; 0x3d38 <nrk_kernel_error_add>
	   }
   #endif
   #endif

   #ifdef NRK_WATCHDOG
    if(nrk_watchdog_check()==NRK_ERROR) 
    2954:	0e 94 eb 2f 	call	0x5fd6	; 0x5fd6 <nrk_watchdog_check>
    2958:	8f 3f       	cpi	r24, 0xFF	; 255
    295a:	31 f4       	brne	.+12     	; 0x2968 <nrk_init+0x50>
	{
    	nrk_watchdog_disable();
    295c:	0e 94 d0 2f 	call	0x5fa0	; 0x5fa0 <nrk_watchdog_disable>
	nrk_kernel_error_add(NRK_WATCHDOG_ERROR,0);
    2960:	80 e1       	ldi	r24, 0x10	; 16
    2962:	60 e0       	ldi	r22, 0x00	; 0
    2964:	0e 94 9c 1e 	call	0x3d38	; 0x3d38 <nrk_kernel_error_add>
	}
    nrk_watchdog_enable();
    2968:	0e 94 dd 2f 	call	0x5fba	; 0x5fba <nrk_watchdog_enable>
*/	
 
   // printf( "Init kernel_entry= %d %d\n",kernel_entry[1], kernel_entry[0] );

    
    nrk_cur_task_prio = 0;
    296c:	10 92 0a 08 	sts	0x080A, r1
    nrk_cur_task_TCB = NULL;
    2970:	10 92 18 08 	sts	0x0818, r1
    2974:	10 92 17 08 	sts	0x0817, r1
    
    nrk_high_ready_TCB = NULL;
    2978:	10 92 09 08 	sts	0x0809, r1
    297c:	10 92 08 08 	sts	0x0808, r1
    nrk_high_ready_prio = 0; 
    2980:	10 92 19 08 	sts	0x0819, r1

   #ifdef NRK_STATS_TRACKER
	nrk_stats_reset();
    2984:	0e 94 84 16 	call	0x2d08	; 0x2d08 <nrk_stats_reset>
    #ifdef NRK_MAX_RESERVES 
    // Setup the reserve structures
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;
    2988:	10 92 16 08 	sts	0x0816, r1

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    298c:	8f ef       	ldi	r24, 0xFF	; 255
    298e:	80 93 03 08 	sts	0x0803, r24
    nrk_sem_list[i].value=-1;
    2992:	80 93 05 08 	sts	0x0805, r24
    nrk_sem_list[i].resource_ceiling=-1;
    2996:	80 93 04 08 	sts	0x0804, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    299a:	93 e6       	ldi	r25, 0x63	; 99
    299c:	90 93 66 07 	sts	0x0766, r25
        nrk_task_TCB[i].task_ID = -1; 
    29a0:	80 93 64 07 	sts	0x0764, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    29a4:	90 93 87 07 	sts	0x0787, r25
        nrk_task_TCB[i].task_ID = -1; 
    29a8:	80 93 85 07 	sts	0x0785, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    29ac:	90 93 a8 07 	sts	0x07A8, r25
        nrk_task_TCB[i].task_ID = -1; 
    29b0:	80 93 a6 07 	sts	0x07A6, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    29b4:	90 93 c9 07 	sts	0x07C9, r25
        nrk_task_TCB[i].task_ID = -1; 
    29b8:	80 93 c7 07 	sts	0x07C7, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    29bc:	90 93 ea 07 	sts	0x07EA, r25
        nrk_task_TCB[i].task_ID = -1; 
    29c0:	80 93 e8 07 	sts	0x07E8, r24
    29c4:	e6 e5       	ldi	r30, 0x56	; 86
    29c6:	f8 e0       	ldi	r31, 0x08	; 8
    29c8:	20 e0       	ldi	r18, 0x00	; 0
    29ca:	30 e0       	ldi	r19, 0x00	; 0
    29cc:	01 c0       	rjmp	.+2      	; 0x29d0 <nrk_init+0xb8>
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    29ce:	9a 01       	movw	r18, r20
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
        nrk_task_TCB[i].task_ID = -1; 
    29d0:	a9 01       	movw	r20, r18
    29d2:	4f 5f       	subi	r20, 0xFF	; 255
    29d4:	5f 4f       	sbci	r21, 0xFF	; 255
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    29d6:	ca 01       	movw	r24, r20
    29d8:	88 0f       	add	r24, r24
    29da:	99 1f       	adc	r25, r25
    29dc:	88 0f       	add	r24, r24
    29de:	99 1f       	adc	r25, r25
    29e0:	84 0f       	add	r24, r20
    29e2:	95 1f       	adc	r25, r21
    29e4:	8d 5a       	subi	r24, 0xAD	; 173
    29e6:	97 4f       	sbci	r25, 0xF7	; 247
    29e8:	91 83       	std	Z+1, r25	; 0x01
    29ea:	80 83       	st	Z, r24
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    29ec:	c9 01       	movw	r24, r18
    29ee:	88 0f       	add	r24, r24
    29f0:	99 1f       	adc	r25, r25
    29f2:	88 0f       	add	r24, r24
    29f4:	99 1f       	adc	r25, r25
    29f6:	82 0f       	add	r24, r18
    29f8:	93 1f       	adc	r25, r19
    29fa:	8d 5a       	subi	r24, 0xAD	; 173
    29fc:	97 4f       	sbci	r25, 0xF7	; 247
    29fe:	94 83       	std	Z+4, r25	; 0x04
    2a00:	83 83       	std	Z+3, r24	; 0x03
    2a02:	35 96       	adiw	r30, 0x05	; 5
        nrk_task_TCB[i].task_ID = -1; 
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    2a04:	45 30       	cpi	r20, 0x05	; 5
    2a06:	51 05       	cpc	r21, r1
    2a08:	11 f7       	brne	.-60     	; 0x29ce <nrk_init+0xb6>
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
	}
	
	_nrk_readyQ[0].Prev	=	NULL;
    2a0a:	10 92 55 08 	sts	0x0855, r1
    2a0e:	10 92 54 08 	sts	0x0854, r1
	_nrk_readyQ[NRK_MAX_TASKS].Next	=	NULL;
    2a12:	10 92 70 08 	sts	0x0870, r1
    2a16:	10 92 6f 08 	sts	0x086F, r1
	_head_node = NULL;
    2a1a:	10 92 0d 08 	sts	0x080D, r1
    2a1e:	10 92 0c 08 	sts	0x080C, r1
	_free_node = &_nrk_readyQ[0];
    2a22:	83 e5       	ldi	r24, 0x53	; 83
    2a24:	98 e0       	ldi	r25, 0x08	; 8
    2a26:	90 93 5b 07 	sts	0x075B, r25
    2a2a:	80 93 5a 07 	sts	0x075A, r24
	
	
	

	nrk_task_set_entry_function( &IdleTask, nrk_idle_task);
    2a2e:	8e 01       	movw	r16, r28
    2a30:	0f 5f       	subi	r16, 0xFF	; 255
    2a32:	1f 4f       	sbci	r17, 0xFF	; 255
    2a34:	c8 01       	movw	r24, r16
    2a36:	63 ee       	ldi	r22, 0xE3	; 227
    2a38:	79 e2       	ldi	r23, 0x29	; 41
    2a3a:	0e 94 f5 2f 	call	0x5fea	; 0x5fea <nrk_task_set_entry_function>
	nrk_task_set_stk( &IdleTask, nrk_idle_task_stk, NRK_TASK_IDLE_STK_SIZE);
    2a3e:	c8 01       	movw	r24, r16
    2a40:	6c e1       	ldi	r22, 0x1C	; 28
    2a42:	76 e0       	ldi	r23, 0x06	; 6
    2a44:	40 e8       	ldi	r20, 0x80	; 128
    2a46:	50 e0       	ldi	r21, 0x00	; 0
    2a48:	0e 94 3b 30 	call	0x6076	; 0x6076 <nrk_task_set_stk>
	nrk_idle_task_stk[0]=STK_CANARY_VAL;	
    2a4c:	85 e5       	ldi	r24, 0x55	; 85
    2a4e:	80 93 1c 06 	sts	0x061C, r24
	//IdleTask.task_ID = NRK_IDLE_TASK_ID;
	IdleTask.prio = 0;
    2a52:	19 86       	std	Y+9, r1	; 0x09
	IdleTask.period.secs = 0;
    2a54:	1c 86       	std	Y+12, r1	; 0x0c
    2a56:	1d 86       	std	Y+13, r1	; 0x0d
    2a58:	1e 86       	std	Y+14, r1	; 0x0e
    2a5a:	1f 86       	std	Y+15, r1	; 0x0f
	IdleTask.period.nano_secs = 0;
    2a5c:	18 8a       	std	Y+16, r1	; 0x10
    2a5e:	19 8a       	std	Y+17, r1	; 0x11
    2a60:	1a 8a       	std	Y+18, r1	; 0x12
    2a62:	1b 8a       	std	Y+19, r1	; 0x13
	IdleTask.cpu_reserve.secs = 0;
    2a64:	1c 8a       	std	Y+20, r1	; 0x14
    2a66:	1d 8a       	std	Y+21, r1	; 0x15
    2a68:	1e 8a       	std	Y+22, r1	; 0x16
    2a6a:	1f 8a       	std	Y+23, r1	; 0x17
	IdleTask.cpu_reserve.nano_secs = 0;
    2a6c:	18 8e       	std	Y+24, r1	; 0x18
    2a6e:	19 8e       	std	Y+25, r1	; 0x19
    2a70:	1a 8e       	std	Y+26, r1	; 0x1a
    2a72:	1b 8e       	std	Y+27, r1	; 0x1b
	IdleTask.offset.secs = 0;
    2a74:	1c 8e       	std	Y+28, r1	; 0x1c
    2a76:	1d 8e       	std	Y+29, r1	; 0x1d
    2a78:	1e 8e       	std	Y+30, r1	; 0x1e
    2a7a:	1f 8e       	std	Y+31, r1	; 0x1f
	IdleTask.offset.nano_secs = 0;
    2a7c:	18 a2       	std	Y+32, r1	; 0x20
    2a7e:	19 a2       	std	Y+33, r1	; 0x21
    2a80:	1a a2       	std	Y+34, r1	; 0x22
    2a82:	1b a2       	std	Y+35, r1	; 0x23
	IdleTask.FirstActivation = TRUE;
    2a84:	81 e0       	ldi	r24, 0x01	; 1
    2a86:	88 87       	std	Y+8, r24	; 0x08
	IdleTask.Type = IDLE_TASK;
    2a88:	92 e0       	ldi	r25, 0x02	; 2
    2a8a:	9a 87       	std	Y+10, r25	; 0x0a
	IdleTask.SchType = PREEMPTIVE;
    2a8c:	8b 87       	std	Y+11, r24	; 0x0b
	nrk_activate_task(&IdleTask);
    2a8e:	c8 01       	movw	r24, r16
    2a90:	0e 94 cb 24 	call	0x4996	; 0x4996 <nrk_activate_task>
	
}
    2a94:	a3 96       	adiw	r28, 0x23	; 35
    2a96:	0f b6       	in	r0, 0x3f	; 63
    2a98:	f8 94       	cli
    2a9a:	de bf       	out	0x3e, r29	; 62
    2a9c:	0f be       	out	0x3f, r0	; 63
    2a9e:	cd bf       	out	0x3d, r28	; 61
    2aa0:	cf 91       	pop	r28
    2aa2:	df 91       	pop	r29
    2aa4:	1f 91       	pop	r17
    2aa6:	0f 91       	pop	r16
    2aa8:	08 95       	ret

00002aaa <nrk_start>:




void nrk_start (void)
{
    2aaa:	cf 92       	push	r12
    2aac:	df 92       	push	r13
    2aae:	ff 92       	push	r15
    2ab0:	0f 93       	push	r16
    2ab2:	1f 93       	push	r17
    2ab4:	df 93       	push	r29
    2ab6:	cf 93       	push	r28
    2ab8:	00 d0       	rcall	.+0      	; 0x2aba <nrk_start+0x10>
    2aba:	cd b7       	in	r28, 0x3d	; 61
    2abc:	de b7       	in	r29, 0x3e	; 62
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
    2abe:	b4 e6       	ldi	r27, 0x64	; 100
    2ac0:	cb 2e       	mov	r12, r27
    2ac2:	b7 e0       	ldi	r27, 0x07	; 7
    2ac4:	db 2e       	mov	r13, r27
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2ac6:	90 e0       	ldi	r25, 0x00	; 0
    {
	task_ID = nrk_task_TCB[i].task_ID;
    2ac8:	f6 01       	movw	r30, r12
    2aca:	f0 80       	ld	r15, Z
	// only check activated tasks
	if(task_ID!=-1)
    2acc:	ff 2d       	mov	r31, r15
    2ace:	ff 3f       	cpi	r31, 0xFF	; 255
    2ad0:	b1 f0       	breq	.+44     	; 0x2afe <nrk_start+0x54>
    2ad2:	04 e6       	ldi	r16, 0x64	; 100
    2ad4:	17 e0       	ldi	r17, 0x07	; 7
    2ad6:	20 e0       	ldi	r18, 0x00	; 0
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
		{
			if(i!=j && task_ID==nrk_task_TCB[j].task_ID)
    2ad8:	92 17       	cp	r25, r18
    2ada:	61 f0       	breq	.+24     	; 0x2af4 <nrk_start+0x4a>
    2adc:	f8 01       	movw	r30, r16
    2ade:	80 81       	ld	r24, Z
    2ae0:	f8 16       	cp	r15, r24
    2ae2:	41 f4       	brne	.+16     	; 0x2af4 <nrk_start+0x4a>
			{
			nrk_kernel_error_add(NRK_DUP_TASK_ID,task_ID);
    2ae4:	85 e0       	ldi	r24, 0x05	; 5
    2ae6:	6f 2d       	mov	r22, r15
    2ae8:	29 83       	std	Y+1, r18	; 0x01
    2aea:	9a 83       	std	Y+2, r25	; 0x02
    2aec:	0e 94 9c 1e 	call	0x3d38	; 0x3d38 <nrk_kernel_error_add>
    2af0:	9a 81       	ldd	r25, Y+2	; 0x02
    2af2:	29 81       	ldd	r18, Y+1	; 0x01
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
    2af4:	2f 5f       	subi	r18, 0xFF	; 255
    2af6:	0f 5d       	subi	r16, 0xDF	; 223
    2af8:	1f 4f       	sbci	r17, 0xFF	; 255
    2afa:	25 30       	cpi	r18, 0x05	; 5
    2afc:	69 f7       	brne	.-38     	; 0x2ad8 <nrk_start+0x2e>
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2afe:	9f 5f       	subi	r25, 0xFF	; 255
    2b00:	21 e2       	ldi	r18, 0x21	; 33
    2b02:	30 e0       	ldi	r19, 0x00	; 0
    2b04:	c2 0e       	add	r12, r18
    2b06:	d3 1e       	adc	r13, r19
    2b08:	95 30       	cpi	r25, 0x05	; 5
    2b0a:	f1 f6       	brne	.-68     	; 0x2ac8 <nrk_start+0x1e>
		}
	}

    }

    task_ID = nrk_get_high_ready_task_ID();	
    2b0c:	0e 94 b9 23 	call	0x4772	; 0x4772 <nrk_get_high_ready_task_ID>
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    2b10:	99 27       	eor	r25, r25
    2b12:	87 fd       	sbrc	r24, 7
    2b14:	90 95       	com	r25
    2b16:	fc 01       	movw	r30, r24
    2b18:	a5 e0       	ldi	r26, 0x05	; 5
    2b1a:	ee 0f       	add	r30, r30
    2b1c:	ff 1f       	adc	r31, r31
    2b1e:	aa 95       	dec	r26
    2b20:	e1 f7       	brne	.-8      	; 0x2b1a <nrk_start+0x70>
    2b22:	e8 0f       	add	r30, r24
    2b24:	f9 1f       	adc	r31, r25
    2b26:	e4 5a       	subi	r30, 0xA4	; 164
    2b28:	f8 4f       	sbci	r31, 0xF8	; 248
    2b2a:	82 85       	ldd	r24, Z+10	; 0x0a
    2b2c:	80 93 19 08 	sts	0x0819, r24
    nrk_high_ready_TCB = nrk_cur_task_TCB = &nrk_task_TCB[task_ID];           
    2b30:	f0 93 18 08 	sts	0x0818, r31
    2b34:	e0 93 17 08 	sts	0x0817, r30
    2b38:	f0 93 09 08 	sts	0x0809, r31
    2b3c:	e0 93 08 08 	sts	0x0808, r30
    nrk_cur_task_prio = nrk_high_ready_prio;
    2b40:	80 93 0a 08 	sts	0x080A, r24
    
    //TODO: this way on msp
    // *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    // *stkc = (uint16_t)((uint16_t)_nrk_timer_tick>>8); 
*/
    nrk_target_start();
    2b44:	0e 94 70 30 	call	0x60e0	; 0x60e0 <nrk_target_start>
    nrk_stack_pointer_init(); 
    2b48:	0e 94 61 30 	call	0x60c2	; 0x60c2 <nrk_stack_pointer_init>
    nrk_start_high_ready_task();	
    2b4c:	0e 94 bd 3b 	call	0x777a	; 0x777a <nrk_start_high_ready_task>
    2b50:	ff cf       	rjmp	.-2      	; 0x2b50 <nrk_start+0xa6>

00002b52 <nrk_TCB_init>:
    while(1);
}


int8_t nrk_TCB_init (nrk_task_type *Task, NRK_STK *ptos, NRK_STK *pbos, uint16_t stk_size, void *pext, uint16_t opt)
{
    2b52:	ef 92       	push	r14
    2b54:	ff 92       	push	r15
    2b56:	0f 93       	push	r16
    2b58:	1f 93       	push	r17
    2b5a:	cf 93       	push	r28
    2b5c:	df 93       	push	r29
    2b5e:	ec 01       	movw	r28, r24
    2b60:	7b 01       	movw	r14, r22
    2b62:	8a 01       	movw	r16, r20
	
    //  Already in critical section so no needenter critical section
    if(Task->Type!=IDLE_TASK)
    2b64:	89 85       	ldd	r24, Y+9	; 0x09
    2b66:	82 30       	cpi	r24, 0x02	; 2
    2b68:	21 f0       	breq	.+8      	; 0x2b72 <nrk_TCB_init+0x20>
    	Task->task_ID=nrk_task_init_cnt;
    2b6a:	80 91 06 08 	lds	r24, 0x0806
    2b6e:	88 83       	st	Y, r24
    2b70:	01 c0       	rjmp	.+2      	; 0x2b74 <nrk_TCB_init+0x22>
    else Task->task_ID=NRK_IDLE_TASK_ID;
    2b72:	18 82       	st	Y, r1

    if(nrk_task_init_cnt>=NRK_MAX_TASKS) nrk_kernel_error_add(NRK_EXTRA_TASK,0);
    2b74:	80 91 06 08 	lds	r24, 0x0806
    2b78:	85 30       	cpi	r24, 0x05	; 5
    2b7a:	20 f0       	brcs	.+8      	; 0x2b84 <nrk_TCB_init+0x32>
    2b7c:	87 e0       	ldi	r24, 0x07	; 7
    2b7e:	60 e0       	ldi	r22, 0x00	; 0
    2b80:	0e 94 9c 1e 	call	0x3d38	; 0x3d38 <nrk_kernel_error_add>
    if(Task->Type!=IDLE_TASK) nrk_task_init_cnt++; 
    2b84:	89 85       	ldd	r24, Y+9	; 0x09
    2b86:	82 30       	cpi	r24, 0x02	; 2
    2b88:	29 f0       	breq	.+10     	; 0x2b94 <nrk_TCB_init+0x42>
    2b8a:	80 91 06 08 	lds	r24, 0x0806
    2b8e:	8f 5f       	subi	r24, 0xFF	; 255
    2b90:	80 93 06 08 	sts	0x0806, r24
    if(nrk_task_init_cnt==NRK_IDLE_TASK_ID) nrk_task_init_cnt++;
    2b94:	80 91 06 08 	lds	r24, 0x0806
    2b98:	88 23       	and	r24, r24
    2b9a:	19 f4       	brne	.+6      	; 0x2ba2 <nrk_TCB_init+0x50>
    2b9c:	81 e0       	ldi	r24, 0x01	; 1
    2b9e:	80 93 06 08 	sts	0x0806, r24
    //initialize member of TCB structure
    nrk_task_TCB[Task->task_ID].OSTaskStkPtr = ptos;
    2ba2:	88 81       	ld	r24, Y
    2ba4:	99 27       	eor	r25, r25
    2ba6:	87 fd       	sbrc	r24, 7
    2ba8:	90 95       	com	r25
    2baa:	fc 01       	movw	r30, r24
    2bac:	a5 e0       	ldi	r26, 0x05	; 5
    2bae:	ee 0f       	add	r30, r30
    2bb0:	ff 1f       	adc	r31, r31
    2bb2:	aa 95       	dec	r26
    2bb4:	e1 f7       	brne	.-8      	; 0x2bae <nrk_TCB_init+0x5c>
    2bb6:	e8 0f       	add	r30, r24
    2bb8:	f9 1f       	adc	r31, r25
    2bba:	e4 5a       	subi	r30, 0xA4	; 164
    2bbc:	f8 4f       	sbci	r31, 0xF8	; 248
    2bbe:	f1 82       	std	Z+1, r15	; 0x01
    2bc0:	e0 82       	st	Z, r14
    nrk_task_TCB[Task->task_ID].task_prio = Task->prio;
    2bc2:	88 85       	ldd	r24, Y+8	; 0x08
    2bc4:	82 87       	std	Z+10, r24	; 0x0a
    nrk_task_TCB[Task->task_ID].task_state = SUSPENDED;
    2bc6:	88 81       	ld	r24, Y
    2bc8:	99 27       	eor	r25, r25
    2bca:	87 fd       	sbrc	r24, 7
    2bcc:	90 95       	com	r25
    2bce:	fc 01       	movw	r30, r24
    2bd0:	75 e0       	ldi	r23, 0x05	; 5
    2bd2:	ee 0f       	add	r30, r30
    2bd4:	ff 1f       	adc	r31, r31
    2bd6:	7a 95       	dec	r23
    2bd8:	e1 f7       	brne	.-8      	; 0x2bd2 <nrk_TCB_init+0x80>
    2bda:	e8 0f       	add	r30, r24
    2bdc:	f9 1f       	adc	r31, r25
    2bde:	e4 5a       	subi	r30, 0xA4	; 164
    2be0:	f8 4f       	sbci	r31, 0xF8	; 248
    2be2:	83 e0       	ldi	r24, 0x03	; 3
    2be4:	81 87       	std	Z+9, r24	; 0x09
    
    nrk_task_TCB[Task->task_ID].task_ID = Task->task_ID;
    2be6:	28 81       	ld	r18, Y
    2be8:	82 2f       	mov	r24, r18
    2bea:	99 27       	eor	r25, r25
    2bec:	87 fd       	sbrc	r24, 7
    2bee:	90 95       	com	r25
    2bf0:	fc 01       	movw	r30, r24
    2bf2:	65 e0       	ldi	r22, 0x05	; 5
    2bf4:	ee 0f       	add	r30, r30
    2bf6:	ff 1f       	adc	r31, r31
    2bf8:	6a 95       	dec	r22
    2bfa:	e1 f7       	brne	.-8      	; 0x2bf4 <nrk_TCB_init+0xa2>
    2bfc:	e8 0f       	add	r30, r24
    2bfe:	f9 1f       	adc	r31, r25
    2c00:	e4 5a       	subi	r30, 0xA4	; 164
    2c02:	f8 4f       	sbci	r31, 0xF8	; 248
    2c04:	20 87       	std	Z+8, r18	; 0x08
    nrk_task_TCB[Task->task_ID].suspend_flag = 0;
    2c06:	88 81       	ld	r24, Y
    2c08:	99 27       	eor	r25, r25
    2c0a:	87 fd       	sbrc	r24, 7
    2c0c:	90 95       	com	r25
    2c0e:	7c 01       	movw	r14, r24
    2c10:	55 e0       	ldi	r21, 0x05	; 5
    2c12:	ee 0c       	add	r14, r14
    2c14:	ff 1c       	adc	r15, r15
    2c16:	5a 95       	dec	r21
    2c18:	e1 f7       	brne	.-8      	; 0x2c12 <nrk_TCB_init+0xc0>
    2c1a:	e8 0e       	add	r14, r24
    2c1c:	f9 1e       	adc	r15, r25
    2c1e:	8c e5       	ldi	r24, 0x5C	; 92
    2c20:	97 e0       	ldi	r25, 0x07	; 7
    2c22:	e8 0e       	add	r14, r24
    2c24:	f9 1e       	adc	r15, r25
    2c26:	f7 01       	movw	r30, r14
    2c28:	15 82       	std	Z+5, r1	; 0x05
    nrk_task_TCB[Task->task_ID].period= _nrk_time_to_ticks( &(Task->period) );
    2c2a:	ce 01       	movw	r24, r28
    2c2c:	0b 96       	adiw	r24, 0x0b	; 11
    2c2e:	0e 94 94 28 	call	0x5128	; 0x5128 <_nrk_time_to_ticks>
    2c32:	f7 01       	movw	r30, r14
    2c34:	94 8f       	std	Z+28, r25	; 0x1c
    2c36:	83 8f       	std	Z+27, r24	; 0x1b
    if(Task->period.secs > 61) nrk_kernel_error_add(NRK_PERIOD_OVERFLOW,Task->task_ID);
    2c38:	8b 85       	ldd	r24, Y+11	; 0x0b
    2c3a:	9c 85       	ldd	r25, Y+12	; 0x0c
    2c3c:	ad 85       	ldd	r26, Y+13	; 0x0d
    2c3e:	be 85       	ldd	r27, Y+14	; 0x0e
    2c40:	8e 33       	cpi	r24, 0x3E	; 62
    2c42:	91 05       	cpc	r25, r1
    2c44:	a1 05       	cpc	r26, r1
    2c46:	b1 05       	cpc	r27, r1
    2c48:	20 f0       	brcs	.+8      	; 0x2c52 <nrk_TCB_init+0x100>
    2c4a:	86 e1       	ldi	r24, 0x16	; 22
    2c4c:	68 81       	ld	r22, Y
    2c4e:	0e 94 9c 1e 	call	0x3d38	; 0x3d38 <nrk_kernel_error_add>
    nrk_task_TCB[Task->task_ID].next_wakeup= _nrk_time_to_ticks( &(Task->offset));
    2c52:	e8 80       	ld	r14, Y
    2c54:	ff 24       	eor	r15, r15
    2c56:	e7 fc       	sbrc	r14, 7
    2c58:	f0 94       	com	r15
    2c5a:	ce 01       	movw	r24, r28
    2c5c:	4b 96       	adiw	r24, 0x1b	; 27
    2c5e:	0e 94 94 28 	call	0x5128	; 0x5128 <_nrk_time_to_ticks>
    2c62:	f7 01       	movw	r30, r14
    2c64:	45 e0       	ldi	r20, 0x05	; 5
    2c66:	ee 0f       	add	r30, r30
    2c68:	ff 1f       	adc	r31, r31
    2c6a:	4a 95       	dec	r20
    2c6c:	e1 f7       	brne	.-8      	; 0x2c66 <nrk_TCB_init+0x114>
    2c6e:	ee 0d       	add	r30, r14
    2c70:	ff 1d       	adc	r31, r15
    2c72:	e4 5a       	subi	r30, 0xA4	; 164
    2c74:	f8 4f       	sbci	r31, 0xF8	; 248
    2c76:	96 8b       	std	Z+22, r25	; 0x16
    2c78:	85 8b       	std	Z+21, r24	; 0x15
    nrk_task_TCB[Task->task_ID].next_period= nrk_task_TCB[Task->task_ID].period+nrk_task_TCB[Task->task_ID].next_wakeup;
    2c7a:	88 81       	ld	r24, Y
    2c7c:	99 27       	eor	r25, r25
    2c7e:	87 fd       	sbrc	r24, 7
    2c80:	90 95       	com	r25
    2c82:	7c 01       	movw	r14, r24
    2c84:	35 e0       	ldi	r19, 0x05	; 5
    2c86:	ee 0c       	add	r14, r14
    2c88:	ff 1c       	adc	r15, r15
    2c8a:	3a 95       	dec	r19
    2c8c:	e1 f7       	brne	.-8      	; 0x2c86 <nrk_TCB_init+0x134>
    2c8e:	e8 0e       	add	r14, r24
    2c90:	f9 1e       	adc	r15, r25
    2c92:	8c e5       	ldi	r24, 0x5C	; 92
    2c94:	97 e0       	ldi	r25, 0x07	; 7
    2c96:	e8 0e       	add	r14, r24
    2c98:	f9 1e       	adc	r15, r25
    2c9a:	f7 01       	movw	r30, r14
    2c9c:	85 89       	ldd	r24, Z+21	; 0x15
    2c9e:	96 89       	ldd	r25, Z+22	; 0x16
    2ca0:	23 8d       	ldd	r18, Z+27	; 0x1b
    2ca2:	34 8d       	ldd	r19, Z+28	; 0x1c
    2ca4:	82 0f       	add	r24, r18
    2ca6:	93 1f       	adc	r25, r19
    2ca8:	90 8f       	std	Z+24, r25	; 0x18
    2caa:	87 8b       	std	Z+23, r24	; 0x17
    nrk_task_TCB[Task->task_ID].cpu_reserve= _nrk_time_to_ticks(&(Task->cpu_reserve));
    2cac:	ce 01       	movw	r24, r28
    2cae:	43 96       	adiw	r24, 0x13	; 19
    2cb0:	0e 94 94 28 	call	0x5128	; 0x5128 <_nrk_time_to_ticks>
    2cb4:	f7 01       	movw	r30, r14
    2cb6:	96 8f       	std	Z+30, r25	; 0x1e
    2cb8:	85 8f       	std	Z+29, r24	; 0x1d
    nrk_task_TCB[Task->task_ID].cpu_remaining = nrk_task_TCB[Task->task_ID].cpu_reserve;
    2cba:	88 81       	ld	r24, Y
    2cbc:	99 27       	eor	r25, r25
    2cbe:	87 fd       	sbrc	r24, 7
    2cc0:	90 95       	com	r25
    2cc2:	fc 01       	movw	r30, r24
    2cc4:	25 e0       	ldi	r18, 0x05	; 5
    2cc6:	ee 0f       	add	r30, r30
    2cc8:	ff 1f       	adc	r31, r31
    2cca:	2a 95       	dec	r18
    2ccc:	e1 f7       	brne	.-8      	; 0x2cc6 <nrk_TCB_init+0x174>
    2cce:	e8 0f       	add	r30, r24
    2cd0:	f9 1f       	adc	r31, r25
    2cd2:	e4 5a       	subi	r30, 0xA4	; 164
    2cd4:	f8 4f       	sbci	r31, 0xF8	; 248
    2cd6:	85 8d       	ldd	r24, Z+29	; 0x1d
    2cd8:	96 8d       	ldd	r25, Z+30	; 0x1e
    2cda:	92 8f       	std	Z+26, r25	; 0x1a
    2cdc:	81 8f       	std	Z+25, r24	; 0x19
    nrk_task_TCB[Task->task_ID].num_periods = 1;
    2cde:	81 e0       	ldi	r24, 0x01	; 1
    2ce0:	90 e0       	ldi	r25, 0x00	; 0
    2ce2:	90 a3       	std	Z+32, r25	; 0x20
    2ce4:	87 8f       	std	Z+31, r24	; 0x1f
    nrk_task_TCB[Task->task_ID].OSTCBStkBottom = pbos;
    2ce6:	13 83       	std	Z+3, r17	; 0x03
    2ce8:	02 83       	std	Z+2, r16	; 0x02
    nrk_task_TCB[Task->task_ID].errno= NRK_OK;
    2cea:	81 e0       	ldi	r24, 0x01	; 1
    2cec:	84 87       	std	Z+12, r24	; 0x0c
	         

			
    return NRK_OK;

}
    2cee:	df 91       	pop	r29
    2cf0:	cf 91       	pop	r28
    2cf2:	1f 91       	pop	r17
    2cf4:	0f 91       	pop	r16
    2cf6:	ff 90       	pop	r15
    2cf8:	ef 90       	pop	r14
    2cfa:	08 95       	ret

00002cfc <_nrk_timer_tick>:
void _nrk_timer_tick(void)
{
	// want to do something before the scheduler gets called? 
	// Go ahead and put it here...

	_nrk_scheduler();
    2cfc:	0e 94 09 2a 	call	0x5412	; 0x5412 <_nrk_scheduler>

  	return;
}
    2d00:	08 95       	ret

00002d02 <nrk_version>:


uint16_t nrk_version (void)
{
    return (NRK_VERSION);
}
    2d02:	85 e6       	ldi	r24, 0x65	; 101
    2d04:	90 e0       	ldi	r25, 0x00	; 0
    2d06:	08 95       	ret

00002d08 <nrk_stats_reset>:
#ifdef NRK_STATS_TRACKER
void nrk_stats_reset()
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    2d08:	10 92 52 04 	sts	0x0452, r1
    2d0c:	10 92 53 04 	sts	0x0453, r1
    2d10:	10 92 54 04 	sts	0x0454, r1
    2d14:	10 92 55 04 	sts	0x0455, r1
    _nrk_stats_sleep_time.nano_secs=0;
    2d18:	10 92 56 04 	sts	0x0456, r1
    2d1c:	10 92 57 04 	sts	0x0457, r1
    2d20:	10 92 58 04 	sts	0x0458, r1
    2d24:	10 92 59 04 	sts	0x0459, r1
    2d28:	e5 e8       	ldi	r30, 0x85	; 133
    2d2a:	f5 e0       	ldi	r31, 0x05	; 5
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        cur_task_stats[i].total_ticks=0;
    2d2c:	10 82       	st	Z, r1
    2d2e:	11 82       	std	Z+1, r1	; 0x01
    2d30:	12 82       	std	Z+2, r1	; 0x02
    2d32:	13 82       	std	Z+3, r1	; 0x03
        cur_task_stats[i].max_exec_ticks=0;
    2d34:	10 86       	std	Z+8, r1	; 0x08
    2d36:	11 86       	std	Z+9, r1	; 0x09
    2d38:	12 86       	std	Z+10, r1	; 0x0a
    2d3a:	13 86       	std	Z+11, r1	; 0x0b
        cur_task_stats[i].min_exec_ticks=0;
    2d3c:	14 82       	std	Z+4, r1	; 0x04
    2d3e:	15 82       	std	Z+5, r1	; 0x05
    2d40:	16 82       	std	Z+6, r1	; 0x06
    2d42:	17 82       	std	Z+7, r1	; 0x07
        cur_task_stats[i].last_exec_ticks=0;
    2d44:	14 86       	std	Z+12, r1	; 0x0c
    2d46:	15 86       	std	Z+13, r1	; 0x0d
    2d48:	16 86       	std	Z+14, r1	; 0x0e
    2d4a:	17 86       	std	Z+15, r1	; 0x0f
        cur_task_stats[i].swapped_in=0;
    2d4c:	10 8a       	std	Z+16, r1	; 0x10
    2d4e:	11 8a       	std	Z+17, r1	; 0x11
    2d50:	12 8a       	std	Z+18, r1	; 0x12
    2d52:	13 8a       	std	Z+19, r1	; 0x13
        cur_task_stats[i].preempted=0;
    2d54:	10 8e       	std	Z+24, r1	; 0x18
    2d56:	11 8e       	std	Z+25, r1	; 0x19
    2d58:	12 8e       	std	Z+26, r1	; 0x1a
    2d5a:	13 8e       	std	Z+27, r1	; 0x1b
        cur_task_stats[i].violations=0;
    2d5c:	14 8e       	std	Z+28, r1	; 0x1c
        cur_task_stats[i].overflow=0;
    2d5e:	15 8e       	std	Z+29, r1	; 0x1d
    2d60:	7e 96       	adiw	r30, 0x1e	; 30
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    _nrk_stats_sleep_time.nano_secs=0;
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2d62:	86 e0       	ldi	r24, 0x06	; 6
    2d64:	eb 31       	cpi	r30, 0x1B	; 27
    2d66:	f8 07       	cpc	r31, r24
    2d68:	09 f7       	brne	.-62     	; 0x2d2c <nrk_stats_reset+0x24>
        cur_task_stats[i].preempted=0;
        cur_task_stats[i].violations=0;
        cur_task_stats[i].overflow=0;
    }

}
    2d6a:	08 95       	ret

00002d6c <_nrk_stats_sleep>:


void _nrk_stats_sleep(uint8_t t)
{
//_nrk_stats_sleep_time+=t;
    _nrk_stats_sleep_time.nano_secs+=t*NANOS_PER_TICK;
    2d6c:	68 2f       	mov	r22, r24
    2d6e:	70 e0       	ldi	r23, 0x00	; 0
    2d70:	80 e0       	ldi	r24, 0x00	; 0
    2d72:	90 e0       	ldi	r25, 0x00	; 0
    2d74:	23 eb       	ldi	r18, 0xB3	; 179
    2d76:	36 ee       	ldi	r19, 0xE6	; 230
    2d78:	4e e0       	ldi	r20, 0x0E	; 14
    2d7a:	50 e0       	ldi	r21, 0x00	; 0
    2d7c:	0e 94 64 49 	call	0x92c8	; 0x92c8 <__mulsi3>
    2d80:	20 91 56 04 	lds	r18, 0x0456
    2d84:	30 91 57 04 	lds	r19, 0x0457
    2d88:	40 91 58 04 	lds	r20, 0x0458
    2d8c:	50 91 59 04 	lds	r21, 0x0459
    2d90:	62 0f       	add	r22, r18
    2d92:	73 1f       	adc	r23, r19
    2d94:	84 1f       	adc	r24, r20
    2d96:	95 1f       	adc	r25, r21
    2d98:	60 93 56 04 	sts	0x0456, r22
    2d9c:	70 93 57 04 	sts	0x0457, r23
    2da0:	80 93 58 04 	sts	0x0458, r24
    2da4:	90 93 59 04 	sts	0x0459, r25
    nrk_time_compact_nanos(&_nrk_stats_sleep_time);
    2da8:	82 e5       	ldi	r24, 0x52	; 82
    2daa:	94 e0       	ldi	r25, 0x04	; 4
    2dac:	0e 94 05 28 	call	0x500a	; 0x500a <nrk_time_compact_nanos>
}
    2db0:	08 95       	ret

00002db2 <nrk_stats_get_deep_sleep>:

void nrk_stats_get_deep_sleep(nrk_time_t *t)
{
    2db2:	fc 01       	movw	r30, r24
    t->secs=_nrk_stats_sleep_time.secs;
    2db4:	20 91 52 04 	lds	r18, 0x0452
    2db8:	30 91 53 04 	lds	r19, 0x0453
    2dbc:	40 91 54 04 	lds	r20, 0x0454
    2dc0:	50 91 55 04 	lds	r21, 0x0455
    2dc4:	20 83       	st	Z, r18
    2dc6:	31 83       	std	Z+1, r19	; 0x01
    2dc8:	42 83       	std	Z+2, r20	; 0x02
    2dca:	53 83       	std	Z+3, r21	; 0x03
    t->nano_secs=_nrk_stats_sleep_time.nano_secs;
    2dcc:	20 91 56 04 	lds	r18, 0x0456
    2dd0:	30 91 57 04 	lds	r19, 0x0457
    2dd4:	40 91 58 04 	lds	r20, 0x0458
    2dd8:	50 91 59 04 	lds	r21, 0x0459
    2ddc:	24 83       	std	Z+4, r18	; 0x04
    2dde:	35 83       	std	Z+5, r19	; 0x05
    2de0:	46 83       	std	Z+6, r20	; 0x06
    2de2:	57 83       	std	Z+7, r21	; 0x07
}
    2de4:	08 95       	ret

00002de6 <_nrk_stats_add_violation>:

void _nrk_stats_add_violation(uint8_t task_id)
{
    if( cur_task_stats[task_id].overflow==1) return;
    2de6:	e8 2f       	mov	r30, r24
    2de8:	f0 e0       	ldi	r31, 0x00	; 0
    2dea:	9f 01       	movw	r18, r30
    2dec:	22 0f       	add	r18, r18
    2dee:	33 1f       	adc	r19, r19
    2df0:	a5 e0       	ldi	r26, 0x05	; 5
    2df2:	ee 0f       	add	r30, r30
    2df4:	ff 1f       	adc	r31, r31
    2df6:	aa 95       	dec	r26
    2df8:	e1 f7       	brne	.-8      	; 0x2df2 <_nrk_stats_add_violation+0xc>
    2dfa:	e2 1b       	sub	r30, r18
    2dfc:	f3 0b       	sbc	r31, r19
    2dfe:	eb 57       	subi	r30, 0x7B	; 123
    2e00:	fa 4f       	sbci	r31, 0xFA	; 250
    2e02:	95 8d       	ldd	r25, Z+29	; 0x1d
    2e04:	91 30       	cpi	r25, 0x01	; 1
    2e06:	89 f1       	breq	.+98     	; 0x2e6a <_nrk_stats_add_violation+0x84>
    cur_task_stats[task_id].violations++;
    2e08:	e8 2f       	mov	r30, r24
    2e0a:	f0 e0       	ldi	r31, 0x00	; 0
    2e0c:	9f 01       	movw	r18, r30
    2e0e:	22 0f       	add	r18, r18
    2e10:	33 1f       	adc	r19, r19
    2e12:	65 e0       	ldi	r22, 0x05	; 5
    2e14:	ee 0f       	add	r30, r30
    2e16:	ff 1f       	adc	r31, r31
    2e18:	6a 95       	dec	r22
    2e1a:	e1 f7       	brne	.-8      	; 0x2e14 <_nrk_stats_add_violation+0x2e>
    2e1c:	e2 1b       	sub	r30, r18
    2e1e:	f3 0b       	sbc	r31, r19
    2e20:	eb 57       	subi	r30, 0x7B	; 123
    2e22:	fa 4f       	sbci	r31, 0xFA	; 250
    2e24:	94 8d       	ldd	r25, Z+28	; 0x1c
    2e26:	9f 5f       	subi	r25, 0xFF	; 255
    2e28:	e8 2f       	mov	r30, r24
    2e2a:	f0 e0       	ldi	r31, 0x00	; 0
    2e2c:	9f 01       	movw	r18, r30
    2e2e:	22 0f       	add	r18, r18
    2e30:	33 1f       	adc	r19, r19
    2e32:	45 e0       	ldi	r20, 0x05	; 5
    2e34:	ee 0f       	add	r30, r30
    2e36:	ff 1f       	adc	r31, r31
    2e38:	4a 95       	dec	r20
    2e3a:	e1 f7       	brne	.-8      	; 0x2e34 <_nrk_stats_add_violation+0x4e>
    2e3c:	e2 1b       	sub	r30, r18
    2e3e:	f3 0b       	sbc	r31, r19
    2e40:	eb 57       	subi	r30, 0x7B	; 123
    2e42:	fa 4f       	sbci	r31, 0xFA	; 250
    2e44:	94 8f       	std	Z+28, r25	; 0x1c
    if(cur_task_stats[task_id].violations==255) cur_task_stats[task_id].overflow=1;
    2e46:	9f 3f       	cpi	r25, 0xFF	; 255
    2e48:	81 f4       	brne	.+32     	; 0x2e6a <_nrk_stats_add_violation+0x84>
    2e4a:	e8 2f       	mov	r30, r24
    2e4c:	f0 e0       	ldi	r31, 0x00	; 0
    2e4e:	cf 01       	movw	r24, r30
    2e50:	88 0f       	add	r24, r24
    2e52:	99 1f       	adc	r25, r25
    2e54:	25 e0       	ldi	r18, 0x05	; 5
    2e56:	ee 0f       	add	r30, r30
    2e58:	ff 1f       	adc	r31, r31
    2e5a:	2a 95       	dec	r18
    2e5c:	e1 f7       	brne	.-8      	; 0x2e56 <_nrk_stats_add_violation+0x70>
    2e5e:	e8 1b       	sub	r30, r24
    2e60:	f9 0b       	sbc	r31, r25
    2e62:	eb 57       	subi	r30, 0x7B	; 123
    2e64:	fa 4f       	sbci	r31, 0xFA	; 250
    2e66:	81 e0       	ldi	r24, 0x01	; 1
    2e68:	85 8f       	std	Z+29, r24	; 0x1d
    2e6a:	08 95       	ret

00002e6c <_nrk_stats_task_start>:


// task_id is the PID of the task in question
void _nrk_stats_task_start(uint8_t task_id)
{
    if( cur_task_stats[task_id].overflow==1) return;
    2e6c:	e8 2f       	mov	r30, r24
    2e6e:	f0 e0       	ldi	r31, 0x00	; 0
    2e70:	9f 01       	movw	r18, r30
    2e72:	22 0f       	add	r18, r18
    2e74:	33 1f       	adc	r19, r19
    2e76:	75 e0       	ldi	r23, 0x05	; 5
    2e78:	ee 0f       	add	r30, r30
    2e7a:	ff 1f       	adc	r31, r31
    2e7c:	7a 95       	dec	r23
    2e7e:	e1 f7       	brne	.-8      	; 0x2e78 <_nrk_stats_task_start+0xc>
    2e80:	e2 1b       	sub	r30, r18
    2e82:	f3 0b       	sbc	r31, r19
    2e84:	eb 57       	subi	r30, 0x7B	; 123
    2e86:	fa 4f       	sbci	r31, 0xFA	; 250
    2e88:	95 8d       	ldd	r25, Z+29	; 0x1d
    2e8a:	91 30       	cpi	r25, 0x01	; 1
    2e8c:	09 f4       	brne	.+2      	; 0x2e90 <_nrk_stats_task_start+0x24>
    2e8e:	52 c0       	rjmp	.+164    	; 0x2f34 <_nrk_stats_task_start+0xc8>
    cur_task_stats[task_id].cur_ticks=0;
    2e90:	e8 2f       	mov	r30, r24
    2e92:	f0 e0       	ldi	r31, 0x00	; 0
    2e94:	9f 01       	movw	r18, r30
    2e96:	22 0f       	add	r18, r18
    2e98:	33 1f       	adc	r19, r19
    2e9a:	55 e0       	ldi	r21, 0x05	; 5
    2e9c:	ee 0f       	add	r30, r30
    2e9e:	ff 1f       	adc	r31, r31
    2ea0:	5a 95       	dec	r21
    2ea2:	e1 f7       	brne	.-8      	; 0x2e9c <_nrk_stats_task_start+0x30>
    2ea4:	e2 1b       	sub	r30, r18
    2ea6:	f3 0b       	sbc	r31, r19
    2ea8:	eb 57       	subi	r30, 0x7B	; 123
    2eaa:	fa 4f       	sbci	r31, 0xFA	; 250
    2eac:	14 8a       	std	Z+20, r1	; 0x14
    2eae:	15 8a       	std	Z+21, r1	; 0x15
    2eb0:	16 8a       	std	Z+22, r1	; 0x16
    2eb2:	17 8a       	std	Z+23, r1	; 0x17
    cur_task_stats[task_id].swapped_in++;
    2eb4:	e8 2f       	mov	r30, r24
    2eb6:	f0 e0       	ldi	r31, 0x00	; 0
    2eb8:	9f 01       	movw	r18, r30
    2eba:	22 0f       	add	r18, r18
    2ebc:	33 1f       	adc	r19, r19
    2ebe:	95 e0       	ldi	r25, 0x05	; 5
    2ec0:	ee 0f       	add	r30, r30
    2ec2:	ff 1f       	adc	r31, r31
    2ec4:	9a 95       	dec	r25
    2ec6:	e1 f7       	brne	.-8      	; 0x2ec0 <_nrk_stats_task_start+0x54>
    2ec8:	e2 1b       	sub	r30, r18
    2eca:	f3 0b       	sbc	r31, r19
    2ecc:	eb 57       	subi	r30, 0x7B	; 123
    2ece:	fa 4f       	sbci	r31, 0xFA	; 250
    2ed0:	20 89       	ldd	r18, Z+16	; 0x10
    2ed2:	31 89       	ldd	r19, Z+17	; 0x11
    2ed4:	42 89       	ldd	r20, Z+18	; 0x12
    2ed6:	53 89       	ldd	r21, Z+19	; 0x13
    2ed8:	2f 5f       	subi	r18, 0xFF	; 255
    2eda:	3f 4f       	sbci	r19, 0xFF	; 255
    2edc:	4f 4f       	sbci	r20, 0xFF	; 255
    2ede:	5f 4f       	sbci	r21, 0xFF	; 255
    2ee0:	e8 2f       	mov	r30, r24
    2ee2:	f0 e0       	ldi	r31, 0x00	; 0
    2ee4:	bf 01       	movw	r22, r30
    2ee6:	66 0f       	add	r22, r22
    2ee8:	77 1f       	adc	r23, r23
    2eea:	a5 e0       	ldi	r26, 0x05	; 5
    2eec:	ee 0f       	add	r30, r30
    2eee:	ff 1f       	adc	r31, r31
    2ef0:	aa 95       	dec	r26
    2ef2:	e1 f7       	brne	.-8      	; 0x2eec <_nrk_stats_task_start+0x80>
    2ef4:	e6 1b       	sub	r30, r22
    2ef6:	f7 0b       	sbc	r31, r23
    2ef8:	eb 57       	subi	r30, 0x7B	; 123
    2efa:	fa 4f       	sbci	r31, 0xFA	; 250
    2efc:	20 8b       	std	Z+16, r18	; 0x10
    2efe:	31 8b       	std	Z+17, r19	; 0x11
    2f00:	42 8b       	std	Z+18, r20	; 0x12
    2f02:	53 8b       	std	Z+19, r21	; 0x13
    if(cur_task_stats[task_id].swapped_in==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    2f04:	2e 3f       	cpi	r18, 0xFE	; 254
    2f06:	9f ef       	ldi	r25, 0xFF	; 255
    2f08:	39 07       	cpc	r19, r25
    2f0a:	9f ef       	ldi	r25, 0xFF	; 255
    2f0c:	49 07       	cpc	r20, r25
    2f0e:	9f ef       	ldi	r25, 0xFF	; 255
    2f10:	59 07       	cpc	r21, r25
    2f12:	81 f4       	brne	.+32     	; 0x2f34 <_nrk_stats_task_start+0xc8>
    2f14:	e8 2f       	mov	r30, r24
    2f16:	f0 e0       	ldi	r31, 0x00	; 0
    2f18:	cf 01       	movw	r24, r30
    2f1a:	88 0f       	add	r24, r24
    2f1c:	99 1f       	adc	r25, r25
    2f1e:	25 e0       	ldi	r18, 0x05	; 5
    2f20:	ee 0f       	add	r30, r30
    2f22:	ff 1f       	adc	r31, r31
    2f24:	2a 95       	dec	r18
    2f26:	e1 f7       	brne	.-8      	; 0x2f20 <_nrk_stats_task_start+0xb4>
    2f28:	e8 1b       	sub	r30, r24
    2f2a:	f9 0b       	sbc	r31, r25
    2f2c:	eb 57       	subi	r30, 0x7B	; 123
    2f2e:	fa 4f       	sbci	r31, 0xFA	; 250
    2f30:	81 e0       	ldi	r24, 0x01	; 1
    2f32:	85 8f       	std	Z+29, r24	; 0x1d
    2f34:	08 95       	ret

00002f36 <_nrk_stats_task_preempted>:
}


void _nrk_stats_task_preempted(uint8_t task_id, uint8_t ticks)
{
    2f36:	ef 92       	push	r14
    2f38:	ff 92       	push	r15
    2f3a:	cf 93       	push	r28
    2f3c:	df 93       	push	r29
    2f3e:	a8 2f       	mov	r26, r24
    if( cur_task_stats[task_id].overflow==1) return;
    2f40:	e8 2f       	mov	r30, r24
    2f42:	f0 e0       	ldi	r31, 0x00	; 0
    2f44:	cf 01       	movw	r24, r30
    2f46:	88 0f       	add	r24, r24
    2f48:	99 1f       	adc	r25, r25
    2f4a:	75 e0       	ldi	r23, 0x05	; 5
    2f4c:	ee 0f       	add	r30, r30
    2f4e:	ff 1f       	adc	r31, r31
    2f50:	7a 95       	dec	r23
    2f52:	e1 f7       	brne	.-8      	; 0x2f4c <_nrk_stats_task_preempted+0x16>
    2f54:	e8 1b       	sub	r30, r24
    2f56:	f9 0b       	sbc	r31, r25
    2f58:	eb 57       	subi	r30, 0x7B	; 123
    2f5a:	fa 4f       	sbci	r31, 0xFA	; 250
    2f5c:	85 8d       	ldd	r24, Z+29	; 0x1d
    2f5e:	81 30       	cpi	r24, 0x01	; 1
    2f60:	09 f4       	brne	.+2      	; 0x2f64 <_nrk_stats_task_preempted+0x2e>
    2f62:	b1 c0       	rjmp	.+354    	; 0x30c6 <_nrk_stats_task_preempted+0x190>
    cur_task_stats[task_id].preempted++;
    2f64:	ea 2f       	mov	r30, r26
    2f66:	f0 e0       	ldi	r31, 0x00	; 0
    2f68:	cf 01       	movw	r24, r30
    2f6a:	88 0f       	add	r24, r24
    2f6c:	99 1f       	adc	r25, r25
    2f6e:	45 e0       	ldi	r20, 0x05	; 5
    2f70:	ee 0f       	add	r30, r30
    2f72:	ff 1f       	adc	r31, r31
    2f74:	4a 95       	dec	r20
    2f76:	e1 f7       	brne	.-8      	; 0x2f70 <_nrk_stats_task_preempted+0x3a>
    2f78:	e8 1b       	sub	r30, r24
    2f7a:	f9 0b       	sbc	r31, r25
    2f7c:	eb 57       	subi	r30, 0x7B	; 123
    2f7e:	fa 4f       	sbci	r31, 0xFA	; 250
    2f80:	ea 2e       	mov	r14, r26
    2f82:	e7 01       	movw	r28, r14
    2f84:	7e 01       	movw	r14, r28
    2f86:	20 e0       	ldi	r18, 0x00	; 0
    2f88:	f2 2e       	mov	r15, r18
    2f8a:	e7 01       	movw	r28, r14
    2f8c:	c7 01       	movw	r24, r14
    2f8e:	88 0f       	add	r24, r24
    2f90:	99 1f       	adc	r25, r25
    2f92:	25 e0       	ldi	r18, 0x05	; 5
    2f94:	cc 0f       	add	r28, r28
    2f96:	dd 1f       	adc	r29, r29
    2f98:	2a 95       	dec	r18
    2f9a:	e1 f7       	brne	.-8      	; 0x2f94 <_nrk_stats_task_preempted+0x5e>
    2f9c:	c8 1b       	sub	r28, r24
    2f9e:	d9 0b       	sbc	r29, r25
    2fa0:	cb 57       	subi	r28, 0x7B	; 123
    2fa2:	da 4f       	sbci	r29, 0xFA	; 250
    2fa4:	28 8d       	ldd	r18, Y+24	; 0x18
    2fa6:	39 8d       	ldd	r19, Y+25	; 0x19
    2fa8:	4a 8d       	ldd	r20, Y+26	; 0x1a
    2faa:	5b 8d       	ldd	r21, Y+27	; 0x1b
    2fac:	2f 5f       	subi	r18, 0xFF	; 255
    2fae:	3f 4f       	sbci	r19, 0xFF	; 255
    2fb0:	4f 4f       	sbci	r20, 0xFF	; 255
    2fb2:	5f 4f       	sbci	r21, 0xFF	; 255
    2fb4:	20 8f       	std	Z+24, r18	; 0x18
    2fb6:	31 8f       	std	Z+25, r19	; 0x19
    2fb8:	42 8f       	std	Z+26, r20	; 0x1a
    2fba:	53 8f       	std	Z+27, r21	; 0x1b
    cur_task_stats[task_id].cur_ticks+=ticks;
    2fbc:	70 e0       	ldi	r23, 0x00	; 0
    2fbe:	80 e0       	ldi	r24, 0x00	; 0
    2fc0:	90 e0       	ldi	r25, 0x00	; 0
    2fc2:	ea 2f       	mov	r30, r26
    2fc4:	f0 e0       	ldi	r31, 0x00	; 0
    2fc6:	9f 01       	movw	r18, r30
    2fc8:	22 0f       	add	r18, r18
    2fca:	33 1f       	adc	r19, r19
    2fcc:	55 e0       	ldi	r21, 0x05	; 5
    2fce:	ee 0f       	add	r30, r30
    2fd0:	ff 1f       	adc	r31, r31
    2fd2:	5a 95       	dec	r21
    2fd4:	e1 f7       	brne	.-8      	; 0x2fce <_nrk_stats_task_preempted+0x98>
    2fd6:	e2 1b       	sub	r30, r18
    2fd8:	f3 0b       	sbc	r31, r19
    2fda:	eb 57       	subi	r30, 0x7B	; 123
    2fdc:	fa 4f       	sbci	r31, 0xFA	; 250
    2fde:	ea 2e       	mov	r14, r26
    2fe0:	e7 01       	movw	r28, r14
    2fe2:	7e 01       	movw	r14, r28
    2fe4:	20 e0       	ldi	r18, 0x00	; 0
    2fe6:	f2 2e       	mov	r15, r18
    2fe8:	e7 01       	movw	r28, r14
    2fea:	97 01       	movw	r18, r14
    2fec:	22 0f       	add	r18, r18
    2fee:	33 1f       	adc	r19, r19
    2ff0:	b5 e0       	ldi	r27, 0x05	; 5
    2ff2:	cc 0f       	add	r28, r28
    2ff4:	dd 1f       	adc	r29, r29
    2ff6:	ba 95       	dec	r27
    2ff8:	e1 f7       	brne	.-8      	; 0x2ff2 <_nrk_stats_task_preempted+0xbc>
    2ffa:	c2 1b       	sub	r28, r18
    2ffc:	d3 0b       	sbc	r29, r19
    2ffe:	cb 57       	subi	r28, 0x7B	; 123
    3000:	da 4f       	sbci	r29, 0xFA	; 250
    3002:	2c 89       	ldd	r18, Y+20	; 0x14
    3004:	3d 89       	ldd	r19, Y+21	; 0x15
    3006:	4e 89       	ldd	r20, Y+22	; 0x16
    3008:	5f 89       	ldd	r21, Y+23	; 0x17
    300a:	26 0f       	add	r18, r22
    300c:	37 1f       	adc	r19, r23
    300e:	48 1f       	adc	r20, r24
    3010:	59 1f       	adc	r21, r25
    3012:	24 8b       	std	Z+20, r18	; 0x14
    3014:	35 8b       	std	Z+21, r19	; 0x15
    3016:	46 8b       	std	Z+22, r20	; 0x16
    3018:	57 8b       	std	Z+23, r21	; 0x17
    cur_task_stats[task_id].total_ticks+=ticks;
    301a:	ea 2f       	mov	r30, r26
    301c:	f0 e0       	ldi	r31, 0x00	; 0
    301e:	9f 01       	movw	r18, r30
    3020:	22 0f       	add	r18, r18
    3022:	33 1f       	adc	r19, r19
    3024:	45 e0       	ldi	r20, 0x05	; 5
    3026:	ee 0f       	add	r30, r30
    3028:	ff 1f       	adc	r31, r31
    302a:	4a 95       	dec	r20
    302c:	e1 f7       	brne	.-8      	; 0x3026 <_nrk_stats_task_preempted+0xf0>
    302e:	e2 1b       	sub	r30, r18
    3030:	f3 0b       	sbc	r31, r19
    3032:	eb 57       	subi	r30, 0x7B	; 123
    3034:	fa 4f       	sbci	r31, 0xFA	; 250
    3036:	ea 2e       	mov	r14, r26
    3038:	e7 01       	movw	r28, r14
    303a:	7e 01       	movw	r14, r28
    303c:	20 e0       	ldi	r18, 0x00	; 0
    303e:	f2 2e       	mov	r15, r18
    3040:	e7 01       	movw	r28, r14
    3042:	97 01       	movw	r18, r14
    3044:	22 0f       	add	r18, r18
    3046:	33 1f       	adc	r19, r19
    3048:	55 e0       	ldi	r21, 0x05	; 5
    304a:	cc 0f       	add	r28, r28
    304c:	dd 1f       	adc	r29, r29
    304e:	5a 95       	dec	r21
    3050:	e1 f7       	brne	.-8      	; 0x304a <_nrk_stats_task_preempted+0x114>
    3052:	c2 1b       	sub	r28, r18
    3054:	d3 0b       	sbc	r29, r19
    3056:	cb 57       	subi	r28, 0x7B	; 123
    3058:	da 4f       	sbci	r29, 0xFA	; 250
    305a:	28 81       	ld	r18, Y
    305c:	39 81       	ldd	r19, Y+1	; 0x01
    305e:	4a 81       	ldd	r20, Y+2	; 0x02
    3060:	5b 81       	ldd	r21, Y+3	; 0x03
    3062:	26 0f       	add	r18, r22
    3064:	37 1f       	adc	r19, r23
    3066:	48 1f       	adc	r20, r24
    3068:	59 1f       	adc	r21, r25
    306a:	20 83       	st	Z, r18
    306c:	31 83       	std	Z+1, r19	; 0x01
    306e:	42 83       	std	Z+2, r20	; 0x02
    3070:	53 83       	std	Z+3, r21	; 0x03
    if(cur_task_stats[task_id].preempted==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    3072:	ea 2f       	mov	r30, r26
    3074:	f0 e0       	ldi	r31, 0x00	; 0
    3076:	cf 01       	movw	r24, r30
    3078:	88 0f       	add	r24, r24
    307a:	99 1f       	adc	r25, r25
    307c:	35 e0       	ldi	r19, 0x05	; 5
    307e:	ee 0f       	add	r30, r30
    3080:	ff 1f       	adc	r31, r31
    3082:	3a 95       	dec	r19
    3084:	e1 f7       	brne	.-8      	; 0x307e <_nrk_stats_task_preempted+0x148>
    3086:	e8 1b       	sub	r30, r24
    3088:	f9 0b       	sbc	r31, r25
    308a:	eb 57       	subi	r30, 0x7B	; 123
    308c:	fa 4f       	sbci	r31, 0xFA	; 250
    308e:	20 8d       	ldd	r18, Z+24	; 0x18
    3090:	31 8d       	ldd	r19, Z+25	; 0x19
    3092:	42 8d       	ldd	r20, Z+26	; 0x1a
    3094:	53 8d       	ldd	r21, Z+27	; 0x1b
    3096:	2e 3f       	cpi	r18, 0xFE	; 254
    3098:	8f ef       	ldi	r24, 0xFF	; 255
    309a:	38 07       	cpc	r19, r24
    309c:	8f ef       	ldi	r24, 0xFF	; 255
    309e:	48 07       	cpc	r20, r24
    30a0:	8f ef       	ldi	r24, 0xFF	; 255
    30a2:	58 07       	cpc	r21, r24
    30a4:	81 f4       	brne	.+32     	; 0x30c6 <_nrk_stats_task_preempted+0x190>
    30a6:	ea 2f       	mov	r30, r26
    30a8:	f0 e0       	ldi	r31, 0x00	; 0
    30aa:	cf 01       	movw	r24, r30
    30ac:	88 0f       	add	r24, r24
    30ae:	99 1f       	adc	r25, r25
    30b0:	b5 e0       	ldi	r27, 0x05	; 5
    30b2:	ee 0f       	add	r30, r30
    30b4:	ff 1f       	adc	r31, r31
    30b6:	ba 95       	dec	r27
    30b8:	e1 f7       	brne	.-8      	; 0x30b2 <_nrk_stats_task_preempted+0x17c>
    30ba:	e8 1b       	sub	r30, r24
    30bc:	f9 0b       	sbc	r31, r25
    30be:	eb 57       	subi	r30, 0x7B	; 123
    30c0:	fa 4f       	sbci	r31, 0xFA	; 250
    30c2:	81 e0       	ldi	r24, 0x01	; 1
    30c4:	85 8f       	std	Z+29, r24	; 0x1d
}
    30c6:	df 91       	pop	r29
    30c8:	cf 91       	pop	r28
    30ca:	ff 90       	pop	r15
    30cc:	ef 90       	pop	r14
    30ce:	08 95       	ret

000030d0 <_nrk_stats_task_suspend>:

void _nrk_stats_task_suspend(uint8_t task_id, uint8_t ticks)
{
    30d0:	ef 92       	push	r14
    30d2:	ff 92       	push	r15
    30d4:	cf 93       	push	r28
    30d6:	df 93       	push	r29
    30d8:	e8 2f       	mov	r30, r24
    if( cur_task_stats[task_id].overflow==1) return;
    30da:	a8 2f       	mov	r26, r24
    30dc:	b0 e0       	ldi	r27, 0x00	; 0
    30de:	cd 01       	movw	r24, r26
    30e0:	88 0f       	add	r24, r24
    30e2:	99 1f       	adc	r25, r25
    30e4:	75 e0       	ldi	r23, 0x05	; 5
    30e6:	aa 0f       	add	r26, r26
    30e8:	bb 1f       	adc	r27, r27
    30ea:	7a 95       	dec	r23
    30ec:	e1 f7       	brne	.-8      	; 0x30e6 <_nrk_stats_task_suspend+0x16>
    30ee:	a8 1b       	sub	r26, r24
    30f0:	b9 0b       	sbc	r27, r25
    30f2:	ab 57       	subi	r26, 0x7B	; 123
    30f4:	ba 4f       	sbci	r27, 0xFA	; 250
    30f6:	5d 96       	adiw	r26, 0x1d	; 29
    30f8:	8c 91       	ld	r24, X
    30fa:	5d 97       	sbiw	r26, 0x1d	; 29
    30fc:	81 30       	cpi	r24, 0x01	; 1
    30fe:	09 f4       	brne	.+2      	; 0x3102 <_nrk_stats_task_suspend+0x32>
    3100:	fa c0       	rjmp	.+500    	; 0x32f6 <_nrk_stats_task_suspend+0x226>
    cur_task_stats[task_id].last_exec_ticks = cur_task_stats[task_id].cur_ticks+ticks;
    3102:	70 e0       	ldi	r23, 0x00	; 0
    3104:	80 e0       	ldi	r24, 0x00	; 0
    3106:	90 e0       	ldi	r25, 0x00	; 0
    3108:	ae 2f       	mov	r26, r30
    310a:	b0 e0       	ldi	r27, 0x00	; 0
    310c:	9d 01       	movw	r18, r26
    310e:	22 0f       	add	r18, r18
    3110:	33 1f       	adc	r19, r19
    3112:	45 e0       	ldi	r20, 0x05	; 5
    3114:	aa 0f       	add	r26, r26
    3116:	bb 1f       	adc	r27, r27
    3118:	4a 95       	dec	r20
    311a:	e1 f7       	brne	.-8      	; 0x3114 <_nrk_stats_task_suspend+0x44>
    311c:	a2 1b       	sub	r26, r18
    311e:	b3 0b       	sbc	r27, r19
    3120:	ab 57       	subi	r26, 0x7B	; 123
    3122:	ba 4f       	sbci	r27, 0xFA	; 250
    3124:	ee 2e       	mov	r14, r30
    3126:	e7 01       	movw	r28, r14
    3128:	7e 01       	movw	r14, r28
    312a:	20 e0       	ldi	r18, 0x00	; 0
    312c:	f2 2e       	mov	r15, r18
    312e:	e7 01       	movw	r28, r14
    3130:	97 01       	movw	r18, r14
    3132:	22 0f       	add	r18, r18
    3134:	33 1f       	adc	r19, r19
    3136:	55 e0       	ldi	r21, 0x05	; 5
    3138:	cc 0f       	add	r28, r28
    313a:	dd 1f       	adc	r29, r29
    313c:	5a 95       	dec	r21
    313e:	e1 f7       	brne	.-8      	; 0x3138 <_nrk_stats_task_suspend+0x68>
    3140:	c2 1b       	sub	r28, r18
    3142:	d3 0b       	sbc	r29, r19
    3144:	cb 57       	subi	r28, 0x7B	; 123
    3146:	da 4f       	sbci	r29, 0xFA	; 250
    3148:	2c 89       	ldd	r18, Y+20	; 0x14
    314a:	3d 89       	ldd	r19, Y+21	; 0x15
    314c:	4e 89       	ldd	r20, Y+22	; 0x16
    314e:	5f 89       	ldd	r21, Y+23	; 0x17
    3150:	26 0f       	add	r18, r22
    3152:	37 1f       	adc	r19, r23
    3154:	48 1f       	adc	r20, r24
    3156:	59 1f       	adc	r21, r25
    3158:	1c 96       	adiw	r26, 0x0c	; 12
    315a:	2d 93       	st	X+, r18
    315c:	3d 93       	st	X+, r19
    315e:	4d 93       	st	X+, r20
    3160:	5c 93       	st	X, r21
    3162:	1f 97       	sbiw	r26, 0x0f	; 15
    cur_task_stats[task_id].total_ticks+=ticks;
    3164:	ae 2f       	mov	r26, r30
    3166:	b0 e0       	ldi	r27, 0x00	; 0
    3168:	9d 01       	movw	r18, r26
    316a:	22 0f       	add	r18, r18
    316c:	33 1f       	adc	r19, r19
    316e:	f5 e0       	ldi	r31, 0x05	; 5
    3170:	aa 0f       	add	r26, r26
    3172:	bb 1f       	adc	r27, r27
    3174:	fa 95       	dec	r31
    3176:	e1 f7       	brne	.-8      	; 0x3170 <_nrk_stats_task_suspend+0xa0>
    3178:	a2 1b       	sub	r26, r18
    317a:	b3 0b       	sbc	r27, r19
    317c:	ab 57       	subi	r26, 0x7B	; 123
    317e:	ba 4f       	sbci	r27, 0xFA	; 250
    3180:	ee 2e       	mov	r14, r30
    3182:	e7 01       	movw	r28, r14
    3184:	7e 01       	movw	r14, r28
    3186:	20 e0       	ldi	r18, 0x00	; 0
    3188:	f2 2e       	mov	r15, r18
    318a:	e7 01       	movw	r28, r14
    318c:	97 01       	movw	r18, r14
    318e:	22 0f       	add	r18, r18
    3190:	33 1f       	adc	r19, r19
    3192:	45 e0       	ldi	r20, 0x05	; 5
    3194:	cc 0f       	add	r28, r28
    3196:	dd 1f       	adc	r29, r29
    3198:	4a 95       	dec	r20
    319a:	e1 f7       	brne	.-8      	; 0x3194 <_nrk_stats_task_suspend+0xc4>
    319c:	c2 1b       	sub	r28, r18
    319e:	d3 0b       	sbc	r29, r19
    31a0:	cb 57       	subi	r28, 0x7B	; 123
    31a2:	da 4f       	sbci	r29, 0xFA	; 250
    31a4:	28 81       	ld	r18, Y
    31a6:	39 81       	ldd	r19, Y+1	; 0x01
    31a8:	4a 81       	ldd	r20, Y+2	; 0x02
    31aa:	5b 81       	ldd	r21, Y+3	; 0x03
    31ac:	26 0f       	add	r18, r22
    31ae:	37 1f       	adc	r19, r23
    31b0:	48 1f       	adc	r20, r24
    31b2:	59 1f       	adc	r21, r25
    31b4:	2d 93       	st	X+, r18
    31b6:	3d 93       	st	X+, r19
    31b8:	4d 93       	st	X+, r20
    31ba:	5c 93       	st	X, r21
    31bc:	13 97       	sbiw	r26, 0x03	; 3

    if(cur_task_stats[task_id].min_exec_ticks==0 || cur_task_stats[task_id].last_exec_ticks<cur_task_stats[task_id].min_exec_ticks)
    31be:	ae 2f       	mov	r26, r30
    31c0:	b0 e0       	ldi	r27, 0x00	; 0
    31c2:	cd 01       	movw	r24, r26
    31c4:	88 0f       	add	r24, r24
    31c6:	99 1f       	adc	r25, r25
    31c8:	f5 e0       	ldi	r31, 0x05	; 5
    31ca:	aa 0f       	add	r26, r26
    31cc:	bb 1f       	adc	r27, r27
    31ce:	fa 95       	dec	r31
    31d0:	e1 f7       	brne	.-8      	; 0x31ca <_nrk_stats_task_suspend+0xfa>
    31d2:	a8 1b       	sub	r26, r24
    31d4:	b9 0b       	sbc	r27, r25
    31d6:	ab 57       	subi	r26, 0x7B	; 123
    31d8:	ba 4f       	sbci	r27, 0xFA	; 250
    31da:	14 96       	adiw	r26, 0x04	; 4
    31dc:	2d 91       	ld	r18, X+
    31de:	3d 91       	ld	r19, X+
    31e0:	4d 91       	ld	r20, X+
    31e2:	5c 91       	ld	r21, X
    31e4:	17 97       	sbiw	r26, 0x07	; 7
    31e6:	21 15       	cp	r18, r1
    31e8:	31 05       	cpc	r19, r1
    31ea:	41 05       	cpc	r20, r1
    31ec:	51 05       	cpc	r21, r1
    31ee:	c9 f0       	breq	.+50     	; 0x3222 <_nrk_stats_task_suspend+0x152>
    31f0:	ae 2f       	mov	r26, r30
    31f2:	b0 e0       	ldi	r27, 0x00	; 0
    31f4:	cd 01       	movw	r24, r26
    31f6:	88 0f       	add	r24, r24
    31f8:	99 1f       	adc	r25, r25
    31fa:	65 e0       	ldi	r22, 0x05	; 5
    31fc:	aa 0f       	add	r26, r26
    31fe:	bb 1f       	adc	r27, r27
    3200:	6a 95       	dec	r22
    3202:	e1 f7       	brne	.-8      	; 0x31fc <_nrk_stats_task_suspend+0x12c>
    3204:	a8 1b       	sub	r26, r24
    3206:	b9 0b       	sbc	r27, r25
    3208:	ab 57       	subi	r26, 0x7B	; 123
    320a:	ba 4f       	sbci	r27, 0xFA	; 250
    320c:	1c 96       	adiw	r26, 0x0c	; 12
    320e:	8d 91       	ld	r24, X+
    3210:	9d 91       	ld	r25, X+
    3212:	0d 90       	ld	r0, X+
    3214:	bc 91       	ld	r27, X
    3216:	a0 2d       	mov	r26, r0
    3218:	82 17       	cp	r24, r18
    321a:	93 07       	cpc	r25, r19
    321c:	a4 07       	cpc	r26, r20
    321e:	b5 07       	cpc	r27, r21
    3220:	50 f5       	brcc	.+84     	; 0x3276 <_nrk_stats_task_suspend+0x1a6>
        cur_task_stats[task_id].min_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    3222:	8e 2f       	mov	r24, r30
    3224:	ec 01       	movw	r28, r24
    3226:	7e 01       	movw	r14, r28
    3228:	20 e0       	ldi	r18, 0x00	; 0
    322a:	f2 2e       	mov	r15, r18
    322c:	e7 01       	movw	r28, r14
    322e:	c7 01       	movw	r24, r14
    3230:	88 0f       	add	r24, r24
    3232:	99 1f       	adc	r25, r25
    3234:	45 e0       	ldi	r20, 0x05	; 5
    3236:	cc 0f       	add	r28, r28
    3238:	dd 1f       	adc	r29, r29
    323a:	4a 95       	dec	r20
    323c:	e1 f7       	brne	.-8      	; 0x3236 <_nrk_stats_task_suspend+0x166>
    323e:	c8 1b       	sub	r28, r24
    3240:	d9 0b       	sbc	r29, r25
    3242:	cb 57       	subi	r28, 0x7B	; 123
    3244:	da 4f       	sbci	r29, 0xFA	; 250
    3246:	ae 2f       	mov	r26, r30
    3248:	b0 e0       	ldi	r27, 0x00	; 0
    324a:	cd 01       	movw	r24, r26
    324c:	88 0f       	add	r24, r24
    324e:	99 1f       	adc	r25, r25
    3250:	25 e0       	ldi	r18, 0x05	; 5
    3252:	aa 0f       	add	r26, r26
    3254:	bb 1f       	adc	r27, r27
    3256:	2a 95       	dec	r18
    3258:	e1 f7       	brne	.-8      	; 0x3252 <_nrk_stats_task_suspend+0x182>
    325a:	a8 1b       	sub	r26, r24
    325c:	b9 0b       	sbc	r27, r25
    325e:	ab 57       	subi	r26, 0x7B	; 123
    3260:	ba 4f       	sbci	r27, 0xFA	; 250
    3262:	1c 96       	adiw	r26, 0x0c	; 12
    3264:	8d 91       	ld	r24, X+
    3266:	9d 91       	ld	r25, X+
    3268:	0d 90       	ld	r0, X+
    326a:	bc 91       	ld	r27, X
    326c:	a0 2d       	mov	r26, r0
    326e:	8c 83       	std	Y+4, r24	; 0x04
    3270:	9d 83       	std	Y+5, r25	; 0x05
    3272:	ae 83       	std	Y+6, r26	; 0x06
    3274:	bf 83       	std	Y+7, r27	; 0x07

    if(cur_task_stats[task_id].last_exec_ticks>cur_task_stats[task_id].max_exec_ticks)
    3276:	ae 2f       	mov	r26, r30
    3278:	b0 e0       	ldi	r27, 0x00	; 0
    327a:	cd 01       	movw	r24, r26
    327c:	88 0f       	add	r24, r24
    327e:	99 1f       	adc	r25, r25
    3280:	75 e0       	ldi	r23, 0x05	; 5
    3282:	aa 0f       	add	r26, r26
    3284:	bb 1f       	adc	r27, r27
    3286:	7a 95       	dec	r23
    3288:	e1 f7       	brne	.-8      	; 0x3282 <_nrk_stats_task_suspend+0x1b2>
    328a:	a8 1b       	sub	r26, r24
    328c:	b9 0b       	sbc	r27, r25
    328e:	ab 57       	subi	r26, 0x7B	; 123
    3290:	ba 4f       	sbci	r27, 0xFA	; 250
    3292:	1c 96       	adiw	r26, 0x0c	; 12
    3294:	2d 91       	ld	r18, X+
    3296:	3d 91       	ld	r19, X+
    3298:	4d 91       	ld	r20, X+
    329a:	5c 91       	ld	r21, X
    329c:	1f 97       	sbiw	r26, 0x0f	; 15
    329e:	ae 2f       	mov	r26, r30
    32a0:	b0 e0       	ldi	r27, 0x00	; 0
    32a2:	cd 01       	movw	r24, r26
    32a4:	88 0f       	add	r24, r24
    32a6:	99 1f       	adc	r25, r25
    32a8:	f5 e0       	ldi	r31, 0x05	; 5
    32aa:	aa 0f       	add	r26, r26
    32ac:	bb 1f       	adc	r27, r27
    32ae:	fa 95       	dec	r31
    32b0:	e1 f7       	brne	.-8      	; 0x32aa <_nrk_stats_task_suspend+0x1da>
    32b2:	a8 1b       	sub	r26, r24
    32b4:	b9 0b       	sbc	r27, r25
    32b6:	ab 57       	subi	r26, 0x7B	; 123
    32b8:	ba 4f       	sbci	r27, 0xFA	; 250
    32ba:	18 96       	adiw	r26, 0x08	; 8
    32bc:	6d 91       	ld	r22, X+
    32be:	7d 91       	ld	r23, X+
    32c0:	8d 91       	ld	r24, X+
    32c2:	9c 91       	ld	r25, X
    32c4:	1b 97       	sbiw	r26, 0x0b	; 11
    32c6:	62 17       	cp	r22, r18
    32c8:	73 07       	cpc	r23, r19
    32ca:	84 07       	cpc	r24, r20
    32cc:	95 07       	cpc	r25, r21
    32ce:	98 f4       	brcc	.+38     	; 0x32f6 <_nrk_stats_task_suspend+0x226>
        cur_task_stats[task_id].max_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    32d0:	8e 2f       	mov	r24, r30
    32d2:	90 e0       	ldi	r25, 0x00	; 0
    32d4:	bc 01       	movw	r22, r24
    32d6:	66 0f       	add	r22, r22
    32d8:	77 1f       	adc	r23, r23
    32da:	fc 01       	movw	r30, r24
    32dc:	85 e0       	ldi	r24, 0x05	; 5
    32de:	ee 0f       	add	r30, r30
    32e0:	ff 1f       	adc	r31, r31
    32e2:	8a 95       	dec	r24
    32e4:	e1 f7       	brne	.-8      	; 0x32de <_nrk_stats_task_suspend+0x20e>
    32e6:	e6 1b       	sub	r30, r22
    32e8:	f7 0b       	sbc	r31, r23
    32ea:	eb 57       	subi	r30, 0x7B	; 123
    32ec:	fa 4f       	sbci	r31, 0xFA	; 250
    32ee:	20 87       	std	Z+8, r18	; 0x08
    32f0:	31 87       	std	Z+9, r19	; 0x09
    32f2:	42 87       	std	Z+10, r20	; 0x0a
    32f4:	53 87       	std	Z+11, r21	; 0x0b

}
    32f6:	df 91       	pop	r29
    32f8:	cf 91       	pop	r28
    32fa:	ff 90       	pop	r15
    32fc:	ef 90       	pop	r14
    32fe:	08 95       	ret

00003300 <nrk_stats_display_pid>:



void nrk_stats_display_pid(uint8_t pid)
{
    3300:	8f 92       	push	r8
    3302:	9f 92       	push	r9
    3304:	af 92       	push	r10
    3306:	bf 92       	push	r11
    3308:	cf 92       	push	r12
    330a:	df 92       	push	r13
    330c:	ef 92       	push	r14
    330e:	ff 92       	push	r15
    3310:	1f 93       	push	r17
    3312:	df 93       	push	r29
    3314:	cf 93       	push	r28
    3316:	cd b7       	in	r28, 0x3d	; 61
    3318:	de b7       	in	r29, 0x3e	; 62
    331a:	60 97       	sbiw	r28, 0x10	; 16
    331c:	0f b6       	in	r0, 0x3f	; 63
    331e:	f8 94       	cli
    3320:	de bf       	out	0x3e, r29	; 62
    3322:	0f be       	out	0x3f, r0	; 63
    3324:	cd bf       	out	0x3d, r28	; 61
    3326:	18 2f       	mov	r17, r24
    nrk_time_t t;

    nrk_kprintf( PSTR( " Task ID: "));
    3328:	8c e2       	ldi	r24, 0x2C	; 44
    332a:	92 e0       	ldi	r25, 0x02	; 2
    332c:	0e 94 6d 11 	call	0x22da	; 0x22da <nrk_kprintf>
    printf( "%d",pid );
    3330:	00 d0       	rcall	.+0      	; 0x3332 <nrk_stats_display_pid+0x32>
    3332:	00 d0       	rcall	.+0      	; 0x3334 <nrk_stats_display_pid+0x34>
    3334:	ed b7       	in	r30, 0x3d	; 61
    3336:	fe b7       	in	r31, 0x3e	; 62
    3338:	31 96       	adiw	r30, 0x01	; 1
    333a:	84 ee       	ldi	r24, 0xE4	; 228
    333c:	91 e0       	ldi	r25, 0x01	; 1
    333e:	ad b7       	in	r26, 0x3d	; 61
    3340:	be b7       	in	r27, 0x3e	; 62
    3342:	12 96       	adiw	r26, 0x02	; 2
    3344:	9c 93       	st	X, r25
    3346:	8e 93       	st	-X, r24
    3348:	11 97       	sbiw	r26, 0x01	; 1
    334a:	12 83       	std	Z+2, r17	; 0x02
    334c:	13 82       	std	Z+3, r1	; 0x03
    334e:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
    if(pid==NRK_IDLE_TASK_ID)
    3352:	0f 90       	pop	r0
    3354:	0f 90       	pop	r0
    3356:	0f 90       	pop	r0
    3358:	0f 90       	pop	r0
    335a:	11 23       	and	r17, r17
    335c:	09 f0       	breq	.+2      	; 0x3360 <nrk_stats_display_pid+0x60>
    335e:	85 c0       	rjmp	.+266    	; 0x346a <nrk_stats_display_pid+0x16a>
    {
        nrk_kprintf( PSTR( "\r\n   Total System Uptime: "));
    3360:	81 e1       	ldi	r24, 0x11	; 17
    3362:	92 e0       	ldi	r25, 0x02	; 2
    3364:	0e 94 6d 11 	call	0x22da	; 0x22da <nrk_kprintf>
        nrk_time_get(&t);
    3368:	ce 01       	movw	r24, r28
    336a:	01 96       	adiw	r24, 0x01	; 1
    336c:	0e 94 18 27 	call	0x4e30	; 0x4e30 <nrk_time_get>
        printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    3370:	ed b7       	in	r30, 0x3d	; 61
    3372:	fe b7       	in	r31, 0x3e	; 62
    3374:	3a 97       	sbiw	r30, 0x0a	; 10
    3376:	0f b6       	in	r0, 0x3f	; 63
    3378:	f8 94       	cli
    337a:	fe bf       	out	0x3e, r31	; 62
    337c:	0f be       	out	0x3f, r0	; 63
    337e:	ed bf       	out	0x3d, r30	; 61
    3380:	8d b6       	in	r8, 0x3d	; 61
    3382:	9e b6       	in	r9, 0x3e	; 62
    3384:	08 94       	sec
    3386:	81 1c       	adc	r8, r1
    3388:	91 1c       	adc	r9, r1
    338a:	37 ee       	ldi	r19, 0xE7	; 231
    338c:	a3 2e       	mov	r10, r19
    338e:	31 e0       	ldi	r19, 0x01	; 1
    3390:	b3 2e       	mov	r11, r19
    3392:	b2 82       	std	Z+2, r11	; 0x02
    3394:	a1 82       	std	Z+1, r10	; 0x01
    3396:	89 81       	ldd	r24, Y+1	; 0x01
    3398:	9a 81       	ldd	r25, Y+2	; 0x02
    339a:	ab 81       	ldd	r26, Y+3	; 0x03
    339c:	bc 81       	ldd	r27, Y+4	; 0x04
    339e:	f4 01       	movw	r30, r8
    33a0:	82 83       	std	Z+2, r24	; 0x02
    33a2:	93 83       	std	Z+3, r25	; 0x03
    33a4:	a4 83       	std	Z+4, r26	; 0x04
    33a6:	b5 83       	std	Z+5, r27	; 0x05
    33a8:	6d 81       	ldd	r22, Y+5	; 0x05
    33aa:	7e 81       	ldd	r23, Y+6	; 0x06
    33ac:	8f 81       	ldd	r24, Y+7	; 0x07
    33ae:	98 85       	ldd	r25, Y+8	; 0x08
    33b0:	20 e4       	ldi	r18, 0x40	; 64
    33b2:	c2 2e       	mov	r12, r18
    33b4:	22 e4       	ldi	r18, 0x42	; 66
    33b6:	d2 2e       	mov	r13, r18
    33b8:	2f e0       	ldi	r18, 0x0F	; 15
    33ba:	e2 2e       	mov	r14, r18
    33bc:	f1 2c       	mov	r15, r1
    33be:	a7 01       	movw	r20, r14
    33c0:	96 01       	movw	r18, r12
    33c2:	0e 94 97 49 	call	0x932e	; 0x932e <__udivmodsi4>
    33c6:	d4 01       	movw	r26, r8
    33c8:	16 96       	adiw	r26, 0x06	; 6
    33ca:	2d 93       	st	X+, r18
    33cc:	3d 93       	st	X+, r19
    33ce:	4d 93       	st	X+, r20
    33d0:	5c 93       	st	X, r21
    33d2:	19 97       	sbiw	r26, 0x09	; 9
    33d4:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
        nrk_kprintf( PSTR( "\r\n   Idle Task Deep Sleep Time: "));
    33d8:	ed b7       	in	r30, 0x3d	; 61
    33da:	fe b7       	in	r31, 0x3e	; 62
    33dc:	3a 96       	adiw	r30, 0x0a	; 10
    33de:	0f b6       	in	r0, 0x3f	; 63
    33e0:	f8 94       	cli
    33e2:	fe bf       	out	0x3e, r31	; 62
    33e4:	0f be       	out	0x3f, r0	; 63
    33e6:	ed bf       	out	0x3d, r30	; 61
    33e8:	80 ef       	ldi	r24, 0xF0	; 240
    33ea:	91 e0       	ldi	r25, 0x01	; 1
    33ec:	0e 94 6d 11 	call	0x22da	; 0x22da <nrk_kprintf>
        //t=_nrk_ticks_to_time(_nrk_stats_sleep_time);
        //printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
        printf( "%lu secs %lu ms", _nrk_stats_sleep_time.secs, _nrk_stats_sleep_time.nano_secs/NANOS_PER_MS);
    33f0:	8d b7       	in	r24, 0x3d	; 61
    33f2:	9e b7       	in	r25, 0x3e	; 62
    33f4:	0a 97       	sbiw	r24, 0x0a	; 10
    33f6:	0f b6       	in	r0, 0x3f	; 63
    33f8:	f8 94       	cli
    33fa:	9e bf       	out	0x3e, r25	; 62
    33fc:	0f be       	out	0x3f, r0	; 63
    33fe:	8d bf       	out	0x3d, r24	; 61
    3400:	8d b6       	in	r8, 0x3d	; 61
    3402:	9e b6       	in	r9, 0x3e	; 62
    3404:	08 94       	sec
    3406:	81 1c       	adc	r8, r1
    3408:	91 1c       	adc	r9, r1
    340a:	ad b7       	in	r26, 0x3d	; 61
    340c:	be b7       	in	r27, 0x3e	; 62
    340e:	12 96       	adiw	r26, 0x02	; 2
    3410:	bc 92       	st	X, r11
    3412:	ae 92       	st	-X, r10
    3414:	11 97       	sbiw	r26, 0x01	; 1
    3416:	80 91 52 04 	lds	r24, 0x0452
    341a:	90 91 53 04 	lds	r25, 0x0453
    341e:	a0 91 54 04 	lds	r26, 0x0454
    3422:	b0 91 55 04 	lds	r27, 0x0455
    3426:	f4 01       	movw	r30, r8
    3428:	82 83       	std	Z+2, r24	; 0x02
    342a:	93 83       	std	Z+3, r25	; 0x03
    342c:	a4 83       	std	Z+4, r26	; 0x04
    342e:	b5 83       	std	Z+5, r27	; 0x05
    3430:	60 91 56 04 	lds	r22, 0x0456
    3434:	70 91 57 04 	lds	r23, 0x0457
    3438:	80 91 58 04 	lds	r24, 0x0458
    343c:	90 91 59 04 	lds	r25, 0x0459
    3440:	a7 01       	movw	r20, r14
    3442:	96 01       	movw	r18, r12
    3444:	0e 94 97 49 	call	0x932e	; 0x932e <__udivmodsi4>
    3448:	d4 01       	movw	r26, r8
    344a:	16 96       	adiw	r26, 0x06	; 6
    344c:	2d 93       	st	X+, r18
    344e:	3d 93       	st	X+, r19
    3450:	4d 93       	st	X+, r20
    3452:	5c 93       	st	X, r21
    3454:	19 97       	sbiw	r26, 0x09	; 9
    3456:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
    345a:	ed b7       	in	r30, 0x3d	; 61
    345c:	fe b7       	in	r31, 0x3e	; 62
    345e:	3a 96       	adiw	r30, 0x0a	; 10
    3460:	0f b6       	in	r0, 0x3f	; 63
    3462:	f8 94       	cli
    3464:	fe bf       	out	0x3e, r31	; 62
    3466:	0f be       	out	0x3f, r0	; 63
    3468:	ed bf       	out	0x3d, r30	; 61
    }
    nrk_kprintf( PSTR( "\r\n   Total CPU: "));
    346a:	8f ed       	ldi	r24, 0xDF	; 223
    346c:	91 e0       	ldi	r25, 0x01	; 1
    346e:	0e 94 6d 11 	call	0x22da	; 0x22da <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].total_ticks);
    3472:	e1 2f       	mov	r30, r17
    3474:	f0 e0       	ldi	r31, 0x00	; 0
    3476:	cf 01       	movw	r24, r30
    3478:	88 0f       	add	r24, r24
    347a:	99 1f       	adc	r25, r25
    347c:	a5 e0       	ldi	r26, 0x05	; 5
    347e:	ee 0f       	add	r30, r30
    3480:	ff 1f       	adc	r31, r31
    3482:	aa 95       	dec	r26
    3484:	e1 f7       	brne	.-8      	; 0x347e <nrk_stats_display_pid+0x17e>
    3486:	e8 1b       	sub	r30, r24
    3488:	f9 0b       	sbc	r31, r25
    348a:	eb 57       	subi	r30, 0x7B	; 123
    348c:	fa 4f       	sbci	r31, 0xFA	; 250
    348e:	60 81       	ld	r22, Z
    3490:	71 81       	ldd	r23, Z+1	; 0x01
    3492:	82 81       	ldd	r24, Z+2	; 0x02
    3494:	93 81       	ldd	r25, Z+3	; 0x03
    3496:	0e 94 23 29 	call	0x5246	; 0x5246 <_nrk_ticks_to_time>
    349a:	29 87       	std	Y+9, r18	; 0x09
    349c:	3a 87       	std	Y+10, r19	; 0x0a
    349e:	4b 87       	std	Y+11, r20	; 0x0b
    34a0:	5c 87       	std	Y+12, r21	; 0x0c
    34a2:	6d 87       	std	Y+13, r22	; 0x0d
    34a4:	7e 87       	std	Y+14, r23	; 0x0e
    34a6:	8f 87       	std	Y+15, r24	; 0x0f
    34a8:	98 8b       	std	Y+16, r25	; 0x10
    34aa:	de 01       	movw	r26, r28
    34ac:	11 96       	adiw	r26, 0x01	; 1
    34ae:	fe 01       	movw	r30, r28
    34b0:	39 96       	adiw	r30, 0x09	; 9
    34b2:	88 e0       	ldi	r24, 0x08	; 8
    34b4:	01 90       	ld	r0, Z+
    34b6:	0d 92       	st	X+, r0
    34b8:	81 50       	subi	r24, 0x01	; 1
    34ba:	e1 f7       	brne	.-8      	; 0x34b4 <nrk_stats_display_pid+0x1b4>
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    34bc:	8d b7       	in	r24, 0x3d	; 61
    34be:	9e b7       	in	r25, 0x3e	; 62
    34c0:	0a 97       	sbiw	r24, 0x0a	; 10
    34c2:	0f b6       	in	r0, 0x3f	; 63
    34c4:	f8 94       	cli
    34c6:	9e bf       	out	0x3e, r25	; 62
    34c8:	0f be       	out	0x3f, r0	; 63
    34ca:	8d bf       	out	0x3d, r24	; 61
    34cc:	cd b6       	in	r12, 0x3d	; 61
    34ce:	de b6       	in	r13, 0x3e	; 62
    34d0:	08 94       	sec
    34d2:	c1 1c       	adc	r12, r1
    34d4:	d1 1c       	adc	r13, r1
    34d6:	87 ee       	ldi	r24, 0xE7	; 231
    34d8:	91 e0       	ldi	r25, 0x01	; 1
    34da:	ad b7       	in	r26, 0x3d	; 61
    34dc:	be b7       	in	r27, 0x3e	; 62
    34de:	12 96       	adiw	r26, 0x02	; 2
    34e0:	9c 93       	st	X, r25
    34e2:	8e 93       	st	-X, r24
    34e4:	11 97       	sbiw	r26, 0x01	; 1
    34e6:	89 81       	ldd	r24, Y+1	; 0x01
    34e8:	9a 81       	ldd	r25, Y+2	; 0x02
    34ea:	ab 81       	ldd	r26, Y+3	; 0x03
    34ec:	bc 81       	ldd	r27, Y+4	; 0x04
    34ee:	f6 01       	movw	r30, r12
    34f0:	82 83       	std	Z+2, r24	; 0x02
    34f2:	93 83       	std	Z+3, r25	; 0x03
    34f4:	a4 83       	std	Z+4, r26	; 0x04
    34f6:	b5 83       	std	Z+5, r27	; 0x05
    34f8:	6d 81       	ldd	r22, Y+5	; 0x05
    34fa:	7e 81       	ldd	r23, Y+6	; 0x06
    34fc:	8f 81       	ldd	r24, Y+7	; 0x07
    34fe:	98 85       	ldd	r25, Y+8	; 0x08
    3500:	20 e4       	ldi	r18, 0x40	; 64
    3502:	32 e4       	ldi	r19, 0x42	; 66
    3504:	4f e0       	ldi	r20, 0x0F	; 15
    3506:	50 e0       	ldi	r21, 0x00	; 0
    3508:	0e 94 97 49 	call	0x932e	; 0x932e <__udivmodsi4>
    350c:	d6 01       	movw	r26, r12
    350e:	16 96       	adiw	r26, 0x06	; 6
    3510:	2d 93       	st	X+, r18
    3512:	3d 93       	st	X+, r19
    3514:	4d 93       	st	X+, r20
    3516:	5c 93       	st	X, r21
    3518:	19 97       	sbiw	r26, 0x09	; 9
    351a:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
    nrk_kprintf( PSTR( "\r\n   Time [Min,Last,Max]: "));
    351e:	ed b7       	in	r30, 0x3d	; 61
    3520:	fe b7       	in	r31, 0x3e	; 62
    3522:	3a 96       	adiw	r30, 0x0a	; 10
    3524:	0f b6       	in	r0, 0x3f	; 63
    3526:	f8 94       	cli
    3528:	fe bf       	out	0x3e, r31	; 62
    352a:	0f be       	out	0x3f, r0	; 63
    352c:	ed bf       	out	0x3d, r30	; 61
    352e:	84 ec       	ldi	r24, 0xC4	; 196
    3530:	91 e0       	ldi	r25, 0x01	; 1
    3532:	0e 94 6d 11 	call	0x22da	; 0x22da <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].min_exec_ticks);
    3536:	e1 2f       	mov	r30, r17
    3538:	f0 e0       	ldi	r31, 0x00	; 0
    353a:	cf 01       	movw	r24, r30
    353c:	88 0f       	add	r24, r24
    353e:	99 1f       	adc	r25, r25
    3540:	65 e0       	ldi	r22, 0x05	; 5
    3542:	ee 0f       	add	r30, r30
    3544:	ff 1f       	adc	r31, r31
    3546:	6a 95       	dec	r22
    3548:	e1 f7       	brne	.-8      	; 0x3542 <nrk_stats_display_pid+0x242>
    354a:	e8 1b       	sub	r30, r24
    354c:	f9 0b       	sbc	r31, r25
    354e:	eb 57       	subi	r30, 0x7B	; 123
    3550:	fa 4f       	sbci	r31, 0xFA	; 250
    3552:	64 81       	ldd	r22, Z+4	; 0x04
    3554:	75 81       	ldd	r23, Z+5	; 0x05
    3556:	86 81       	ldd	r24, Z+6	; 0x06
    3558:	97 81       	ldd	r25, Z+7	; 0x07
    355a:	0e 94 23 29 	call	0x5246	; 0x5246 <_nrk_ticks_to_time>
    355e:	29 87       	std	Y+9, r18	; 0x09
    3560:	3a 87       	std	Y+10, r19	; 0x0a
    3562:	4b 87       	std	Y+11, r20	; 0x0b
    3564:	5c 87       	std	Y+12, r21	; 0x0c
    3566:	6d 87       	std	Y+13, r22	; 0x0d
    3568:	7e 87       	std	Y+14, r23	; 0x0e
    356a:	8f 87       	std	Y+15, r24	; 0x0f
    356c:	98 8b       	std	Y+16, r25	; 0x10
    356e:	de 01       	movw	r26, r28
    3570:	11 96       	adiw	r26, 0x01	; 1
    3572:	fe 01       	movw	r30, r28
    3574:	39 96       	adiw	r30, 0x09	; 9
    3576:	88 e0       	ldi	r24, 0x08	; 8
    3578:	01 90       	ld	r0, Z+
    357a:	0d 92       	st	X+, r0
    357c:	81 50       	subi	r24, 0x01	; 1
    357e:	e1 f7       	brne	.-8      	; 0x3578 <nrk_stats_display_pid+0x278>
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    3580:	8d b7       	in	r24, 0x3d	; 61
    3582:	9e b7       	in	r25, 0x3e	; 62
    3584:	0a 97       	sbiw	r24, 0x0a	; 10
    3586:	0f b6       	in	r0, 0x3f	; 63
    3588:	f8 94       	cli
    358a:	9e bf       	out	0x3e, r25	; 62
    358c:	0f be       	out	0x3f, r0	; 63
    358e:	8d bf       	out	0x3d, r24	; 61
    3590:	cd b6       	in	r12, 0x3d	; 61
    3592:	de b6       	in	r13, 0x3e	; 62
    3594:	08 94       	sec
    3596:	c1 1c       	adc	r12, r1
    3598:	d1 1c       	adc	r13, r1
    359a:	87 ef       	ldi	r24, 0xF7	; 247
    359c:	91 e0       	ldi	r25, 0x01	; 1
    359e:	ad b7       	in	r26, 0x3d	; 61
    35a0:	be b7       	in	r27, 0x3e	; 62
    35a2:	12 96       	adiw	r26, 0x02	; 2
    35a4:	9c 93       	st	X, r25
    35a6:	8e 93       	st	-X, r24
    35a8:	11 97       	sbiw	r26, 0x01	; 1
    35aa:	89 81       	ldd	r24, Y+1	; 0x01
    35ac:	9a 81       	ldd	r25, Y+2	; 0x02
    35ae:	ab 81       	ldd	r26, Y+3	; 0x03
    35b0:	bc 81       	ldd	r27, Y+4	; 0x04
    35b2:	f6 01       	movw	r30, r12
    35b4:	82 83       	std	Z+2, r24	; 0x02
    35b6:	93 83       	std	Z+3, r25	; 0x03
    35b8:	a4 83       	std	Z+4, r26	; 0x04
    35ba:	b5 83       	std	Z+5, r27	; 0x05
    35bc:	6d 81       	ldd	r22, Y+5	; 0x05
    35be:	7e 81       	ldd	r23, Y+6	; 0x06
    35c0:	8f 81       	ldd	r24, Y+7	; 0x07
    35c2:	98 85       	ldd	r25, Y+8	; 0x08
    35c4:	20 e4       	ldi	r18, 0x40	; 64
    35c6:	32 e4       	ldi	r19, 0x42	; 66
    35c8:	4f e0       	ldi	r20, 0x0F	; 15
    35ca:	50 e0       	ldi	r21, 0x00	; 0
    35cc:	0e 94 97 49 	call	0x932e	; 0x932e <__udivmodsi4>
    35d0:	d6 01       	movw	r26, r12
    35d2:	16 96       	adiw	r26, 0x06	; 6
    35d4:	2d 93       	st	X+, r18
    35d6:	3d 93       	st	X+, r19
    35d8:	4d 93       	st	X+, r20
    35da:	5c 93       	st	X, r21
    35dc:	19 97       	sbiw	r26, 0x09	; 9
    35de:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].last_exec_ticks);
    35e2:	ed b7       	in	r30, 0x3d	; 61
    35e4:	fe b7       	in	r31, 0x3e	; 62
    35e6:	3a 96       	adiw	r30, 0x0a	; 10
    35e8:	0f b6       	in	r0, 0x3f	; 63
    35ea:	f8 94       	cli
    35ec:	fe bf       	out	0x3e, r31	; 62
    35ee:	0f be       	out	0x3f, r0	; 63
    35f0:	ed bf       	out	0x3d, r30	; 61
    35f2:	e1 2f       	mov	r30, r17
    35f4:	f0 e0       	ldi	r31, 0x00	; 0
    35f6:	cf 01       	movw	r24, r30
    35f8:	88 0f       	add	r24, r24
    35fa:	99 1f       	adc	r25, r25
    35fc:	45 e0       	ldi	r20, 0x05	; 5
    35fe:	ee 0f       	add	r30, r30
    3600:	ff 1f       	adc	r31, r31
    3602:	4a 95       	dec	r20
    3604:	e1 f7       	brne	.-8      	; 0x35fe <nrk_stats_display_pid+0x2fe>
    3606:	e8 1b       	sub	r30, r24
    3608:	f9 0b       	sbc	r31, r25
    360a:	eb 57       	subi	r30, 0x7B	; 123
    360c:	fa 4f       	sbci	r31, 0xFA	; 250
    360e:	64 85       	ldd	r22, Z+12	; 0x0c
    3610:	75 85       	ldd	r23, Z+13	; 0x0d
    3612:	86 85       	ldd	r24, Z+14	; 0x0e
    3614:	97 85       	ldd	r25, Z+15	; 0x0f
    3616:	0e 94 23 29 	call	0x5246	; 0x5246 <_nrk_ticks_to_time>
    361a:	29 87       	std	Y+9, r18	; 0x09
    361c:	3a 87       	std	Y+10, r19	; 0x0a
    361e:	4b 87       	std	Y+11, r20	; 0x0b
    3620:	5c 87       	std	Y+12, r21	; 0x0c
    3622:	6d 87       	std	Y+13, r22	; 0x0d
    3624:	7e 87       	std	Y+14, r23	; 0x0e
    3626:	8f 87       	std	Y+15, r24	; 0x0f
    3628:	98 8b       	std	Y+16, r25	; 0x10
    362a:	de 01       	movw	r26, r28
    362c:	11 96       	adiw	r26, 0x01	; 1
    362e:	fe 01       	movw	r30, r28
    3630:	39 96       	adiw	r30, 0x09	; 9
    3632:	88 e0       	ldi	r24, 0x08	; 8
    3634:	01 90       	ld	r0, Z+
    3636:	0d 92       	st	X+, r0
    3638:	81 50       	subi	r24, 0x01	; 1
    363a:	e1 f7       	brne	.-8      	; 0x3634 <nrk_stats_display_pid+0x334>
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    363c:	8d b7       	in	r24, 0x3d	; 61
    363e:	9e b7       	in	r25, 0x3e	; 62
    3640:	0a 97       	sbiw	r24, 0x0a	; 10
    3642:	0f b6       	in	r0, 0x3f	; 63
    3644:	f8 94       	cli
    3646:	9e bf       	out	0x3e, r25	; 62
    3648:	0f be       	out	0x3f, r0	; 63
    364a:	8d bf       	out	0x3d, r24	; 61
    364c:	cd b6       	in	r12, 0x3d	; 61
    364e:	de b6       	in	r13, 0x3e	; 62
    3650:	08 94       	sec
    3652:	c1 1c       	adc	r12, r1
    3654:	d1 1c       	adc	r13, r1
    3656:	87 ef       	ldi	r24, 0xF7	; 247
    3658:	91 e0       	ldi	r25, 0x01	; 1
    365a:	ad b7       	in	r26, 0x3d	; 61
    365c:	be b7       	in	r27, 0x3e	; 62
    365e:	12 96       	adiw	r26, 0x02	; 2
    3660:	9c 93       	st	X, r25
    3662:	8e 93       	st	-X, r24
    3664:	11 97       	sbiw	r26, 0x01	; 1
    3666:	89 81       	ldd	r24, Y+1	; 0x01
    3668:	9a 81       	ldd	r25, Y+2	; 0x02
    366a:	ab 81       	ldd	r26, Y+3	; 0x03
    366c:	bc 81       	ldd	r27, Y+4	; 0x04
    366e:	f6 01       	movw	r30, r12
    3670:	82 83       	std	Z+2, r24	; 0x02
    3672:	93 83       	std	Z+3, r25	; 0x03
    3674:	a4 83       	std	Z+4, r26	; 0x04
    3676:	b5 83       	std	Z+5, r27	; 0x05
    3678:	6d 81       	ldd	r22, Y+5	; 0x05
    367a:	7e 81       	ldd	r23, Y+6	; 0x06
    367c:	8f 81       	ldd	r24, Y+7	; 0x07
    367e:	98 85       	ldd	r25, Y+8	; 0x08
    3680:	20 e4       	ldi	r18, 0x40	; 64
    3682:	32 e4       	ldi	r19, 0x42	; 66
    3684:	4f e0       	ldi	r20, 0x0F	; 15
    3686:	50 e0       	ldi	r21, 0x00	; 0
    3688:	0e 94 97 49 	call	0x932e	; 0x932e <__udivmodsi4>
    368c:	d6 01       	movw	r26, r12
    368e:	16 96       	adiw	r26, 0x06	; 6
    3690:	2d 93       	st	X+, r18
    3692:	3d 93       	st	X+, r19
    3694:	4d 93       	st	X+, r20
    3696:	5c 93       	st	X, r21
    3698:	19 97       	sbiw	r26, 0x09	; 9
    369a:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].max_exec_ticks);
    369e:	ed b7       	in	r30, 0x3d	; 61
    36a0:	fe b7       	in	r31, 0x3e	; 62
    36a2:	3a 96       	adiw	r30, 0x0a	; 10
    36a4:	0f b6       	in	r0, 0x3f	; 63
    36a6:	f8 94       	cli
    36a8:	fe bf       	out	0x3e, r31	; 62
    36aa:	0f be       	out	0x3f, r0	; 63
    36ac:	ed bf       	out	0x3d, r30	; 61
    36ae:	e1 2f       	mov	r30, r17
    36b0:	f0 e0       	ldi	r31, 0x00	; 0
    36b2:	cf 01       	movw	r24, r30
    36b4:	88 0f       	add	r24, r24
    36b6:	99 1f       	adc	r25, r25
    36b8:	25 e0       	ldi	r18, 0x05	; 5
    36ba:	ee 0f       	add	r30, r30
    36bc:	ff 1f       	adc	r31, r31
    36be:	2a 95       	dec	r18
    36c0:	e1 f7       	brne	.-8      	; 0x36ba <nrk_stats_display_pid+0x3ba>
    36c2:	e8 1b       	sub	r30, r24
    36c4:	f9 0b       	sbc	r31, r25
    36c6:	eb 57       	subi	r30, 0x7B	; 123
    36c8:	fa 4f       	sbci	r31, 0xFA	; 250
    36ca:	60 85       	ldd	r22, Z+8	; 0x08
    36cc:	71 85       	ldd	r23, Z+9	; 0x09
    36ce:	82 85       	ldd	r24, Z+10	; 0x0a
    36d0:	93 85       	ldd	r25, Z+11	; 0x0b
    36d2:	0e 94 23 29 	call	0x5246	; 0x5246 <_nrk_ticks_to_time>
    36d6:	29 87       	std	Y+9, r18	; 0x09
    36d8:	3a 87       	std	Y+10, r19	; 0x0a
    36da:	4b 87       	std	Y+11, r20	; 0x0b
    36dc:	5c 87       	std	Y+12, r21	; 0x0c
    36de:	6d 87       	std	Y+13, r22	; 0x0d
    36e0:	7e 87       	std	Y+14, r23	; 0x0e
    36e2:	8f 87       	std	Y+15, r24	; 0x0f
    36e4:	98 8b       	std	Y+16, r25	; 0x10
    36e6:	de 01       	movw	r26, r28
    36e8:	11 96       	adiw	r26, 0x01	; 1
    36ea:	fe 01       	movw	r30, r28
    36ec:	39 96       	adiw	r30, 0x09	; 9
    36ee:	88 e0       	ldi	r24, 0x08	; 8
    36f0:	01 90       	ld	r0, Z+
    36f2:	0d 92       	st	X+, r0
    36f4:	81 50       	subi	r24, 0x01	; 1
    36f6:	e1 f7       	brne	.-8      	; 0x36f0 <nrk_stats_display_pid+0x3f0>
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    36f8:	8d b7       	in	r24, 0x3d	; 61
    36fa:	9e b7       	in	r25, 0x3e	; 62
    36fc:	0a 97       	sbiw	r24, 0x0a	; 10
    36fe:	0f b6       	in	r0, 0x3f	; 63
    3700:	f8 94       	cli
    3702:	9e bf       	out	0x3e, r25	; 62
    3704:	0f be       	out	0x3f, r0	; 63
    3706:	8d bf       	out	0x3d, r24	; 61
    3708:	cd b6       	in	r12, 0x3d	; 61
    370a:	de b6       	in	r13, 0x3e	; 62
    370c:	08 94       	sec
    370e:	c1 1c       	adc	r12, r1
    3710:	d1 1c       	adc	r13, r1
    3712:	87 ee       	ldi	r24, 0xE7	; 231
    3714:	91 e0       	ldi	r25, 0x01	; 1
    3716:	ad b7       	in	r26, 0x3d	; 61
    3718:	be b7       	in	r27, 0x3e	; 62
    371a:	12 96       	adiw	r26, 0x02	; 2
    371c:	9c 93       	st	X, r25
    371e:	8e 93       	st	-X, r24
    3720:	11 97       	sbiw	r26, 0x01	; 1
    3722:	89 81       	ldd	r24, Y+1	; 0x01
    3724:	9a 81       	ldd	r25, Y+2	; 0x02
    3726:	ab 81       	ldd	r26, Y+3	; 0x03
    3728:	bc 81       	ldd	r27, Y+4	; 0x04
    372a:	f6 01       	movw	r30, r12
    372c:	82 83       	std	Z+2, r24	; 0x02
    372e:	93 83       	std	Z+3, r25	; 0x03
    3730:	a4 83       	std	Z+4, r26	; 0x04
    3732:	b5 83       	std	Z+5, r27	; 0x05
    3734:	6d 81       	ldd	r22, Y+5	; 0x05
    3736:	7e 81       	ldd	r23, Y+6	; 0x06
    3738:	8f 81       	ldd	r24, Y+7	; 0x07
    373a:	98 85       	ldd	r25, Y+8	; 0x08
    373c:	20 e4       	ldi	r18, 0x40	; 64
    373e:	32 e4       	ldi	r19, 0x42	; 66
    3740:	4f e0       	ldi	r20, 0x0F	; 15
    3742:	50 e0       	ldi	r21, 0x00	; 0
    3744:	0e 94 97 49 	call	0x932e	; 0x932e <__udivmodsi4>
    3748:	d6 01       	movw	r26, r12
    374a:	16 96       	adiw	r26, 0x06	; 6
    374c:	2d 93       	st	X+, r18
    374e:	3d 93       	st	X+, r19
    3750:	4d 93       	st	X+, r20
    3752:	5c 93       	st	X, r21
    3754:	19 97       	sbiw	r26, 0x09	; 9
    3756:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
    nrk_kprintf( PSTR( "\r\n   Swap-ins: "));
    375a:	ed b7       	in	r30, 0x3d	; 61
    375c:	fe b7       	in	r31, 0x3e	; 62
    375e:	3a 96       	adiw	r30, 0x0a	; 10
    3760:	0f b6       	in	r0, 0x3f	; 63
    3762:	f8 94       	cli
    3764:	fe bf       	out	0x3e, r31	; 62
    3766:	0f be       	out	0x3f, r0	; 63
    3768:	ed bf       	out	0x3d, r30	; 61
    376a:	84 eb       	ldi	r24, 0xB4	; 180
    376c:	91 e0       	ldi	r25, 0x01	; 1
    376e:	0e 94 6d 11 	call	0x22da	; 0x22da <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].swapped_in );
    3772:	00 d0       	rcall	.+0      	; 0x3774 <nrk_stats_display_pid+0x474>
    3774:	00 d0       	rcall	.+0      	; 0x3776 <nrk_stats_display_pid+0x476>
    3776:	00 d0       	rcall	.+0      	; 0x3778 <nrk_stats_display_pid+0x478>
    3778:	89 e0       	ldi	r24, 0x09	; 9
    377a:	c8 2e       	mov	r12, r24
    377c:	82 e0       	ldi	r24, 0x02	; 2
    377e:	d8 2e       	mov	r13, r24
    3780:	ad b7       	in	r26, 0x3d	; 61
    3782:	be b7       	in	r27, 0x3e	; 62
    3784:	12 96       	adiw	r26, 0x02	; 2
    3786:	dc 92       	st	X, r13
    3788:	ce 92       	st	-X, r12
    378a:	11 97       	sbiw	r26, 0x01	; 1
    378c:	e1 2f       	mov	r30, r17
    378e:	f0 e0       	ldi	r31, 0x00	; 0
    3790:	cf 01       	movw	r24, r30
    3792:	88 0f       	add	r24, r24
    3794:	99 1f       	adc	r25, r25
    3796:	a5 e0       	ldi	r26, 0x05	; 5
    3798:	ee 0f       	add	r30, r30
    379a:	ff 1f       	adc	r31, r31
    379c:	aa 95       	dec	r26
    379e:	e1 f7       	brne	.-8      	; 0x3798 <nrk_stats_display_pid+0x498>
    37a0:	e8 1b       	sub	r30, r24
    37a2:	f9 0b       	sbc	r31, r25
    37a4:	eb 57       	subi	r30, 0x7B	; 123
    37a6:	fa 4f       	sbci	r31, 0xFA	; 250
    37a8:	80 89       	ldd	r24, Z+16	; 0x10
    37aa:	91 89       	ldd	r25, Z+17	; 0x11
    37ac:	a2 89       	ldd	r26, Z+18	; 0x12
    37ae:	b3 89       	ldd	r27, Z+19	; 0x13
    37b0:	ed b7       	in	r30, 0x3d	; 61
    37b2:	fe b7       	in	r31, 0x3e	; 62
    37b4:	83 83       	std	Z+3, r24	; 0x03
    37b6:	94 83       	std	Z+4, r25	; 0x04
    37b8:	a5 83       	std	Z+5, r26	; 0x05
    37ba:	b6 83       	std	Z+6, r27	; 0x06
    37bc:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
    nrk_kprintf( PSTR( "\r\n   Preemptions: "));
    37c0:	8d b7       	in	r24, 0x3d	; 61
    37c2:	9e b7       	in	r25, 0x3e	; 62
    37c4:	06 96       	adiw	r24, 0x06	; 6
    37c6:	0f b6       	in	r0, 0x3f	; 63
    37c8:	f8 94       	cli
    37ca:	9e bf       	out	0x3e, r25	; 62
    37cc:	0f be       	out	0x3f, r0	; 63
    37ce:	8d bf       	out	0x3d, r24	; 61
    37d0:	81 ea       	ldi	r24, 0xA1	; 161
    37d2:	91 e0       	ldi	r25, 0x01	; 1
    37d4:	0e 94 6d 11 	call	0x22da	; 0x22da <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].preempted);
    37d8:	00 d0       	rcall	.+0      	; 0x37da <nrk_stats_display_pid+0x4da>
    37da:	00 d0       	rcall	.+0      	; 0x37dc <nrk_stats_display_pid+0x4dc>
    37dc:	00 d0       	rcall	.+0      	; 0x37de <nrk_stats_display_pid+0x4de>
    37de:	ad b7       	in	r26, 0x3d	; 61
    37e0:	be b7       	in	r27, 0x3e	; 62
    37e2:	12 96       	adiw	r26, 0x02	; 2
    37e4:	dc 92       	st	X, r13
    37e6:	ce 92       	st	-X, r12
    37e8:	11 97       	sbiw	r26, 0x01	; 1
    37ea:	e1 2f       	mov	r30, r17
    37ec:	f0 e0       	ldi	r31, 0x00	; 0
    37ee:	cf 01       	movw	r24, r30
    37f0:	88 0f       	add	r24, r24
    37f2:	99 1f       	adc	r25, r25
    37f4:	65 e0       	ldi	r22, 0x05	; 5
    37f6:	ee 0f       	add	r30, r30
    37f8:	ff 1f       	adc	r31, r31
    37fa:	6a 95       	dec	r22
    37fc:	e1 f7       	brne	.-8      	; 0x37f6 <nrk_stats_display_pid+0x4f6>
    37fe:	e8 1b       	sub	r30, r24
    3800:	f9 0b       	sbc	r31, r25
    3802:	eb 57       	subi	r30, 0x7B	; 123
    3804:	fa 4f       	sbci	r31, 0xFA	; 250
    3806:	80 8d       	ldd	r24, Z+24	; 0x18
    3808:	91 8d       	ldd	r25, Z+25	; 0x19
    380a:	a2 8d       	ldd	r26, Z+26	; 0x1a
    380c:	b3 8d       	ldd	r27, Z+27	; 0x1b
    380e:	ed b7       	in	r30, 0x3d	; 61
    3810:	fe b7       	in	r31, 0x3e	; 62
    3812:	83 83       	std	Z+3, r24	; 0x03
    3814:	94 83       	std	Z+4, r25	; 0x04
    3816:	a5 83       	std	Z+5, r26	; 0x05
    3818:	b6 83       	std	Z+6, r27	; 0x06
    381a:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
    nrk_kprintf( PSTR( "\r\n   Kernel Violations: "));
    381e:	8d b7       	in	r24, 0x3d	; 61
    3820:	9e b7       	in	r25, 0x3e	; 62
    3822:	06 96       	adiw	r24, 0x06	; 6
    3824:	0f b6       	in	r0, 0x3f	; 63
    3826:	f8 94       	cli
    3828:	9e bf       	out	0x3e, r25	; 62
    382a:	0f be       	out	0x3f, r0	; 63
    382c:	8d bf       	out	0x3d, r24	; 61
    382e:	88 e8       	ldi	r24, 0x88	; 136
    3830:	91 e0       	ldi	r25, 0x01	; 1
    3832:	0e 94 6d 11 	call	0x22da	; 0x22da <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].violations);
    3836:	00 d0       	rcall	.+0      	; 0x3838 <nrk_stats_display_pid+0x538>
    3838:	00 d0       	rcall	.+0      	; 0x383a <nrk_stats_display_pid+0x53a>
    383a:	ad b7       	in	r26, 0x3d	; 61
    383c:	be b7       	in	r27, 0x3e	; 62
    383e:	11 96       	adiw	r26, 0x01	; 1
    3840:	5d e0       	ldi	r21, 0x0D	; 13
    3842:	c5 2e       	mov	r12, r21
    3844:	52 e0       	ldi	r21, 0x02	; 2
    3846:	d5 2e       	mov	r13, r21
    3848:	ed b7       	in	r30, 0x3d	; 61
    384a:	fe b7       	in	r31, 0x3e	; 62
    384c:	d2 82       	std	Z+2, r13	; 0x02
    384e:	c1 82       	std	Z+1, r12	; 0x01
    3850:	e1 2f       	mov	r30, r17
    3852:	f0 e0       	ldi	r31, 0x00	; 0
    3854:	cf 01       	movw	r24, r30
    3856:	88 0f       	add	r24, r24
    3858:	99 1f       	adc	r25, r25
    385a:	35 e0       	ldi	r19, 0x05	; 5
    385c:	ee 0f       	add	r30, r30
    385e:	ff 1f       	adc	r31, r31
    3860:	3a 95       	dec	r19
    3862:	e1 f7       	brne	.-8      	; 0x385c <nrk_stats_display_pid+0x55c>
    3864:	e8 1b       	sub	r30, r24
    3866:	f9 0b       	sbc	r31, r25
    3868:	eb 57       	subi	r30, 0x7B	; 123
    386a:	fa 4f       	sbci	r31, 0xFA	; 250
    386c:	84 8d       	ldd	r24, Z+28	; 0x1c
    386e:	12 96       	adiw	r26, 0x02	; 2
    3870:	8c 93       	st	X, r24
    3872:	12 97       	sbiw	r26, 0x02	; 2
    3874:	13 96       	adiw	r26, 0x03	; 3
    3876:	1c 92       	st	X, r1
    3878:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
    nrk_kprintf( PSTR( "\r\n   Overflow Error Status: "));
    387c:	0f 90       	pop	r0
    387e:	0f 90       	pop	r0
    3880:	0f 90       	pop	r0
    3882:	0f 90       	pop	r0
    3884:	8b e6       	ldi	r24, 0x6B	; 107
    3886:	91 e0       	ldi	r25, 0x01	; 1
    3888:	0e 94 6d 11 	call	0x22da	; 0x22da <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].overflow);
    388c:	00 d0       	rcall	.+0      	; 0x388e <nrk_stats_display_pid+0x58e>
    388e:	00 d0       	rcall	.+0      	; 0x3890 <nrk_stats_display_pid+0x590>
    3890:	ad b7       	in	r26, 0x3d	; 61
    3892:	be b7       	in	r27, 0x3e	; 62
    3894:	11 96       	adiw	r26, 0x01	; 1
    3896:	ed b7       	in	r30, 0x3d	; 61
    3898:	fe b7       	in	r31, 0x3e	; 62
    389a:	d2 82       	std	Z+2, r13	; 0x02
    389c:	c1 82       	std	Z+1, r12	; 0x01
    389e:	e1 2f       	mov	r30, r17
    38a0:	f0 e0       	ldi	r31, 0x00	; 0
    38a2:	cf 01       	movw	r24, r30
    38a4:	88 0f       	add	r24, r24
    38a6:	99 1f       	adc	r25, r25
    38a8:	15 e0       	ldi	r17, 0x05	; 5
    38aa:	ee 0f       	add	r30, r30
    38ac:	ff 1f       	adc	r31, r31
    38ae:	1a 95       	dec	r17
    38b0:	e1 f7       	brne	.-8      	; 0x38aa <nrk_stats_display_pid+0x5aa>
    38b2:	e8 1b       	sub	r30, r24
    38b4:	f9 0b       	sbc	r31, r25
    38b6:	eb 57       	subi	r30, 0x7B	; 123
    38b8:	fa 4f       	sbci	r31, 0xFA	; 250
    38ba:	85 8d       	ldd	r24, Z+29	; 0x1d
    38bc:	12 96       	adiw	r26, 0x02	; 2
    38be:	8c 93       	st	X, r24
    38c0:	12 97       	sbiw	r26, 0x02	; 2
    38c2:	13 96       	adiw	r26, 0x03	; 3
    38c4:	1c 92       	st	X, r1
    38c6:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
    nrk_kprintf( PSTR("\r\n") );
    38ca:	0f 90       	pop	r0
    38cc:	0f 90       	pop	r0
    38ce:	0f 90       	pop	r0
    38d0:	0f 90       	pop	r0
    38d2:	88 e6       	ldi	r24, 0x68	; 104
    38d4:	91 e0       	ldi	r25, 0x01	; 1
    38d6:	0e 94 6d 11 	call	0x22da	; 0x22da <nrk_kprintf>

}
    38da:	60 96       	adiw	r28, 0x10	; 16
    38dc:	0f b6       	in	r0, 0x3f	; 63
    38de:	f8 94       	cli
    38e0:	de bf       	out	0x3e, r29	; 62
    38e2:	0f be       	out	0x3f, r0	; 63
    38e4:	cd bf       	out	0x3d, r28	; 61
    38e6:	cf 91       	pop	r28
    38e8:	df 91       	pop	r29
    38ea:	1f 91       	pop	r17
    38ec:	ff 90       	pop	r15
    38ee:	ef 90       	pop	r14
    38f0:	df 90       	pop	r13
    38f2:	cf 90       	pop	r12
    38f4:	bf 90       	pop	r11
    38f6:	af 90       	pop	r10
    38f8:	9f 90       	pop	r9
    38fa:	8f 90       	pop	r8
    38fc:	08 95       	ret

000038fe <nrk_stats_display_all>:


void nrk_stats_display_all()
{
    uint8_t i;
    nrk_kprintf( PSTR( "\r\nNano-RK Task Statistics:\r\n" ));
    38fe:	8b e4       	ldi	r24, 0x4B	; 75
    3900:	91 e0       	ldi	r25, 0x01	; 1
    3902:	0e 94 6d 11 	call	0x22da	; 0x22da <nrk_kprintf>

    for(i=0; i<NRK_MAX_TASKS; i++ )
        nrk_stats_display_pid(i);
    3906:	80 e0       	ldi	r24, 0x00	; 0
    3908:	0e 94 80 19 	call	0x3300	; 0x3300 <nrk_stats_display_pid>
    390c:	81 e0       	ldi	r24, 0x01	; 1
    390e:	0e 94 80 19 	call	0x3300	; 0x3300 <nrk_stats_display_pid>
    3912:	82 e0       	ldi	r24, 0x02	; 2
    3914:	0e 94 80 19 	call	0x3300	; 0x3300 <nrk_stats_display_pid>
    3918:	83 e0       	ldi	r24, 0x03	; 3
    391a:	0e 94 80 19 	call	0x3300	; 0x3300 <nrk_stats_display_pid>
    391e:	84 e0       	ldi	r24, 0x04	; 4
    3920:	0e 94 80 19 	call	0x3300	; 0x3300 <nrk_stats_display_pid>
}
    3924:	08 95       	ret

00003926 <nrk_stats_get>:


int8_t nrk_stats_get(uint8_t pid, nrk_task_stat_t *t)
{
    3926:	fb 01       	movw	r30, r22
    if(pid>=NRK_MAX_TASKS) return NRK_ERROR;
    3928:	85 30       	cpi	r24, 0x05	; 5
    392a:	08 f0       	brcs	.+2      	; 0x392e <nrk_stats_get+0x8>
    392c:	cb c0       	rjmp	.+406    	; 0x3ac4 <nrk_stats_get+0x19e>

    t->total_ticks=cur_task_stats[pid].total_ticks;
    392e:	a8 2f       	mov	r26, r24
    3930:	b0 e0       	ldi	r27, 0x00	; 0
    3932:	9d 01       	movw	r18, r26
    3934:	22 0f       	add	r18, r18
    3936:	33 1f       	adc	r19, r19
    3938:	55 e0       	ldi	r21, 0x05	; 5
    393a:	aa 0f       	add	r26, r26
    393c:	bb 1f       	adc	r27, r27
    393e:	5a 95       	dec	r21
    3940:	e1 f7       	brne	.-8      	; 0x393a <nrk_stats_get+0x14>
    3942:	a2 1b       	sub	r26, r18
    3944:	b3 0b       	sbc	r27, r19
    3946:	ab 57       	subi	r26, 0x7B	; 123
    3948:	ba 4f       	sbci	r27, 0xFA	; 250
    394a:	2d 91       	ld	r18, X+
    394c:	3d 91       	ld	r19, X+
    394e:	4d 91       	ld	r20, X+
    3950:	5c 91       	ld	r21, X
    3952:	20 83       	st	Z, r18
    3954:	31 83       	std	Z+1, r19	; 0x01
    3956:	42 83       	std	Z+2, r20	; 0x02
    3958:	53 83       	std	Z+3, r21	; 0x03
    t->min_exec_ticks=cur_task_stats[pid].min_exec_ticks;
    395a:	a8 2f       	mov	r26, r24
    395c:	b0 e0       	ldi	r27, 0x00	; 0
    395e:	9d 01       	movw	r18, r26
    3960:	22 0f       	add	r18, r18
    3962:	33 1f       	adc	r19, r19
    3964:	95 e0       	ldi	r25, 0x05	; 5
    3966:	aa 0f       	add	r26, r26
    3968:	bb 1f       	adc	r27, r27
    396a:	9a 95       	dec	r25
    396c:	e1 f7       	brne	.-8      	; 0x3966 <nrk_stats_get+0x40>
    396e:	a2 1b       	sub	r26, r18
    3970:	b3 0b       	sbc	r27, r19
    3972:	ab 57       	subi	r26, 0x7B	; 123
    3974:	ba 4f       	sbci	r27, 0xFA	; 250
    3976:	14 96       	adiw	r26, 0x04	; 4
    3978:	2d 91       	ld	r18, X+
    397a:	3d 91       	ld	r19, X+
    397c:	4d 91       	ld	r20, X+
    397e:	5c 91       	ld	r21, X
    3980:	17 97       	sbiw	r26, 0x07	; 7
    3982:	24 83       	std	Z+4, r18	; 0x04
    3984:	35 83       	std	Z+5, r19	; 0x05
    3986:	46 83       	std	Z+6, r20	; 0x06
    3988:	57 83       	std	Z+7, r21	; 0x07
    t->max_exec_ticks=cur_task_stats[pid].max_exec_ticks;
    398a:	a8 2f       	mov	r26, r24
    398c:	b0 e0       	ldi	r27, 0x00	; 0
    398e:	9d 01       	movw	r18, r26
    3990:	22 0f       	add	r18, r18
    3992:	33 1f       	adc	r19, r19
    3994:	65 e0       	ldi	r22, 0x05	; 5
    3996:	aa 0f       	add	r26, r26
    3998:	bb 1f       	adc	r27, r27
    399a:	6a 95       	dec	r22
    399c:	e1 f7       	brne	.-8      	; 0x3996 <nrk_stats_get+0x70>
    399e:	a2 1b       	sub	r26, r18
    39a0:	b3 0b       	sbc	r27, r19
    39a2:	ab 57       	subi	r26, 0x7B	; 123
    39a4:	ba 4f       	sbci	r27, 0xFA	; 250
    39a6:	18 96       	adiw	r26, 0x08	; 8
    39a8:	2d 91       	ld	r18, X+
    39aa:	3d 91       	ld	r19, X+
    39ac:	4d 91       	ld	r20, X+
    39ae:	5c 91       	ld	r21, X
    39b0:	1b 97       	sbiw	r26, 0x0b	; 11
    39b2:	20 87       	std	Z+8, r18	; 0x08
    39b4:	31 87       	std	Z+9, r19	; 0x09
    39b6:	42 87       	std	Z+10, r20	; 0x0a
    39b8:	53 87       	std	Z+11, r21	; 0x0b
    t->last_exec_ticks=cur_task_stats[pid].last_exec_ticks;
    39ba:	a8 2f       	mov	r26, r24
    39bc:	b0 e0       	ldi	r27, 0x00	; 0
    39be:	9d 01       	movw	r18, r26
    39c0:	22 0f       	add	r18, r18
    39c2:	33 1f       	adc	r19, r19
    39c4:	45 e0       	ldi	r20, 0x05	; 5
    39c6:	aa 0f       	add	r26, r26
    39c8:	bb 1f       	adc	r27, r27
    39ca:	4a 95       	dec	r20
    39cc:	e1 f7       	brne	.-8      	; 0x39c6 <nrk_stats_get+0xa0>
    39ce:	a2 1b       	sub	r26, r18
    39d0:	b3 0b       	sbc	r27, r19
    39d2:	ab 57       	subi	r26, 0x7B	; 123
    39d4:	ba 4f       	sbci	r27, 0xFA	; 250
    39d6:	1c 96       	adiw	r26, 0x0c	; 12
    39d8:	2d 91       	ld	r18, X+
    39da:	3d 91       	ld	r19, X+
    39dc:	4d 91       	ld	r20, X+
    39de:	5c 91       	ld	r21, X
    39e0:	1f 97       	sbiw	r26, 0x0f	; 15
    39e2:	24 87       	std	Z+12, r18	; 0x0c
    39e4:	35 87       	std	Z+13, r19	; 0x0d
    39e6:	46 87       	std	Z+14, r20	; 0x0e
    39e8:	57 87       	std	Z+15, r21	; 0x0f
    t->swapped_in=cur_task_stats[pid].swapped_in;
    39ea:	a8 2f       	mov	r26, r24
    39ec:	b0 e0       	ldi	r27, 0x00	; 0
    39ee:	9d 01       	movw	r18, r26
    39f0:	22 0f       	add	r18, r18
    39f2:	33 1f       	adc	r19, r19
    39f4:	75 e0       	ldi	r23, 0x05	; 5
    39f6:	aa 0f       	add	r26, r26
    39f8:	bb 1f       	adc	r27, r27
    39fa:	7a 95       	dec	r23
    39fc:	e1 f7       	brne	.-8      	; 0x39f6 <nrk_stats_get+0xd0>
    39fe:	a2 1b       	sub	r26, r18
    3a00:	b3 0b       	sbc	r27, r19
    3a02:	ab 57       	subi	r26, 0x7B	; 123
    3a04:	ba 4f       	sbci	r27, 0xFA	; 250
    3a06:	50 96       	adiw	r26, 0x10	; 16
    3a08:	2d 91       	ld	r18, X+
    3a0a:	3d 91       	ld	r19, X+
    3a0c:	4d 91       	ld	r20, X+
    3a0e:	5c 91       	ld	r21, X
    3a10:	53 97       	sbiw	r26, 0x13	; 19
    3a12:	20 8b       	std	Z+16, r18	; 0x10
    3a14:	31 8b       	std	Z+17, r19	; 0x11
    3a16:	42 8b       	std	Z+18, r20	; 0x12
    3a18:	53 8b       	std	Z+19, r21	; 0x13
    t->cur_ticks=cur_task_stats[pid].cur_ticks;
    3a1a:	a8 2f       	mov	r26, r24
    3a1c:	b0 e0       	ldi	r27, 0x00	; 0
    3a1e:	9d 01       	movw	r18, r26
    3a20:	22 0f       	add	r18, r18
    3a22:	33 1f       	adc	r19, r19
    3a24:	55 e0       	ldi	r21, 0x05	; 5
    3a26:	aa 0f       	add	r26, r26
    3a28:	bb 1f       	adc	r27, r27
    3a2a:	5a 95       	dec	r21
    3a2c:	e1 f7       	brne	.-8      	; 0x3a26 <nrk_stats_get+0x100>
    3a2e:	a2 1b       	sub	r26, r18
    3a30:	b3 0b       	sbc	r27, r19
    3a32:	ab 57       	subi	r26, 0x7B	; 123
    3a34:	ba 4f       	sbci	r27, 0xFA	; 250
    3a36:	54 96       	adiw	r26, 0x14	; 20
    3a38:	2d 91       	ld	r18, X+
    3a3a:	3d 91       	ld	r19, X+
    3a3c:	4d 91       	ld	r20, X+
    3a3e:	5c 91       	ld	r21, X
    3a40:	57 97       	sbiw	r26, 0x17	; 23
    3a42:	24 8b       	std	Z+20, r18	; 0x14
    3a44:	35 8b       	std	Z+21, r19	; 0x15
    3a46:	46 8b       	std	Z+22, r20	; 0x16
    3a48:	57 8b       	std	Z+23, r21	; 0x17
    t->preempted=cur_task_stats[pid].preempted;
    3a4a:	a8 2f       	mov	r26, r24
    3a4c:	b0 e0       	ldi	r27, 0x00	; 0
    3a4e:	9d 01       	movw	r18, r26
    3a50:	22 0f       	add	r18, r18
    3a52:	33 1f       	adc	r19, r19
    3a54:	95 e0       	ldi	r25, 0x05	; 5
    3a56:	aa 0f       	add	r26, r26
    3a58:	bb 1f       	adc	r27, r27
    3a5a:	9a 95       	dec	r25
    3a5c:	e1 f7       	brne	.-8      	; 0x3a56 <nrk_stats_get+0x130>
    3a5e:	a2 1b       	sub	r26, r18
    3a60:	b3 0b       	sbc	r27, r19
    3a62:	ab 57       	subi	r26, 0x7B	; 123
    3a64:	ba 4f       	sbci	r27, 0xFA	; 250
    3a66:	58 96       	adiw	r26, 0x18	; 24
    3a68:	2d 91       	ld	r18, X+
    3a6a:	3d 91       	ld	r19, X+
    3a6c:	4d 91       	ld	r20, X+
    3a6e:	5c 91       	ld	r21, X
    3a70:	5b 97       	sbiw	r26, 0x1b	; 27
    3a72:	20 8f       	std	Z+24, r18	; 0x18
    3a74:	31 8f       	std	Z+25, r19	; 0x19
    3a76:	42 8f       	std	Z+26, r20	; 0x1a
    3a78:	53 8f       	std	Z+27, r21	; 0x1b
    t->violations=cur_task_stats[pid].violations;
    3a7a:	a8 2f       	mov	r26, r24
    3a7c:	b0 e0       	ldi	r27, 0x00	; 0
    3a7e:	9d 01       	movw	r18, r26
    3a80:	22 0f       	add	r18, r18
    3a82:	33 1f       	adc	r19, r19
    3a84:	65 e0       	ldi	r22, 0x05	; 5
    3a86:	aa 0f       	add	r26, r26
    3a88:	bb 1f       	adc	r27, r27
    3a8a:	6a 95       	dec	r22
    3a8c:	e1 f7       	brne	.-8      	; 0x3a86 <nrk_stats_get+0x160>
    3a8e:	a2 1b       	sub	r26, r18
    3a90:	b3 0b       	sbc	r27, r19
    3a92:	ab 57       	subi	r26, 0x7B	; 123
    3a94:	ba 4f       	sbci	r27, 0xFA	; 250
    3a96:	5c 96       	adiw	r26, 0x1c	; 28
    3a98:	9c 91       	ld	r25, X
    3a9a:	94 8f       	std	Z+28, r25	; 0x1c
    t->overflow=cur_task_stats[pid].overflow;
    3a9c:	a8 2f       	mov	r26, r24
    3a9e:	b0 e0       	ldi	r27, 0x00	; 0
    3aa0:	cd 01       	movw	r24, r26
    3aa2:	88 0f       	add	r24, r24
    3aa4:	99 1f       	adc	r25, r25
    3aa6:	45 e0       	ldi	r20, 0x05	; 5
    3aa8:	aa 0f       	add	r26, r26
    3aaa:	bb 1f       	adc	r27, r27
    3aac:	4a 95       	dec	r20
    3aae:	e1 f7       	brne	.-8      	; 0x3aa8 <nrk_stats_get+0x182>
    3ab0:	a8 1b       	sub	r26, r24
    3ab2:	b9 0b       	sbc	r27, r25
    3ab4:	ab 57       	subi	r26, 0x7B	; 123
    3ab6:	ba 4f       	sbci	r27, 0xFA	; 250
    3ab8:	5d 96       	adiw	r26, 0x1d	; 29
    3aba:	8c 91       	ld	r24, X
    3abc:	5d 97       	sbiw	r26, 0x1d	; 29
    3abe:	85 8f       	std	Z+29, r24	; 0x1d

    return NRK_OK;
    3ac0:	81 e0       	ldi	r24, 0x01	; 1
    3ac2:	08 95       	ret
}


int8_t nrk_stats_get(uint8_t pid, nrk_task_stat_t *t)
{
    if(pid>=NRK_MAX_TASKS) return NRK_ERROR;
    3ac4:	8f ef       	ldi	r24, 0xFF	; 255
    t->preempted=cur_task_stats[pid].preempted;
    t->violations=cur_task_stats[pid].violations;
    t->overflow=cur_task_stats[pid].overflow;

    return NRK_OK;
}
    3ac6:	08 95       	ret

00003ac8 <_nrk_errno_set>:
void blink_morse_code_error( uint8_t number );


void _nrk_errno_set (NRK_ERRNO error_code)
{
    nrk_cur_task_TCB->errno = error_code;
    3ac8:	e0 91 17 08 	lds	r30, 0x0817
    3acc:	f0 91 18 08 	lds	r31, 0x0818
    3ad0:	84 87       	std	Z+12, r24	; 0x0c
}
    3ad2:	08 95       	ret

00003ad4 <nrk_errno_get>:

uint8_t nrk_errno_get ()
{
    return nrk_cur_task_TCB->errno;
    3ad4:	e0 91 17 08 	lds	r30, 0x0817
    3ad8:	f0 91 18 08 	lds	r31, 0x0818
}
    3adc:	84 85       	ldd	r24, Z+12	; 0x0c
    3ade:	08 95       	ret

00003ae0 <_nrk_log_error>:

#ifdef NRK_LOG_ERRORS
void _nrk_log_error(uint8_t error_num, uint8_t error_task)
{
    3ae0:	ff 92       	push	r15
    3ae2:	0f 93       	push	r16
    3ae4:	1f 93       	push	r17
    3ae6:	f8 2e       	mov	r15, r24
    3ae8:	06 2f       	mov	r16, r22

    // 1) Load error cnt and add 1
    error_cnt=nrk_eeprom_read_byte(NRK_ERROR_EEPROM_INDEX);
    3aea:	80 e0       	ldi	r24, 0x00	; 0
    3aec:	92 e0       	ldi	r25, 0x02	; 2
    3aee:	0e 94 e4 13 	call	0x27c8	; 0x27c8 <nrk_eeprom_read_byte>
    error_cnt++;
    3af2:	8f 5f       	subi	r24, 0xFF	; 255
    3af4:	80 93 78 03 	sts	0x0378, r24
    if(error_cnt==255) error_cnt=0;
    3af8:	8f 3f       	cpi	r24, 0xFF	; 255
    3afa:	11 f4       	brne	.+4      	; 0x3b00 <_nrk_log_error+0x20>
    3afc:	10 92 78 03 	sts	0x0378, r1
    // 2) write error
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6),error_num);
    3b00:	20 91 78 03 	lds	r18, 0x0378
    3b04:	16 e0       	ldi	r17, 0x06	; 6
    3b06:	21 9f       	mul	r18, r17
    3b08:	90 01       	movw	r18, r0
    3b0a:	11 24       	eor	r1, r1
    3b0c:	c9 01       	movw	r24, r18
    3b0e:	8f 5f       	subi	r24, 0xFF	; 255
    3b10:	9d 4f       	sbci	r25, 0xFD	; 253
    3b12:	6f 2d       	mov	r22, r15
    3b14:	0e 94 e7 13 	call	0x27ce	; 0x27ce <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+1),error_task);
    3b18:	80 91 78 03 	lds	r24, 0x0378
    3b1c:	81 9f       	mul	r24, r17
    3b1e:	c0 01       	movw	r24, r0
    3b20:	11 24       	eor	r1, r1
    3b22:	8e 5f       	subi	r24, 0xFE	; 254
    3b24:	9d 4f       	sbci	r25, 0xFD	; 253
    3b26:	60 2f       	mov	r22, r16
    3b28:	0e 94 e7 13 	call	0x27ce	; 0x27ce <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+2),(nrk_system_time.secs>>24)&0xff);
    3b2c:	80 91 78 03 	lds	r24, 0x0378
    3b30:	81 9f       	mul	r24, r17
    3b32:	c0 01       	movw	r24, r0
    3b34:	11 24       	eor	r1, r1
    3b36:	20 91 0e 08 	lds	r18, 0x080E
    3b3a:	30 91 0f 08 	lds	r19, 0x080F
    3b3e:	40 91 10 08 	lds	r20, 0x0810
    3b42:	50 91 11 08 	lds	r21, 0x0811
    3b46:	25 2f       	mov	r18, r21
    3b48:	33 27       	eor	r19, r19
    3b4a:	44 27       	eor	r20, r20
    3b4c:	55 27       	eor	r21, r21
    3b4e:	8d 5f       	subi	r24, 0xFD	; 253
    3b50:	9d 4f       	sbci	r25, 0xFD	; 253
    3b52:	62 2f       	mov	r22, r18
    3b54:	0e 94 e7 13 	call	0x27ce	; 0x27ce <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+3),(nrk_system_time.secs>>16)&0xff);
    3b58:	80 91 78 03 	lds	r24, 0x0378
    3b5c:	81 9f       	mul	r24, r17
    3b5e:	c0 01       	movw	r24, r0
    3b60:	11 24       	eor	r1, r1
    3b62:	20 91 0e 08 	lds	r18, 0x080E
    3b66:	30 91 0f 08 	lds	r19, 0x080F
    3b6a:	40 91 10 08 	lds	r20, 0x0810
    3b6e:	50 91 11 08 	lds	r21, 0x0811
    3b72:	9a 01       	movw	r18, r20
    3b74:	44 27       	eor	r20, r20
    3b76:	55 27       	eor	r21, r21
    3b78:	8c 5f       	subi	r24, 0xFC	; 252
    3b7a:	9d 4f       	sbci	r25, 0xFD	; 253
    3b7c:	62 2f       	mov	r22, r18
    3b7e:	0e 94 e7 13 	call	0x27ce	; 0x27ce <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+4),(nrk_system_time.secs>>8)&0xff);
    3b82:	80 91 78 03 	lds	r24, 0x0378
    3b86:	81 9f       	mul	r24, r17
    3b88:	c0 01       	movw	r24, r0
    3b8a:	11 24       	eor	r1, r1
    3b8c:	20 91 0e 08 	lds	r18, 0x080E
    3b90:	30 91 0f 08 	lds	r19, 0x080F
    3b94:	40 91 10 08 	lds	r20, 0x0810
    3b98:	50 91 11 08 	lds	r21, 0x0811
    3b9c:	23 2f       	mov	r18, r19
    3b9e:	34 2f       	mov	r19, r20
    3ba0:	45 2f       	mov	r20, r21
    3ba2:	55 27       	eor	r21, r21
    3ba4:	8b 5f       	subi	r24, 0xFB	; 251
    3ba6:	9d 4f       	sbci	r25, 0xFD	; 253
    3ba8:	62 2f       	mov	r22, r18
    3baa:	0e 94 e7 13 	call	0x27ce	; 0x27ce <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+5),(nrk_system_time.secs)&0xff);
    3bae:	80 91 78 03 	lds	r24, 0x0378
    3bb2:	81 9f       	mul	r24, r17
    3bb4:	c0 01       	movw	r24, r0
    3bb6:	11 24       	eor	r1, r1
    3bb8:	8a 5f       	subi	r24, 0xFA	; 250
    3bba:	9d 4f       	sbci	r25, 0xFD	; 253
    3bbc:	60 91 0e 08 	lds	r22, 0x080E
    3bc0:	0e 94 e7 13 	call	0x27ce	; 0x27ce <nrk_eeprom_write_byte>
    // 3) write error cnt back
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX,error_cnt);
    3bc4:	80 e0       	ldi	r24, 0x00	; 0
    3bc6:	92 e0       	ldi	r25, 0x02	; 2
    3bc8:	60 91 78 03 	lds	r22, 0x0378
    3bcc:	0e 94 e7 13 	call	0x27ce	; 0x27ce <nrk_eeprom_write_byte>
}
    3bd0:	1f 91       	pop	r17
    3bd2:	0f 91       	pop	r16
    3bd4:	ff 90       	pop	r15
    3bd6:	08 95       	ret

00003bd8 <nrk_error_get>:
}


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    if (error_num == 0)
    3bd8:	20 91 1b 06 	lds	r18, 0x061B
    3bdc:	22 23       	and	r18, r18
    3bde:	41 f0       	breq	.+16     	; 0x3bf0 <nrk_error_get+0x18>
        return 0;
    *code = error_num;
    3be0:	fb 01       	movw	r30, r22
    3be2:	20 83       	st	Z, r18
    *task_id = error_task;
    3be4:	20 91 2d 04 	lds	r18, 0x042D
    3be8:	fc 01       	movw	r30, r24
    3bea:	20 83       	st	Z, r18
    return 1;
    3bec:	81 e0       	ldi	r24, 0x01	; 1
    3bee:	08 95       	ret


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    if (error_num == 0)
        return 0;
    3bf0:	80 e0       	ldi	r24, 0x00	; 0
    *code = error_num;
    *task_id = error_task;
    return 1;
}
    3bf2:	08 95       	ret

00003bf4 <nrk_error_print>:

int8_t nrk_error_print ()
{
    int8_t t=0,i=0;
    if (error_num == 0)
    3bf4:	80 91 1b 06 	lds	r24, 0x061B
    3bf8:	88 23       	and	r24, r24
    3bfa:	09 f4       	brne	.+2      	; 0x3bfe <nrk_error_print+0xa>
    3bfc:	9b c0       	rjmp	.+310    	; 0x3d34 <nrk_error_print+0x140>
    while (1)
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
    3bfe:	83 e6       	ldi	r24, 0x63	; 99
    3c00:	94 e0       	ldi	r25, 0x04	; 4
    3c02:	0e 94 6d 11 	call	0x22da	; 0x22da <nrk_kprintf>
        printf ("%d", error_task);
    3c06:	00 d0       	rcall	.+0      	; 0x3c08 <nrk_error_print+0x14>
    3c08:	00 d0       	rcall	.+0      	; 0x3c0a <nrk_error_print+0x16>
    3c0a:	ed b7       	in	r30, 0x3d	; 61
    3c0c:	fe b7       	in	r31, 0x3e	; 62
    3c0e:	31 96       	adiw	r30, 0x01	; 1
    3c10:	80 e1       	ldi	r24, 0x10	; 16
    3c12:	92 e0       	ldi	r25, 0x02	; 2
    3c14:	ad b7       	in	r26, 0x3d	; 61
    3c16:	be b7       	in	r27, 0x3e	; 62
    3c18:	12 96       	adiw	r26, 0x02	; 2
    3c1a:	9c 93       	st	X, r25
    3c1c:	8e 93       	st	-X, r24
    3c1e:	11 97       	sbiw	r26, 0x01	; 1
    3c20:	80 91 2d 04 	lds	r24, 0x042D
    3c24:	82 83       	std	Z+2, r24	; 0x02
    3c26:	13 82       	std	Z+3, r1	; 0x03
    3c28:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
        nrk_kprintf (PSTR ("): "));
    3c2c:	0f 90       	pop	r0
    3c2e:	0f 90       	pop	r0
    3c30:	0f 90       	pop	r0
    3c32:	0f 90       	pop	r0
    3c34:	8f e5       	ldi	r24, 0x5F	; 95
    3c36:	94 e0       	ldi	r25, 0x04	; 4
    3c38:	0e 94 6d 11 	call	0x22da	; 0x22da <nrk_kprintf>
        if (error_num > NRK_NUM_ERRORS)
    3c3c:	80 91 1b 06 	lds	r24, 0x061B
    3c40:	88 31       	cpi	r24, 0x18	; 24
    3c42:	10 f0       	brcs	.+4      	; 0x3c48 <nrk_error_print+0x54>
            error_num = NRK_UNKOWN;
    3c44:	10 92 1b 06 	sts	0x061B, r1
        switch (error_num)
    3c48:	80 91 1b 06 	lds	r24, 0x061B
    3c4c:	90 e0       	ldi	r25, 0x00	; 0
    3c4e:	01 97       	sbiw	r24, 0x01	; 1
    3c50:	86 31       	cpi	r24, 0x16	; 22
    3c52:	91 05       	cpc	r25, r1
    3c54:	08 f0       	brcs	.+2      	; 0x3c58 <nrk_error_print+0x64>
    3c56:	4b c0       	rjmp	.+150    	; 0x3cee <nrk_error_print+0xfa>
    3c58:	8a 5b       	subi	r24, 0xBA	; 186
    3c5a:	9f 4f       	sbci	r25, 0xFF	; 255
    3c5c:	fc 01       	movw	r30, r24
    3c5e:	ee 0f       	add	r30, r30
    3c60:	ff 1f       	adc	r31, r31
    3c62:	05 90       	lpm	r0, Z+
    3c64:	f4 91       	lpm	r31, Z+
    3c66:	e0 2d       	mov	r30, r0
    3c68:	09 94       	ijmp
        {
        case NRK_PERIOD_OVERFLOW:
            nrk_kprintf (PSTR ("Task period too large. Period must be less than 61 seconds."));
    3c6a:	83 e2       	ldi	r24, 0x23	; 35
    3c6c:	94 e0       	ldi	r25, 0x04	; 4
    3c6e:	41 c0       	rjmp	.+130    	; 0x3cf2 <nrk_error_print+0xfe>
            break;
        case NRK_STACK_TOO_SMALL:
            nrk_kprintf (PSTR ("Stack was not defined as large enough!"));
    3c70:	8c ef       	ldi	r24, 0xFC	; 252
    3c72:	93 e0       	ldi	r25, 0x03	; 3
    3c74:	3e c0       	rjmp	.+124    	; 0x3cf2 <nrk_error_print+0xfe>
            break;
        case NRK_STACK_OVERFLOW:
            nrk_kprintf (PSTR ("Task Stack Overflow"));
    3c76:	88 ee       	ldi	r24, 0xE8	; 232
    3c78:	93 e0       	ldi	r25, 0x03	; 3
    3c7a:	3b c0       	rjmp	.+118    	; 0x3cf2 <nrk_error_print+0xfe>
            break;
        case NRK_INVALID_STACK_POINTER:
            nrk_kprintf (PSTR ("Invalid Stack Pointer"));
    3c7c:	82 ed       	ldi	r24, 0xD2	; 210
    3c7e:	93 e0       	ldi	r25, 0x03	; 3
    3c80:	38 c0       	rjmp	.+112    	; 0x3cf2 <nrk_error_print+0xfe>
            break;
        case NRK_RESERVE_ERROR:
            nrk_kprintf (PSTR ("Reserve Error in Scheduler"));
    3c82:	87 eb       	ldi	r24, 0xB7	; 183
    3c84:	93 e0       	ldi	r25, 0x03	; 3
    3c86:	35 c0       	rjmp	.+106    	; 0x3cf2 <nrk_error_print+0xfe>
            break;
        case NRK_RESERVE_VIOLATED:
            nrk_kprintf (PSTR ("Task Reserve Violated"));
    3c88:	81 ea       	ldi	r24, 0xA1	; 161
    3c8a:	93 e0       	ldi	r25, 0x03	; 3
    3c8c:	32 c0       	rjmp	.+100    	; 0x3cf2 <nrk_error_print+0xfe>
            break;
        case NRK_WAKEUP_MISSED:
            nrk_kprintf (PSTR ("Scheduler Missed Wakeup"));
    3c8e:	89 e8       	ldi	r24, 0x89	; 137
    3c90:	93 e0       	ldi	r25, 0x03	; 3
    3c92:	2f c0       	rjmp	.+94     	; 0x3cf2 <nrk_error_print+0xfe>
            break;
        case NRK_DUP_TASK_ID:
            nrk_kprintf (PSTR ("Duplicated Task ID"));
    3c94:	86 e7       	ldi	r24, 0x76	; 118
    3c96:	93 e0       	ldi	r25, 0x03	; 3
    3c98:	2c c0       	rjmp	.+88     	; 0x3cf2 <nrk_error_print+0xfe>
            break;
        case NRK_BAD_STARTUP:
            nrk_kprintf (PSTR ("Unexpected Restart"));
    3c9a:	83 e6       	ldi	r24, 0x63	; 99
    3c9c:	93 e0       	ldi	r25, 0x03	; 3
    3c9e:	29 c0       	rjmp	.+82     	; 0x3cf2 <nrk_error_print+0xfe>
            break;
        case NRK_STACK_SMASH:
            nrk_kprintf (PSTR ("Idle or Kernel Stack Overflow"));
    3ca0:	85 e4       	ldi	r24, 0x45	; 69
    3ca2:	93 e0       	ldi	r25, 0x03	; 3
    3ca4:	26 c0       	rjmp	.+76     	; 0x3cf2 <nrk_error_print+0xfe>
            break;
        case NRK_EXTRA_TASK:
            nrk_kprintf (PSTR ("Extra Task started, is nrk_cfg.h ok?"));
    3ca6:	80 e2       	ldi	r24, 0x20	; 32
    3ca8:	93 e0       	ldi	r25, 0x03	; 3
    3caa:	23 c0       	rjmp	.+70     	; 0x3cf2 <nrk_error_print+0xfe>
            break;
        case NRK_LOW_VOLTAGE:
            nrk_kprintf (PSTR ("Low Voltage"));
    3cac:	84 e1       	ldi	r24, 0x14	; 20
    3cae:	93 e0       	ldi	r25, 0x03	; 3
    3cb0:	20 c0       	rjmp	.+64     	; 0x3cf2 <nrk_error_print+0xfe>
            break;
        case NRK_SEG_FAULT:
            nrk_kprintf (PSTR ("Unhandled Interrupt Vector"));
    3cb2:	89 ef       	ldi	r24, 0xF9	; 249
    3cb4:	92 e0       	ldi	r25, 0x02	; 2
    3cb6:	1d c0       	rjmp	.+58     	; 0x3cf2 <nrk_error_print+0xfe>
            break;
        case NRK_TIMER_OVERFLOW:
            nrk_kprintf (PSTR ("Timer Overflow"));
    3cb8:	8a ee       	ldi	r24, 0xEA	; 234
    3cba:	92 e0       	ldi	r25, 0x02	; 2
    3cbc:	1a c0       	rjmp	.+52     	; 0x3cf2 <nrk_error_print+0xfe>
            break;
        case NRK_SW_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("SW Watchdog Restart"));
    3cbe:	86 ed       	ldi	r24, 0xD6	; 214
    3cc0:	92 e0       	ldi	r25, 0x02	; 2
    3cc2:	17 c0       	rjmp	.+46     	; 0x3cf2 <nrk_error_print+0xfe>
            break;
        case NRK_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("Watchdog Restart"));
    3cc4:	85 ec       	ldi	r24, 0xC5	; 197
    3cc6:	92 e0       	ldi	r25, 0x02	; 2
    3cc8:	14 c0       	rjmp	.+40     	; 0x3cf2 <nrk_error_print+0xfe>
            break;
        case NRK_DEVICE_DRIVER:
            nrk_kprintf (PSTR ("Device Driver Error"));
    3cca:	81 eb       	ldi	r24, 0xB1	; 177
    3ccc:	92 e0       	ldi	r25, 0x02	; 2
    3cce:	11 c0       	rjmp	.+34     	; 0x3cf2 <nrk_error_print+0xfe>
            break;
        case NRK_UNIMPLEMENTED:
            nrk_kprintf (PSTR ("Kernel function not implemented"));
    3cd0:	81 e9       	ldi	r24, 0x91	; 145
    3cd2:	92 e0       	ldi	r25, 0x02	; 2
    3cd4:	0e c0       	rjmp	.+28     	; 0x3cf2 <nrk_error_print+0xfe>
            break;
        case NRK_SIGNAL_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Signal"));
    3cd6:	89 e7       	ldi	r24, 0x79	; 121
    3cd8:	92 e0       	ldi	r25, 0x02	; 2
    3cda:	0b c0       	rjmp	.+22     	; 0x3cf2 <nrk_error_print+0xfe>
            break;
        case NRK_SEMAPHORE_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Semaphore"));
    3cdc:	8e e5       	ldi	r24, 0x5E	; 94
    3cde:	92 e0       	ldi	r25, 0x02	; 2
    3ce0:	08 c0       	rjmp	.+16     	; 0x3cf2 <nrk_error_print+0xfe>
            break;
        case NRK_BOD_ERROR:
            nrk_kprintf (PSTR ("Brown Out Detect"));
    3ce2:	8d e4       	ldi	r24, 0x4D	; 77
    3ce4:	92 e0       	ldi	r25, 0x02	; 2
    3ce6:	05 c0       	rjmp	.+10     	; 0x3cf2 <nrk_error_print+0xfe>
            break;
        case NRK_EXT_RST_ERROR:
            nrk_kprintf (PSTR ("External Reset"));
    3ce8:	8e e3       	ldi	r24, 0x3E	; 62
    3cea:	92 e0       	ldi	r25, 0x02	; 2
    3cec:	02 c0       	rjmp	.+4      	; 0x3cf2 <nrk_error_print+0xfe>
            break;
        default:
            nrk_kprintf (PSTR ("UNKOWN"));
    3cee:	87 e3       	ldi	r24, 0x37	; 55
    3cf0:	92 e0       	ldi	r25, 0x02	; 2
    3cf2:	0e 94 6d 11 	call	0x22da	; 0x22da <nrk_kprintf>
        }
        putchar ('\r');
    3cf6:	60 91 81 08 	lds	r22, 0x0881
    3cfa:	70 91 82 08 	lds	r23, 0x0882
    3cfe:	8d e0       	ldi	r24, 0x0D	; 13
    3d00:	90 e0       	ldi	r25, 0x00	; 0
    3d02:	0e 94 6b 4b 	call	0x96d6	; 0x96d6 <fputc>
        putchar ('\n');
    3d06:	60 91 81 08 	lds	r22, 0x0881
    3d0a:	70 91 82 08 	lds	r23, 0x0882
    3d0e:	8a e0       	ldi	r24, 0x0A	; 10
    3d10:	90 e0       	ldi	r25, 0x00	; 0
    3d12:	0e 94 6b 4b 	call	0x96d6	; 0x96d6 <fputc>
                        ::);
#endif

#ifdef NRK_REBOOT_ON_ERROR
        // wait for watchdog to kick in
        if(error_num!=NRK_WATCHDOG_ERROR && error_num!=NRK_BOD_ERROR && error_num!=NRK_EXT_RST_ERROR)
    3d16:	80 91 1b 06 	lds	r24, 0x061B
    3d1a:	80 31       	cpi	r24, 0x10	; 16
    3d1c:	49 f0       	breq	.+18     	; 0x3d30 <nrk_error_print+0x13c>
    3d1e:	83 31       	cpi	r24, 0x13	; 19
    3d20:	39 f0       	breq	.+14     	; 0x3d30 <nrk_error_print+0x13c>
    3d22:	84 31       	cpi	r24, 0x14	; 20
    3d24:	29 f0       	breq	.+10     	; 0x3d30 <nrk_error_print+0x13c>
        {
            nrk_watchdog_enable();
    3d26:	0e 94 dd 2f 	call	0x5fba	; 0x5fba <nrk_watchdog_enable>
            nrk_int_disable();
    3d2a:	0e 94 85 14 	call	0x290a	; 0x290a <nrk_int_disable>
    3d2e:	ff cf       	rjmp	.-2      	; 0x3d2e <nrk_error_print+0x13a>
        pause();
        blink_morse_code_error( error_num);
    }

#endif  /*  */
    error_num = 0;
    3d30:	10 92 1b 06 	sts	0x061B, r1
    return t;
}
    3d34:	80 e0       	ldi	r24, 0x00	; 0
    3d36:	08 95       	ret

00003d38 <nrk_kernel_error_add>:
    nrk_error_print ();
#endif  /*  */
}

void nrk_kernel_error_add (uint8_t n, uint8_t task)
{
    3d38:	1f 93       	push	r17
    3d3a:	18 2f       	mov	r17, r24
    error_num = n;
    3d3c:	80 93 1b 06 	sts	0x061B, r24
    error_task = task;
    3d40:	60 93 2d 04 	sts	0x042D, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    3d44:	0e 94 70 1d 	call	0x3ae0	; 0x3ae0 <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    3d48:	0e 94 fa 1d 	call	0x3bf4	; 0x3bf4 <nrk_error_print>
    asm volatile("jmp 0x0000\n\t" ::);
#endif

#ifdef NRK_REBOOT_ON_ERROR
    // wait for watchdog to kick in
    if(n!=NRK_WATCHDOG_ERROR && n!=NRK_BOD_ERROR && n!=NRK_EXT_RST_ERROR)
    3d4c:	10 31       	cpi	r17, 0x10	; 16
    3d4e:	49 f0       	breq	.+18     	; 0x3d62 <nrk_kernel_error_add+0x2a>
    3d50:	13 31       	cpi	r17, 0x13	; 19
    3d52:	39 f0       	breq	.+14     	; 0x3d62 <nrk_kernel_error_add+0x2a>
    3d54:	14 31       	cpi	r17, 0x14	; 20
    3d56:	29 f0       	breq	.+10     	; 0x3d62 <nrk_kernel_error_add+0x2a>
    {
        nrk_watchdog_enable();
    3d58:	0e 94 dd 2f 	call	0x5fba	; 0x5fba <nrk_watchdog_enable>
        nrk_int_disable();
    3d5c:	0e 94 85 14 	call	0x290a	; 0x290a <nrk_int_disable>
    3d60:	ff cf       	rjmp	.-2      	; 0x3d60 <nrk_kernel_error_add+0x28>
#endif  /*  */




}
    3d62:	1f 91       	pop	r17
    3d64:	08 95       	ret

00003d66 <nrk_error_add>:
}
#endif

void nrk_error_add (uint8_t n)
{
    error_num = n;
    3d66:	80 93 1b 06 	sts	0x061B, r24
    error_task = nrk_cur_task_TCB->task_ID;
    3d6a:	e0 91 17 08 	lds	r30, 0x0817
    3d6e:	f0 91 18 08 	lds	r31, 0x0818
    3d72:	60 85       	ldd	r22, Z+8	; 0x08
    3d74:	60 93 2d 04 	sts	0x042D, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    3d78:	0e 94 70 1d 	call	0x3ae0	; 0x3ae0 <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    3d7c:	0e 94 fa 1d 	call	0x3bf4	; 0x3bf4 <nrk_error_print>
#endif  /*  */
}
    3d80:	08 95       	ret

00003d82 <pause>:
    }

}

void pause()
{
    3d82:	df 93       	push	r29
    3d84:	cf 93       	push	r28
    3d86:	0f 92       	push	r0
    3d88:	cd b7       	in	r28, 0x3d	; 61
    3d8a:	de b7       	in	r29, 0x3e	; 62
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    3d8c:	19 82       	std	Y+1, r1	; 0x01
    3d8e:	07 c0       	rjmp	.+14     	; 0x3d9e <pause+0x1c>
        nrk_spin_wait_us (2000);
    3d90:	80 ed       	ldi	r24, 0xD0	; 208
    3d92:	97 e0       	ldi	r25, 0x07	; 7
    3d94:	0e 94 02 2e 	call	0x5c04	; 0x5c04 <nrk_spin_wait_us>
}

void pause()
{
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    3d98:	89 81       	ldd	r24, Y+1	; 0x01
    3d9a:	8f 5f       	subi	r24, 0xFF	; 255
    3d9c:	89 83       	std	Y+1, r24	; 0x01
    3d9e:	89 81       	ldd	r24, Y+1	; 0x01
    3da0:	84 36       	cpi	r24, 0x64	; 100
    3da2:	b0 f3       	brcs	.-20     	; 0x3d90 <pause+0xe>
        nrk_spin_wait_us (2000);
}
    3da4:	0f 90       	pop	r0
    3da6:	cf 91       	pop	r28
    3da8:	df 91       	pop	r29
    3daa:	08 95       	ret

00003dac <blink_dot>:
    pause();
}

void blink_dot()
{
    nrk_led_set(GREEN_LED);
    3dac:	81 e0       	ldi	r24, 0x01	; 1
    3dae:	90 e0       	ldi	r25, 0x00	; 0
    3db0:	0e 94 72 13 	call	0x26e4	; 0x26e4 <nrk_led_set>
    pause();
    3db4:	0e 94 c1 1e 	call	0x3d82	; 0x3d82 <pause>
    nrk_led_clr(GREEN_LED);
    3db8:	81 e0       	ldi	r24, 0x01	; 1
    3dba:	90 e0       	ldi	r25, 0x00	; 0
    3dbc:	0e 94 3b 13 	call	0x2676	; 0x2676 <nrk_led_clr>
    pause();
    3dc0:	0e 94 c1 1e 	call	0x3d82	; 0x3d82 <pause>
}
    3dc4:	08 95       	ret

00003dc6 <blink_dash>:
    return t;
}

void blink_dash()
{
    nrk_led_set (GREEN_LED);
    3dc6:	81 e0       	ldi	r24, 0x01	; 1
    3dc8:	90 e0       	ldi	r25, 0x00	; 0
    3dca:	0e 94 72 13 	call	0x26e4	; 0x26e4 <nrk_led_set>
    pause();
    3dce:	0e 94 c1 1e 	call	0x3d82	; 0x3d82 <pause>
    pause();
    3dd2:	0e 94 c1 1e 	call	0x3d82	; 0x3d82 <pause>
    pause();
    3dd6:	0e 94 c1 1e 	call	0x3d82	; 0x3d82 <pause>
    nrk_led_clr(GREEN_LED);
    3dda:	81 e0       	ldi	r24, 0x01	; 1
    3ddc:	90 e0       	ldi	r25, 0x00	; 0
    3dde:	0e 94 3b 13 	call	0x2676	; 0x2676 <nrk_led_clr>
    pause();
    3de2:	0e 94 c1 1e 	call	0x3d82	; 0x3d82 <pause>
}
    3de6:	08 95       	ret

00003de8 <blink_morse_code_error>:
    pause();
}


void blink_morse_code_error( uint8_t number )
{
    3de8:	ff 92       	push	r15
    3dea:	0f 93       	push	r16
    3dec:	1f 93       	push	r17
    3dee:	df 93       	push	r29
    3df0:	cf 93       	push	r28
    3df2:	00 d0       	rcall	.+0      	; 0x3df4 <blink_morse_code_error+0xc>
    3df4:	0f 92       	push	r0
    3df6:	cd b7       	in	r28, 0x3d	; 61
    3df8:	de b7       	in	r29, 0x3e	; 62
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );
    3dfa:	00 d0       	rcall	.+0      	; 0x3dfc <blink_morse_code_error+0x14>
    3dfc:	00 d0       	rcall	.+0      	; 0x3dfe <blink_morse_code_error+0x16>
    3dfe:	00 d0       	rcall	.+0      	; 0x3e00 <blink_morse_code_error+0x18>
    3e00:	ed b7       	in	r30, 0x3d	; 61
    3e02:	fe b7       	in	r31, 0x3e	; 62
    3e04:	31 96       	adiw	r30, 0x01	; 1
    3e06:	8e 01       	movw	r16, r28
    3e08:	0f 5f       	subi	r16, 0xFF	; 255
    3e0a:	1f 4f       	sbci	r17, 0xFF	; 255
    3e0c:	ad b7       	in	r26, 0x3d	; 61
    3e0e:	be b7       	in	r27, 0x3e	; 62
    3e10:	12 96       	adiw	r26, 0x02	; 2
    3e12:	1c 93       	st	X, r17
    3e14:	0e 93       	st	-X, r16
    3e16:	11 97       	sbiw	r26, 0x01	; 1
    3e18:	20 e1       	ldi	r18, 0x10	; 16
    3e1a:	32 e0       	ldi	r19, 0x02	; 2
    3e1c:	33 83       	std	Z+3, r19	; 0x03
    3e1e:	22 83       	std	Z+2, r18	; 0x02
    3e20:	84 83       	std	Z+4, r24	; 0x04
    3e22:	15 82       	std	Z+5, r1	; 0x05
    3e24:	0e 94 a9 4b 	call	0x9752	; 0x9752 <sprintf>

    for(i=0; i<strlen(str); i++ )
    3e28:	ed b7       	in	r30, 0x3d	; 61
    3e2a:	fe b7       	in	r31, 0x3e	; 62
    3e2c:	36 96       	adiw	r30, 0x06	; 6
    3e2e:	0f b6       	in	r0, 0x3f	; 63
    3e30:	f8 94       	cli
    3e32:	fe bf       	out	0x3e, r31	; 62
    3e34:	0f be       	out	0x3f, r0	; 63
    3e36:	ed bf       	out	0x3d, r30	; 61
    3e38:	ff 24       	eor	r15, r15
    3e3a:	72 c0       	rjmp	.+228    	; 0x3f20 <blink_morse_code_error+0x138>
    {
        switch( str[i])
    3e3c:	80 0f       	add	r24, r16
    3e3e:	91 1f       	adc	r25, r17
    3e40:	dc 01       	movw	r26, r24
    3e42:	8c 91       	ld	r24, X
    3e44:	84 33       	cpi	r24, 0x34	; 52
    3e46:	d1 f1       	breq	.+116    	; 0x3ebc <blink_morse_code_error+0xd4>
    3e48:	85 33       	cpi	r24, 0x35	; 53
    3e4a:	70 f4       	brcc	.+28     	; 0x3e68 <blink_morse_code_error+0x80>
    3e4c:	81 33       	cpi	r24, 0x31	; 49
    3e4e:	f9 f0       	breq	.+62     	; 0x3e8e <blink_morse_code_error+0xa6>
    3e50:	82 33       	cpi	r24, 0x32	; 50
    3e52:	20 f4       	brcc	.+8      	; 0x3e5c <blink_morse_code_error+0x74>
    3e54:	80 33       	cpi	r24, 0x30	; 48
    3e56:	09 f0       	breq	.+2      	; 0x3e5a <blink_morse_code_error+0x72>
    3e58:	5c c0       	rjmp	.+184    	; 0x3f12 <blink_morse_code_error+0x12a>
    3e5a:	16 c0       	rjmp	.+44     	; 0x3e88 <blink_morse_code_error+0xa0>
    3e5c:	82 33       	cpi	r24, 0x32	; 50
    3e5e:	11 f1       	breq	.+68     	; 0x3ea4 <blink_morse_code_error+0xbc>
    3e60:	83 33       	cpi	r24, 0x33	; 51
    3e62:	09 f0       	breq	.+2      	; 0x3e66 <blink_morse_code_error+0x7e>
    3e64:	56 c0       	rjmp	.+172    	; 0x3f12 <blink_morse_code_error+0x12a>
    3e66:	23 c0       	rjmp	.+70     	; 0x3eae <blink_morse_code_error+0xc6>
    3e68:	87 33       	cpi	r24, 0x37	; 55
    3e6a:	c9 f1       	breq	.+114    	; 0x3ede <blink_morse_code_error+0xf6>
    3e6c:	88 33       	cpi	r24, 0x38	; 56
    3e6e:	30 f4       	brcc	.+12     	; 0x3e7c <blink_morse_code_error+0x94>
    3e70:	85 33       	cpi	r24, 0x35	; 53
    3e72:	69 f1       	breq	.+90     	; 0x3ece <blink_morse_code_error+0xe6>
    3e74:	86 33       	cpi	r24, 0x36	; 54
    3e76:	09 f0       	breq	.+2      	; 0x3e7a <blink_morse_code_error+0x92>
    3e78:	4c c0       	rjmp	.+152    	; 0x3f12 <blink_morse_code_error+0x12a>
    3e7a:	2c c0       	rjmp	.+88     	; 0x3ed4 <blink_morse_code_error+0xec>
    3e7c:	88 33       	cpi	r24, 0x38	; 56
    3e7e:	b1 f1       	breq	.+108    	; 0x3eec <blink_morse_code_error+0x104>
    3e80:	89 33       	cpi	r24, 0x39	; 57
    3e82:	09 f0       	breq	.+2      	; 0x3e86 <blink_morse_code_error+0x9e>
    3e84:	46 c0       	rjmp	.+140    	; 0x3f12 <blink_morse_code_error+0x12a>
    3e86:	3b c0       	rjmp	.+118    	; 0x3efe <blink_morse_code_error+0x116>
        {
        case '0':
            blink_dash();
    3e88:	0e 94 e3 1e 	call	0x3dc6	; 0x3dc6 <blink_dash>
    3e8c:	02 c0       	rjmp	.+4      	; 0x3e92 <blink_morse_code_error+0xaa>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '1':
            blink_dot();
    3e8e:	0e 94 d6 1e 	call	0x3dac	; 0x3dac <blink_dot>
            blink_dash();
    3e92:	0e 94 e3 1e 	call	0x3dc6	; 0x3dc6 <blink_dash>
            blink_dash();
    3e96:	0e 94 e3 1e 	call	0x3dc6	; 0x3dc6 <blink_dash>
            blink_dash();
    3e9a:	0e 94 e3 1e 	call	0x3dc6	; 0x3dc6 <blink_dash>
            blink_dash();
    3e9e:	0e 94 e3 1e 	call	0x3dc6	; 0x3dc6 <blink_dash>
            break;
    3ea2:	37 c0       	rjmp	.+110    	; 0x3f12 <blink_morse_code_error+0x12a>
        case '2':
            blink_dot();
    3ea4:	0e 94 d6 1e 	call	0x3dac	; 0x3dac <blink_dot>
            blink_dot();
    3ea8:	0e 94 d6 1e 	call	0x3dac	; 0x3dac <blink_dot>
    3eac:	f4 cf       	rjmp	.-24     	; 0x3e96 <blink_morse_code_error+0xae>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '3':
            blink_dot();
    3eae:	0e 94 d6 1e 	call	0x3dac	; 0x3dac <blink_dot>
            blink_dot();
    3eb2:	0e 94 d6 1e 	call	0x3dac	; 0x3dac <blink_dot>
            blink_dot();
    3eb6:	0e 94 d6 1e 	call	0x3dac	; 0x3dac <blink_dot>
    3eba:	ef cf       	rjmp	.-34     	; 0x3e9a <blink_morse_code_error+0xb2>
            blink_dash();
            blink_dash();
            break;
        case '4':
            blink_dot();
    3ebc:	0e 94 d6 1e 	call	0x3dac	; 0x3dac <blink_dot>
            blink_dot();
    3ec0:	0e 94 d6 1e 	call	0x3dac	; 0x3dac <blink_dot>
            blink_dot();
    3ec4:	0e 94 d6 1e 	call	0x3dac	; 0x3dac <blink_dot>
            blink_dot();
    3ec8:	0e 94 d6 1e 	call	0x3dac	; 0x3dac <blink_dot>
    3ecc:	e8 cf       	rjmp	.-48     	; 0x3e9e <blink_morse_code_error+0xb6>
            blink_dash();
            break;
        case '5':
            blink_dot();
    3ece:	0e 94 d6 1e 	call	0x3dac	; 0x3dac <blink_dot>
    3ed2:	02 c0       	rjmp	.+4      	; 0x3ed8 <blink_morse_code_error+0xf0>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '6':
            blink_dash();
    3ed4:	0e 94 e3 1e 	call	0x3dc6	; 0x3dc6 <blink_dash>
            blink_dot();
    3ed8:	0e 94 d6 1e 	call	0x3dac	; 0x3dac <blink_dot>
    3edc:	04 c0       	rjmp	.+8      	; 0x3ee6 <blink_morse_code_error+0xfe>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '7':
            blink_dash();
    3ede:	0e 94 e3 1e 	call	0x3dc6	; 0x3dc6 <blink_dash>
            blink_dash();
    3ee2:	0e 94 e3 1e 	call	0x3dc6	; 0x3dc6 <blink_dash>
            blink_dot();
    3ee6:	0e 94 d6 1e 	call	0x3dac	; 0x3dac <blink_dot>
    3eea:	06 c0       	rjmp	.+12     	; 0x3ef8 <blink_morse_code_error+0x110>
            blink_dot();
            blink_dot();
            break;
        case '8':
            blink_dash();
    3eec:	0e 94 e3 1e 	call	0x3dc6	; 0x3dc6 <blink_dash>
            blink_dash();
    3ef0:	0e 94 e3 1e 	call	0x3dc6	; 0x3dc6 <blink_dash>
            blink_dash();
    3ef4:	0e 94 e3 1e 	call	0x3dc6	; 0x3dc6 <blink_dash>
            blink_dot();
    3ef8:	0e 94 d6 1e 	call	0x3dac	; 0x3dac <blink_dot>
    3efc:	08 c0       	rjmp	.+16     	; 0x3f0e <blink_morse_code_error+0x126>
            blink_dot();
            break;
        case '9':
            blink_dash();
    3efe:	0e 94 e3 1e 	call	0x3dc6	; 0x3dc6 <blink_dash>
            blink_dash();
    3f02:	0e 94 e3 1e 	call	0x3dc6	; 0x3dc6 <blink_dash>
            blink_dash();
    3f06:	0e 94 e3 1e 	call	0x3dc6	; 0x3dc6 <blink_dash>
            blink_dash();
    3f0a:	0e 94 e3 1e 	call	0x3dc6	; 0x3dc6 <blink_dash>
            blink_dot();
    3f0e:	0e 94 d6 1e 	call	0x3dac	; 0x3dac <blink_dot>
            break;
        }
        pause();
    3f12:	0e 94 c1 1e 	call	0x3d82	; 0x3d82 <pause>
        pause();
    3f16:	0e 94 c1 1e 	call	0x3d82	; 0x3d82 <pause>
        pause();
    3f1a:	0e 94 c1 1e 	call	0x3d82	; 0x3d82 <pause>
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );

    for(i=0; i<strlen(str); i++ )
    3f1e:	f3 94       	inc	r15
    3f20:	f8 01       	movw	r30, r16
    3f22:	01 90       	ld	r0, Z+
    3f24:	00 20       	and	r0, r0
    3f26:	e9 f7       	brne	.-6      	; 0x3f22 <blink_morse_code_error+0x13a>
    3f28:	31 97       	sbiw	r30, 0x01	; 1
    3f2a:	e0 1b       	sub	r30, r16
    3f2c:	f1 0b       	sbc	r31, r17
    3f2e:	8f 2d       	mov	r24, r15
    3f30:	90 e0       	ldi	r25, 0x00	; 0
    3f32:	8e 17       	cp	r24, r30
    3f34:	9f 07       	cpc	r25, r31
    3f36:	08 f4       	brcc	.+2      	; 0x3f3a <blink_morse_code_error+0x152>
    3f38:	81 cf       	rjmp	.-254    	; 0x3e3c <blink_morse_code_error+0x54>
        pause();
        pause();
        pause();
    }

}
    3f3a:	0f 90       	pop	r0
    3f3c:	0f 90       	pop	r0
    3f3e:	0f 90       	pop	r0
    3f40:	cf 91       	pop	r28
    3f42:	df 91       	pop	r29
    3f44:	1f 91       	pop	r17
    3f46:	0f 91       	pop	r16
    3f48:	ff 90       	pop	r15
    3f4a:	08 95       	ret

00003f4c <dump_stack_info>:
#include <nrk_error.h>
#include <nrk_stack_check.h>
#include <stdio.h>

void dump_stack_info()
{
    3f4c:	6f 92       	push	r6
    3f4e:	7f 92       	push	r7
    3f50:	8f 92       	push	r8
    3f52:	9f 92       	push	r9
    3f54:	af 92       	push	r10
    3f56:	bf 92       	push	r11
    3f58:	cf 92       	push	r12
    3f5a:	df 92       	push	r13
    3f5c:	ef 92       	push	r14
    3f5e:	ff 92       	push	r15
    3f60:	0f 93       	push	r16
    3f62:	1f 93       	push	r17
    3f64:	cf 93       	push	r28
    3f66:	df 93       	push	r29
    unsigned int *stk;
    unsigned char *stkc;
    uint8_t i;

    nrk_kprintf( PSTR("\r\nSTACK DUMP\r\n"));
    3f68:	8f e6       	ldi	r24, 0x6F	; 111
    3f6a:	94 e0       	ldi	r25, 0x04	; 4
    3f6c:	0e 94 6d 11 	call	0x22da	; 0x22da <nrk_kprintf>

    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    3f70:	00 d0       	rcall	.+0      	; 0x3f72 <dump_stack_info+0x26>
    3f72:	00 d0       	rcall	.+0      	; 0x3f74 <dump_stack_info+0x28>
    3f74:	83 e1       	ldi	r24, 0x13	; 19
    3f76:	92 e0       	ldi	r25, 0x02	; 2
    3f78:	ad b7       	in	r26, 0x3d	; 61
    3f7a:	be b7       	in	r27, 0x3e	; 62
    3f7c:	12 96       	adiw	r26, 0x02	; 2
    3f7e:	9c 93       	st	X, r25
    3f80:	8e 93       	st	-X, r24
    3f82:	11 97       	sbiw	r26, 0x01	; 1
    3f84:	e0 91 17 08 	lds	r30, 0x0817
    3f88:	f0 91 18 08 	lds	r31, 0x0818
    3f8c:	80 85       	ldd	r24, Z+8	; 0x08
    3f8e:	99 27       	eor	r25, r25
    3f90:	87 fd       	sbrc	r24, 7
    3f92:	90 95       	com	r25
    3f94:	14 96       	adiw	r26, 0x04	; 4
    3f96:	9c 93       	st	X, r25
    3f98:	8e 93       	st	-X, r24
    3f9a:	13 97       	sbiw	r26, 0x03	; 3
    3f9c:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    3fa0:	e0 91 17 08 	lds	r30, 0x0817
    3fa4:	f0 91 18 08 	lds	r31, 0x0818
    3fa8:	c2 81       	ldd	r28, Z+2	; 0x02
    3faa:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    3fac:	8c e1       	ldi	r24, 0x1C	; 28
    3fae:	92 e0       	ldi	r25, 0x02	; 2
    3fb0:	ed b7       	in	r30, 0x3d	; 61
    3fb2:	fe b7       	in	r31, 0x3e	; 62
    3fb4:	92 83       	std	Z+2, r25	; 0x02
    3fb6:	81 83       	std	Z+1, r24	; 0x01
    3fb8:	d4 83       	std	Z+4, r29	; 0x04
    3fba:	c3 83       	std	Z+3, r28	; 0x03
    3fbc:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
    printf( "canary = %x ",*stkc );
    3fc0:	ed b7       	in	r30, 0x3d	; 61
    3fc2:	fe b7       	in	r31, 0x3e	; 62
    3fc4:	31 96       	adiw	r30, 0x01	; 1
    3fc6:	69 e2       	ldi	r22, 0x29	; 41
    3fc8:	e6 2e       	mov	r14, r22
    3fca:	62 e0       	ldi	r22, 0x02	; 2
    3fcc:	f6 2e       	mov	r15, r22
    3fce:	ad b7       	in	r26, 0x3d	; 61
    3fd0:	be b7       	in	r27, 0x3e	; 62
    3fd2:	12 96       	adiw	r26, 0x02	; 2
    3fd4:	fc 92       	st	X, r15
    3fd6:	ee 92       	st	-X, r14
    3fd8:	11 97       	sbiw	r26, 0x01	; 1
    3fda:	88 81       	ld	r24, Y
    3fdc:	82 83       	std	Z+2, r24	; 0x02
    3fde:	13 82       	std	Z+3, r1	; 0x03
    3fe0:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    3fe4:	56 e3       	ldi	r21, 0x36	; 54
    3fe6:	c5 2e       	mov	r12, r21
    3fe8:	52 e0       	ldi	r21, 0x02	; 2
    3fea:	d5 2e       	mov	r13, r21
    3fec:	ed b7       	in	r30, 0x3d	; 61
    3fee:	fe b7       	in	r31, 0x3e	; 62
    3ff0:	d2 82       	std	Z+2, r13	; 0x02
    3ff2:	c1 82       	std	Z+1, r12	; 0x01
    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    printf( "canary = %x ",*stkc );
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    3ff4:	e0 91 17 08 	lds	r30, 0x0817
    3ff8:	f0 91 18 08 	lds	r31, 0x0818
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    3ffc:	80 81       	ld	r24, Z
    3ffe:	91 81       	ldd	r25, Z+1	; 0x01
    4000:	ad b7       	in	r26, 0x3d	; 61
    4002:	be b7       	in	r27, 0x3e	; 62
    4004:	14 96       	adiw	r26, 0x04	; 4
    4006:	9c 93       	st	X, r25
    4008:	8e 93       	st	-X, r24
    400a:	13 97       	sbiw	r26, 0x03	; 3
    400c:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);
    4010:	40 e4       	ldi	r20, 0x40	; 64
    4012:	a4 2e       	mov	r10, r20
    4014:	42 e0       	ldi	r20, 0x02	; 2
    4016:	b4 2e       	mov	r11, r20
    4018:	ed b7       	in	r30, 0x3d	; 61
    401a:	fe b7       	in	r31, 0x3e	; 62
    401c:	b2 82       	std	Z+2, r11	; 0x02
    401e:	a1 82       	std	Z+1, r10	; 0x01
    4020:	80 91 17 08 	lds	r24, 0x0817
    4024:	90 91 18 08 	lds	r25, 0x0818
    4028:	94 83       	std	Z+4, r25	; 0x04
    402a:	83 83       	std	Z+3, r24	; 0x03
    402c:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
    4030:	0c e5       	ldi	r16, 0x5C	; 92
    4032:	17 e0       	ldi	r17, 0x07	; 7
    4034:	0f 90       	pop	r0
    4036:	0f 90       	pop	r0
    4038:	0f 90       	pop	r0
    403a:	0f 90       	pop	r0
    403c:	c0 e0       	ldi	r28, 0x00	; 0
    403e:	d0 e0       	ldi	r29, 0x00	; 0

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    4040:	30 e5       	ldi	r19, 0x50	; 80
    4042:	63 2e       	mov	r6, r19
    4044:	32 e0       	ldi	r19, 0x02	; 2
    4046:	73 2e       	mov	r7, r19
        printf( "canary = %x ",*stkc );
    4048:	47 01       	movw	r8, r14
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    404a:	c6 01       	movw	r24, r12
    404c:	dc 2c       	mov	r13, r12
    404e:	c9 2e       	mov	r12, r25
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    4050:	c5 01       	movw	r24, r10
    4052:	ba 2c       	mov	r11, r10
    4054:	a9 2e       	mov	r10, r25
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
    4056:	d8 01       	movw	r26, r16
    4058:	12 96       	adiw	r26, 0x02	; 2
    405a:	ed 90       	ld	r14, X+
    405c:	fc 90       	ld	r15, X
    405e:	13 97       	sbiw	r26, 0x03	; 3
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    4060:	00 d0       	rcall	.+0      	; 0x4062 <dump_stack_info+0x116>
    4062:	00 d0       	rcall	.+0      	; 0x4064 <dump_stack_info+0x118>
    4064:	00 d0       	rcall	.+0      	; 0x4066 <dump_stack_info+0x11a>
    4066:	ed b7       	in	r30, 0x3d	; 61
    4068:	fe b7       	in	r31, 0x3e	; 62
    406a:	31 96       	adiw	r30, 0x01	; 1
    406c:	ad b7       	in	r26, 0x3d	; 61
    406e:	be b7       	in	r27, 0x3e	; 62
    4070:	12 96       	adiw	r26, 0x02	; 2
    4072:	7c 92       	st	X, r7
    4074:	6e 92       	st	-X, r6
    4076:	11 97       	sbiw	r26, 0x01	; 1
    4078:	d3 83       	std	Z+3, r29	; 0x03
    407a:	c2 83       	std	Z+2, r28	; 0x02
    407c:	f5 82       	std	Z+5, r15	; 0x05
    407e:	e4 82       	std	Z+4, r14	; 0x04
    4080:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
        printf( "canary = %x ",*stkc );
    4084:	0f 90       	pop	r0
    4086:	0f 90       	pop	r0
    4088:	ed b7       	in	r30, 0x3d	; 61
    408a:	fe b7       	in	r31, 0x3e	; 62
    408c:	31 96       	adiw	r30, 0x01	; 1
    408e:	ad b7       	in	r26, 0x3d	; 61
    4090:	be b7       	in	r27, 0x3e	; 62
    4092:	11 96       	adiw	r26, 0x01	; 1
    4094:	8c 92       	st	X, r8
    4096:	11 97       	sbiw	r26, 0x01	; 1
    4098:	12 96       	adiw	r26, 0x02	; 2
    409a:	9c 92       	st	X, r9
    409c:	d7 01       	movw	r26, r14
    409e:	8c 91       	ld	r24, X
    40a0:	82 83       	std	Z+2, r24	; 0x02
    40a2:	13 82       	std	Z+3, r1	; 0x03
    40a4:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    40a8:	ed b7       	in	r30, 0x3d	; 61
    40aa:	fe b7       	in	r31, 0x3e	; 62
    40ac:	d1 82       	std	Z+1, r13	; 0x01
    40ae:	c2 82       	std	Z+2, r12	; 0x02
    40b0:	d8 01       	movw	r26, r16
    40b2:	8d 91       	ld	r24, X+
    40b4:	9c 91       	ld	r25, X
    40b6:	94 83       	std	Z+4, r25	; 0x04
    40b8:	83 83       	std	Z+3, r24	; 0x03
    40ba:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    40be:	ed b7       	in	r30, 0x3d	; 61
    40c0:	fe b7       	in	r31, 0x3e	; 62
    40c2:	b1 82       	std	Z+1, r11	; 0x01
    40c4:	a2 82       	std	Z+2, r10	; 0x02
    40c6:	ce 01       	movw	r24, r28
    40c8:	25 e0       	ldi	r18, 0x05	; 5
    40ca:	88 0f       	add	r24, r24
    40cc:	99 1f       	adc	r25, r25
    40ce:	2a 95       	dec	r18
    40d0:	e1 f7       	brne	.-8      	; 0x40ca <dump_stack_info+0x17e>
    40d2:	8c 0f       	add	r24, r28
    40d4:	9d 1f       	adc	r25, r29
    40d6:	84 5a       	subi	r24, 0xA4	; 164
    40d8:	98 4f       	sbci	r25, 0xF8	; 248
    40da:	94 83       	std	Z+4, r25	; 0x04
    40dc:	83 83       	std	Z+3, r24	; 0x03
    40de:	0e 94 97 4b 	call	0x972e	; 0x972e <printf>
    40e2:	21 96       	adiw	r28, 0x01	; 1
    40e4:	0f 5d       	subi	r16, 0xDF	; 223
    40e6:	1f 4f       	sbci	r17, 0xFF	; 255
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    40e8:	0f 90       	pop	r0
    40ea:	0f 90       	pop	r0
    40ec:	0f 90       	pop	r0
    40ee:	0f 90       	pop	r0
    40f0:	c5 30       	cpi	r28, 0x05	; 5
    40f2:	d1 05       	cpc	r29, r1
    40f4:	09 f0       	breq	.+2      	; 0x40f8 <dump_stack_info+0x1ac>
    40f6:	af cf       	rjmp	.-162    	; 0x4056 <dump_stack_info+0x10a>
        printf( "stk = %x ",(uint16_t)stkc );
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);

    }

}
    40f8:	df 91       	pop	r29
    40fa:	cf 91       	pop	r28
    40fc:	1f 91       	pop	r17
    40fe:	0f 91       	pop	r16
    4100:	ff 90       	pop	r15
    4102:	ef 90       	pop	r14
    4104:	df 90       	pop	r13
    4106:	cf 90       	pop	r12
    4108:	bf 90       	pop	r11
    410a:	af 90       	pop	r10
    410c:	9f 90       	pop	r9
    410e:	8f 90       	pop	r8
    4110:	7f 90       	pop	r7
    4112:	6f 90       	pop	r6
    4114:	08 95       	ret

00004116 <nrk_stack_check>:
 * If the end of the stack was overwritten, then flag an error.
 *
 * */
//inline void nrk_stack_check()
void nrk_stack_check()
{
    4116:	cf 93       	push	r28
    4118:	df 93       	push	r29
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;          /* Load stack pointer */
    411a:	e0 91 17 08 	lds	r30, 0x0817
    411e:	f0 91 18 08 	lds	r31, 0x0818
    4122:	c2 81       	ldd	r28, Z+2	; 0x02
    4124:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    4126:	88 81       	ld	r24, Y
    4128:	85 35       	cpi	r24, 0x55	; 85
    412a:	39 f0       	breq	.+14     	; 0x413a <nrk_stack_check+0x24>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    412c:	0e 94 a6 1f 	call	0x3f4c	; 0x3f4c <dump_stack_info>
#endif
        nrk_error_add( NRK_STACK_OVERFLOW );
    4130:	81 e0       	ldi	r24, 0x01	; 1
    4132:	0e 94 b3 1e 	call	0x3d66	; 0x3d66 <nrk_error_add>
        *stkc=STK_CANARY_VAL;
    4136:	85 e5       	ldi	r24, 0x55	; 85
    4138:	88 83       	st	Y, r24
    }

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;          /* Load stack pointer */
    413a:	e0 91 17 08 	lds	r30, 0x0817
    413e:	f0 91 18 08 	lds	r31, 0x0818
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    4142:	80 81       	ld	r24, Z
    4144:	91 81       	ldd	r25, Z+1	; 0x01
    4146:	21 e1       	ldi	r18, 0x11	; 17
    4148:	80 30       	cpi	r24, 0x00	; 0
    414a:	92 07       	cpc	r25, r18
    414c:	28 f0       	brcs	.+10     	; 0x4158 <nrk_stack_check+0x42>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    414e:	0e 94 a6 1f 	call	0x3f4c	; 0x3f4c <dump_stack_info>
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    4152:	82 e1       	ldi	r24, 0x12	; 18
    4154:	0e 94 b3 1e 	call	0x3d66	; 0x3d66 <nrk_error_add>




#endif
}
    4158:	df 91       	pop	r29
    415a:	cf 91       	pop	r28
    415c:	08 95       	ret

0000415e <nrk_stack_check_pid>:
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_task_TCB[pid].OSTCBStkBottom;          /* Load stack pointer */
    415e:	99 27       	eor	r25, r25
    4160:	87 fd       	sbrc	r24, 7
    4162:	90 95       	com	r25
    4164:	fc 01       	movw	r30, r24
    4166:	75 e0       	ldi	r23, 0x05	; 5
    4168:	ee 0f       	add	r30, r30
    416a:	ff 1f       	adc	r31, r31
    416c:	7a 95       	dec	r23
    416e:	e1 f7       	brne	.-8      	; 0x4168 <nrk_stack_check_pid+0xa>
    4170:	e8 0f       	add	r30, r24
    4172:	f9 1f       	adc	r31, r25
    4174:	e4 5a       	subi	r30, 0xA4	; 164
    4176:	f8 4f       	sbci	r31, 0xF8	; 248
    4178:	a2 81       	ldd	r26, Z+2	; 0x02
    417a:	b3 81       	ldd	r27, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    417c:	8c 91       	ld	r24, X
    417e:	85 35       	cpi	r24, 0x55	; 85
    4180:	19 f0       	breq	.+6      	; 0x4188 <nrk_stack_check_pid+0x2a>
    {
        *stkc=STK_CANARY_VAL;
    4182:	85 e5       	ldi	r24, 0x55	; 85
    4184:	8c 93       	st	X, r24
    4186:	09 c0       	rjmp	.+18     	; 0x419a <nrk_stack_check_pid+0x3c>
        return NRK_ERROR;
    }
    stk  = (unsigned int *)nrk_task_TCB[pid].OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    4188:	80 81       	ld	r24, Z
    418a:	91 81       	ldd	r25, Z+1	; 0x01
    418c:	21 e1       	ldi	r18, 0x11	; 17
    418e:	80 30       	cpi	r24, 0x00	; 0
    4190:	92 07       	cpc	r25, r18
    4192:	28 f0       	brcs	.+10     	; 0x419e <nrk_stack_check_pid+0x40>
    {
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    4194:	82 e1       	ldi	r24, 0x12	; 18
    4196:	0e 94 b3 1e 	call	0x3d66	; 0x3d66 <nrk_error_add>
        return NRK_ERROR;
    419a:	8f ef       	ldi	r24, 0xFF	; 255
    419c:	08 95       	ret
    }
#endif
    return NRK_OK;
    419e:	81 e0       	ldi	r24, 0x01	; 1
}
    41a0:	08 95       	ret

000041a2 <nrk_signal_create>:
int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
	{                         
		if( !(_nrk_signal_list & SIG(i)))
    41a2:	60 91 da 04 	lds	r22, 0x04DA
    41a6:	70 91 db 04 	lds	r23, 0x04DB
    41aa:	80 91 dc 04 	lds	r24, 0x04DC
    41ae:	90 91 dd 04 	lds	r25, 0x04DD
    41b2:	e0 e0       	ldi	r30, 0x00	; 0
    41b4:	f0 e0       	ldi	r31, 0x00	; 0
    41b6:	9b 01       	movw	r18, r22
    41b8:	ac 01       	movw	r20, r24
    41ba:	0e 2e       	mov	r0, r30
    41bc:	04 c0       	rjmp	.+8      	; 0x41c6 <nrk_signal_create+0x24>
    41be:	56 95       	lsr	r21
    41c0:	47 95       	ror	r20
    41c2:	37 95       	ror	r19
    41c4:	27 95       	ror	r18
    41c6:	0a 94       	dec	r0
    41c8:	d2 f7       	brpl	.-12     	; 0x41be <nrk_signal_create+0x1c>
    41ca:	20 fd       	sbrc	r18, 0
    41cc:	1a c0       	rjmp	.+52     	; 0x4202 <nrk_signal_create+0x60>
		{    
			_nrk_signal_list|=SIG(i);
    41ce:	21 e0       	ldi	r18, 0x01	; 1
    41d0:	30 e0       	ldi	r19, 0x00	; 0
    41d2:	40 e0       	ldi	r20, 0x00	; 0
    41d4:	50 e0       	ldi	r21, 0x00	; 0
    41d6:	0e 2e       	mov	r0, r30
    41d8:	04 c0       	rjmp	.+8      	; 0x41e2 <nrk_signal_create+0x40>
    41da:	22 0f       	add	r18, r18
    41dc:	33 1f       	adc	r19, r19
    41de:	44 1f       	adc	r20, r20
    41e0:	55 1f       	adc	r21, r21
    41e2:	0a 94       	dec	r0
    41e4:	d2 f7       	brpl	.-12     	; 0x41da <nrk_signal_create+0x38>
    41e6:	26 2b       	or	r18, r22
    41e8:	37 2b       	or	r19, r23
    41ea:	48 2b       	or	r20, r24
    41ec:	59 2b       	or	r21, r25
    41ee:	20 93 da 04 	sts	0x04DA, r18
    41f2:	30 93 db 04 	sts	0x04DB, r19
    41f6:	40 93 dc 04 	sts	0x04DC, r20
    41fa:	50 93 dd 04 	sts	0x04DD, r21
			return i;
    41fe:	8e 2f       	mov	r24, r30
    4200:	08 95       	ret
    4202:	31 96       	adiw	r30, 0x01	; 1
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
    4204:	e0 32       	cpi	r30, 0x20	; 32
    4206:	f1 05       	cpc	r31, r1
    4208:	b1 f6       	brne	.-84     	; 0x41b6 <nrk_signal_create+0x14>
		{    
			_nrk_signal_list|=SIG(i);
			return i;
		}
	}
	return NRK_ERROR;
    420a:	8f ef       	ldi	r24, 0xFF	; 255


}
    420c:	08 95       	ret

0000420e <nrk_signal_get_registered_mask>:

uint32_t nrk_signal_get_registered_mask()
{
        return nrk_cur_task_TCB->registered_signal_mask;
    420e:	e0 91 17 08 	lds	r30, 0x0817
    4212:	f0 91 18 08 	lds	r31, 0x0818


}

uint32_t nrk_signal_get_registered_mask()
{
    4216:	65 85       	ldd	r22, Z+13	; 0x0d
    4218:	76 85       	ldd	r23, Z+14	; 0x0e
        return nrk_cur_task_TCB->registered_signal_mask;
}
    421a:	87 85       	ldd	r24, Z+15	; 0x0f
    421c:	90 89       	ldd	r25, Z+16	; 0x10
    421e:	08 95       	ret

00004220 <nrk_signal_delete>:

//return the number removed from signal set
int8_t nrk_signal_delete(nrk_sig_t sig_id)
{
    4220:	df 92       	push	r13
    4222:	ef 92       	push	r14
    4224:	ff 92       	push	r15
    4226:	0f 93       	push	r16
    4228:	1f 93       	push	r17
    422a:	d8 2e       	mov	r13, r24
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    422c:	81 e0       	ldi	r24, 0x01	; 1
    422e:	e8 2e       	mov	r14, r24
    4230:	f1 2c       	mov	r15, r1
    4232:	01 2d       	mov	r16, r1
    4234:	11 2d       	mov	r17, r1
    4236:	0d 2c       	mov	r0, r13
    4238:	04 c0       	rjmp	.+8      	; 0x4242 <nrk_signal_delete+0x22>
    423a:	ee 0c       	add	r14, r14
    423c:	ff 1c       	adc	r15, r15
    423e:	00 1f       	adc	r16, r16
    4240:	11 1f       	adc	r17, r17
    4242:	0a 94       	dec	r0
    4244:	d2 f7       	brpl	.-12     	; 0x423a <nrk_signal_delete+0x1a>

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    4246:	80 91 da 04 	lds	r24, 0x04DA
    424a:	90 91 db 04 	lds	r25, 0x04DB
    424e:	a0 91 dc 04 	lds	r26, 0x04DC
    4252:	b0 91 dd 04 	lds	r27, 0x04DD
    4256:	8e 21       	and	r24, r14
    4258:	9f 21       	and	r25, r15
    425a:	a0 23       	and	r26, r16
    425c:	b1 23       	and	r27, r17
    425e:	00 97       	sbiw	r24, 0x00	; 0
    4260:	a1 05       	cpc	r26, r1
    4262:	b1 05       	cpc	r27, r1
    4264:	09 f4       	brne	.+2      	; 0x4268 <nrk_signal_delete+0x48>
    4266:	5d c0       	rjmp	.+186    	; 0x4322 <nrk_signal_delete+0x102>

	nrk_int_disable();
    4268:	0e 94 85 14 	call	0x290a	; 0x290a <nrk_int_disable>
    426c:	e3 e6       	ldi	r30, 0x63	; 99
    426e:	f7 e0       	ldi	r31, 0x07	; 7
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    4270:	a8 01       	movw	r20, r16
    4272:	97 01       	movw	r18, r14
    4274:	20 95       	com	r18
    4276:	30 95       	com	r19
    4278:	40 95       	com	r20
    427a:	50 95       	com	r21
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    427c:	63 e0       	ldi	r22, 0x03	; 3

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
		if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    427e:	81 81       	ldd	r24, Z+1	; 0x01
    4280:	8f 3f       	cpi	r24, 0xFF	; 255
    4282:	39 f1       	breq	.+78     	; 0x42d2 <nrk_signal_delete+0xb2>
		// Check for tasks waiting on the signal
		// If there is a task that is waiting on just this signal
		// then we need to change it to the normal SUSPEND state
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
    4284:	86 81       	ldd	r24, Z+6	; 0x06
    4286:	97 81       	ldd	r25, Z+7	; 0x07
    4288:	a0 85       	ldd	r26, Z+8	; 0x08
    428a:	b1 85       	ldd	r27, Z+9	; 0x09
    428c:	8e 15       	cp	r24, r14
    428e:	9f 05       	cpc	r25, r15
    4290:	a0 07       	cpc	r26, r16
    4292:	b1 07       	cpc	r27, r17
    4294:	31 f4       	brne	.+12     	; 0x42a2 <nrk_signal_delete+0x82>
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
    4296:	12 86       	std	Z+10, r1	; 0x0a
    4298:	13 86       	std	Z+11, r1	; 0x0b
    429a:	14 86       	std	Z+12, r1	; 0x0c
    429c:	15 86       	std	Z+13, r1	; 0x0d
			nrk_task_TCB[task_ID].event_suspend=0;
    429e:	10 82       	st	Z, r1
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    42a0:	62 83       	std	Z+2, r22	; 0x02
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    42a2:	86 81       	ldd	r24, Z+6	; 0x06
    42a4:	97 81       	ldd	r25, Z+7	; 0x07
    42a6:	a0 85       	ldd	r26, Z+8	; 0x08
    42a8:	b1 85       	ldd	r27, Z+9	; 0x09
    42aa:	82 23       	and	r24, r18
    42ac:	93 23       	and	r25, r19
    42ae:	a4 23       	and	r26, r20
    42b0:	b5 23       	and	r27, r21
    42b2:	86 83       	std	Z+6, r24	; 0x06
    42b4:	97 83       	std	Z+7, r25	; 0x07
    42b6:	a0 87       	std	Z+8, r26	; 0x08
    42b8:	b1 87       	std	Z+9, r27	; 0x09
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check
    42ba:	82 85       	ldd	r24, Z+10	; 0x0a
    42bc:	93 85       	ldd	r25, Z+11	; 0x0b
    42be:	a4 85       	ldd	r26, Z+12	; 0x0c
    42c0:	b5 85       	ldd	r27, Z+13	; 0x0d
    42c2:	82 23       	and	r24, r18
    42c4:	93 23       	and	r25, r19
    42c6:	a4 23       	and	r26, r20
    42c8:	b5 23       	and	r27, r21
    42ca:	82 87       	std	Z+10, r24	; 0x0a
    42cc:	93 87       	std	Z+11, r25	; 0x0b
    42ce:	a4 87       	std	Z+12, r26	; 0x0c
    42d0:	b5 87       	std	Z+13, r27	; 0x0d
    42d2:	b1 96       	adiw	r30, 0x21	; 33
	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    42d4:	88 e0       	ldi	r24, 0x08	; 8
    42d6:	e8 30       	cpi	r30, 0x08	; 8
    42d8:	f8 07       	cpc	r31, r24
    42da:	89 f6       	brne	.-94     	; 0x427e <nrk_signal_delete+0x5e>
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check

	}
	
	_nrk_signal_list&=~SIG(sig_id);
    42dc:	2e ef       	ldi	r18, 0xFE	; 254
    42de:	3f ef       	ldi	r19, 0xFF	; 255
    42e0:	4f ef       	ldi	r20, 0xFF	; 255
    42e2:	5f ef       	ldi	r21, 0xFF	; 255
    42e4:	04 c0       	rjmp	.+8      	; 0x42ee <nrk_signal_delete+0xce>
    42e6:	22 0f       	add	r18, r18
    42e8:	33 1f       	adc	r19, r19
    42ea:	44 1f       	adc	r20, r20
    42ec:	55 1f       	adc	r21, r21
    42ee:	da 94       	dec	r13
    42f0:	d2 f7       	brpl	.-12     	; 0x42e6 <nrk_signal_delete+0xc6>
    42f2:	80 91 da 04 	lds	r24, 0x04DA
    42f6:	90 91 db 04 	lds	r25, 0x04DB
    42fa:	a0 91 dc 04 	lds	r26, 0x04DC
    42fe:	b0 91 dd 04 	lds	r27, 0x04DD
    4302:	82 23       	and	r24, r18
    4304:	93 23       	and	r25, r19
    4306:	a4 23       	and	r26, r20
    4308:	b5 23       	and	r27, r21
    430a:	80 93 da 04 	sts	0x04DA, r24
    430e:	90 93 db 04 	sts	0x04DB, r25
    4312:	a0 93 dc 04 	sts	0x04DC, r26
    4316:	b0 93 dd 04 	sts	0x04DD, r27
	nrk_int_enable();
    431a:	0e 94 87 14 	call	0x290e	; 0x290e <nrk_int_enable>

	return NRK_OK;
    431e:	81 e0       	ldi	r24, 0x01	; 1
    4320:	01 c0       	rjmp	.+2      	; 0x4324 <nrk_signal_delete+0x104>
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    4322:	8f ef       	ldi	r24, 0xFF	; 255
	
	_nrk_signal_list&=~SIG(sig_id);
	nrk_int_enable();

	return NRK_OK;
}
    4324:	1f 91       	pop	r17
    4326:	0f 91       	pop	r16
    4328:	ff 90       	pop	r15
    432a:	ef 90       	pop	r14
    432c:	df 90       	pop	r13
    432e:	08 95       	ret

00004330 <nrk_signal_unregister>:


int8_t nrk_signal_unregister(int8_t sig_id)
{
    4330:	ef 92       	push	r14
    4332:	ff 92       	push	r15
    4334:	0f 93       	push	r16
    4336:	1f 93       	push	r17
uint32_t sig_mask;

sig_mask=SIG(sig_id);
    4338:	21 e0       	ldi	r18, 0x01	; 1
    433a:	30 e0       	ldi	r19, 0x00	; 0
    433c:	40 e0       	ldi	r20, 0x00	; 0
    433e:	50 e0       	ldi	r21, 0x00	; 0
    4340:	04 c0       	rjmp	.+8      	; 0x434a <nrk_signal_unregister+0x1a>
    4342:	22 0f       	add	r18, r18
    4344:	33 1f       	adc	r19, r19
    4346:	44 1f       	adc	r20, r20
    4348:	55 1f       	adc	r21, r21
    434a:	8a 95       	dec	r24
    434c:	d2 f7       	brpl	.-12     	; 0x4342 <nrk_signal_unregister+0x12>

	if(nrk_cur_task_TCB->registered_signal_mask & sig_mask)
    434e:	e0 91 17 08 	lds	r30, 0x0817
    4352:	f0 91 18 08 	lds	r31, 0x0818
    4356:	85 85       	ldd	r24, Z+13	; 0x0d
    4358:	96 85       	ldd	r25, Z+14	; 0x0e
    435a:	a7 85       	ldd	r26, Z+15	; 0x0f
    435c:	b0 89       	ldd	r27, Z+16	; 0x10
    435e:	79 01       	movw	r14, r18
    4360:	8a 01       	movw	r16, r20
    4362:	e8 22       	and	r14, r24
    4364:	f9 22       	and	r15, r25
    4366:	0a 23       	and	r16, r26
    4368:	1b 23       	and	r17, r27
    436a:	e1 14       	cp	r14, r1
    436c:	f1 04       	cpc	r15, r1
    436e:	01 05       	cpc	r16, r1
    4370:	11 05       	cpc	r17, r1
    4372:	d1 f0       	breq	.+52     	; 0x43a8 <nrk_signal_unregister+0x78>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
    4374:	20 95       	com	r18
    4376:	30 95       	com	r19
    4378:	40 95       	com	r20
    437a:	50 95       	com	r21
    437c:	82 23       	and	r24, r18
    437e:	93 23       	and	r25, r19
    4380:	a4 23       	and	r26, r20
    4382:	b5 23       	and	r27, r21
    4384:	85 87       	std	Z+13, r24	; 0x0d
    4386:	96 87       	std	Z+14, r25	; 0x0e
    4388:	a7 87       	std	Z+15, r26	; 0x0f
    438a:	b0 8b       	std	Z+16, r27	; 0x10
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    438c:	81 89       	ldd	r24, Z+17	; 0x11
    438e:	92 89       	ldd	r25, Z+18	; 0x12
    4390:	a3 89       	ldd	r26, Z+19	; 0x13
    4392:	b4 89       	ldd	r27, Z+20	; 0x14
    4394:	82 23       	and	r24, r18
    4396:	93 23       	and	r25, r19
    4398:	a4 23       	and	r26, r20
    439a:	b5 23       	and	r27, r21
    439c:	81 8b       	std	Z+17, r24	; 0x11
    439e:	92 8b       	std	Z+18, r25	; 0x12
    43a0:	a3 8b       	std	Z+19, r26	; 0x13
    43a2:	b4 8b       	std	Z+20, r27	; 0x14
	}
	else
		return NRK_ERROR;
return NRK_OK;
    43a4:	81 e0       	ldi	r24, 0x01	; 1
    43a6:	01 c0       	rjmp	.+2      	; 0x43aa <nrk_signal_unregister+0x7a>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
	}
	else
		return NRK_ERROR;
    43a8:	8f ef       	ldi	r24, 0xFF	; 255
return NRK_OK;
}
    43aa:	1f 91       	pop	r17
    43ac:	0f 91       	pop	r16
    43ae:	ff 90       	pop	r15
    43b0:	ef 90       	pop	r14
    43b2:	08 95       	ret

000043b4 <nrk_signal_register>:

int8_t nrk_signal_register(int8_t sig_id)
{

	// Make sure the signal was created...
	if(SIG(sig_id) & _nrk_signal_list )
    43b4:	20 91 da 04 	lds	r18, 0x04DA
    43b8:	30 91 db 04 	lds	r19, 0x04DB
    43bc:	40 91 dc 04 	lds	r20, 0x04DC
    43c0:	50 91 dd 04 	lds	r21, 0x04DD
    43c4:	08 2e       	mov	r0, r24
    43c6:	04 c0       	rjmp	.+8      	; 0x43d0 <nrk_signal_register+0x1c>
    43c8:	56 95       	lsr	r21
    43ca:	47 95       	ror	r20
    43cc:	37 95       	ror	r19
    43ce:	27 95       	ror	r18
    43d0:	0a 94       	dec	r0
    43d2:	d2 f7       	brpl	.-12     	; 0x43c8 <nrk_signal_register+0x14>
    43d4:	21 70       	andi	r18, 0x01	; 1
    43d6:	30 70       	andi	r19, 0x00	; 0
    43d8:	21 15       	cp	r18, r1
    43da:	31 05       	cpc	r19, r1
    43dc:	e9 f0       	breq	.+58     	; 0x4418 <nrk_signal_register+0x64>
	{
		nrk_cur_task_TCB->registered_signal_mask|=SIG(sig_id); 	
    43de:	e0 91 17 08 	lds	r30, 0x0817
    43e2:	f0 91 18 08 	lds	r31, 0x0818
    43e6:	21 e0       	ldi	r18, 0x01	; 1
    43e8:	30 e0       	ldi	r19, 0x00	; 0
    43ea:	40 e0       	ldi	r20, 0x00	; 0
    43ec:	50 e0       	ldi	r21, 0x00	; 0
    43ee:	04 c0       	rjmp	.+8      	; 0x43f8 <nrk_signal_register+0x44>
    43f0:	22 0f       	add	r18, r18
    43f2:	33 1f       	adc	r19, r19
    43f4:	44 1f       	adc	r20, r20
    43f6:	55 1f       	adc	r21, r21
    43f8:	8a 95       	dec	r24
    43fa:	d2 f7       	brpl	.-12     	; 0x43f0 <nrk_signal_register+0x3c>
    43fc:	85 85       	ldd	r24, Z+13	; 0x0d
    43fe:	96 85       	ldd	r25, Z+14	; 0x0e
    4400:	a7 85       	ldd	r26, Z+15	; 0x0f
    4402:	b0 89       	ldd	r27, Z+16	; 0x10
    4404:	82 2b       	or	r24, r18
    4406:	93 2b       	or	r25, r19
    4408:	a4 2b       	or	r26, r20
    440a:	b5 2b       	or	r27, r21
    440c:	85 87       	std	Z+13, r24	; 0x0d
    440e:	96 87       	std	Z+14, r25	; 0x0e
    4410:	a7 87       	std	Z+15, r26	; 0x0f
    4412:	b0 8b       	std	Z+16, r27	; 0x10
		return NRK_OK;
    4414:	81 e0       	ldi	r24, 0x01	; 1
    4416:	08 95       	ret
	}
            
	return NRK_ERROR;
    4418:	8f ef       	ldi	r24, 0xFF	; 255
}
    441a:	08 95       	ret

0000441c <nrk_event_signal>:

int8_t nrk_event_signal(int8_t sig_id)
{
    441c:	ef 92       	push	r14
    441e:	ff 92       	push	r15
    4420:	0f 93       	push	r16
    4422:	1f 93       	push	r17
    4424:	df 93       	push	r29
    4426:	cf 93       	push	r28
    4428:	0f 92       	push	r0
    442a:	cd b7       	in	r28, 0x3d	; 61
    442c:	de b7       	in	r29, 0x3e	; 62

	uint8_t task_ID;
	uint8_t event_occured=0;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    442e:	91 e0       	ldi	r25, 0x01	; 1
    4430:	e9 2e       	mov	r14, r25
    4432:	f1 2c       	mov	r15, r1
    4434:	01 2d       	mov	r16, r1
    4436:	11 2d       	mov	r17, r1
    4438:	04 c0       	rjmp	.+8      	; 0x4442 <nrk_event_signal+0x26>
    443a:	ee 0c       	add	r14, r14
    443c:	ff 1c       	adc	r15, r15
    443e:	00 1f       	adc	r16, r16
    4440:	11 1f       	adc	r17, r17
    4442:	8a 95       	dec	r24
    4444:	d2 f7       	brpl	.-12     	; 0x443a <nrk_event_signal+0x1e>
	// Check if signal was created
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
    4446:	80 91 da 04 	lds	r24, 0x04DA
    444a:	90 91 db 04 	lds	r25, 0x04DB
    444e:	a0 91 dc 04 	lds	r26, 0x04DC
    4452:	b0 91 dd 04 	lds	r27, 0x04DD
    4456:	8e 21       	and	r24, r14
    4458:	9f 21       	and	r25, r15
    445a:	a0 23       	and	r26, r16
    445c:	b1 23       	and	r27, r17
    445e:	00 97       	sbiw	r24, 0x00	; 0
    4460:	a1 05       	cpc	r26, r1
    4462:	b1 05       	cpc	r27, r1
    4464:	11 f4       	brne	.+4      	; 0x446a <nrk_event_signal+0x4e>
    4466:	81 e0       	ldi	r24, 0x01	; 1
    4468:	3f c0       	rjmp	.+126    	; 0x44e8 <nrk_event_signal+0xcc>
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
    446a:	0e 94 85 14 	call	0x290a	; 0x290a <nrk_int_disable>
    446e:	e3 e6       	ldi	r30, 0x63	; 99
    4470:	f7 e0       	ldi	r31, 0x07	; 7

int8_t nrk_event_signal(int8_t sig_id)
{

	uint8_t task_ID;
	uint8_t event_occured=0;
    4472:	20 e0       	ldi	r18, 0x00	; 0
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4474:	33 e0       	ldi	r19, 0x03	; 3


	//	if (nrk_task_TCB[task_ID].task_state == EVENT_SUSPENDED)   
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
    4476:	80 81       	ld	r24, Z
    4478:	81 30       	cpi	r24, 0x01	; 1
    447a:	a9 f4       	brne	.+42     	; 0x44a6 <nrk_event_signal+0x8a>
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
    447c:	82 85       	ldd	r24, Z+10	; 0x0a
    447e:	93 85       	ldd	r25, Z+11	; 0x0b
    4480:	a4 85       	ldd	r26, Z+12	; 0x0c
    4482:	b5 85       	ldd	r27, Z+13	; 0x0d
    4484:	8e 21       	and	r24, r14
    4486:	9f 21       	and	r25, r15
    4488:	a0 23       	and	r26, r16
    448a:	b1 23       	and	r27, r17
    448c:	00 97       	sbiw	r24, 0x00	; 0
    448e:	a1 05       	cpc	r26, r1
    4490:	b1 05       	cpc	r27, r1
    4492:	49 f0       	breq	.+18     	; 0x44a6 <nrk_event_signal+0x8a>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4494:	32 83       	std	Z+2, r19	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    4496:	17 86       	std	Z+15, r1	; 0x0f
    4498:	16 86       	std	Z+14, r1	; 0x0e
					nrk_task_TCB[task_ID].event_suspend=0;
    449a:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=sig_mask;
    449c:	e2 86       	std	Z+10, r14	; 0x0a
    449e:	f3 86       	std	Z+11, r15	; 0x0b
    44a0:	04 87       	std	Z+12, r16	; 0x0c
    44a2:	15 87       	std	Z+13, r17	; 0x0d
					event_occured=1;
    44a4:	21 e0       	ldi	r18, 0x01	; 1
				}

			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    44a6:	80 81       	ld	r24, Z
    44a8:	82 30       	cpi	r24, 0x02	; 2
    44aa:	91 f4       	brne	.+36     	; 0x44d0 <nrk_event_signal+0xb4>
				if((nrk_task_TCB[task_ID].active_signal_mask == sig_mask))
    44ac:	82 85       	ldd	r24, Z+10	; 0x0a
    44ae:	93 85       	ldd	r25, Z+11	; 0x0b
    44b0:	a4 85       	ldd	r26, Z+12	; 0x0c
    44b2:	b5 85       	ldd	r27, Z+13	; 0x0d
    44b4:	8e 15       	cp	r24, r14
    44b6:	9f 05       	cpc	r25, r15
    44b8:	a0 07       	cpc	r26, r16
    44ba:	b1 07       	cpc	r27, r17
    44bc:	49 f4       	brne	.+18     	; 0x44d0 <nrk_event_signal+0xb4>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    44be:	32 83       	std	Z+2, r19	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    44c0:	17 86       	std	Z+15, r1	; 0x0f
    44c2:	16 86       	std	Z+14, r1	; 0x0e
					nrk_task_TCB[task_ID].event_suspend=0;
    44c4:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=0;
    44c6:	12 86       	std	Z+10, r1	; 0x0a
    44c8:	13 86       	std	Z+11, r1	; 0x0b
    44ca:	14 86       	std	Z+12, r1	; 0x0c
    44cc:	15 86       	std	Z+13, r1	; 0x0d
					event_occured=1;
    44ce:	21 e0       	ldi	r18, 0x01	; 1
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
					nrk_task_TCB[task_ID].next_wakeup=0;
					nrk_task_TCB[task_ID].event_suspend=0;
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=0;
    44d0:	b1 96       	adiw	r30, 0x21	; 33
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    44d2:	88 e0       	ldi	r24, 0x08	; 8
    44d4:	e8 30       	cpi	r30, 0x08	; 8
    44d6:	f8 07       	cpc	r31, r24
    44d8:	71 f6       	brne	.-100    	; 0x4476 <nrk_event_signal+0x5a>
					event_occured=1;
				}   

	//	}
	}
	nrk_int_enable();
    44da:	29 83       	std	Y+1, r18	; 0x01
    44dc:	0e 94 87 14 	call	0x290e	; 0x290e <nrk_int_enable>
	if(event_occured)
    44e0:	29 81       	ldd	r18, Y+1	; 0x01
    44e2:	22 23       	and	r18, r18
    44e4:	29 f4       	brne	.+10     	; 0x44f0 <nrk_event_signal+0xd4>
	{
		return NRK_OK;
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
    44e6:	82 e0       	ldi	r24, 0x02	; 2
    44e8:	0e 94 64 1d 	call	0x3ac8	; 0x3ac8 <_nrk_errno_set>
	return NRK_ERROR;
    44ec:	8f ef       	ldi	r24, 0xFF	; 255
    44ee:	01 c0       	rjmp	.+2      	; 0x44f2 <nrk_event_signal+0xd6>
	//	}
	}
	nrk_int_enable();
	if(event_occured)
	{
		return NRK_OK;
    44f0:	81 e0       	ldi	r24, 0x01	; 1
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
	return NRK_ERROR;
}
    44f2:	0f 90       	pop	r0
    44f4:	cf 91       	pop	r28
    44f6:	df 91       	pop	r29
    44f8:	1f 91       	pop	r17
    44fa:	0f 91       	pop	r16
    44fc:	ff 90       	pop	r15
    44fe:	ef 90       	pop	r14
    4500:	08 95       	ret

00004502 <nrk_event_wait>:

uint32_t nrk_event_wait(uint32_t event_mask)
{

	// FIXME: Should go through list and check that all masks are registered, not just 1
	if(event_mask &  nrk_cur_task_TCB->registered_signal_mask)
    4502:	e0 91 17 08 	lds	r30, 0x0817
    4506:	f0 91 18 08 	lds	r31, 0x0818
    450a:	25 85       	ldd	r18, Z+13	; 0x0d
    450c:	36 85       	ldd	r19, Z+14	; 0x0e
    450e:	47 85       	ldd	r20, Z+15	; 0x0f
    4510:	50 89       	ldd	r21, Z+16	; 0x10
    4512:	26 23       	and	r18, r22
    4514:	37 23       	and	r19, r23
    4516:	48 23       	and	r20, r24
    4518:	59 23       	and	r21, r25
    451a:	21 15       	cp	r18, r1
    451c:	31 05       	cpc	r19, r1
    451e:	41 05       	cpc	r20, r1
    4520:	51 05       	cpc	r21, r1
    4522:	21 f1       	breq	.+72     	; 0x456c <nrk_event_wait+0x6a>
	  {
	   nrk_cur_task_TCB->active_signal_mask=event_mask; 
    4524:	61 8b       	std	Z+17, r22	; 0x11
    4526:	72 8b       	std	Z+18, r23	; 0x12
    4528:	83 8b       	std	Z+19, r24	; 0x13
    452a:	94 8b       	std	Z+20, r25	; 0x14
	   nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    452c:	21 e0       	ldi	r18, 0x01	; 1
    452e:	27 83       	std	Z+7, r18	; 0x07
	else
	  {
	   return 0;
	  }

	if(event_mask & SIG(nrk_wakeup_signal))
    4530:	00 90 07 08 	lds	r0, 0x0807
    4534:	04 c0       	rjmp	.+8      	; 0x453e <nrk_event_wait+0x3c>
    4536:	96 95       	lsr	r25
    4538:	87 95       	ror	r24
    453a:	77 95       	ror	r23
    453c:	67 95       	ror	r22
    453e:	0a 94       	dec	r0
    4540:	d2 f7       	brpl	.-12     	; 0x4536 <nrk_event_wait+0x34>
    4542:	61 70       	andi	r22, 0x01	; 1
    4544:	70 70       	andi	r23, 0x00	; 0
    4546:	61 15       	cp	r22, r1
    4548:	71 05       	cpc	r23, r1
    454a:	19 f0       	breq	.+6      	; 0x4552 <nrk_event_wait+0x50>
		nrk_wait_until_nw();
    454c:	0e 94 b9 25 	call	0x4b72	; 0x4b72 <nrk_wait_until_nw>
    4550:	04 c0       	rjmp	.+8      	; 0x455a <nrk_event_wait+0x58>
	else
		nrk_wait_until_ticks(0);
    4552:	80 e0       	ldi	r24, 0x00	; 0
    4554:	90 e0       	ldi	r25, 0x00	; 0
    4556:	0e 94 e0 25 	call	0x4bc0	; 0x4bc0 <nrk_wait_until_ticks>
	//unmask the signal when its return so it has logical value like 1 to or whatever was user defined
	return ( (nrk_cur_task_TCB->active_signal_mask));
    455a:	e0 91 17 08 	lds	r30, 0x0817
    455e:	f0 91 18 08 	lds	r31, 0x0818
    4562:	21 89       	ldd	r18, Z+17	; 0x11
    4564:	32 89       	ldd	r19, Z+18	; 0x12
    4566:	43 89       	ldd	r20, Z+19	; 0x13
    4568:	54 89       	ldd	r21, Z+20	; 0x14
    456a:	03 c0       	rjmp	.+6      	; 0x4572 <nrk_event_wait+0x70>
	   nrk_cur_task_TCB->active_signal_mask=event_mask; 
	   nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
	  }
	else
	  {
	   return 0;
    456c:	20 e0       	ldi	r18, 0x00	; 0
    456e:	30 e0       	ldi	r19, 0x00	; 0
    4570:	a9 01       	movw	r20, r18
		nrk_wait_until_nw();
	else
		nrk_wait_until_ticks(0);
	//unmask the signal when its return so it has logical value like 1 to or whatever was user defined
	return ( (nrk_cur_task_TCB->active_signal_mask));
}
    4572:	b9 01       	movw	r22, r18
    4574:	ca 01       	movw	r24, r20
    4576:	08 95       	ret

00004578 <nrk_sem_create>:
	nrk_sem_list[i].value=count;
	nrk_sem_list[i].count=count;
	nrk_sem_list[i].resource_ceiling=ceiling_prio;
	_nrk_resource_cnt++;
	return	&nrk_sem_list[i];
}
    4578:	80 e0       	ldi	r24, 0x00	; 0
    457a:	90 e0       	ldi	r25, 0x00	; 0
    457c:	08 95       	ret

0000457e <nrk_get_resource_index>:

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    457e:	28 e0       	ldi	r18, 0x08	; 8
    4580:	83 30       	cpi	r24, 0x03	; 3
    4582:	92 07       	cpc	r25, r18
    4584:	11 f4       	brne	.+4      	; 0x458a <nrk_get_resource_index+0xc>
}

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
    4586:	80 e0       	ldi	r24, 0x00	; 0
    4588:	08 95       	ret
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
				return id;
	return NRK_ERROR;
    458a:	8f ef       	ldi	r24, 0xFF	; 255
}
    458c:	08 95       	ret

0000458e <nrk_sem_delete>:
return NRK_OK;
}

int8_t  nrk_sem_delete(nrk_sem_t *rsrc)
{
int8_t id=nrk_get_resource_index(rsrc);	
    458e:	0e 94 bf 22 	call	0x457e	; 0x457e <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    4592:	8f 3f       	cpi	r24, 0xFF	; 255
    4594:	11 f4       	brne	.+4      	; 0x459a <nrk_sem_delete+0xc>
    4596:	81 e0       	ldi	r24, 0x01	; 1
    4598:	03 c0       	rjmp	.+6      	; 0x45a0 <nrk_sem_delete+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    459a:	81 30       	cpi	r24, 0x01	; 1
    459c:	29 f4       	brne	.+10     	; 0x45a8 <nrk_sem_delete+0x1a>
    459e:	82 e0       	ldi	r24, 0x02	; 2
    45a0:	0e 94 64 1d 	call	0x3ac8	; 0x3ac8 <_nrk_errno_set>
    45a4:	8f ef       	ldi	r24, 0xFF	; 255
    45a6:	08 95       	ret

	nrk_sem_list[id].count=-1;
    45a8:	99 27       	eor	r25, r25
    45aa:	87 fd       	sbrc	r24, 7
    45ac:	90 95       	com	r25
    45ae:	fc 01       	movw	r30, r24
    45b0:	ee 0f       	add	r30, r30
    45b2:	ff 1f       	adc	r31, r31
    45b4:	e8 0f       	add	r30, r24
    45b6:	f9 1f       	adc	r31, r25
    45b8:	ed 5f       	subi	r30, 0xFD	; 253
    45ba:	f7 4f       	sbci	r31, 0xF7	; 247
    45bc:	8f ef       	ldi	r24, 0xFF	; 255
    45be:	80 83       	st	Z, r24
	nrk_sem_list[id].value=-1;
    45c0:	82 83       	std	Z+2, r24	; 0x02
	nrk_sem_list[id].resource_ceiling=-1;
    45c2:	81 83       	std	Z+1, r24	; 0x01
	_nrk_resource_cnt--;
    45c4:	80 91 16 08 	lds	r24, 0x0816
    45c8:	81 50       	subi	r24, 0x01	; 1
    45ca:	80 93 16 08 	sts	0x0816, r24
return NRK_OK;
    45ce:	81 e0       	ldi	r24, 0x01	; 1
}
    45d0:	08 95       	ret

000045d2 <nrk_sem_post>:
}



int8_t nrk_sem_post(nrk_sem_t *rsrc)
{
    45d2:	0f 93       	push	r16
    45d4:	1f 93       	push	r17
    45d6:	df 93       	push	r29
    45d8:	cf 93       	push	r28
    45da:	0f 92       	push	r0
    45dc:	cd b7       	in	r28, 0x3d	; 61
    45de:	de b7       	in	r29, 0x3e	; 62
	int8_t id=nrk_get_resource_index(rsrc);	
    45e0:	0e 94 bf 22 	call	0x457e	; 0x457e <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    45e4:	8f 3f       	cpi	r24, 0xFF	; 255
    45e6:	11 f4       	brne	.+4      	; 0x45ec <nrk_sem_post+0x1a>
    45e8:	81 e0       	ldi	r24, 0x01	; 1
    45ea:	03 c0       	rjmp	.+6      	; 0x45f2 <nrk_sem_post+0x20>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    45ec:	81 30       	cpi	r24, 0x01	; 1
    45ee:	29 f4       	brne	.+10     	; 0x45fa <nrk_sem_post+0x28>
    45f0:	82 e0       	ldi	r24, 0x02	; 2
    45f2:	0e 94 64 1d 	call	0x3ac8	; 0x3ac8 <_nrk_errno_set>
    45f6:	8f ef       	ldi	r24, 0xFF	; 255
    45f8:	43 c0       	rjmp	.+134    	; 0x4680 <nrk_sem_post+0xae>

	if(nrk_sem_list[id].value<nrk_sem_list[id].count)
    45fa:	28 2f       	mov	r18, r24
    45fc:	33 27       	eor	r19, r19
    45fe:	27 fd       	sbrc	r18, 7
    4600:	30 95       	com	r19
    4602:	89 01       	movw	r16, r18
    4604:	00 0f       	add	r16, r16
    4606:	11 1f       	adc	r17, r17
    4608:	02 0f       	add	r16, r18
    460a:	13 1f       	adc	r17, r19
    460c:	0d 5f       	subi	r16, 0xFD	; 253
    460e:	17 4f       	sbci	r17, 0xF7	; 247
    4610:	d8 01       	movw	r26, r16
    4612:	12 96       	adiw	r26, 0x02	; 2
    4614:	2c 91       	ld	r18, X
    4616:	12 97       	sbiw	r26, 0x02	; 2
    4618:	9c 91       	ld	r25, X
    461a:	29 17       	cp	r18, r25
    461c:	84 f5       	brge	.+96     	; 0x467e <nrk_sem_post+0xac>
	{
		// Signal RSRC Event		
		nrk_int_disable();
    461e:	89 83       	std	Y+1, r24	; 0x01
    4620:	0e 94 85 14 	call	0x290a	; 0x290a <nrk_int_disable>

		nrk_sem_list[id].value++;
    4624:	f8 01       	movw	r30, r16
    4626:	92 81       	ldd	r25, Z+2	; 0x02
    4628:	9f 5f       	subi	r25, 0xFF	; 255
    462a:	92 83       	std	Z+2, r25	; 0x02
		nrk_cur_task_TCB->elevated_prio_flag=0;
    462c:	e0 91 17 08 	lds	r30, 0x0817
    4630:	f0 91 18 08 	lds	r31, 0x0818
    4634:	14 82       	std	Z+4, r1	; 0x04
    4636:	e3 e6       	ldi	r30, 0x63	; 99
    4638:	f7 e0       	ldi	r31, 0x07	; 7

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    463a:	89 81       	ldd	r24, Y+1	; 0x01
    463c:	99 27       	eor	r25, r25
    463e:	87 fd       	sbrc	r24, 7
    4640:	90 95       	com	r25
    4642:	a9 2f       	mov	r26, r25
    4644:	b9 2f       	mov	r27, r25
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4646:	63 e0       	ldi	r22, 0x03	; 3

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    4648:	20 81       	ld	r18, Z
    464a:	22 30       	cpi	r18, 0x02	; 2
    464c:	89 f4       	brne	.+34     	; 0x4670 <nrk_sem_post+0x9e>
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    464e:	22 85       	ldd	r18, Z+10	; 0x0a
    4650:	33 85       	ldd	r19, Z+11	; 0x0b
    4652:	44 85       	ldd	r20, Z+12	; 0x0c
    4654:	55 85       	ldd	r21, Z+13	; 0x0d
    4656:	28 17       	cp	r18, r24
    4658:	39 07       	cpc	r19, r25
    465a:	4a 07       	cpc	r20, r26
    465c:	5b 07       	cpc	r21, r27
    465e:	41 f4       	brne	.+16     	; 0x4670 <nrk_sem_post+0x9e>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4660:	62 83       	std	Z+2, r22	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    4662:	17 86       	std	Z+15, r1	; 0x0f
    4664:	16 86       	std	Z+14, r1	; 0x0e
					nrk_task_TCB[task_ID].event_suspend=0;
    4666:	10 82       	st	Z, r1
					nrk_task_TCB[task_ID].active_signal_mask=0;
    4668:	12 86       	std	Z+10, r1	; 0x0a
    466a:	13 86       	std	Z+11, r1	; 0x0b
    466c:	14 86       	std	Z+12, r1	; 0x0c
    466e:	15 86       	std	Z+13, r1	; 0x0d
    4670:	b1 96       	adiw	r30, 0x21	; 33
		nrk_int_disable();

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    4672:	28 e0       	ldi	r18, 0x08	; 8
    4674:	e8 30       	cpi	r30, 0x08	; 8
    4676:	f2 07       	cpc	r31, r18
    4678:	39 f7       	brne	.-50     	; 0x4648 <nrk_sem_post+0x76>
					nrk_task_TCB[task_ID].event_suspend=0;
					nrk_task_TCB[task_ID].active_signal_mask=0;
				}   

		}
		nrk_int_enable();
    467a:	0e 94 87 14 	call	0x290e	; 0x290e <nrk_int_enable>
	}
		
return NRK_OK;
    467e:	81 e0       	ldi	r24, 0x01	; 1
}
    4680:	0f 90       	pop	r0
    4682:	cf 91       	pop	r28
    4684:	df 91       	pop	r29
    4686:	1f 91       	pop	r17
    4688:	0f 91       	pop	r16
    468a:	08 95       	ret

0000468c <nrk_sem_pend>:
}



int8_t nrk_sem_pend(nrk_sem_t *rsrc )
{
    468c:	0f 93       	push	r16
    468e:	1f 93       	push	r17
    4690:	df 93       	push	r29
    4692:	cf 93       	push	r28
    4694:	0f 92       	push	r0
    4696:	cd b7       	in	r28, 0x3d	; 61
    4698:	de b7       	in	r29, 0x3e	; 62
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    469a:	0e 94 bf 22 	call	0x457e	; 0x457e <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    469e:	8f 3f       	cpi	r24, 0xFF	; 255
    46a0:	11 f4       	brne	.+4      	; 0x46a6 <nrk_sem_pend+0x1a>
    46a2:	81 e0       	ldi	r24, 0x01	; 1
    46a4:	03 c0       	rjmp	.+6      	; 0x46ac <nrk_sem_pend+0x20>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    46a6:	81 30       	cpi	r24, 0x01	; 1
    46a8:	29 f4       	brne	.+10     	; 0x46b4 <nrk_sem_pend+0x28>
    46aa:	82 e0       	ldi	r24, 0x02	; 2
    46ac:	0e 94 64 1d 	call	0x3ac8	; 0x3ac8 <_nrk_errno_set>
    46b0:	8f ef       	ldi	r24, 0xFF	; 255
    46b2:	40 c0       	rjmp	.+128    	; 0x4734 <nrk_sem_pend+0xa8>
	
	nrk_int_disable();
    46b4:	89 83       	std	Y+1, r24	; 0x01
    46b6:	0e 94 85 14 	call	0x290a	; 0x290a <nrk_int_disable>
	if(nrk_sem_list[id].value==0)
    46ba:	89 81       	ldd	r24, Y+1	; 0x01
    46bc:	08 2f       	mov	r16, r24
    46be:	11 27       	eor	r17, r17
    46c0:	07 fd       	sbrc	r16, 7
    46c2:	10 95       	com	r17
    46c4:	f8 01       	movw	r30, r16
    46c6:	ee 0f       	add	r30, r30
    46c8:	ff 1f       	adc	r31, r31
    46ca:	e0 0f       	add	r30, r16
    46cc:	f1 1f       	adc	r31, r17
    46ce:	ed 5f       	subi	r30, 0xFD	; 253
    46d0:	f7 4f       	sbci	r31, 0xF7	; 247
    46d2:	92 81       	ldd	r25, Z+2	; 0x02
    46d4:	99 23       	and	r25, r25
    46d6:	b1 f4       	brne	.+44     	; 0x4704 <nrk_sem_pend+0x78>
	{
		nrk_cur_task_TCB->event_suspend|=RSRC_EVENT_SUSPENDED;
    46d8:	e0 91 17 08 	lds	r30, 0x0817
    46dc:	f0 91 18 08 	lds	r31, 0x0818
    46e0:	97 81       	ldd	r25, Z+7	; 0x07
    46e2:	92 60       	ori	r25, 0x02	; 2
    46e4:	97 83       	std	Z+7, r25	; 0x07
		nrk_cur_task_TCB->active_signal_mask=id;
    46e6:	99 27       	eor	r25, r25
    46e8:	87 fd       	sbrc	r24, 7
    46ea:	90 95       	com	r25
    46ec:	a9 2f       	mov	r26, r25
    46ee:	b9 2f       	mov	r27, r25
    46f0:	81 8b       	std	Z+17, r24	; 0x11
    46f2:	92 8b       	std	Z+18, r25	; 0x12
    46f4:	a3 8b       	std	Z+19, r26	; 0x13
    46f6:	b4 8b       	std	Z+20, r27	; 0x14
		// Wait on suspend event
		nrk_int_enable();
    46f8:	0e 94 87 14 	call	0x290e	; 0x290e <nrk_int_enable>
		nrk_wait_until_ticks(0);
    46fc:	80 e0       	ldi	r24, 0x00	; 0
    46fe:	90 e0       	ldi	r25, 0x00	; 0
    4700:	0e 94 e0 25 	call	0x4bc0	; 0x4bc0 <nrk_wait_until_ticks>
	}

	nrk_sem_list[id].value--;	
    4704:	f8 01       	movw	r30, r16
    4706:	ee 0f       	add	r30, r30
    4708:	ff 1f       	adc	r31, r31
    470a:	e0 0f       	add	r30, r16
    470c:	f1 1f       	adc	r31, r17
    470e:	ed 5f       	subi	r30, 0xFD	; 253
    4710:	f7 4f       	sbci	r31, 0xF7	; 247
    4712:	82 81       	ldd	r24, Z+2	; 0x02
    4714:	81 50       	subi	r24, 0x01	; 1
    4716:	82 83       	std	Z+2, r24	; 0x02
	nrk_cur_task_TCB->task_prio_ceil=nrk_sem_list[id].resource_ceiling;
    4718:	a0 91 17 08 	lds	r26, 0x0817
    471c:	b0 91 18 08 	lds	r27, 0x0818
    4720:	81 81       	ldd	r24, Z+1	; 0x01
    4722:	1b 96       	adiw	r26, 0x0b	; 11
    4724:	8c 93       	st	X, r24
    4726:	1b 97       	sbiw	r26, 0x0b	; 11
	nrk_cur_task_TCB->elevated_prio_flag=1;
    4728:	81 e0       	ldi	r24, 0x01	; 1
    472a:	14 96       	adiw	r26, 0x04	; 4
    472c:	8c 93       	st	X, r24
	nrk_int_enable();
    472e:	0e 94 87 14 	call	0x290e	; 0x290e <nrk_int_enable>

	return NRK_OK;
    4732:	81 e0       	ldi	r24, 0x01	; 1
}
    4734:	0f 90       	pop	r0
    4736:	cf 91       	pop	r28
    4738:	df 91       	pop	r29
    473a:	1f 91       	pop	r17
    473c:	0f 91       	pop	r16
    473e:	08 95       	ret

00004740 <nrk_sem_query>:
}

int8_t nrk_sem_query(nrk_sem_t *rsrc )
{
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    4740:	0e 94 bf 22 	call	0x457e	; 0x457e <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    4744:	8f 3f       	cpi	r24, 0xFF	; 255
    4746:	11 f4       	brne	.+4      	; 0x474c <nrk_sem_query+0xc>
    4748:	81 e0       	ldi	r24, 0x01	; 1
    474a:	03 c0       	rjmp	.+6      	; 0x4752 <nrk_sem_query+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    474c:	81 30       	cpi	r24, 0x01	; 1
    474e:	29 f4       	brne	.+10     	; 0x475a <nrk_sem_query+0x1a>
    4750:	82 e0       	ldi	r24, 0x02	; 2
    4752:	0e 94 64 1d 	call	0x3ac8	; 0x3ac8 <_nrk_errno_set>
    4756:	8f ef       	ldi	r24, 0xFF	; 255
    4758:	08 95       	ret
	
	return(nrk_sem_list[id].value);
    475a:	99 27       	eor	r25, r25
    475c:	87 fd       	sbrc	r24, 7
    475e:	90 95       	com	r25
    4760:	fc 01       	movw	r30, r24
    4762:	ee 0f       	add	r30, r30
    4764:	ff 1f       	adc	r31, r31
    4766:	e8 0f       	add	r30, r24
    4768:	f9 1f       	adc	r31, r25
    476a:	ed 5f       	subi	r30, 0xFD	; 253
    476c:	f7 4f       	sbci	r31, 0xF7	; 247
    476e:	82 81       	ldd	r24, Z+2	; 0x02
}
    4770:	08 95       	ret

00004772 <nrk_get_high_ready_task_ID>:

inline void _nrk_wait_for_scheduler ();

uint8_t nrk_get_high_ready_task_ID ()
{
    return (_head_node->task_ID);
    4772:	e0 91 0c 08 	lds	r30, 0x080C
    4776:	f0 91 0d 08 	lds	r31, 0x080D
}
    477a:	80 81       	ld	r24, Z
    477c:	08 95       	ret

0000477e <nrk_print_readyQ>:

void nrk_print_readyQ ()
{
    nrk_queue *ptr;
    ptr = _head_node;
    477e:	e0 91 0c 08 	lds	r30, 0x080C
    4782:	f0 91 0d 08 	lds	r31, 0x080D
    //nrk_kprintf (PSTR ("nrk_queue: "));
    while (ptr != NULL)
    4786:	03 c0       	rjmp	.+6      	; 0x478e <nrk_print_readyQ+0x10>
    {
        //printf ("%d ", ptr->task_ID);
        ptr = ptr->Next;
    4788:	03 80       	ldd	r0, Z+3	; 0x03
    478a:	f4 81       	ldd	r31, Z+4	; 0x04
    478c:	e0 2d       	mov	r30, r0
void nrk_print_readyQ ()
{
    nrk_queue *ptr;
    ptr = _head_node;
    //nrk_kprintf (PSTR ("nrk_queue: "));
    while (ptr != NULL)
    478e:	30 97       	sbiw	r30, 0x00	; 0
    4790:	d9 f7       	brne	.-10     	; 0x4788 <nrk_print_readyQ+0xa>
    {
        //printf ("%d ", ptr->task_ID);
        ptr = ptr->Next;
    }
    //nrk_kprintf (PSTR ("\n\r"));
}
    4792:	08 95       	ret

00004794 <nrk_add_to_readyQ>:


void nrk_add_to_readyQ (int8_t task_ID)
{
    4794:	df 92       	push	r13
    4796:	ef 92       	push	r14
    4798:	ff 92       	push	r15
    479a:	0f 93       	push	r16
    479c:	1f 93       	push	r17
    479e:	cf 93       	push	r28
    47a0:	df 93       	push	r29
    nrk_queue *NextNode;
    nrk_queue *CurNode;

    //printf( "nrk_add_to_readyQ %d\n",task_ID );
    // nrk_queue full
    if (_free_node == NULL)
    47a2:	e0 91 5a 07 	lds	r30, 0x075A
    47a6:	f0 91 5b 07 	lds	r31, 0x075B
    47aa:	30 97       	sbiw	r30, 0x00	; 0
    47ac:	09 f4       	brne	.+2      	; 0x47b0 <nrk_add_to_readyQ+0x1c>
    47ae:	9b c0       	rjmp	.+310    	; 0x48e6 <nrk_add_to_readyQ+0x152>
    {
        return;
    }


    NextNode = _head_node;
    47b0:	40 91 0c 08 	lds	r20, 0x080C
    47b4:	50 91 0d 08 	lds	r21, 0x080D
    CurNode = _free_node;

    if (_head_node != NULL)
    47b8:	41 15       	cp	r20, r1
    47ba:	51 05       	cpc	r21, r1
    47bc:	09 f4       	brne	.+2      	; 0x47c0 <nrk_add_to_readyQ+0x2c>
    47be:	57 c0       	rjmp	.+174    	; 0x486e <nrk_add_to_readyQ+0xda>
    47c0:	da 01       	movw	r26, r20

        while (NextNode != NULL)
        {
            if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
                if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
                        nrk_task_TCB[task_ID].task_prio)
    47c2:	68 2f       	mov	r22, r24
    47c4:	77 27       	eor	r23, r23
    47c6:	67 fd       	sbrc	r22, 7
    47c8:	70 95       	com	r23
    47ca:	9b 01       	movw	r18, r22
    47cc:	15 e0       	ldi	r17, 0x05	; 5
    47ce:	22 0f       	add	r18, r18
    47d0:	33 1f       	adc	r19, r19
    47d2:	1a 95       	dec	r17
    47d4:	e1 f7       	brne	.-8      	; 0x47ce <nrk_add_to_readyQ+0x3a>
    47d6:	26 0f       	add	r18, r22
    47d8:	37 1f       	adc	r19, r23
    47da:	24 5a       	subi	r18, 0xA4	; 164
    47dc:	38 4f       	sbci	r19, 0xF8	; 248
    47de:	b9 01       	movw	r22, r18
    47e0:	66 5f       	subi	r22, 0xF6	; 246
    47e2:	7f 4f       	sbci	r23, 0xFF	; 255
                    break;
            if (nrk_task_TCB[task_ID].elevated_prio_flag)
    47e4:	89 01       	movw	r16, r18
    47e6:	0c 5f       	subi	r16, 0xFC	; 252
    47e8:	1f 4f       	sbci	r17, 0xFF	; 255
                if (nrk_task_TCB[NextNode->task_ID].task_prio <
                        nrk_task_TCB[task_ID].task_prio_ceil)
    47ea:	9b e0       	ldi	r25, 0x0B	; 11
    47ec:	e9 2e       	mov	r14, r25
    47ee:	f1 2c       	mov	r15, r1
    47f0:	e2 0e       	add	r14, r18
    47f2:	f3 1e       	adc	r15, r19
    if (_head_node != NULL)
    {

        while (NextNode != NULL)
        {
            if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
    47f4:	2c 91       	ld	r18, X
    47f6:	30 e0       	ldi	r19, 0x00	; 0
    47f8:	e9 01       	movw	r28, r18
    47fa:	95 e0       	ldi	r25, 0x05	; 5
    47fc:	cc 0f       	add	r28, r28
    47fe:	dd 1f       	adc	r29, r29
    4800:	9a 95       	dec	r25
    4802:	e1 f7       	brne	.-8      	; 0x47fc <nrk_add_to_readyQ+0x68>
    4804:	c2 0f       	add	r28, r18
    4806:	d3 1f       	adc	r29, r19
    4808:	c4 5a       	subi	r28, 0xA4	; 164
    480a:	d8 4f       	sbci	r29, 0xF8	; 248
    480c:	9c 81       	ldd	r25, Y+4	; 0x04
    480e:	99 23       	and	r25, r25
    4810:	29 f0       	breq	.+10     	; 0x481c <nrk_add_to_readyQ+0x88>
                if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
    4812:	db 84       	ldd	r13, Y+11	; 0x0b
    4814:	eb 01       	movw	r28, r22
    4816:	98 81       	ld	r25, Y
    4818:	d9 16       	cp	r13, r25
    481a:	58 f1       	brcs	.+86     	; 0x4872 <nrk_add_to_readyQ+0xde>
                        nrk_task_TCB[task_ID].task_prio)
                    break;
            if (nrk_task_TCB[task_ID].elevated_prio_flag)
    481c:	e8 01       	movw	r28, r16
    481e:	98 81       	ld	r25, Y
    4820:	99 23       	and	r25, r25
    4822:	79 f0       	breq	.+30     	; 0x4842 <nrk_add_to_readyQ+0xae>
                if (nrk_task_TCB[NextNode->task_ID].task_prio <
    4824:	e9 01       	movw	r28, r18
    4826:	95 e0       	ldi	r25, 0x05	; 5
    4828:	cc 0f       	add	r28, r28
    482a:	dd 1f       	adc	r29, r29
    482c:	9a 95       	dec	r25
    482e:	e1 f7       	brne	.-8      	; 0x4828 <nrk_add_to_readyQ+0x94>
    4830:	c2 0f       	add	r28, r18
    4832:	d3 1f       	adc	r29, r19
    4834:	c4 5a       	subi	r28, 0xA4	; 164
    4836:	d8 4f       	sbci	r29, 0xF8	; 248
    4838:	da 84       	ldd	r13, Y+10	; 0x0a
    483a:	e7 01       	movw	r28, r14
    483c:	98 81       	ld	r25, Y
    483e:	d9 16       	cp	r13, r25
    4840:	c0 f0       	brcs	.+48     	; 0x4872 <nrk_add_to_readyQ+0xde>
                        nrk_task_TCB[task_ID].task_prio_ceil)
                    break;
            if (nrk_task_TCB[NextNode->task_ID].task_prio <
    4842:	e9 01       	movw	r28, r18
    4844:	95 e0       	ldi	r25, 0x05	; 5
    4846:	cc 0f       	add	r28, r28
    4848:	dd 1f       	adc	r29, r29
    484a:	9a 95       	dec	r25
    484c:	e1 f7       	brne	.-8      	; 0x4846 <nrk_add_to_readyQ+0xb2>
    484e:	c2 0f       	add	r28, r18
    4850:	d3 1f       	adc	r29, r19
    4852:	c4 5a       	subi	r28, 0xA4	; 164
    4854:	d8 4f       	sbci	r29, 0xF8	; 248
    4856:	2a 85       	ldd	r18, Y+10	; 0x0a
    4858:	eb 01       	movw	r28, r22
    485a:	98 81       	ld	r25, Y
    485c:	29 17       	cp	r18, r25
    485e:	48 f0       	brcs	.+18     	; 0x4872 <nrk_add_to_readyQ+0xde>
                    nrk_task_TCB[task_ID].task_prio)
                break;

            NextNode = NextNode->Next;
    4860:	13 96       	adiw	r26, 0x03	; 3
    4862:	0d 90       	ld	r0, X+
    4864:	bc 91       	ld	r27, X
    4866:	a0 2d       	mov	r26, r0
    CurNode = _free_node;

    if (_head_node != NULL)
    {

        while (NextNode != NULL)
    4868:	10 97       	sbiw	r26, 0x00	; 0
    486a:	21 f6       	brne	.-120    	; 0x47f4 <nrk_add_to_readyQ+0x60>
    486c:	02 c0       	rjmp	.+4      	; 0x4872 <nrk_add_to_readyQ+0xde>


    NextNode = _head_node;
    CurNode = _free_node;

    if (_head_node != NULL)
    486e:	a0 e0       	ldi	r26, 0x00	; 0
    4870:	b0 e0       	ldi	r27, 0x00	; 0
        // Issues - 1 comes, becomes 2', 1 more comes (2' 1) then 2 comes where should it be placed ?
        // 2' 2  1 or 2 2' 1 in ready q , what happens after 2'->1, what if 2'->2

    }

    CurNode->task_ID = task_ID;
    4872:	80 83       	st	Z, r24
    _free_node = _free_node->Next;
    4874:	c3 81       	ldd	r28, Z+3	; 0x03
    4876:	d4 81       	ldd	r29, Z+4	; 0x04
    4878:	d0 93 5b 07 	sts	0x075B, r29
    487c:	c0 93 5a 07 	sts	0x075A, r28

    if (NextNode == _head_node)
    4880:	a4 17       	cp	r26, r20
    4882:	b5 07       	cpc	r27, r21
    4884:	b1 f4       	brne	.+44     	; 0x48b2 <nrk_add_to_readyQ+0x11e>
    {
        //at start
        if (_head_node != NULL)
    4886:	10 97       	sbiw	r26, 0x00	; 0
    4888:	49 f0       	breq	.+18     	; 0x489c <nrk_add_to_readyQ+0x108>
        {
            CurNode->Next = _head_node;
    488a:	b4 83       	std	Z+4, r27	; 0x04
    488c:	a3 83       	std	Z+3, r26	; 0x03
            CurNode->Prev = NULL;
    488e:	12 82       	std	Z+2, r1	; 0x02
    4890:	11 82       	std	Z+1, r1	; 0x01
            _head_node->Prev = CurNode;
    4892:	12 96       	adiw	r26, 0x02	; 2
    4894:	fc 93       	st	X, r31
    4896:	ee 93       	st	-X, r30
    4898:	11 97       	sbiw	r26, 0x01	; 1
    489a:	06 c0       	rjmp	.+12     	; 0x48a8 <nrk_add_to_readyQ+0x114>
        }
        else
        {
            CurNode->Next = NULL;
    489c:	14 82       	std	Z+4, r1	; 0x04
    489e:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = NULL;
    48a0:	12 82       	std	Z+2, r1	; 0x02
    48a2:	11 82       	std	Z+1, r1	; 0x01
            _free_node->Prev = CurNode;
    48a4:	fa 83       	std	Y+2, r31	; 0x02
    48a6:	e9 83       	std	Y+1, r30	; 0x01
        }
        _head_node = CurNode;
    48a8:	f0 93 0d 08 	sts	0x080D, r31
    48ac:	e0 93 0c 08 	sts	0x080C, r30
    48b0:	1a c0       	rjmp	.+52     	; 0x48e6 <nrk_add_to_readyQ+0x152>
    48b2:	11 96       	adiw	r26, 0x01	; 1
    48b4:	8d 91       	ld	r24, X+
    48b6:	9c 91       	ld	r25, X
    48b8:	12 97       	sbiw	r26, 0x02	; 2

    }
    else
    {
        if (NextNode != _free_node)
    48ba:	ac 17       	cp	r26, r28
    48bc:	bd 07       	cpc	r27, r29
    48be:	59 f0       	breq	.+22     	; 0x48d6 <nrk_add_to_readyQ+0x142>
        {
            // Insert  in middle

            CurNode->Prev = NextNode->Prev;
    48c0:	92 83       	std	Z+2, r25	; 0x02
    48c2:	81 83       	std	Z+1, r24	; 0x01
            CurNode->Next = NextNode;
    48c4:	b4 83       	std	Z+4, r27	; 0x04
    48c6:	a3 83       	std	Z+3, r26	; 0x03
            (NextNode->Prev)->Next = CurNode;
    48c8:	11 96       	adiw	r26, 0x01	; 1
    48ca:	cd 91       	ld	r28, X+
    48cc:	dc 91       	ld	r29, X
    48ce:	12 97       	sbiw	r26, 0x02	; 2
    48d0:	fc 83       	std	Y+4, r31	; 0x04
    48d2:	eb 83       	std	Y+3, r30	; 0x03
    48d4:	04 c0       	rjmp	.+8      	; 0x48de <nrk_add_to_readyQ+0x14a>
            NextNode->Prev = CurNode;
        }
        else
        {
            //insert at end
            CurNode->Next = NULL;
    48d6:	14 82       	std	Z+4, r1	; 0x04
    48d8:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = _free_node->Prev;
    48da:	92 83       	std	Z+2, r25	; 0x02
    48dc:	81 83       	std	Z+1, r24	; 0x01
            _free_node->Prev = CurNode;
    48de:	12 96       	adiw	r26, 0x02	; 2
    48e0:	fc 93       	st	X, r31
    48e2:	ee 93       	st	-X, r30
    48e4:	11 97       	sbiw	r26, 0x01	; 1
        }

    }

}
    48e6:	df 91       	pop	r29
    48e8:	cf 91       	pop	r28
    48ea:	1f 91       	pop	r17
    48ec:	0f 91       	pop	r16
    48ee:	ff 90       	pop	r15
    48f0:	ef 90       	pop	r14
    48f2:	df 90       	pop	r13
    48f4:	08 95       	ret

000048f6 <nrk_rem_from_readyQ>:


void nrk_rem_from_readyQ (int8_t task_ID)
{
    48f6:	cf 93       	push	r28
    48f8:	df 93       	push	r29
       }
     */

//      printf("nrk_rem_from_readyQ_nrk_queue %d\n",task_ID);

    if (_head_node == NULL)
    48fa:	e0 91 0c 08 	lds	r30, 0x080C
    48fe:	f0 91 0d 08 	lds	r31, 0x080D
    4902:	30 97       	sbiw	r30, 0x00	; 0
    4904:	09 f4       	brne	.+2      	; 0x4908 <nrk_rem_from_readyQ+0x12>
    4906:	44 c0       	rjmp	.+136    	; 0x4990 <nrk_rem_from_readyQ+0x9a>
        return;

    CurNode = _head_node;

    if (_head_node->task_ID == task_ID)
    4908:	99 27       	eor	r25, r25
    490a:	87 fd       	sbrc	r24, 7
    490c:	90 95       	com	r25
    490e:	20 81       	ld	r18, Z
    4910:	30 e0       	ldi	r19, 0x00	; 0
    4912:	28 17       	cp	r18, r24
    4914:	39 07       	cpc	r19, r25
    4916:	81 f4       	brne	.+32     	; 0x4938 <nrk_rem_from_readyQ+0x42>
    {
        //REmove from start
        _head_node = _head_node->Next;
    4918:	a3 81       	ldd	r26, Z+3	; 0x03
    491a:	b4 81       	ldd	r27, Z+4	; 0x04
    491c:	b0 93 0d 08 	sts	0x080D, r27
    4920:	a0 93 0c 08 	sts	0x080C, r26
        _head_node->Prev = NULL;
    4924:	12 96       	adiw	r26, 0x02	; 2
    4926:	1c 92       	st	X, r1
    4928:	1e 92       	st	-X, r1
    492a:	11 97       	sbiw	r26, 0x01	; 1
    492c:	18 c0       	rjmp	.+48     	; 0x495e <nrk_rem_from_readyQ+0x68>
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
            CurNode = CurNode->Next;
    492e:	03 80       	ldd	r0, Z+3	; 0x03
    4930:	f4 81       	ldd	r31, Z+4	; 0x04
    4932:	e0 2d       	mov	r30, r0
        _head_node = _head_node->Next;
        _head_node->Prev = NULL;
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
    4934:	30 97       	sbiw	r30, 0x00	; 0
    4936:	61 f1       	breq	.+88     	; 0x4990 <nrk_rem_from_readyQ+0x9a>
    4938:	20 81       	ld	r18, Z
    493a:	30 e0       	ldi	r19, 0x00	; 0
    493c:	28 17       	cp	r18, r24
    493e:	39 07       	cpc	r19, r25
    4940:	b1 f7       	brne	.-20     	; 0x492e <nrk_rem_from_readyQ+0x38>
            CurNode = CurNode->Next;
        if (CurNode == NULL)
            return;


        (CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
    4942:	c1 81       	ldd	r28, Z+1	; 0x01
    4944:	d2 81       	ldd	r29, Z+2	; 0x02
    4946:	83 81       	ldd	r24, Z+3	; 0x03
    4948:	94 81       	ldd	r25, Z+4	; 0x04
    494a:	9c 83       	std	Y+4, r25	; 0x04
    494c:	8b 83       	std	Y+3, r24	; 0x03
        if (CurNode->Next != NULL)
    494e:	a3 81       	ldd	r26, Z+3	; 0x03
    4950:	b4 81       	ldd	r27, Z+4	; 0x04
    4952:	10 97       	sbiw	r26, 0x00	; 0
    4954:	21 f0       	breq	.+8      	; 0x495e <nrk_rem_from_readyQ+0x68>
            (CurNode->Next)->Prev = CurNode->Prev;    // Only for middle
    4956:	12 96       	adiw	r26, 0x02	; 2
    4958:	dc 93       	st	X, r29
    495a:	ce 93       	st	-X, r28
    495c:	11 97       	sbiw	r26, 0x01	; 1
    }



    // Add to free list
    if (_free_node == NULL)
    495e:	a0 91 5a 07 	lds	r26, 0x075A
    4962:	b0 91 5b 07 	lds	r27, 0x075B
    4966:	10 97       	sbiw	r26, 0x00	; 0
    4968:	39 f4       	brne	.+14     	; 0x4978 <nrk_rem_from_readyQ+0x82>
    {
        _free_node = CurNode;
    496a:	f0 93 5b 07 	sts	0x075B, r31
    496e:	e0 93 5a 07 	sts	0x075A, r30
        _free_node->Next = NULL;
    4972:	14 82       	std	Z+4, r1	; 0x04
    4974:	13 82       	std	Z+3, r1	; 0x03
    4976:	0a c0       	rjmp	.+20     	; 0x498c <nrk_rem_from_readyQ+0x96>
    }
    else
    {
        CurNode->Next = _free_node;
    4978:	b4 83       	std	Z+4, r27	; 0x04
    497a:	a3 83       	std	Z+3, r26	; 0x03
        _free_node->Prev = CurNode;
    497c:	12 96       	adiw	r26, 0x02	; 2
    497e:	fc 93       	st	X, r31
    4980:	ee 93       	st	-X, r30
    4982:	11 97       	sbiw	r26, 0x01	; 1
        _free_node = CurNode;
    4984:	f0 93 5b 07 	sts	0x075B, r31
    4988:	e0 93 5a 07 	sts	0x075A, r30
    }
    _free_node->Prev = NULL;
    498c:	12 82       	std	Z+2, r1	; 0x02
    498e:	11 82       	std	Z+1, r1	; 0x01
}
    4990:	df 91       	pop	r29
    4992:	cf 91       	pop	r28
    4994:	08 95       	ret

00004996 <nrk_activate_task>:




nrk_status_t nrk_activate_task (nrk_task_type * Task)
{
    4996:	ef 92       	push	r14
    4998:	ff 92       	push	r15
    499a:	0f 93       	push	r16
    499c:	1f 93       	push	r17
    499e:	cf 93       	push	r28
    49a0:	df 93       	push	r29
    49a2:	ec 01       	movw	r28, r24
    uint8_t rtype;
    void *topOfStackPtr;

    topOfStackPtr =
    49a4:	69 81       	ldd	r22, Y+1	; 0x01
    49a6:	7a 81       	ldd	r23, Y+2	; 0x02
    49a8:	4b 81       	ldd	r20, Y+3	; 0x03
    49aa:	5c 81       	ldd	r21, Y+4	; 0x04
    49ac:	8d 81       	ldd	r24, Y+5	; 0x05
    49ae:	9e 81       	ldd	r25, Y+6	; 0x06
    49b0:	0e 94 10 30 	call	0x6020	; 0x6020 <nrk_task_stk_init>
    49b4:	bc 01       	movw	r22, r24
        (void *) nrk_task_stk_init (Task->task, Task->Ptos, Task->Pbos);

    //printf("activate %d\n",(int)Task.task_ID);
    if (Task->FirstActivation == TRUE)
    49b6:	8f 81       	ldd	r24, Y+7	; 0x07
    49b8:	88 23       	and	r24, r24
    49ba:	69 f0       	breq	.+26     	; 0x49d6 <nrk_activate_task+0x40>
    {
        rtype = nrk_TCB_init (Task, topOfStackPtr, Task->Pbos, 0, (void *) 0, 0);
    49bc:	4b 81       	ldd	r20, Y+3	; 0x03
    49be:	5c 81       	ldd	r21, Y+4	; 0x04
    49c0:	ce 01       	movw	r24, r28
    49c2:	20 e0       	ldi	r18, 0x00	; 0
    49c4:	30 e0       	ldi	r19, 0x00	; 0
    49c6:	00 e0       	ldi	r16, 0x00	; 0
    49c8:	10 e0       	ldi	r17, 0x00	; 0
    49ca:	ee 24       	eor	r14, r14
    49cc:	ff 24       	eor	r15, r15
    49ce:	0e 94 a9 15 	call	0x2b52	; 0x2b52 <nrk_TCB_init>
        Task->FirstActivation = FALSE;
    49d2:	1f 82       	std	Y+7, r1	; 0x07
    49d4:	13 c0       	rjmp	.+38     	; 0x49fc <nrk_activate_task+0x66>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
    49d6:	88 81       	ld	r24, Y
    49d8:	99 27       	eor	r25, r25
    49da:	87 fd       	sbrc	r24, 7
    49dc:	90 95       	com	r25
    49de:	fc 01       	movw	r30, r24
    49e0:	25 e0       	ldi	r18, 0x05	; 5
    49e2:	ee 0f       	add	r30, r30
    49e4:	ff 1f       	adc	r31, r31
    49e6:	2a 95       	dec	r18
    49e8:	e1 f7       	brne	.-8      	; 0x49e2 <nrk_activate_task+0x4c>
    49ea:	e8 0f       	add	r30, r24
    49ec:	f9 1f       	adc	r31, r25
    49ee:	e4 5a       	subi	r30, 0xA4	; 164
    49f0:	f8 4f       	sbci	r31, 0xF8	; 248
    49f2:	81 85       	ldd	r24, Z+9	; 0x09
    49f4:	83 30       	cpi	r24, 0x03	; 3
    49f6:	d1 f4       	brne	.+52     	; 0x4a2c <nrk_activate_task+0x96>
            return NRK_ERROR;
        //Re-init some parts of TCB

        nrk_task_TCB[Task->task_ID].OSTaskStkPtr = (NRK_STK *) topOfStackPtr;
    49f8:	71 83       	std	Z+1, r23	; 0x01
    49fa:	60 83       	st	Z, r22
    // If Idle Task then Add to ready Q
    //if(Task->task_ID==0) nrk_add_to_readyQ(Task->task_ID);
    //nrk_add_to_readyQ(Task->task_ID);
    //printf( "task %d nw %d \r\n",Task->task_ID,nrk_task_TCB[Task->task_ID].next_wakeup);
    //printf( "task %d nw %d \r\n",Task->task_ID,Task->offset.secs);
    if (nrk_task_TCB[Task->task_ID].next_wakeup == 0)
    49fc:	88 81       	ld	r24, Y
    49fe:	99 27       	eor	r25, r25
    4a00:	87 fd       	sbrc	r24, 7
    4a02:	90 95       	com	r25
    4a04:	fc 01       	movw	r30, r24
    4a06:	05 e0       	ldi	r16, 0x05	; 5
    4a08:	ee 0f       	add	r30, r30
    4a0a:	ff 1f       	adc	r31, r31
    4a0c:	0a 95       	dec	r16
    4a0e:	e1 f7       	brne	.-8      	; 0x4a08 <nrk_activate_task+0x72>
    4a10:	e8 0f       	add	r30, r24
    4a12:	f9 1f       	adc	r31, r25
    4a14:	e4 5a       	subi	r30, 0xA4	; 164
    4a16:	f8 4f       	sbci	r31, 0xF8	; 248
    4a18:	85 89       	ldd	r24, Z+21	; 0x15
    4a1a:	96 89       	ldd	r25, Z+22	; 0x16
    4a1c:	00 97       	sbiw	r24, 0x00	; 0
    4a1e:	41 f4       	brne	.+16     	; 0x4a30 <nrk_activate_task+0x9a>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
    4a20:	82 e0       	ldi	r24, 0x02	; 2
    4a22:	81 87       	std	Z+9, r24	; 0x09
        nrk_add_to_readyQ (Task->task_ID);
    4a24:	88 81       	ld	r24, Y
    4a26:	0e 94 ca 23 	call	0x4794	; 0x4794 <nrk_add_to_readyQ>
    4a2a:	02 c0       	rjmp	.+4      	; 0x4a30 <nrk_activate_task+0x9a>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
            return NRK_ERROR;
    4a2c:	8f ef       	ldi	r24, 0xFF	; 255
    4a2e:	01 c0       	rjmp	.+2      	; 0x4a32 <nrk_activate_task+0x9c>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
        nrk_add_to_readyQ (Task->task_ID);
    }

    return NRK_OK;
    4a30:	81 e0       	ldi	r24, 0x01	; 1
}
    4a32:	df 91       	pop	r29
    4a34:	cf 91       	pop	r28
    4a36:	1f 91       	pop	r17
    4a38:	0f 91       	pop	r16
    4a3a:	ff 90       	pop	r15
    4a3c:	ef 90       	pop	r14
    4a3e:	08 95       	ret

00004a40 <nrk_set_next_wakeup>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_set_next_wakeup (nrk_time_t t)
{
    4a40:	1f 93       	push	r17
    4a42:	df 93       	push	r29
    4a44:	cf 93       	push	r28
    4a46:	cd b7       	in	r28, 0x3d	; 61
    4a48:	de b7       	in	r29, 0x3e	; 62
    4a4a:	28 97       	sbiw	r28, 0x08	; 8
    4a4c:	0f b6       	in	r0, 0x3f	; 63
    4a4e:	f8 94       	cli
    4a50:	de bf       	out	0x3e, r29	; 62
    4a52:	0f be       	out	0x3f, r0	; 63
    4a54:	cd bf       	out	0x3d, r28	; 61
    4a56:	29 83       	std	Y+1, r18	; 0x01
    4a58:	3a 83       	std	Y+2, r19	; 0x02
    4a5a:	4b 83       	std	Y+3, r20	; 0x03
    4a5c:	5c 83       	std	Y+4, r21	; 0x04
    4a5e:	6d 83       	std	Y+5, r22	; 0x05
    4a60:	7e 83       	std	Y+6, r23	; 0x06
    4a62:	8f 83       	std	Y+7, r24	; 0x07
    4a64:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint16_t nw;
    nrk_int_disable ();
    4a66:	0e 94 85 14 	call	0x290a	; 0x290a <nrk_int_disable>
    timer = _nrk_os_timer_get ();
    4a6a:	0e 94 99 2e 	call	0x5d32	; 0x5d32 <_nrk_os_timer_get>
    4a6e:	18 2f       	mov	r17, r24
    nw = _nrk_time_to_ticks (&t);
    4a70:	ce 01       	movw	r24, r28
    4a72:	01 96       	adiw	r24, 0x01	; 1
    4a74:	0e 94 94 28 	call	0x5128	; 0x5128 <_nrk_time_to_ticks>
    4a78:	9c 01       	movw	r18, r24
    if (nw <= TIME_PAD)
    4a7a:	83 30       	cpi	r24, 0x03	; 3
    4a7c:	91 05       	cpc	r25, r1
    4a7e:	60 f0       	brcs	.+24     	; 0x4a98 <nrk_set_next_wakeup+0x58>
        return NRK_ERROR;
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    4a80:	e0 91 17 08 	lds	r30, 0x0817
    4a84:	f0 91 18 08 	lds	r31, 0x0818
    4a88:	21 0f       	add	r18, r17
    4a8a:	31 1d       	adc	r19, r1
    4a8c:	36 8b       	std	Z+22, r19	; 0x16
    4a8e:	25 8b       	std	Z+21, r18	; 0x15
    			_nrk_prev_timer_val=timer;
    			_nrk_set_next_wakeup(timer);
    		}
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();
    4a90:	0e 94 87 14 	call	0x290e	; 0x290e <nrk_int_enable>

    return NRK_OK;
    4a94:	81 e0       	ldi	r24, 0x01	; 1
    4a96:	01 c0       	rjmp	.+2      	; 0x4a9a <nrk_set_next_wakeup+0x5a>
    uint16_t nw;
    nrk_int_disable ();
    timer = _nrk_os_timer_get ();
    nw = _nrk_time_to_ticks (&t);
    if (nw <= TIME_PAD)
        return NRK_ERROR;
    4a98:	8f ef       	ldi	r24, 0xFF	; 255
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();

    return NRK_OK;
}
    4a9a:	28 96       	adiw	r28, 0x08	; 8
    4a9c:	0f b6       	in	r0, 0x3f	; 63
    4a9e:	f8 94       	cli
    4aa0:	de bf       	out	0x3e, r29	; 62
    4aa2:	0f be       	out	0x3f, r0	; 63
    4aa4:	cd bf       	out	0x3d, r28	; 61
    4aa6:	cf 91       	pop	r28
    4aa8:	df 91       	pop	r29
    4aaa:	1f 91       	pop	r17
    4aac:	08 95       	ret

00004aae <_nrk_wait_for_scheduler>:
{

    //TIMSK = BM (OCIE1A);
    do
    {
        nrk_idle ();                // wait for the interrupt to tick... // pdiener: halt CPU here until any interrupt triggers
    4aae:	0e 94 05 30 	call	0x600a	; 0x600a <nrk_idle>
    }
    while ((volatile uint8_t) nrk_cur_task_TCB->suspend_flag == 1); // pdiener: make shure that was the right interrupt
    4ab2:	e0 91 17 08 	lds	r30, 0x0817
    4ab6:	f0 91 18 08 	lds	r31, 0x0818
    4aba:	85 81       	ldd	r24, Z+5	; 0x05
    4abc:	88 23       	and	r24, r24
    4abe:	b9 f7       	brne	.-18     	; 0x4aae <_nrk_wait_for_scheduler>

    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}
    4ac0:	08 95       	ret

00004ac2 <nrk_wait>:
    return NRK_OK;
}


int8_t nrk_wait (nrk_time_t t)
{
    4ac2:	ff 92       	push	r15
    4ac4:	0f 93       	push	r16
    4ac6:	1f 93       	push	r17
    4ac8:	df 93       	push	r29
    4aca:	cf 93       	push	r28
    4acc:	cd b7       	in	r28, 0x3d	; 61
    4ace:	de b7       	in	r29, 0x3e	; 62
    4ad0:	28 97       	sbiw	r28, 0x08	; 8
    4ad2:	0f b6       	in	r0, 0x3f	; 63
    4ad4:	f8 94       	cli
    4ad6:	de bf       	out	0x3e, r29	; 62
    4ad8:	0f be       	out	0x3f, r0	; 63
    4ada:	cd bf       	out	0x3d, r28	; 61
    4adc:	29 83       	std	Y+1, r18	; 0x01
    4ade:	3a 83       	std	Y+2, r19	; 0x02
    4ae0:	4b 83       	std	Y+3, r20	; 0x03
    4ae2:	5c 83       	std	Y+4, r21	; 0x04
    4ae4:	6d 83       	std	Y+5, r22	; 0x05
    4ae6:	7e 83       	std	Y+6, r23	; 0x06
    4ae8:	8f 83       	std	Y+7, r24	; 0x07
    4aea:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint16_t nw;

    nrk_stack_check ();
    4aec:	0e 94 8b 20 	call	0x4116	; 0x4116 <nrk_stack_check>

    nrk_int_disable ();
    4af0:	0e 94 85 14 	call	0x290a	; 0x290a <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4af4:	e0 91 17 08 	lds	r30, 0x0817
    4af8:	f0 91 18 08 	lds	r31, 0x0818
    4afc:	81 e0       	ldi	r24, 0x01	; 1
    4afe:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = 1;
    4b00:	81 e0       	ldi	r24, 0x01	; 1
    4b02:	90 e0       	ldi	r25, 0x00	; 0
    4b04:	90 a3       	std	Z+32, r25	; 0x20
    4b06:	87 8f       	std	Z+31, r24	; 0x1f
    timer = _nrk_os_timer_get ();
    4b08:	0e 94 99 2e 	call	0x5d32	; 0x5d32 <_nrk_os_timer_get>
    4b0c:	f8 2e       	mov	r15, r24

//printf( "t1 %lu %lu\n",t.secs, t.nano_secs/NANOS_PER_MS);

    nw = _nrk_time_to_ticks (&t);
    4b0e:	ce 01       	movw	r24, r28
    4b10:	01 96       	adiw	r24, 0x01	; 1
    4b12:	0e 94 94 28 	call	0x5128	; 0x5128 <_nrk_time_to_ticks>
// printf( "t2 %u %u\r\n",timer, nw);
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    4b16:	e0 91 17 08 	lds	r30, 0x0817
    4b1a:	f0 91 18 08 	lds	r31, 0x0818
    4b1e:	0f 2d       	mov	r16, r15
    4b20:	10 e0       	ldi	r17, 0x00	; 0
    4b22:	98 01       	movw	r18, r16
    4b24:	28 0f       	add	r18, r24
    4b26:	39 1f       	adc	r19, r25
    4b28:	36 8b       	std	Z+22, r19	; 0x16
    4b2a:	25 8b       	std	Z+21, r18	; 0x15
//printf( "wu %u\n",nrk_cur_task_TCB->next_wakeup );
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    4b2c:	8f 2d       	mov	r24, r15
    4b2e:	88 3f       	cpi	r24, 0xF8	; 248
    4b30:	78 f4       	brcc	.+30     	; 0x4b50 <nrk_wait+0x8e>
    {
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4b32:	0e 94 93 2e 	call	0x5d26	; 0x5d26 <_nrk_get_next_wakeup>
    4b36:	0f 5f       	subi	r16, 0xFF	; 255
    4b38:	1f 4f       	sbci	r17, 0xFF	; 255
    4b3a:	28 2f       	mov	r18, r24
    4b3c:	30 e0       	ldi	r19, 0x00	; 0
    4b3e:	02 17       	cp	r16, r18
    4b40:	13 07       	cpc	r17, r19
    4b42:	34 f4       	brge	.+12     	; 0x4b50 <nrk_wait+0x8e>
        {
            timer += TIME_PAD;
    4b44:	8f 2d       	mov	r24, r15
    4b46:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4b48:	80 93 84 05 	sts	0x0584, r24
            _nrk_set_next_wakeup (timer);
    4b4c:	0e 94 96 2e 	call	0x5d2c	; 0x5d2c <_nrk_set_next_wakeup>
        }
    }
    nrk_int_enable ();
    4b50:	0e 94 87 14 	call	0x290e	; 0x290e <nrk_int_enable>

    _nrk_wait_for_scheduler ();
    4b54:	0e 94 57 25 	call	0x4aae	; 0x4aae <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4b58:	81 e0       	ldi	r24, 0x01	; 1
    4b5a:	28 96       	adiw	r28, 0x08	; 8
    4b5c:	0f b6       	in	r0, 0x3f	; 63
    4b5e:	f8 94       	cli
    4b60:	de bf       	out	0x3e, r29	; 62
    4b62:	0f be       	out	0x3f, r0	; 63
    4b64:	cd bf       	out	0x3d, r28	; 61
    4b66:	cf 91       	pop	r28
    4b68:	df 91       	pop	r29
    4b6a:	1f 91       	pop	r17
    4b6c:	0f 91       	pop	r16
    4b6e:	ff 90       	pop	r15
    4b70:	08 95       	ret

00004b72 <nrk_wait_until_nw>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_nw ()
{
    4b72:	1f 93       	push	r17
    uint8_t timer;
    nrk_int_disable ();
    4b74:	0e 94 85 14 	call	0x290a	; 0x290a <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4b78:	e0 91 17 08 	lds	r30, 0x0817
    4b7c:	f0 91 18 08 	lds	r31, 0x0818
    4b80:	81 e0       	ldi	r24, 0x01	; 1
    4b82:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->nw_flag = 1;
    4b84:	86 83       	std	Z+6, r24	; 0x06
    timer = _nrk_os_timer_get ();
    4b86:	0e 94 99 2e 	call	0x5d32	; 0x5d32 <_nrk_os_timer_get>
    4b8a:	18 2f       	mov	r17, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    4b8c:	88 3f       	cpi	r24, 0xF8	; 248
    4b8e:	88 f4       	brcc	.+34     	; 0x4bb2 <nrk_wait_until_nw+0x40>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4b90:	0e 94 93 2e 	call	0x5d26	; 0x5d26 <_nrk_get_next_wakeup>
    4b94:	21 2f       	mov	r18, r17
    4b96:	30 e0       	ldi	r19, 0x00	; 0
    4b98:	2f 5f       	subi	r18, 0xFF	; 255
    4b9a:	3f 4f       	sbci	r19, 0xFF	; 255
    4b9c:	48 2f       	mov	r20, r24
    4b9e:	50 e0       	ldi	r21, 0x00	; 0
    4ba0:	24 17       	cp	r18, r20
    4ba2:	35 07       	cpc	r19, r21
    4ba4:	34 f4       	brge	.+12     	; 0x4bb2 <nrk_wait_until_nw+0x40>
        {
            timer += TIME_PAD;
    4ba6:	81 2f       	mov	r24, r17
    4ba8:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4baa:	80 93 84 05 	sts	0x0584, r24
            _nrk_set_next_wakeup (timer);
    4bae:	0e 94 96 2e 	call	0x5d2c	; 0x5d2c <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4bb2:	0e 94 87 14 	call	0x290e	; 0x290e <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    4bb6:	0e 94 57 25 	call	0x4aae	; 0x4aae <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4bba:	81 e0       	ldi	r24, 0x01	; 1
    4bbc:	1f 91       	pop	r17
    4bbe:	08 95       	ret

00004bc0 <nrk_wait_until_ticks>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_ticks (uint16_t ticks)
{
    4bc0:	1f 93       	push	r17
    4bc2:	cf 93       	push	r28
    4bc4:	df 93       	push	r29
    4bc6:	ec 01       	movw	r28, r24
    uint8_t timer;
    nrk_int_disable ();
    4bc8:	0e 94 85 14 	call	0x290a	; 0x290a <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4bcc:	e0 91 17 08 	lds	r30, 0x0817
    4bd0:	f0 91 18 08 	lds	r31, 0x0818
    4bd4:	81 e0       	ldi	r24, 0x01	; 1
    4bd6:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->next_wakeup = ticks;
    4bd8:	d6 8b       	std	Z+22, r29	; 0x16
    4bda:	c5 8b       	std	Z+21, r28	; 0x15
    // printf( "t %u\r\n",ticks );
    timer = _nrk_os_timer_get ();
    4bdc:	0e 94 99 2e 	call	0x5d32	; 0x5d32 <_nrk_os_timer_get>
    4be0:	18 2f       	mov	r17, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    4be2:	88 3f       	cpi	r24, 0xF8	; 248
    4be4:	88 f4       	brcc	.+34     	; 0x4c08 <nrk_wait_until_ticks+0x48>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4be6:	0e 94 93 2e 	call	0x5d26	; 0x5d26 <_nrk_get_next_wakeup>
    4bea:	21 2f       	mov	r18, r17
    4bec:	30 e0       	ldi	r19, 0x00	; 0
    4bee:	2f 5f       	subi	r18, 0xFF	; 255
    4bf0:	3f 4f       	sbci	r19, 0xFF	; 255
    4bf2:	48 2f       	mov	r20, r24
    4bf4:	50 e0       	ldi	r21, 0x00	; 0
    4bf6:	24 17       	cp	r18, r20
    4bf8:	35 07       	cpc	r19, r21
    4bfa:	34 f4       	brge	.+12     	; 0x4c08 <nrk_wait_until_ticks+0x48>
        {
            timer += TIME_PAD;
    4bfc:	81 2f       	mov	r24, r17
    4bfe:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4c00:	80 93 84 05 	sts	0x0584, r24
            _nrk_set_next_wakeup (timer);
    4c04:	0e 94 96 2e 	call	0x5d2c	; 0x5d2c <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4c08:	0e 94 87 14 	call	0x290e	; 0x290e <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    4c0c:	0e 94 57 25 	call	0x4aae	; 0x4aae <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4c10:	81 e0       	ldi	r24, 0x01	; 1
    4c12:	df 91       	pop	r29
    4c14:	cf 91       	pop	r28
    4c16:	1f 91       	pop	r17
    4c18:	08 95       	ret

00004c1a <nrk_wait_ticks>:
 * timer ticks after the curret OS tick timer.
 *
 */

int8_t nrk_wait_ticks (uint16_t ticks)
{
    4c1a:	ef 92       	push	r14
    4c1c:	ff 92       	push	r15
    4c1e:	0f 93       	push	r16
    4c20:	1f 93       	push	r17
    4c22:	df 93       	push	r29
    4c24:	cf 93       	push	r28
    4c26:	0f 92       	push	r0
    4c28:	cd b7       	in	r28, 0x3d	; 61
    4c2a:	de b7       	in	r29, 0x3e	; 62
    4c2c:	8c 01       	movw	r16, r24
    uint8_t timer;
    nrk_int_disable ();
    4c2e:	0e 94 85 14 	call	0x290a	; 0x290a <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4c32:	e0 91 17 08 	lds	r30, 0x0817
    4c36:	f0 91 18 08 	lds	r31, 0x0818
    4c3a:	81 e0       	ldi	r24, 0x01	; 1
    4c3c:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    4c3e:	0e 94 99 2e 	call	0x5d32	; 0x5d32 <_nrk_os_timer_get>
    nrk_cur_task_TCB->next_wakeup = ticks + timer;
    4c42:	e0 91 17 08 	lds	r30, 0x0817
    4c46:	f0 91 18 08 	lds	r31, 0x0818
    4c4a:	e8 2e       	mov	r14, r24
    4c4c:	ff 24       	eor	r15, r15
    4c4e:	0e 0d       	add	r16, r14
    4c50:	1f 1d       	adc	r17, r15
    4c52:	16 8b       	std	Z+22, r17	; 0x16
    4c54:	05 8b       	std	Z+21, r16	; 0x15

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    4c56:	88 3f       	cpi	r24, 0xF8	; 248
    4c58:	90 f4       	brcc	.+36     	; 0x4c7e <nrk_wait_ticks+0x64>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4c5a:	89 83       	std	Y+1, r24	; 0x01
    4c5c:	0e 94 93 2e 	call	0x5d26	; 0x5d26 <_nrk_get_next_wakeup>
    4c60:	08 94       	sec
    4c62:	e1 1c       	adc	r14, r1
    4c64:	f1 1c       	adc	r15, r1
    4c66:	28 2f       	mov	r18, r24
    4c68:	30 e0       	ldi	r19, 0x00	; 0
    4c6a:	99 81       	ldd	r25, Y+1	; 0x01
    4c6c:	e2 16       	cp	r14, r18
    4c6e:	f3 06       	cpc	r15, r19
    4c70:	34 f4       	brge	.+12     	; 0x4c7e <nrk_wait_ticks+0x64>
        {
            timer += TIME_PAD;
    4c72:	89 2f       	mov	r24, r25
    4c74:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4c76:	80 93 84 05 	sts	0x0584, r24
            _nrk_set_next_wakeup (timer);
    4c7a:	0e 94 96 2e 	call	0x5d2c	; 0x5d2c <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4c7e:	0e 94 87 14 	call	0x290e	; 0x290e <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    4c82:	0e 94 57 25 	call	0x4aae	; 0x4aae <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4c86:	81 e0       	ldi	r24, 0x01	; 1
    4c88:	0f 90       	pop	r0
    4c8a:	cf 91       	pop	r28
    4c8c:	df 91       	pop	r29
    4c8e:	1f 91       	pop	r17
    4c90:	0f 91       	pop	r16
    4c92:	ff 90       	pop	r15
    4c94:	ef 90       	pop	r14
    4c96:	08 95       	ret

00004c98 <nrk_wait_until_next_n_periods>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_n_periods (uint16_t p)
{
    4c98:	1f 93       	push	r17
    4c9a:	cf 93       	push	r28
    4c9c:	df 93       	push	r29
    4c9e:	ec 01       	movw	r28, r24
    uint8_t timer;

    nrk_stack_check ();
    4ca0:	0e 94 8b 20 	call	0x4116	; 0x4116 <nrk_stack_check>

    if (p == 0)
    4ca4:	20 97       	sbiw	r28, 0x00	; 0
    4ca6:	11 f4       	brne	.+4      	; 0x4cac <nrk_wait_until_next_n_periods+0x14>
        p = 1;
    4ca8:	c1 e0       	ldi	r28, 0x01	; 1
    4caa:	d0 e0       	ldi	r29, 0x00	; 0
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    4cac:	0e 94 85 14 	call	0x290a	; 0x290a <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4cb0:	e0 91 17 08 	lds	r30, 0x0817
    4cb4:	f0 91 18 08 	lds	r31, 0x0818
    4cb8:	81 e0       	ldi	r24, 0x01	; 1
    4cba:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = p;
    4cbc:	d0 a3       	std	Z+32, r29	; 0x20
    4cbe:	c7 8f       	std	Z+31, r28	; 0x1f
    timer = _nrk_os_timer_get ();
    4cc0:	0e 94 99 2e 	call	0x5d32	; 0x5d32 <_nrk_os_timer_get>
    4cc4:	18 2f       	mov	r17, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

// +2 allows for potential time conflict resolution
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))       // 254 8bit overflow point - 2
    4cc6:	88 3f       	cpi	r24, 0xF8	; 248
    4cc8:	88 f4       	brcc	.+34     	; 0x4cec <nrk_wait_until_next_n_periods+0x54>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4cca:	0e 94 93 2e 	call	0x5d26	; 0x5d26 <_nrk_get_next_wakeup>
    4cce:	21 2f       	mov	r18, r17
    4cd0:	30 e0       	ldi	r19, 0x00	; 0
    4cd2:	2f 5f       	subi	r18, 0xFF	; 255
    4cd4:	3f 4f       	sbci	r19, 0xFF	; 255
    4cd6:	48 2f       	mov	r20, r24
    4cd8:	50 e0       	ldi	r21, 0x00	; 0
    4cda:	24 17       	cp	r18, r20
    4cdc:	35 07       	cpc	r19, r21
    4cde:	34 f4       	brge	.+12     	; 0x4cec <nrk_wait_until_next_n_periods+0x54>
        {
            timer += TIME_PAD;
    4ce0:	81 2f       	mov	r24, r17
    4ce2:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4ce4:	80 93 84 05 	sts	0x0584, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    4ce8:	0e 94 96 2e 	call	0x5d2c	; 0x5d2c <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    4cec:	0e 94 87 14 	call	0x290e	; 0x290e <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    4cf0:	0e 94 57 25 	call	0x4aae	; 0x4aae <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4cf4:	81 e0       	ldi	r24, 0x01	; 1
    4cf6:	df 91       	pop	r29
    4cf8:	cf 91       	pop	r28
    4cfa:	1f 91       	pop	r17
    4cfc:	08 95       	ret

00004cfe <nrk_wait_until_next_period>:
    nrk_wait_until_next_period ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_period ()
{
    4cfe:	1f 93       	push	r17
    uint8_t timer;

    nrk_stack_check ();
    4d00:	0e 94 8b 20 	call	0x4116	; 0x4116 <nrk_stack_check>
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    4d04:	0e 94 85 14 	call	0x290a	; 0x290a <nrk_int_disable>
    nrk_cur_task_TCB->num_periods = 1;
    4d08:	e0 91 17 08 	lds	r30, 0x0817
    4d0c:	f0 91 18 08 	lds	r31, 0x0818
    4d10:	81 e0       	ldi	r24, 0x01	; 1
    4d12:	90 e0       	ldi	r25, 0x00	; 0
    4d14:	90 a3       	std	Z+32, r25	; 0x20
    4d16:	87 8f       	std	Z+31, r24	; 0x1f
    nrk_cur_task_TCB->suspend_flag = 1;
    4d18:	81 e0       	ldi	r24, 0x01	; 1
    4d1a:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    4d1c:	0e 94 99 2e 	call	0x5d32	; 0x5d32 <_nrk_os_timer_get>
    4d20:	18 2f       	mov	r17, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    4d22:	88 3f       	cpi	r24, 0xF8	; 248
    4d24:	88 f4       	brcc	.+34     	; 0x4d48 <nrk_wait_until_next_period+0x4a>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4d26:	0e 94 93 2e 	call	0x5d26	; 0x5d26 <_nrk_get_next_wakeup>
    4d2a:	21 2f       	mov	r18, r17
    4d2c:	30 e0       	ldi	r19, 0x00	; 0
    4d2e:	2f 5f       	subi	r18, 0xFF	; 255
    4d30:	3f 4f       	sbci	r19, 0xFF	; 255
    4d32:	48 2f       	mov	r20, r24
    4d34:	50 e0       	ldi	r21, 0x00	; 0
    4d36:	24 17       	cp	r18, r20
    4d38:	35 07       	cpc	r19, r21
    4d3a:	34 f4       	brge	.+12     	; 0x4d48 <nrk_wait_until_next_period+0x4a>
        {
            timer += TIME_PAD;
    4d3c:	81 2f       	mov	r24, r17
    4d3e:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;                  // pdiener: why is this only set in this special case?
    4d40:	80 93 84 05 	sts	0x0584, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    4d44:	0e 94 96 2e 	call	0x5d2c	; 0x5d2c <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    4d48:	0e 94 87 14 	call	0x290e	; 0x290e <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    4d4c:	0e 94 57 25 	call	0x4aae	; 0x4aae <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4d50:	81 e0       	ldi	r24, 0x01	; 1
    4d52:	1f 91       	pop	r17
    4d54:	08 95       	ret

00004d56 <nrk_terminate_task>:



nrk_status_t nrk_terminate_task ()
{
    nrk_rem_from_readyQ (nrk_cur_task_TCB->task_ID);
    4d56:	e0 91 17 08 	lds	r30, 0x0817
    4d5a:	f0 91 18 08 	lds	r31, 0x0818
    4d5e:	80 85       	ldd	r24, Z+8	; 0x08
    4d60:	0e 94 7b 24 	call	0x48f6	; 0x48f6 <nrk_rem_from_readyQ>
    nrk_cur_task_TCB->task_state = FINISHED;
    4d64:	e0 91 17 08 	lds	r30, 0x0817
    4d68:	f0 91 18 08 	lds	r31, 0x0818
    4d6c:	84 e0       	ldi	r24, 0x04	; 4
    4d6e:	81 87       	std	Z+9, r24	; 0x09

    // HAHA, there is NO next period...
    nrk_wait_until_next_period ();
    4d70:	0e 94 7f 26 	call	0x4cfe	; 0x4cfe <nrk_wait_until_next_period>
    return NRK_OK;
}
    4d74:	81 e0       	ldi	r24, 0x01	; 1
    4d76:	08 95       	ret

00004d78 <nrk_wait_until>:
    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}


int8_t nrk_wait_until (nrk_time_t t)
{
    4d78:	8f 92       	push	r8
    4d7a:	9f 92       	push	r9
    4d7c:	af 92       	push	r10
    4d7e:	bf 92       	push	r11
    4d80:	cf 92       	push	r12
    4d82:	df 92       	push	r13
    4d84:	ef 92       	push	r14
    4d86:	ff 92       	push	r15
    4d88:	0f 93       	push	r16
    4d8a:	1f 93       	push	r17
    4d8c:	df 93       	push	r29
    4d8e:	cf 93       	push	r28
    4d90:	cd b7       	in	r28, 0x3d	; 61
    4d92:	de b7       	in	r29, 0x3e	; 62
    4d94:	60 97       	sbiw	r28, 0x10	; 16
    4d96:	0f b6       	in	r0, 0x3f	; 63
    4d98:	f8 94       	cli
    4d9a:	de bf       	out	0x3e, r29	; 62
    4d9c:	0f be       	out	0x3f, r0	; 63
    4d9e:	cd bf       	out	0x3d, r28	; 61
    4da0:	29 87       	std	Y+9, r18	; 0x09
    4da2:	3a 87       	std	Y+10, r19	; 0x0a
    4da4:	4b 87       	std	Y+11, r20	; 0x0b
    4da6:	5c 87       	std	Y+12, r21	; 0x0c
    4da8:	6d 87       	std	Y+13, r22	; 0x0d
    4daa:	7e 87       	std	Y+14, r23	; 0x0e
    4dac:	8f 87       	std	Y+15, r24	; 0x0f
    4dae:	98 8b       	std	Y+16, r25	; 0x10
    //c = _nrk_os_timer_get ();
    //do{
    //}while(_nrk_os_timer_get()==c);

    //ttt=c+1;
    nrk_time_get (&ct);
    4db0:	ce 01       	movw	r24, r28
    4db2:	01 96       	adiw	r24, 0x01	; 1
    4db4:	0e 94 18 27 	call	0x4e30	; 0x4e30 <nrk_time_get>

    v = nrk_time_sub (&t, t, ct);
    4db8:	ce 01       	movw	r24, r28
    4dba:	09 96       	adiw	r24, 0x09	; 9
    4dbc:	09 85       	ldd	r16, Y+9	; 0x09
    4dbe:	1a 85       	ldd	r17, Y+10	; 0x0a
    4dc0:	2b 85       	ldd	r18, Y+11	; 0x0b
    4dc2:	3c 85       	ldd	r19, Y+12	; 0x0c
    4dc4:	4d 85       	ldd	r20, Y+13	; 0x0d
    4dc6:	5e 85       	ldd	r21, Y+14	; 0x0e
    4dc8:	6f 85       	ldd	r22, Y+15	; 0x0f
    4dca:	78 89       	ldd	r23, Y+16	; 0x10
    4dcc:	89 80       	ldd	r8, Y+1	; 0x01
    4dce:	9a 80       	ldd	r9, Y+2	; 0x02
    4dd0:	ab 80       	ldd	r10, Y+3	; 0x03
    4dd2:	bc 80       	ldd	r11, Y+4	; 0x04
    4dd4:	cd 80       	ldd	r12, Y+5	; 0x05
    4dd6:	de 80       	ldd	r13, Y+6	; 0x06
    4dd8:	ef 80       	ldd	r14, Y+7	; 0x07
    4dda:	f8 84       	ldd	r15, Y+8	; 0x08
    4ddc:	0e 94 76 27 	call	0x4eec	; 0x4eec <nrk_time_sub>
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    4de0:	8f 3f       	cpi	r24, 0xFF	; 255
    4de2:	61 f0       	breq	.+24     	; 0x4dfc <nrk_wait_until+0x84>
//if(t.secs==ct.secs && t.nano_secs<ct.nano_secs) return 0;

//t.secs-=ct.secs;
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);
    4de4:	29 85       	ldd	r18, Y+9	; 0x09
    4de6:	3a 85       	ldd	r19, Y+10	; 0x0a
    4de8:	4b 85       	ldd	r20, Y+11	; 0x0b
    4dea:	5c 85       	ldd	r21, Y+12	; 0x0c
    4dec:	6d 85       	ldd	r22, Y+13	; 0x0d
    4dee:	7e 85       	ldd	r23, Y+14	; 0x0e
    4df0:	8f 85       	ldd	r24, Y+15	; 0x0f
    4df2:	98 89       	ldd	r25, Y+16	; 0x10
    4df4:	0e 94 61 25 	call	0x4ac2	; 0x4ac2 <nrk_wait>

    return NRK_OK;
    4df8:	81 e0       	ldi	r24, 0x01	; 1
    4dfa:	01 c0       	rjmp	.+2      	; 0x4dfe <nrk_wait_until+0x86>

    v = nrk_time_sub (&t, t, ct);
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    {
        return NRK_ERROR;
    4dfc:	8f ef       	ldi	r24, 0xFF	; 255
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);

    return NRK_OK;
}
    4dfe:	60 96       	adiw	r28, 0x10	; 16
    4e00:	0f b6       	in	r0, 0x3f	; 63
    4e02:	f8 94       	cli
    4e04:	de bf       	out	0x3e, r29	; 62
    4e06:	0f be       	out	0x3f, r0	; 63
    4e08:	cd bf       	out	0x3d, r28	; 61
    4e0a:	cf 91       	pop	r28
    4e0c:	df 91       	pop	r29
    4e0e:	1f 91       	pop	r17
    4e10:	0f 91       	pop	r16
    4e12:	ff 90       	pop	r15
    4e14:	ef 90       	pop	r14
    4e16:	df 90       	pop	r13
    4e18:	cf 90       	pop	r12
    4e1a:	bf 90       	pop	r11
    4e1c:	af 90       	pop	r10
    4e1e:	9f 90       	pop	r9
    4e20:	8f 90       	pop	r8
    4e22:	08 95       	ret

00004e24 <nrk_get_pid>:


uint8_t nrk_get_pid ()
{
    return nrk_cur_task_TCB->task_ID;
    4e24:	e0 91 17 08 	lds	r30, 0x0817
    4e28:	f0 91 18 08 	lds	r31, 0x0818
}
    4e2c:	80 85       	ldd	r24, Z+8	; 0x08
    4e2e:	08 95       	ret

00004e30 <nrk_time_get>:
#include <nrk.h>
#include <nrk_timer.h>
#include <nrk_error.h>

void nrk_time_get(nrk_time_t *t)
{
    4e30:	ef 92       	push	r14
    4e32:	ff 92       	push	r15
    4e34:	0f 93       	push	r16
    4e36:	1f 93       	push	r17
    4e38:	cf 93       	push	r28
    4e3a:	df 93       	push	r29
    4e3c:	ec 01       	movw	r28, r24
 //t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get()%PRECISION_TICKS_PER_TICK)*(uint32_t)NANOS_PER_PRECISION_TICK);
#ifdef NRK_SUB_TICK_TIMING
       	t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get())*(uint32_t)NANOS_PER_PRECISION_TICK);
#else
       	t->nano_secs=0;
    4e3e:	1c 82       	std	Y+4, r1	; 0x04
    4e40:	1d 82       	std	Y+5, r1	; 0x05
    4e42:	1e 82       	std	Y+6, r1	; 0x06
    4e44:	1f 82       	std	Y+7, r1	; 0x07

#endif

 t->secs=nrk_system_time.secs;
    4e46:	80 91 0e 08 	lds	r24, 0x080E
    4e4a:	90 91 0f 08 	lds	r25, 0x080F
    4e4e:	a0 91 10 08 	lds	r26, 0x0810
    4e52:	b0 91 11 08 	lds	r27, 0x0811
    4e56:	88 83       	st	Y, r24
    4e58:	99 83       	std	Y+1, r25	; 0x01
    4e5a:	aa 83       	std	Y+2, r26	; 0x02
    4e5c:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
    4e5e:	e0 90 12 08 	lds	r14, 0x0812
    4e62:	f0 90 13 08 	lds	r15, 0x0813
    4e66:	00 91 14 08 	lds	r16, 0x0814
    4e6a:	10 91 15 08 	lds	r17, 0x0815
    4e6e:	ec 82       	std	Y+4, r14	; 0x04
    4e70:	fd 82       	std	Y+5, r15	; 0x05
    4e72:	0e 83       	std	Y+6, r16	; 0x06
    4e74:	1f 83       	std	Y+7, r17	; 0x07
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
    4e76:	0e 94 99 2e 	call	0x5d32	; 0x5d32 <_nrk_os_timer_get>
    4e7a:	68 2f       	mov	r22, r24
    4e7c:	70 e0       	ldi	r23, 0x00	; 0
    4e7e:	80 e0       	ldi	r24, 0x00	; 0
    4e80:	90 e0       	ldi	r25, 0x00	; 0
    4e82:	23 eb       	ldi	r18, 0xB3	; 179
    4e84:	36 ee       	ldi	r19, 0xE6	; 230
    4e86:	4e e0       	ldi	r20, 0x0E	; 14
    4e88:	50 e0       	ldi	r21, 0x00	; 0
    4e8a:	0e 94 64 49 	call	0x92c8	; 0x92c8 <__mulsi3>
    4e8e:	6e 0d       	add	r22, r14
    4e90:	7f 1d       	adc	r23, r15
    4e92:	80 1f       	adc	r24, r16
    4e94:	91 1f       	adc	r25, r17
    4e96:	6c 83       	std	Y+4, r22	; 0x04
    4e98:	7d 83       	std	Y+5, r23	; 0x05
    4e9a:	8e 83       	std	Y+6, r24	; 0x06
    4e9c:	9f 83       	std	Y+7, r25	; 0x07
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    4e9e:	13 c0       	rjmp	.+38     	; 0x4ec6 <nrk_time_get+0x96>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    4ea0:	80 50       	subi	r24, 0x00	; 0
    4ea2:	9a 4c       	sbci	r25, 0xCA	; 202
    4ea4:	aa 49       	sbci	r26, 0x9A	; 154
    4ea6:	bb 43       	sbci	r27, 0x3B	; 59
    4ea8:	8c 83       	std	Y+4, r24	; 0x04
    4eaa:	9d 83       	std	Y+5, r25	; 0x05
    4eac:	ae 83       	std	Y+6, r26	; 0x06
    4eae:	bf 83       	std	Y+7, r27	; 0x07
    t->secs++;
    4eb0:	88 81       	ld	r24, Y
    4eb2:	99 81       	ldd	r25, Y+1	; 0x01
    4eb4:	aa 81       	ldd	r26, Y+2	; 0x02
    4eb6:	bb 81       	ldd	r27, Y+3	; 0x03
    4eb8:	01 96       	adiw	r24, 0x01	; 1
    4eba:	a1 1d       	adc	r26, r1
    4ebc:	b1 1d       	adc	r27, r1
    4ebe:	88 83       	st	Y, r24
    4ec0:	99 83       	std	Y+1, r25	; 0x01
    4ec2:	aa 83       	std	Y+2, r26	; 0x02
    4ec4:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    4ec6:	8c 81       	ldd	r24, Y+4	; 0x04
    4ec8:	9d 81       	ldd	r25, Y+5	; 0x05
    4eca:	ae 81       	ldd	r26, Y+6	; 0x06
    4ecc:	bf 81       	ldd	r27, Y+7	; 0x07
    4ece:	80 30       	cpi	r24, 0x00	; 0
    4ed0:	2a ec       	ldi	r18, 0xCA	; 202
    4ed2:	92 07       	cpc	r25, r18
    4ed4:	2a e9       	ldi	r18, 0x9A	; 154
    4ed6:	a2 07       	cpc	r26, r18
    4ed8:	2b e3       	ldi	r18, 0x3B	; 59
    4eda:	b2 07       	cpc	r27, r18
    4edc:	08 f7       	brcc	.-62     	; 0x4ea0 <nrk_time_get+0x70>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    t->secs++;
    }

}
    4ede:	df 91       	pop	r29
    4ee0:	cf 91       	pop	r28
    4ee2:	1f 91       	pop	r17
    4ee4:	0f 91       	pop	r16
    4ee6:	ff 90       	pop	r15
    4ee8:	ef 90       	pop	r14
    4eea:	08 95       	ret

00004eec <nrk_time_sub>:
/*
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
    4eec:	8f 92       	push	r8
    4eee:	9f 92       	push	r9
    4ef0:	af 92       	push	r10
    4ef2:	bf 92       	push	r11
    4ef4:	cf 92       	push	r12
    4ef6:	df 92       	push	r13
    4ef8:	ef 92       	push	r14
    4efa:	ff 92       	push	r15
    4efc:	0f 93       	push	r16
    4efe:	1f 93       	push	r17
    4f00:	df 93       	push	r29
    4f02:	cf 93       	push	r28
    4f04:	cd b7       	in	r28, 0x3d	; 61
    4f06:	de b7       	in	r29, 0x3e	; 62
    4f08:	60 97       	sbiw	r28, 0x10	; 16
    4f0a:	0f b6       	in	r0, 0x3f	; 63
    4f0c:	f8 94       	cli
    4f0e:	de bf       	out	0x3e, r29	; 62
    4f10:	0f be       	out	0x3f, r0	; 63
    4f12:	cd bf       	out	0x3d, r28	; 61
    4f14:	fc 01       	movw	r30, r24
    4f16:	09 83       	std	Y+1, r16	; 0x01
    4f18:	1a 83       	std	Y+2, r17	; 0x02
    4f1a:	2b 83       	std	Y+3, r18	; 0x03
    4f1c:	3c 83       	std	Y+4, r19	; 0x04
    4f1e:	4d 83       	std	Y+5, r20	; 0x05
    4f20:	5e 83       	std	Y+6, r21	; 0x06
    4f22:	6f 83       	std	Y+7, r22	; 0x07
    4f24:	78 87       	std	Y+8, r23	; 0x08
    4f26:	89 86       	std	Y+9, r8	; 0x09
    4f28:	9a 86       	std	Y+10, r9	; 0x0a
    4f2a:	ab 86       	std	Y+11, r10	; 0x0b
    4f2c:	bc 86       	std	Y+12, r11	; 0x0c
    4f2e:	cd 86       	std	Y+13, r12	; 0x0d
    4f30:	de 86       	std	Y+14, r13	; 0x0e
    4f32:	ef 86       	std	Y+15, r14	; 0x0f
    4f34:	f8 8a       	std	Y+16, r15	; 0x10
	return NRK_OK;
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
    4f36:	e9 80       	ldd	r14, Y+1	; 0x01
    4f38:	fa 80       	ldd	r15, Y+2	; 0x02
    4f3a:	0b 81       	ldd	r16, Y+3	; 0x03
    4f3c:	1c 81       	ldd	r17, Y+4	; 0x04
    4f3e:	2d 81       	ldd	r18, Y+5	; 0x05
    4f40:	3e 81       	ldd	r19, Y+6	; 0x06
    4f42:	4f 81       	ldd	r20, Y+7	; 0x07
    4f44:	58 85       	ldd	r21, Y+8	; 0x08
    4f46:	a9 84       	ldd	r10, Y+9	; 0x09
    4f48:	ba 84       	ldd	r11, Y+10	; 0x0a
    4f4a:	cb 84       	ldd	r12, Y+11	; 0x0b
    4f4c:	dc 84       	ldd	r13, Y+12	; 0x0c
    4f4e:	8d 85       	ldd	r24, Y+13	; 0x0d
    4f50:	9e 85       	ldd	r25, Y+14	; 0x0e
    4f52:	af 85       	ldd	r26, Y+15	; 0x0f
    4f54:	b8 89       	ldd	r27, Y+16	; 0x10
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
    4f56:	ea 14       	cp	r14, r10
    4f58:	fb 04       	cpc	r15, r11
    4f5a:	0c 05       	cpc	r16, r12
    4f5c:	1d 05       	cpc	r17, r13
    4f5e:	08 f4       	brcc	.+2      	; 0x4f62 <nrk_time_sub+0x76>
    4f60:	40 c0       	rjmp	.+128    	; 0x4fe2 <nrk_time_sub+0xf6>
if(low.secs==high.secs)
    4f62:	ae 14       	cp	r10, r14
    4f64:	bf 04       	cpc	r11, r15
    4f66:	c0 06       	cpc	r12, r16
    4f68:	d1 06       	cpc	r13, r17
    4f6a:	91 f4       	brne	.+36     	; 0x4f90 <nrk_time_sub+0xa4>
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    4f6c:	28 17       	cp	r18, r24
    4f6e:	39 07       	cpc	r19, r25
    4f70:	4a 07       	cpc	r20, r26
    4f72:	5b 07       	cpc	r21, r27
    4f74:	b0 f1       	brcs	.+108    	; 0x4fe2 <nrk_time_sub+0xf6>
	result->nano_secs=(uint32_t)high.nano_secs-(uint32_t)low.nano_secs;
    4f76:	28 1b       	sub	r18, r24
    4f78:	39 0b       	sbc	r19, r25
    4f7a:	4a 0b       	sbc	r20, r26
    4f7c:	5b 0b       	sbc	r21, r27
    4f7e:	24 83       	std	Z+4, r18	; 0x04
    4f80:	35 83       	std	Z+5, r19	; 0x05
    4f82:	46 83       	std	Z+6, r20	; 0x06
    4f84:	57 83       	std	Z+7, r21	; 0x07
	result->secs=0;
    4f86:	10 82       	st	Z, r1
    4f88:	11 82       	std	Z+1, r1	; 0x01
    4f8a:	12 82       	std	Z+2, r1	; 0x02
    4f8c:	13 82       	std	Z+3, r1	; 0x03
    4f8e:	27 c0       	rjmp	.+78     	; 0x4fde <nrk_time_sub+0xf2>
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
    4f90:	28 17       	cp	r18, r24
    4f92:	39 07       	cpc	r19, r25
    4f94:	4a 07       	cpc	r20, r26
    4f96:	5b 07       	cpc	r21, r27
    4f98:	90 f4       	brcc	.+36     	; 0x4fbe <nrk_time_sub+0xd2>
{
	high.secs--;
    4f9a:	08 94       	sec
    4f9c:	e1 08       	sbc	r14, r1
    4f9e:	f1 08       	sbc	r15, r1
    4fa0:	01 09       	sbc	r16, r1
    4fa2:	11 09       	sbc	r17, r1
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
	result->secs=high.secs-low.secs;
    4fa4:	ea 18       	sub	r14, r10
    4fa6:	fb 08       	sbc	r15, r11
    4fa8:	0c 09       	sbc	r16, r12
    4faa:	1d 09       	sbc	r17, r13
    4fac:	e0 82       	st	Z, r14
    4fae:	f1 82       	std	Z+1, r15	; 0x01
    4fb0:	02 83       	std	Z+2, r16	; 0x02
    4fb2:	13 83       	std	Z+3, r17	; 0x03
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
{
	high.secs--;
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
    4fb4:	20 50       	subi	r18, 0x00	; 0
    4fb6:	36 43       	sbci	r19, 0x36	; 54
    4fb8:	45 46       	sbci	r20, 0x65	; 101
    4fba:	54 4c       	sbci	r21, 0xC4	; 196
    4fbc:	08 c0       	rjmp	.+16     	; 0x4fce <nrk_time_sub+0xe2>
	result->secs=high.secs-low.secs;
	result->nano_secs=high.nano_secs-low.nano_secs;
	return NRK_OK;
}

result->secs=high.secs-low.secs;
    4fbe:	ea 18       	sub	r14, r10
    4fc0:	fb 08       	sbc	r15, r11
    4fc2:	0c 09       	sbc	r16, r12
    4fc4:	1d 09       	sbc	r17, r13
    4fc6:	e0 82       	st	Z, r14
    4fc8:	f1 82       	std	Z+1, r15	; 0x01
    4fca:	02 83       	std	Z+2, r16	; 0x02
    4fcc:	13 83       	std	Z+3, r17	; 0x03
result->nano_secs=high.nano_secs-low.nano_secs;
    4fce:	28 1b       	sub	r18, r24
    4fd0:	39 0b       	sbc	r19, r25
    4fd2:	4a 0b       	sbc	r20, r26
    4fd4:	5b 0b       	sbc	r21, r27
    4fd6:	24 83       	std	Z+4, r18	; 0x04
    4fd8:	35 83       	std	Z+5, r19	; 0x05
    4fda:	46 83       	std	Z+6, r20	; 0x06
    4fdc:	57 83       	std	Z+7, r21	; 0x07
return NRK_OK;
    4fde:	81 e0       	ldi	r24, 0x01	; 1
    4fe0:	01 c0       	rjmp	.+2      	; 0x4fe4 <nrk_time_sub+0xf8>
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
if(low.secs==high.secs)
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    4fe2:	8f ef       	ldi	r24, 0xFF	; 255
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
}
    4fe4:	60 96       	adiw	r28, 0x10	; 16
    4fe6:	0f b6       	in	r0, 0x3f	; 63
    4fe8:	f8 94       	cli
    4fea:	de bf       	out	0x3e, r29	; 62
    4fec:	0f be       	out	0x3f, r0	; 63
    4fee:	cd bf       	out	0x3d, r28	; 61
    4ff0:	cf 91       	pop	r28
    4ff2:	df 91       	pop	r29
    4ff4:	1f 91       	pop	r17
    4ff6:	0f 91       	pop	r16
    4ff8:	ff 90       	pop	r15
    4ffa:	ef 90       	pop	r14
    4ffc:	df 90       	pop	r13
    4ffe:	cf 90       	pop	r12
    5000:	bf 90       	pop	r11
    5002:	af 90       	pop	r10
    5004:	9f 90       	pop	r9
    5006:	8f 90       	pop	r8
    5008:	08 95       	ret

0000500a <nrk_time_compact_nanos>:
 * the nano seconds field, this function will move the nano
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
    500a:	fc 01       	movw	r30, r24
  while(t->nano_secs>=NANOS_PER_SEC)
    500c:	14 c0       	rjmp	.+40     	; 0x5036 <nrk_time_compact_nanos+0x2c>
    {
    t->nano_secs-=NANOS_PER_SEC;
    500e:	20 50       	subi	r18, 0x00	; 0
    5010:	3a 4c       	sbci	r19, 0xCA	; 202
    5012:	4a 49       	sbci	r20, 0x9A	; 154
    5014:	5b 43       	sbci	r21, 0x3B	; 59
    5016:	24 83       	std	Z+4, r18	; 0x04
    5018:	35 83       	std	Z+5, r19	; 0x05
    501a:	46 83       	std	Z+6, r20	; 0x06
    501c:	57 83       	std	Z+7, r21	; 0x07
    t->secs++;
    501e:	20 81       	ld	r18, Z
    5020:	31 81       	ldd	r19, Z+1	; 0x01
    5022:	42 81       	ldd	r20, Z+2	; 0x02
    5024:	53 81       	ldd	r21, Z+3	; 0x03
    5026:	2f 5f       	subi	r18, 0xFF	; 255
    5028:	3f 4f       	sbci	r19, 0xFF	; 255
    502a:	4f 4f       	sbci	r20, 0xFF	; 255
    502c:	5f 4f       	sbci	r21, 0xFF	; 255
    502e:	20 83       	st	Z, r18
    5030:	31 83       	std	Z+1, r19	; 0x01
    5032:	42 83       	std	Z+2, r20	; 0x02
    5034:	53 83       	std	Z+3, r21	; 0x03
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
  while(t->nano_secs>=NANOS_PER_SEC)
    5036:	24 81       	ldd	r18, Z+4	; 0x04
    5038:	35 81       	ldd	r19, Z+5	; 0x05
    503a:	46 81       	ldd	r20, Z+6	; 0x06
    503c:	57 81       	ldd	r21, Z+7	; 0x07
    503e:	20 30       	cpi	r18, 0x00	; 0
    5040:	8a ec       	ldi	r24, 0xCA	; 202
    5042:	38 07       	cpc	r19, r24
    5044:	8a e9       	ldi	r24, 0x9A	; 154
    5046:	48 07       	cpc	r20, r24
    5048:	8b e3       	ldi	r24, 0x3B	; 59
    504a:	58 07       	cpc	r21, r24
    504c:	00 f7       	brcc	.-64     	; 0x500e <nrk_time_compact_nanos+0x4>
    {
    t->nano_secs-=NANOS_PER_SEC;
    t->secs++;
    }
}
    504e:	08 95       	ret

00005050 <nrk_time_add>:
/*
 * result = a+b
 *
 */
int8_t nrk_time_add(nrk_time_t *result,nrk_time_t a, nrk_time_t b)
{
    5050:	8f 92       	push	r8
    5052:	9f 92       	push	r9
    5054:	af 92       	push	r10
    5056:	bf 92       	push	r11
    5058:	cf 92       	push	r12
    505a:	df 92       	push	r13
    505c:	ef 92       	push	r14
    505e:	ff 92       	push	r15
    5060:	0f 93       	push	r16
    5062:	1f 93       	push	r17
    5064:	df 93       	push	r29
    5066:	cf 93       	push	r28
    5068:	cd b7       	in	r28, 0x3d	; 61
    506a:	de b7       	in	r29, 0x3e	; 62
    506c:	60 97       	sbiw	r28, 0x10	; 16
    506e:	0f b6       	in	r0, 0x3f	; 63
    5070:	f8 94       	cli
    5072:	de bf       	out	0x3e, r29	; 62
    5074:	0f be       	out	0x3f, r0	; 63
    5076:	cd bf       	out	0x3d, r28	; 61
    5078:	09 83       	std	Y+1, r16	; 0x01
    507a:	1a 83       	std	Y+2, r17	; 0x02
    507c:	2b 83       	std	Y+3, r18	; 0x03
    507e:	3c 83       	std	Y+4, r19	; 0x04
    5080:	4d 83       	std	Y+5, r20	; 0x05
    5082:	5e 83       	std	Y+6, r21	; 0x06
    5084:	6f 83       	std	Y+7, r22	; 0x07
    5086:	78 87       	std	Y+8, r23	; 0x08
    5088:	89 86       	std	Y+9, r8	; 0x09
    508a:	9a 86       	std	Y+10, r9	; 0x0a
    508c:	ab 86       	std	Y+11, r10	; 0x0b
    508e:	bc 86       	std	Y+12, r11	; 0x0c
    5090:	cd 86       	std	Y+13, r12	; 0x0d
    5092:	de 86       	std	Y+14, r13	; 0x0e
    5094:	ef 86       	std	Y+15, r14	; 0x0f
    5096:	f8 8a       	std	Y+16, r15	; 0x10
result->secs=a.secs+b.secs;
    5098:	29 85       	ldd	r18, Y+9	; 0x09
    509a:	3a 85       	ldd	r19, Y+10	; 0x0a
    509c:	4b 85       	ldd	r20, Y+11	; 0x0b
    509e:	5c 85       	ldd	r21, Y+12	; 0x0c
    50a0:	e9 80       	ldd	r14, Y+1	; 0x01
    50a2:	fa 80       	ldd	r15, Y+2	; 0x02
    50a4:	0b 81       	ldd	r16, Y+3	; 0x03
    50a6:	1c 81       	ldd	r17, Y+4	; 0x04
    50a8:	2e 0d       	add	r18, r14
    50aa:	3f 1d       	adc	r19, r15
    50ac:	40 1f       	adc	r20, r16
    50ae:	51 1f       	adc	r21, r17
    50b0:	fc 01       	movw	r30, r24
    50b2:	20 83       	st	Z, r18
    50b4:	31 83       	std	Z+1, r19	; 0x01
    50b6:	42 83       	std	Z+2, r20	; 0x02
    50b8:	53 83       	std	Z+3, r21	; 0x03
result->nano_secs=a.nano_secs+b.nano_secs;
    50ba:	2d 85       	ldd	r18, Y+13	; 0x0d
    50bc:	3e 85       	ldd	r19, Y+14	; 0x0e
    50be:	4f 85       	ldd	r20, Y+15	; 0x0f
    50c0:	58 89       	ldd	r21, Y+16	; 0x10
    50c2:	ed 80       	ldd	r14, Y+5	; 0x05
    50c4:	fe 80       	ldd	r15, Y+6	; 0x06
    50c6:	0f 81       	ldd	r16, Y+7	; 0x07
    50c8:	18 85       	ldd	r17, Y+8	; 0x08
    50ca:	2e 0d       	add	r18, r14
    50cc:	3f 1d       	adc	r19, r15
    50ce:	40 1f       	adc	r20, r16
    50d0:	51 1f       	adc	r21, r17
    50d2:	24 83       	std	Z+4, r18	; 0x04
    50d4:	35 83       	std	Z+5, r19	; 0x05
    50d6:	46 83       	std	Z+6, r20	; 0x06
    50d8:	57 83       	std	Z+7, r21	; 0x07
nrk_time_compact_nanos(result);
    50da:	0e 94 05 28 	call	0x500a	; 0x500a <nrk_time_compact_nanos>
return NRK_OK;
}
    50de:	81 e0       	ldi	r24, 0x01	; 1
    50e0:	60 96       	adiw	r28, 0x10	; 16
    50e2:	0f b6       	in	r0, 0x3f	; 63
    50e4:	f8 94       	cli
    50e6:	de bf       	out	0x3e, r29	; 62
    50e8:	0f be       	out	0x3f, r0	; 63
    50ea:	cd bf       	out	0x3d, r28	; 61
    50ec:	cf 91       	pop	r28
    50ee:	df 91       	pop	r29
    50f0:	1f 91       	pop	r17
    50f2:	0f 91       	pop	r16
    50f4:	ff 90       	pop	r15
    50f6:	ef 90       	pop	r14
    50f8:	df 90       	pop	r13
    50fa:	cf 90       	pop	r12
    50fc:	bf 90       	pop	r11
    50fe:	af 90       	pop	r10
    5100:	9f 90       	pop	r9
    5102:	8f 90       	pop	r8
    5104:	08 95       	ret

00005106 <nrk_time_set>:



void nrk_time_set(uint32_t secs, uint32_t nano_secs)
{
  nrk_system_time.secs=secs;
    5106:	60 93 0e 08 	sts	0x080E, r22
    510a:	70 93 0f 08 	sts	0x080F, r23
    510e:	80 93 10 08 	sts	0x0810, r24
    5112:	90 93 11 08 	sts	0x0811, r25
  nrk_system_time.nano_secs=nano_secs;
    5116:	20 93 12 08 	sts	0x0812, r18
    511a:	30 93 13 08 	sts	0x0813, r19
    511e:	40 93 14 08 	sts	0x0814, r20
    5122:	50 93 15 08 	sts	0x0815, r21
}
    5126:	08 95       	ret

00005128 <_nrk_time_to_ticks>:

uint16_t _nrk_time_to_ticks(nrk_time_t *t)
{
    5128:	8f 92       	push	r8
    512a:	9f 92       	push	r9
    512c:	af 92       	push	r10
    512e:	bf 92       	push	r11
    5130:	cf 92       	push	r12
    5132:	df 92       	push	r13
    5134:	ef 92       	push	r14
    5136:	ff 92       	push	r15
    5138:	0f 93       	push	r16
    513a:	1f 93       	push	r17
    513c:	fc 01       	movw	r30, r24
uint16_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    513e:	20 81       	ld	r18, Z
    5140:	31 81       	ldd	r19, Z+1	; 0x01
    5142:	42 81       	ldd	r20, Z+2	; 0x02
    5144:	53 81       	ldd	r21, Z+3	; 0x03
    5146:	64 81       	ldd	r22, Z+4	; 0x04
    5148:	75 81       	ldd	r23, Z+5	; 0x05
    514a:	86 81       	ldd	r24, Z+6	; 0x06
    514c:	97 81       	ldd	r25, Z+7	; 0x07
    514e:	21 15       	cp	r18, r1
    5150:	31 05       	cpc	r19, r1
    5152:	41 05       	cpc	r20, r1
    5154:	51 05       	cpc	r21, r1
    5156:	09 f4       	brne	.+2      	; 0x515a <_nrk_time_to_ticks+0x32>
    5158:	61 c0       	rjmp	.+194    	; 0x521c <_nrk_time_to_ticks+0xf4>
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    515a:	22 34       	cpi	r18, 0x42	; 66
    515c:	31 05       	cpc	r19, r1
    515e:	41 05       	cpc	r20, r1
    5160:	51 05       	cpc	r21, r1
    5162:	08 f0       	brcs	.+2      	; 0x5166 <_nrk_time_to_ticks+0x3e>
    5164:	62 c0       	rjmp	.+196    	; 0x522a <_nrk_time_to_ticks+0x102>
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
    5166:	5b 01       	movw	r10, r22
    5168:	6c 01       	movw	r12, r24
    516a:	ee 24       	eor	r14, r14
    516c:	ff 24       	eor	r15, r15
    516e:	87 01       	movw	r16, r14
    5170:	60 e0       	ldi	r22, 0x00	; 0
    5172:	38 c0       	rjmp	.+112    	; 0x51e4 <_nrk_time_to_ticks+0xbc>
   if(t->secs>65) return 0;
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    5174:	8a 2c       	mov	r8, r10
    5176:	ab 2d       	mov	r26, r11
    5178:	a6 53       	subi	r26, 0x36	; 54
    517a:	f1 e0       	ldi	r31, 0x01	; 1
    517c:	ab 15       	cp	r26, r11
    517e:	08 f0       	brcs	.+2      	; 0x5182 <_nrk_time_to_ticks+0x5a>
    5180:	f0 e0       	ldi	r31, 0x00	; 0
    5182:	8c 2d       	mov	r24, r12
    5184:	86 56       	subi	r24, 0x66	; 102
    5186:	91 e0       	ldi	r25, 0x01	; 1
    5188:	8c 15       	cp	r24, r12
    518a:	08 f0       	brcs	.+2      	; 0x518e <_nrk_time_to_ticks+0x66>
    518c:	90 e0       	ldi	r25, 0x00	; 0
    518e:	f8 0f       	add	r31, r24
    5190:	71 e0       	ldi	r23, 0x01	; 1
    5192:	f8 17       	cp	r31, r24
    5194:	08 f0       	brcs	.+2      	; 0x5198 <_nrk_time_to_ticks+0x70>
    5196:	70 e0       	ldi	r23, 0x00	; 0
    5198:	97 2b       	or	r25, r23
    519a:	7d 2d       	mov	r23, r13
    519c:	75 5c       	subi	r23, 0xC5	; 197
    519e:	e1 e0       	ldi	r30, 0x01	; 1
    51a0:	7d 15       	cp	r23, r13
    51a2:	08 f0       	brcs	.+2      	; 0x51a6 <_nrk_time_to_ticks+0x7e>
    51a4:	e0 e0       	ldi	r30, 0x00	; 0
    51a6:	97 0f       	add	r25, r23
    51a8:	81 e0       	ldi	r24, 0x01	; 1
    51aa:	97 17       	cp	r25, r23
    51ac:	08 f0       	brcs	.+2      	; 0x51b0 <_nrk_time_to_ticks+0x88>
    51ae:	80 e0       	ldi	r24, 0x00	; 0
    51b0:	8e 2b       	or	r24, r30
    51b2:	8e 0d       	add	r24, r14
    51b4:	e1 e0       	ldi	r30, 0x01	; 1
    51b6:	8e 15       	cp	r24, r14
    51b8:	08 f0       	brcs	.+2      	; 0x51bc <_nrk_time_to_ticks+0x94>
    51ba:	e0 e0       	ldi	r30, 0x00	; 0
    51bc:	ef 0d       	add	r30, r15
    51be:	71 e0       	ldi	r23, 0x01	; 1
    51c0:	ef 15       	cp	r30, r15
    51c2:	08 f0       	brcs	.+2      	; 0x51c6 <_nrk_time_to_ticks+0x9e>
    51c4:	70 e0       	ldi	r23, 0x00	; 0
    51c6:	70 0f       	add	r23, r16
    51c8:	b1 e0       	ldi	r27, 0x01	; 1
    51ca:	70 17       	cp	r23, r16
    51cc:	08 f0       	brcs	.+2      	; 0x51d0 <_nrk_time_to_ticks+0xa8>
    51ce:	b0 e0       	ldi	r27, 0x00	; 0
    51d0:	b1 0f       	add	r27, r17
    51d2:	a8 2c       	mov	r10, r8
    51d4:	ba 2e       	mov	r11, r26
    51d6:	cf 2e       	mov	r12, r31
    51d8:	d9 2e       	mov	r13, r25
    51da:	e8 2e       	mov	r14, r24
    51dc:	fe 2e       	mov	r15, r30
    51de:	07 2f       	mov	r16, r23
    51e0:	1b 2f       	mov	r17, r27
    51e2:	6f 5f       	subi	r22, 0xFF	; 255
    51e4:	86 2f       	mov	r24, r22
    51e6:	90 e0       	ldi	r25, 0x00	; 0
    51e8:	a0 e0       	ldi	r26, 0x00	; 0
    51ea:	b0 e0       	ldi	r27, 0x00	; 0
    51ec:	82 17       	cp	r24, r18
    51ee:	93 07       	cpc	r25, r19
    51f0:	a4 07       	cpc	r26, r20
    51f2:	b5 07       	cpc	r27, r21
    51f4:	08 f4       	brcc	.+2      	; 0x51f8 <_nrk_time_to_ticks+0xd0>
    51f6:	be cf       	rjmp	.-132    	; 0x5174 <_nrk_time_to_ticks+0x4c>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    51f8:	95 01       	movw	r18, r10
    51fa:	a6 01       	movw	r20, r12
    51fc:	b7 01       	movw	r22, r14
    51fe:	c8 01       	movw	r24, r16
    5200:	a3 eb       	ldi	r26, 0xB3	; 179
    5202:	aa 2e       	mov	r10, r26
    5204:	f6 ee       	ldi	r31, 0xE6	; 230
    5206:	bf 2e       	mov	r11, r31
    5208:	ee e0       	ldi	r30, 0x0E	; 14
    520a:	ce 2e       	mov	r12, r30
    520c:	dd 24       	eor	r13, r13
    520e:	ee 24       	eor	r14, r14
    5210:	ff 24       	eor	r15, r15
    5212:	00 e0       	ldi	r16, 0x00	; 0
    5214:	10 e0       	ldi	r17, 0x00	; 0
    5216:	0e 94 e8 3b 	call	0x77d0	; 0x77d0 <__udivdi3>
    521a:	09 c0       	rjmp	.+18     	; 0x522e <_nrk_time_to_ticks+0x106>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    521c:	23 eb       	ldi	r18, 0xB3	; 179
    521e:	36 ee       	ldi	r19, 0xE6	; 230
    5220:	4e e0       	ldi	r20, 0x0E	; 14
    5222:	50 e0       	ldi	r21, 0x00	; 0
    5224:	0e 94 97 49 	call	0x932e	; 0x932e <__udivmodsi4>
    5228:	02 c0       	rjmp	.+4      	; 0x522e <_nrk_time_to_ticks+0x106>
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    522a:	20 e0       	ldi	r18, 0x00	; 0
    522c:	30 e0       	ldi	r19, 0x00	; 0
}
*/
//ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}
    522e:	c9 01       	movw	r24, r18
    5230:	1f 91       	pop	r17
    5232:	0f 91       	pop	r16
    5234:	ff 90       	pop	r15
    5236:	ef 90       	pop	r14
    5238:	df 90       	pop	r13
    523a:	cf 90       	pop	r12
    523c:	bf 90       	pop	r11
    523e:	af 90       	pop	r10
    5240:	9f 90       	pop	r9
    5242:	8f 90       	pop	r8
    5244:	08 95       	ret

00005246 <_nrk_ticks_to_time>:

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    5246:	ef 92       	push	r14
    5248:	ff 92       	push	r15
    524a:	0f 93       	push	r16
    524c:	1f 93       	push	r17
    524e:	df 93       	push	r29
    5250:	cf 93       	push	r28
    5252:	cd b7       	in	r28, 0x3d	; 61
    5254:	de b7       	in	r29, 0x3e	; 62
    5256:	28 97       	sbiw	r28, 0x08	; 8
    5258:	0f b6       	in	r0, 0x3f	; 63
    525a:	f8 94       	cli
    525c:	de bf       	out	0x3e, r29	; 62
    525e:	0f be       	out	0x3f, r0	; 63
    5260:	cd bf       	out	0x3d, r28	; 61
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
    5262:	7b 01       	movw	r14, r22
    5264:	8c 01       	movw	r16, r24
    5266:	ba e0       	ldi	r27, 0x0A	; 10
    5268:	16 95       	lsr	r17
    526a:	07 95       	ror	r16
    526c:	f7 94       	ror	r15
    526e:	e7 94       	ror	r14
    5270:	ba 95       	dec	r27
    5272:	d1 f7       	brne	.-12     	; 0x5268 <_nrk_ticks_to_time+0x22>
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    5274:	e9 82       	std	Y+1, r14	; 0x01
    5276:	fa 82       	std	Y+2, r15	; 0x02
    5278:	0b 83       	std	Y+3, r16	; 0x03
    527a:	1c 83       	std	Y+4, r17	; 0x04
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;
    527c:	73 70       	andi	r23, 0x03	; 3
    527e:	80 70       	andi	r24, 0x00	; 0
    5280:	90 70       	andi	r25, 0x00	; 0
    5282:	23 eb       	ldi	r18, 0xB3	; 179
    5284:	36 ee       	ldi	r19, 0xE6	; 230
    5286:	4e e0       	ldi	r20, 0x0E	; 14
    5288:	50 e0       	ldi	r21, 0x00	; 0
    528a:	0e 94 64 49 	call	0x92c8	; 0x92c8 <__mulsi3>
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    528e:	6d 83       	std	Y+5, r22	; 0x05
    5290:	7e 83       	std	Y+6, r23	; 0x06
    5292:	8f 83       	std	Y+7, r24	; 0x07
    5294:	98 87       	std	Y+8, r25	; 0x08
    5296:	2e 2d       	mov	r18, r14
    5298:	3a 81       	ldd	r19, Y+2	; 0x02
    529a:	4b 81       	ldd	r20, Y+3	; 0x03
    529c:	5c 81       	ldd	r21, Y+4	; 0x04

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;

return t;
}
    529e:	28 96       	adiw	r28, 0x08	; 8
    52a0:	0f b6       	in	r0, 0x3f	; 63
    52a2:	f8 94       	cli
    52a4:	de bf       	out	0x3e, r29	; 62
    52a6:	0f be       	out	0x3f, r0	; 63
    52a8:	cd bf       	out	0x3d, r28	; 61
    52aa:	cf 91       	pop	r28
    52ac:	df 91       	pop	r29
    52ae:	1f 91       	pop	r17
    52b0:	0f 91       	pop	r16
    52b2:	ff 90       	pop	r15
    52b4:	ef 90       	pop	r14
    52b6:	08 95       	ret

000052b8 <_nrk_time_to_ticks_long>:

uint32_t _nrk_time_to_ticks_long(nrk_time_t *t)
{
    52b8:	8f 92       	push	r8
    52ba:	9f 92       	push	r9
    52bc:	af 92       	push	r10
    52be:	bf 92       	push	r11
    52c0:	cf 92       	push	r12
    52c2:	df 92       	push	r13
    52c4:	ef 92       	push	r14
    52c6:	ff 92       	push	r15
    52c8:	0f 93       	push	r16
    52ca:	1f 93       	push	r17
    52cc:	fc 01       	movw	r30, r24
uint32_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    52ce:	20 81       	ld	r18, Z
    52d0:	31 81       	ldd	r19, Z+1	; 0x01
    52d2:	42 81       	ldd	r20, Z+2	; 0x02
    52d4:	53 81       	ldd	r21, Z+3	; 0x03
    52d6:	64 81       	ldd	r22, Z+4	; 0x04
    52d8:	75 81       	ldd	r23, Z+5	; 0x05
    52da:	86 81       	ldd	r24, Z+6	; 0x06
    52dc:	97 81       	ldd	r25, Z+7	; 0x07
    52de:	21 15       	cp	r18, r1
    52e0:	31 05       	cpc	r19, r1
    52e2:	41 05       	cpc	r20, r1
    52e4:	51 05       	cpc	r21, r1
    52e6:	09 f4       	brne	.+2      	; 0x52ea <_nrk_time_to_ticks_long+0x32>
    52e8:	5b c0       	rjmp	.+182    	; 0x53a0 <_nrk_time_to_ticks_long+0xe8>
{
   tmp=t->nano_secs;
    52ea:	5b 01       	movw	r10, r22
    52ec:	6c 01       	movw	r12, r24
    52ee:	ee 24       	eor	r14, r14
    52f0:	ff 24       	eor	r15, r15
    52f2:	87 01       	movw	r16, r14
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    52f4:	60 e0       	ldi	r22, 0x00	; 0
    52f6:	38 c0       	rjmp	.+112    	; 0x5368 <_nrk_time_to_ticks_long+0xb0>
    52f8:	8a 2c       	mov	r8, r10
    52fa:	ab 2d       	mov	r26, r11
    52fc:	a6 53       	subi	r26, 0x36	; 54
    52fe:	f1 e0       	ldi	r31, 0x01	; 1
    5300:	ab 15       	cp	r26, r11
    5302:	08 f0       	brcs	.+2      	; 0x5306 <_nrk_time_to_ticks_long+0x4e>
    5304:	f0 e0       	ldi	r31, 0x00	; 0
    5306:	8c 2d       	mov	r24, r12
    5308:	86 56       	subi	r24, 0x66	; 102
    530a:	91 e0       	ldi	r25, 0x01	; 1
    530c:	8c 15       	cp	r24, r12
    530e:	08 f0       	brcs	.+2      	; 0x5312 <_nrk_time_to_ticks_long+0x5a>
    5310:	90 e0       	ldi	r25, 0x00	; 0
    5312:	f8 0f       	add	r31, r24
    5314:	71 e0       	ldi	r23, 0x01	; 1
    5316:	f8 17       	cp	r31, r24
    5318:	08 f0       	brcs	.+2      	; 0x531c <_nrk_time_to_ticks_long+0x64>
    531a:	70 e0       	ldi	r23, 0x00	; 0
    531c:	97 2b       	or	r25, r23
    531e:	7d 2d       	mov	r23, r13
    5320:	75 5c       	subi	r23, 0xC5	; 197
    5322:	e1 e0       	ldi	r30, 0x01	; 1
    5324:	7d 15       	cp	r23, r13
    5326:	08 f0       	brcs	.+2      	; 0x532a <_nrk_time_to_ticks_long+0x72>
    5328:	e0 e0       	ldi	r30, 0x00	; 0
    532a:	97 0f       	add	r25, r23
    532c:	81 e0       	ldi	r24, 0x01	; 1
    532e:	97 17       	cp	r25, r23
    5330:	08 f0       	brcs	.+2      	; 0x5334 <_nrk_time_to_ticks_long+0x7c>
    5332:	80 e0       	ldi	r24, 0x00	; 0
    5334:	8e 2b       	or	r24, r30
    5336:	8e 0d       	add	r24, r14
    5338:	e1 e0       	ldi	r30, 0x01	; 1
    533a:	8e 15       	cp	r24, r14
    533c:	08 f0       	brcs	.+2      	; 0x5340 <_nrk_time_to_ticks_long+0x88>
    533e:	e0 e0       	ldi	r30, 0x00	; 0
    5340:	ef 0d       	add	r30, r15
    5342:	71 e0       	ldi	r23, 0x01	; 1
    5344:	ef 15       	cp	r30, r15
    5346:	08 f0       	brcs	.+2      	; 0x534a <_nrk_time_to_ticks_long+0x92>
    5348:	70 e0       	ldi	r23, 0x00	; 0
    534a:	70 0f       	add	r23, r16
    534c:	b1 e0       	ldi	r27, 0x01	; 1
    534e:	70 17       	cp	r23, r16
    5350:	08 f0       	brcs	.+2      	; 0x5354 <_nrk_time_to_ticks_long+0x9c>
    5352:	b0 e0       	ldi	r27, 0x00	; 0
    5354:	b1 0f       	add	r27, r17
    5356:	a8 2c       	mov	r10, r8
    5358:	ba 2e       	mov	r11, r26
    535a:	cf 2e       	mov	r12, r31
    535c:	d9 2e       	mov	r13, r25
    535e:	e8 2e       	mov	r14, r24
    5360:	fe 2e       	mov	r15, r30
    5362:	07 2f       	mov	r16, r23
    5364:	1b 2f       	mov	r17, r27
    5366:	6f 5f       	subi	r22, 0xFF	; 255
    5368:	86 2f       	mov	r24, r22
    536a:	90 e0       	ldi	r25, 0x00	; 0
    536c:	a0 e0       	ldi	r26, 0x00	; 0
    536e:	b0 e0       	ldi	r27, 0x00	; 0
    5370:	82 17       	cp	r24, r18
    5372:	93 07       	cpc	r25, r19
    5374:	a4 07       	cpc	r26, r20
    5376:	b5 07       	cpc	r27, r21
    5378:	08 f4       	brcc	.+2      	; 0x537c <_nrk_time_to_ticks_long+0xc4>
    537a:	be cf       	rjmp	.-132    	; 0x52f8 <_nrk_time_to_ticks_long+0x40>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    537c:	95 01       	movw	r18, r10
    537e:	a6 01       	movw	r20, r12
    5380:	b7 01       	movw	r22, r14
    5382:	c8 01       	movw	r24, r16
    5384:	e3 eb       	ldi	r30, 0xB3	; 179
    5386:	ae 2e       	mov	r10, r30
    5388:	06 ee       	ldi	r16, 0xE6	; 230
    538a:	b0 2e       	mov	r11, r16
    538c:	1e e0       	ldi	r17, 0x0E	; 14
    538e:	c1 2e       	mov	r12, r17
    5390:	dd 24       	eor	r13, r13
    5392:	ee 24       	eor	r14, r14
    5394:	ff 24       	eor	r15, r15
    5396:	00 e0       	ldi	r16, 0x00	; 0
    5398:	10 e0       	ldi	r17, 0x00	; 0
    539a:	0e 94 e8 3b 	call	0x77d0	; 0x77d0 <__udivdi3>
    539e:	06 c0       	rjmp	.+12     	; 0x53ac <_nrk_time_to_ticks_long+0xf4>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    53a0:	23 eb       	ldi	r18, 0xB3	; 179
    53a2:	36 ee       	ldi	r19, 0xE6	; 230
    53a4:	4e e0       	ldi	r20, 0x0E	; 14
    53a6:	50 e0       	ldi	r21, 0x00	; 0
    53a8:	0e 94 97 49 	call	0x932e	; 0x932e <__udivmodsi4>
    53ac:	b9 01       	movw	r22, r18
    53ae:	ca 01       	movw	r24, r20
}
return ticks;
}
    53b0:	1f 91       	pop	r17
    53b2:	0f 91       	pop	r16
    53b4:	ff 90       	pop	r15
    53b6:	ef 90       	pop	r14
    53b8:	df 90       	pop	r13
    53ba:	cf 90       	pop	r12
    53bc:	bf 90       	pop	r11
    53be:	af 90       	pop	r10
    53c0:	9f 90       	pop	r9
    53c2:	8f 90       	pop	r8
    53c4:	08 95       	ret

000053c6 <nrk_idle_task>:
#include <nrk_platform_time.h>
#include <nrk_scheduler.h>
#include <stdio.h>

void nrk_idle_task()
{
    53c6:	0f 93       	push	r16
    53c8:	1f 93       	push	r17

  nrk_stack_check(); 
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    {
	    _nrk_cpu_state=CPU_IDLE;
    53ca:	01 e0       	ldi	r16, 0x01	; 1
    }
    else {
	#ifndef NRK_NO_POWER_DOWN
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
	    _nrk_cpu_state=CPU_SLEEP;
    53cc:	12 e0       	ldi	r17, 0x02	; 2
volatile unsigned char *stkc;
// unsigned int *stk ;  // 2 bytes
while(1)
{

  nrk_stack_check(); 
    53ce:	0e 94 8b 20 	call	0x4116	; 0x4116 <nrk_stack_check>
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    53d2:	0e 94 93 2e 	call	0x5d26	; 0x5d26 <_nrk_get_next_wakeup>
    53d6:	85 31       	cpi	r24, 0x15	; 21
    53d8:	28 f4       	brcc	.+10     	; 0x53e4 <nrk_idle_task+0x1e>
    {
	    _nrk_cpu_state=CPU_IDLE;
    53da:	00 93 0b 08 	sts	0x080B, r16
	    nrk_idle();
    53de:	0e 94 05 30 	call	0x600a	; 0x600a <nrk_idle>
    53e2:	08 c0       	rjmp	.+16     	; 0x53f4 <nrk_idle_task+0x2e>
    }
    else {
	#ifndef NRK_NO_POWER_DOWN
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
    53e4:	8a e0       	ldi	r24, 0x0A	; 10
    53e6:	90 e0       	ldi	r25, 0x00	; 0
    53e8:	0e 94 02 2e 	call	0x5c04	; 0x5c04 <nrk_spin_wait_us>
	    _nrk_cpu_state=CPU_SLEEP;
    53ec:	10 93 0b 08 	sts	0x080B, r17
	    nrk_sleep();
    53f0:	0e 94 f9 2f 	call	0x5ff2	; 0x5ff2 <nrk_sleep>
	    nrk_idle();
	#endif
    }
 
#ifdef NRK_STACK_CHECK
   if(nrk_idle_task_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    53f4:	80 91 1c 06 	lds	r24, 0x061C
    53f8:	85 35       	cpi	r24, 0x55	; 85
    53fa:	19 f0       	breq	.+6      	; 0x5402 <nrk_idle_task+0x3c>
    53fc:	88 e0       	ldi	r24, 0x08	; 8
    53fe:	0e 94 b3 1e 	call	0x3d66	; 0x3d66 <nrk_error_add>
   #ifdef KERNEL_STK_ARRAY
   	if(nrk_kernel_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
   #else
   	stkc=(unsigned char*)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
   	if(*stkc!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    5402:	80 91 7e 10 	lds	r24, 0x107E
    5406:	85 35       	cpi	r24, 0x55	; 85
    5408:	11 f3       	breq	.-60     	; 0x53ce <nrk_idle_task+0x8>
    540a:	88 e0       	ldi	r24, 0x08	; 8
    540c:	0e 94 b3 1e 	call	0x3d66	; 0x3d66 <nrk_error_add>
    5410:	de cf       	rjmp	.-68     	; 0x53ce <nrk_idle_task+0x8>

00005412 <_nrk_scheduler>:
// For rfa1:
//#define CONTEXT_SWAP_TIME_BOUND    1500 

uint8_t t;
void inline _nrk_scheduler()
{
    5412:	4f 92       	push	r4
    5414:	5f 92       	push	r5
    5416:	6f 92       	push	r6
    5418:	7f 92       	push	r7
    541a:	8f 92       	push	r8
    541c:	9f 92       	push	r9
    541e:	af 92       	push	r10
    5420:	bf 92       	push	r11
    5422:	cf 92       	push	r12
    5424:	df 92       	push	r13
    5426:	ef 92       	push	r14
    5428:	ff 92       	push	r15
    542a:	0f 93       	push	r16
    542c:	1f 93       	push	r17
    542e:	df 93       	push	r29
    5430:	cf 93       	push	r28
    5432:	0f 92       	push	r0
    5434:	cd b7       	in	r28, 0x3d	; 61
    5436:	de b7       	in	r29, 0x3e	; 62
    int8_t task_ID;
    uint16_t next_wake;
    uint16_t start_time_stamp;

    _nrk_precision_os_timer_reset();
    5438:	0e 94 92 2e 	call	0x5d24	; 0x5d24 <_nrk_precision_os_timer_reset>
    nrk_int_disable();   // this should be removed...  Not needed
    543c:	0e 94 85 14 	call	0x290a	; 0x290a <nrk_int_disable>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    _nrk_high_speed_timer_reset();
    start_time_stamp=_nrk_high_speed_timer_get();
#endif
    _nrk_set_next_wakeup(MAX_SCHED_WAKEUP_TIME);
    5440:	8a ef       	ldi	r24, 0xFA	; 250
    5442:	0e 94 96 2e 	call	0x5d2c	; 0x5d2c <_nrk_set_next_wakeup>
    next_wake=60000;
    // Safety zone starts here....


#ifdef NRK_WATCHDOG
    nrk_watchdog_reset();
    5446:	0e 94 f2 2f 	call	0x5fe4	; 0x5fe4 <nrk_watchdog_reset>
#endif

#ifdef NRK_SW_WDT
    _nrk_sw_wdt_check();
    544a:	0e 94 92 2c 	call	0x5924	; 0x5924 <_nrk_sw_wdt_check>
    if((_nrk_cpu_state!=CPU_ACTIVE) && (_nrk_os_timer_get()>nrk_max_sleep_wakeup_time))
        nrk_max_sleep_wakeup_time=_nrk_os_timer_get();
#endif
    //while(_nrk_time_trigger>0)
    //{
    nrk_system_time.nano_secs+=((uint32_t)_nrk_prev_timer_val*NANOS_PER_TICK);
    544e:	00 91 84 05 	lds	r16, 0x0584
    5452:	60 2f       	mov	r22, r16
    5454:	70 e0       	ldi	r23, 0x00	; 0
    5456:	80 e0       	ldi	r24, 0x00	; 0
    5458:	90 e0       	ldi	r25, 0x00	; 0
    545a:	23 eb       	ldi	r18, 0xB3	; 179
    545c:	36 ee       	ldi	r19, 0xE6	; 230
    545e:	4e e0       	ldi	r20, 0x0E	; 14
    5460:	50 e0       	ldi	r21, 0x00	; 0
    5462:	0e 94 64 49 	call	0x92c8	; 0x92c8 <__mulsi3>
    5466:	6b 01       	movw	r12, r22
    5468:	7c 01       	movw	r14, r24
    546a:	80 91 12 08 	lds	r24, 0x0812
    546e:	90 91 13 08 	lds	r25, 0x0813
    5472:	a0 91 14 08 	lds	r26, 0x0814
    5476:	b0 91 15 08 	lds	r27, 0x0815
    547a:	c8 0e       	add	r12, r24
    547c:	d9 1e       	adc	r13, r25
    547e:	ea 1e       	adc	r14, r26
    5480:	fb 1e       	adc	r15, r27
    nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    5482:	c7 01       	movw	r24, r14
    5484:	b6 01       	movw	r22, r12
    5486:	0e 94 97 49 	call	0x932e	; 0x932e <__udivmodsi4>
    548a:	c6 1a       	sub	r12, r22
    548c:	d7 0a       	sbc	r13, r23
    548e:	e8 0a       	sbc	r14, r24
    5490:	f9 0a       	sbc	r15, r25
    5492:	c0 92 12 08 	sts	0x0812, r12
    5496:	d0 92 13 08 	sts	0x0813, r13
    549a:	e0 92 14 08 	sts	0x0814, r14
    549e:	f0 92 15 08 	sts	0x0815, r15

#ifdef NRK_STATS_TRACKER
    if(nrk_cur_task_TCB->task_ID==NRK_IDLE_TASK_ID)
    54a2:	e0 91 17 08 	lds	r30, 0x0817
    54a6:	f0 91 18 08 	lds	r31, 0x0818
    54aa:	80 85       	ldd	r24, Z+8	; 0x08
    54ac:	88 23       	and	r24, r24
    54ae:	81 f5       	brne	.+96     	; 0x5510 <_nrk_scheduler+0xfe>
    {
        if(_nrk_cpu_state==CPU_SLEEP) _nrk_stats_sleep(_nrk_prev_timer_val);
    54b0:	80 91 0b 08 	lds	r24, 0x080B
    54b4:	82 30       	cpi	r24, 0x02	; 2
    54b6:	19 f4       	brne	.+6      	; 0x54be <_nrk_scheduler+0xac>
    54b8:	80 2f       	mov	r24, r16
    54ba:	0e 94 b6 16 	call	0x2d6c	; 0x2d6c <_nrk_stats_sleep>
        _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    54be:	e0 91 17 08 	lds	r30, 0x0817
    54c2:	f0 91 18 08 	lds	r31, 0x0818
    54c6:	80 85       	ldd	r24, Z+8	; 0x08
    54c8:	60 91 84 05 	lds	r22, 0x0584
    54cc:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <_nrk_stats_task_preempted>
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    54d0:	e0 91 17 08 	lds	r30, 0x0817
    54d4:	f0 91 18 08 	lds	r31, 0x0818
    54d8:	80 85       	ldd	r24, Z+8	; 0x08
    54da:	60 e0       	ldi	r22, 0x00	; 0
    54dc:	0e 94 68 18 	call	0x30d0	; 0x30d0 <_nrk_stats_task_suspend>
    54e0:	80 91 0e 08 	lds	r24, 0x080E
    54e4:	90 91 0f 08 	lds	r25, 0x080F
    54e8:	a0 91 10 08 	lds	r26, 0x0810
    54ec:	b0 91 11 08 	lds	r27, 0x0811
    54f0:	c0 90 12 08 	lds	r12, 0x0812
    54f4:	d0 90 13 08 	lds	r13, 0x0813
    54f8:	e0 90 14 08 	lds	r14, 0x0814
    54fc:	f0 90 15 08 	lds	r15, 0x0815

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    5500:	73 eb       	ldi	r23, 0xB3	; 179
    5502:	87 2e       	mov	r8, r23
    5504:	76 ee       	ldi	r23, 0xE6	; 230
    5506:	97 2e       	mov	r9, r23
    5508:	7e e0       	ldi	r23, 0x0E	; 14
    550a:	a7 2e       	mov	r10, r23
    550c:	b1 2c       	mov	r11, r1
    550e:	1d c0       	rjmp	.+58     	; 0x554a <_nrk_scheduler+0x138>
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    }
    else
    {
        if(nrk_cur_task_TCB->suspend_flag==1)
    5510:	95 81       	ldd	r25, Z+5	; 0x05
    5512:	99 23       	and	r25, r25
    5514:	11 f0       	breq	.+4      	; 0x551a <_nrk_scheduler+0x108>
            _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    5516:	60 2f       	mov	r22, r16
    5518:	e1 cf       	rjmp	.-62     	; 0x54dc <_nrk_scheduler+0xca>
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    551a:	60 2f       	mov	r22, r16
    551c:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <_nrk_stats_task_preempted>
    5520:	df cf       	rjmp	.-66     	; 0x54e0 <_nrk_scheduler+0xce>
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
    5522:	80 e0       	ldi	r24, 0x00	; 0
    5524:	96 e3       	ldi	r25, 0x36	; 54
    5526:	a5 e6       	ldi	r26, 0x65	; 101
    5528:	b4 ec       	ldi	r27, 0xC4	; 196
    552a:	c8 0e       	add	r12, r24
    552c:	d9 1e       	adc	r13, r25
    552e:	ea 1e       	adc	r14, r26
    5530:	fb 1e       	adc	r15, r27
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    5532:	c7 01       	movw	r24, r14
    5534:	b6 01       	movw	r22, r12
    5536:	a5 01       	movw	r20, r10
    5538:	94 01       	movw	r18, r8
    553a:	0e 94 97 49 	call	0x932e	; 0x932e <__udivmodsi4>
    553e:	c6 1a       	sub	r12, r22
    5540:	d7 0a       	sbc	r13, r23
    5542:	e8 0a       	sbc	r14, r24
    5544:	f9 0a       	sbc	r15, r25
    5546:	d3 01       	movw	r26, r6
    5548:	c2 01       	movw	r24, r4
    554a:	2c 01       	movw	r4, r24
    554c:	3d 01       	movw	r6, r26
    554e:	08 94       	sec
    5550:	41 1c       	adc	r4, r1
    5552:	51 1c       	adc	r5, r1
    5554:	61 1c       	adc	r6, r1
    5556:	71 1c       	adc	r7, r1
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    5558:	e0 e0       	ldi	r30, 0x00	; 0
    555a:	ce 16       	cp	r12, r30
    555c:	ea ec       	ldi	r30, 0xCA	; 202
    555e:	de 06       	cpc	r13, r30
    5560:	ea e9       	ldi	r30, 0x9A	; 154
    5562:	ee 06       	cpc	r14, r30
    5564:	eb e3       	ldi	r30, 0x3B	; 59
    5566:	fe 06       	cpc	r15, r30
    5568:	e0 f6       	brcc	.-72     	; 0x5522 <_nrk_scheduler+0x110>
    556a:	80 93 0e 08 	sts	0x080E, r24
    556e:	90 93 0f 08 	sts	0x080F, r25
    5572:	a0 93 10 08 	sts	0x0810, r26
    5576:	b0 93 11 08 	sts	0x0811, r27
    557a:	c0 92 12 08 	sts	0x0812, r12
    557e:	d0 92 13 08 	sts	0x0813, r13
    5582:	e0 92 14 08 	sts	0x0814, r14
    5586:	f0 92 15 08 	sts	0x0815, r15
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    }
    //  _nrk_time_trigger--;
    //}
    if(nrk_cur_task_TCB->suspend_flag==1 && nrk_cur_task_TCB->task_state!=FINISHED)
    558a:	e0 91 17 08 	lds	r30, 0x0817
    558e:	f0 91 18 08 	lds	r31, 0x0818
    5592:	85 81       	ldd	r24, Z+5	; 0x05
    5594:	88 23       	and	r24, r24
    5596:	b9 f0       	breq	.+46     	; 0x55c6 <_nrk_scheduler+0x1b4>
    5598:	81 85       	ldd	r24, Z+9	; 0x09
    559a:	84 30       	cpi	r24, 0x04	; 4
    559c:	a1 f0       	breq	.+40     	; 0x55c6 <_nrk_scheduler+0x1b4>
    {
        //	nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;

        if(nrk_cur_task_TCB->event_suspend==RSRC_EVENT_SUSPENDED)
    559e:	87 81       	ldd	r24, Z+7	; 0x07
    55a0:	82 30       	cpi	r24, 0x02	; 2
    55a2:	29 f0       	breq	.+10     	; 0x55ae <_nrk_scheduler+0x19c>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==0)
    55a4:	88 23       	and	r24, r24
    55a6:	41 f0       	breq	.+16     	; 0x55b8 <_nrk_scheduler+0x1a6>
    55a8:	86 81       	ldd	r24, Z+6	; 0x06
    55aa:	88 23       	and	r24, r24
    55ac:	11 f4       	brne	.+4      	; 0x55b2 <_nrk_scheduler+0x1a0>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
    55ae:	85 e0       	ldi	r24, 0x05	; 5
    55b0:	01 c0       	rjmp	.+2      	; 0x55b4 <_nrk_scheduler+0x1a2>
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==1)
            nrk_cur_task_TCB->task_state = SUSPENDED;
    55b2:	83 e0       	ldi	r24, 0x03	; 3
    55b4:	81 87       	std	Z+9, r24	; 0x09
    55b6:	04 c0       	rjmp	.+8      	; 0x55c0 <_nrk_scheduler+0x1ae>
        else
        {
            nrk_cur_task_TCB->task_state = SUSPENDED;
    55b8:	83 e0       	ldi	r24, 0x03	; 3
    55ba:	81 87       	std	Z+9, r24	; 0x09
            nrk_cur_task_TCB->event_suspend=0;
    55bc:	17 82       	std	Z+7, r1	; 0x07
            nrk_cur_task_TCB->nw_flag=0;
    55be:	16 82       	std	Z+6, r1	; 0x06
        }
        nrk_rem_from_readyQ(nrk_cur_task_TCB->task_ID);
    55c0:	80 85       	ldd	r24, Z+8	; 0x08
    55c2:	0e 94 7b 24 	call	0x48f6	; 0x48f6 <nrk_rem_from_readyQ>

    // Update cpu used value for ended task
    // If the task has used its reserve, suspend task
    // Don't disable IdleTask which is 0
    // Don't decrease cpu_remaining if reserve is 0 and hence disabled
    if(nrk_cur_task_TCB->cpu_reserve!=0 && nrk_cur_task_TCB->task_ID!=NRK_IDLE_TASK_ID && nrk_cur_task_TCB->task_state!=FINISHED )
    55c6:	e0 91 17 08 	lds	r30, 0x0817
    55ca:	f0 91 18 08 	lds	r31, 0x0818
    55ce:	85 8d       	ldd	r24, Z+29	; 0x1d
    55d0:	96 8d       	ldd	r25, Z+30	; 0x1e
    55d2:	00 97       	sbiw	r24, 0x00	; 0
    55d4:	e9 f1       	breq	.+122    	; 0x5650 <_nrk_scheduler+0x23e>
    55d6:	80 85       	ldd	r24, Z+8	; 0x08
    55d8:	88 23       	and	r24, r24
    55da:	d1 f1       	breq	.+116    	; 0x5650 <_nrk_scheduler+0x23e>
    55dc:	91 85       	ldd	r25, Z+9	; 0x09
    55de:	94 30       	cpi	r25, 0x04	; 4
    55e0:	b9 f1       	breq	.+110    	; 0x5650 <_nrk_scheduler+0x23e>
    {
        if(nrk_cur_task_TCB->cpu_remaining<_nrk_prev_timer_val)
    55e2:	41 8d       	ldd	r20, Z+25	; 0x19
    55e4:	52 8d       	ldd	r21, Z+26	; 0x1a
    55e6:	20 91 84 05 	lds	r18, 0x0584
    55ea:	30 e0       	ldi	r19, 0x00	; 0
    55ec:	42 17       	cp	r20, r18
    55ee:	53 07       	cpc	r21, r19
    55f0:	88 f4       	brcc	.+34     	; 0x5614 <_nrk_scheduler+0x202>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    55f2:	0e 94 f3 16 	call	0x2de6	; 0x2de6 <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_ERROR,nrk_cur_task_TCB->task_ID);
    55f6:	e0 91 17 08 	lds	r30, 0x0817
    55fa:	f0 91 18 08 	lds	r31, 0x0818
    55fe:	82 e0       	ldi	r24, 0x02	; 2
    5600:	60 85       	ldd	r22, Z+8	; 0x08
    5602:	0e 94 9c 1e 	call	0x3d38	; 0x3d38 <nrk_kernel_error_add>
            nrk_cur_task_TCB->cpu_remaining=0;
    5606:	e0 91 17 08 	lds	r30, 0x0817
    560a:	f0 91 18 08 	lds	r31, 0x0818
    560e:	12 8e       	std	Z+26, r1	; 0x1a
    5610:	11 8e       	std	Z+25, r1	; 0x19
    5612:	04 c0       	rjmp	.+8      	; 0x561c <_nrk_scheduler+0x20a>
        }
        else
            nrk_cur_task_TCB->cpu_remaining-=_nrk_prev_timer_val;
    5614:	42 1b       	sub	r20, r18
    5616:	53 0b       	sbc	r21, r19
    5618:	52 8f       	std	Z+26, r21	; 0x1a
    561a:	41 8f       	std	Z+25, r20	; 0x19

        task_ID= nrk_cur_task_TCB->task_ID;
    561c:	e0 91 17 08 	lds	r30, 0x0817
    5620:	f0 91 18 08 	lds	r31, 0x0818
    5624:	00 85       	ldd	r16, Z+8	; 0x08

        if (nrk_cur_task_TCB->cpu_remaining ==0 )
    5626:	21 8d       	ldd	r18, Z+25	; 0x19
    5628:	32 8d       	ldd	r19, Z+26	; 0x1a
    562a:	21 15       	cp	r18, r1
    562c:	31 05       	cpc	r19, r1
    562e:	81 f4       	brne	.+32     	; 0x5650 <_nrk_scheduler+0x23e>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    5630:	80 2f       	mov	r24, r16
    5632:	0e 94 f3 16 	call	0x2de6	; 0x2de6 <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_VIOLATED,task_ID);
    5636:	83 e0       	ldi	r24, 0x03	; 3
    5638:	60 2f       	mov	r22, r16
    563a:	0e 94 9c 1e 	call	0x3d38	; 0x3d38 <nrk_kernel_error_add>
            nrk_cur_task_TCB->task_state = SUSPENDED;
    563e:	e0 91 17 08 	lds	r30, 0x0817
    5642:	f0 91 18 08 	lds	r31, 0x0818
    5646:	83 e0       	ldi	r24, 0x03	; 3
    5648:	81 87       	std	Z+9, r24	; 0x09
            nrk_rem_from_readyQ(task_ID);
    564a:	80 2f       	mov	r24, r16
    564c:	0e 94 7b 24 	call	0x48f6	; 0x48f6 <nrk_rem_from_readyQ>
    5650:	61 e6       	ldi	r22, 0x61	; 97
    5652:	66 2e       	mov	r6, r22
    5654:	67 e0       	ldi	r22, 0x07	; 7
    5656:	76 2e       	mov	r7, r22

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    5658:	00 e6       	ldi	r16, 0x60	; 96
    565a:	1a ee       	ldi	r17, 0xEA	; 234
    565c:	20 e0       	ldi	r18, 0x00	; 0
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
                    nrk_task_TCB[task_ID].num_periods=1;
    565e:	51 e0       	ldi	r21, 0x01	; 1
    5660:	45 2e       	mov	r4, r21
    5662:	51 2c       	mov	r5, r1
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    5664:	4a ef       	ldi	r20, 0xFA	; 250
    5666:	c4 2e       	mov	r12, r20
    5668:	d1 2c       	mov	r13, r1
                nrk_task_TCB[task_ID].nw_flag=0;
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    nrk_task_TCB[task_ID].task_state = READY;
    566a:	32 e0       	ldi	r19, 0x02	; 2
    566c:	f3 2e       	mov	r15, r19
            // printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    566e:	91 e0       	ldi	r25, 0x01	; 1
    5670:	89 2e       	mov	r8, r25
    5672:	91 2c       	mov	r9, r1
    5674:	a1 2c       	mov	r10, r1
    5676:	b1 2c       	mov	r11, r1

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    {
        if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    5678:	d3 01       	movw	r26, r6
    567a:	13 96       	adiw	r26, 0x03	; 3
    567c:	8c 91       	ld	r24, X
    567e:	13 97       	sbiw	r26, 0x03	; 3
    5680:	8f 3f       	cpi	r24, 0xFF	; 255
    5682:	09 f4       	brne	.+2      	; 0x5686 <_nrk_scheduler+0x274>
    5684:	c4 c0       	rjmp	.+392    	; 0x580e <_nrk_scheduler+0x3fc>
        nrk_task_TCB[task_ID].suspend_flag=0;
    5686:	1c 92       	st	X, r1
        if( nrk_task_TCB[task_ID].task_ID!=NRK_IDLE_TASK_ID && nrk_task_TCB[task_ID].task_state!=FINISHED )
    5688:	88 23       	and	r24, r24
    568a:	09 f4       	brne	.+2      	; 0x568e <_nrk_scheduler+0x27c>
    568c:	43 c0       	rjmp	.+134    	; 0x5714 <_nrk_scheduler+0x302>
    568e:	14 96       	adiw	r26, 0x04	; 4
    5690:	8c 91       	ld	r24, X
    5692:	14 97       	sbiw	r26, 0x04	; 4
    5694:	84 30       	cpi	r24, 0x04	; 4
    5696:	f1 f1       	breq	.+124    	; 0x5714 <_nrk_scheduler+0x302>
        {
            if(  nrk_task_TCB[task_ID].next_wakeup >= _nrk_prev_timer_val )
    5698:	50 96       	adiw	r26, 0x10	; 16
    569a:	4d 91       	ld	r20, X+
    569c:	5c 91       	ld	r21, X
    569e:	51 97       	sbiw	r26, 0x11	; 17
    56a0:	80 91 84 05 	lds	r24, 0x0584
    56a4:	90 e0       	ldi	r25, 0x00	; 0
    56a6:	48 17       	cp	r20, r24
    56a8:	59 07       	cpc	r21, r25
    56aa:	38 f0       	brcs	.+14     	; 0x56ba <_nrk_scheduler+0x2a8>
                nrk_task_TCB[task_ID].next_wakeup-=_nrk_prev_timer_val;
    56ac:	48 1b       	sub	r20, r24
    56ae:	59 0b       	sbc	r21, r25
    56b0:	51 96       	adiw	r26, 0x11	; 17
    56b2:	5c 93       	st	X, r21
    56b4:	4e 93       	st	-X, r20
    56b6:	50 97       	sbiw	r26, 0x10	; 16
    56b8:	03 c0       	rjmp	.+6      	; 0x56c0 <_nrk_scheduler+0x2ae>
            else
            {
                nrk_task_TCB[task_ID].next_wakeup=0;
    56ba:	f3 01       	movw	r30, r6
    56bc:	11 8a       	std	Z+17, r1	; 0x11
    56be:	10 8a       	std	Z+16, r1	; 0x10
            }
            // Do next period book keeping.
            // next_period needs to be set such that the period is kept consistent even if other
            // wait until functions are called.
            if( nrk_task_TCB[task_ID].next_period >= _nrk_prev_timer_val )
    56c0:	d3 01       	movw	r26, r6
    56c2:	52 96       	adiw	r26, 0x12	; 18
    56c4:	4d 91       	ld	r20, X+
    56c6:	5c 91       	ld	r21, X
    56c8:	53 97       	sbiw	r26, 0x13	; 19
    56ca:	48 17       	cp	r20, r24
    56cc:	59 07       	cpc	r21, r25
    56ce:	38 f0       	brcs	.+14     	; 0x56de <_nrk_scheduler+0x2cc>
                nrk_task_TCB[task_ID].next_period-=_nrk_prev_timer_val;
    56d0:	48 1b       	sub	r20, r24
    56d2:	59 0b       	sbc	r21, r25
    56d4:	53 96       	adiw	r26, 0x13	; 19
    56d6:	5c 93       	st	X, r21
    56d8:	4e 93       	st	-X, r20
    56da:	52 97       	sbiw	r26, 0x12	; 18
    56dc:	12 c0       	rjmp	.+36     	; 0x5702 <_nrk_scheduler+0x2f0>
            else
            {
                if(nrk_task_TCB[task_ID].period>_nrk_prev_timer_val)
    56de:	f3 01       	movw	r30, r6
    56e0:	66 89       	ldd	r22, Z+22	; 0x16
    56e2:	77 89       	ldd	r23, Z+23	; 0x17
    56e4:	86 17       	cp	r24, r22
    56e6:	97 07       	cpc	r25, r23
    56e8:	28 f4       	brcc	.+10     	; 0x56f4 <_nrk_scheduler+0x2e2>
                    nrk_task_TCB[task_ID].next_period= nrk_task_TCB[task_ID].period-_nrk_prev_timer_val;
    56ea:	68 1b       	sub	r22, r24
    56ec:	79 0b       	sbc	r23, r25
    56ee:	73 8b       	std	Z+19, r23	; 0x13
    56f0:	62 8b       	std	Z+18, r22	; 0x12
    56f2:	07 c0       	rjmp	.+14     	; 0x5702 <_nrk_scheduler+0x2f0>
                else
                    nrk_task_TCB[task_ID].next_period= _nrk_prev_timer_val % nrk_task_TCB[task_ID].period;
    56f4:	0e 94 83 49 	call	0x9306	; 0x9306 <__udivmodhi4>
    56f8:	d3 01       	movw	r26, r6
    56fa:	53 96       	adiw	r26, 0x13	; 19
    56fc:	9c 93       	st	X, r25
    56fe:	8e 93       	st	-X, r24
    5700:	52 97       	sbiw	r26, 0x12	; 18
            }
            if(nrk_task_TCB[task_ID].next_period==0) nrk_task_TCB[task_ID].next_period=nrk_task_TCB[task_ID].period;
    5702:	f3 01       	movw	r30, r6
    5704:	82 89       	ldd	r24, Z+18	; 0x12
    5706:	93 89       	ldd	r25, Z+19	; 0x13
    5708:	00 97       	sbiw	r24, 0x00	; 0
    570a:	21 f4       	brne	.+8      	; 0x5714 <_nrk_scheduler+0x302>
    570c:	86 89       	ldd	r24, Z+22	; 0x16
    570e:	97 89       	ldd	r25, Z+23	; 0x17
    5710:	93 8b       	std	Z+19, r25	; 0x13
    5712:	82 8b       	std	Z+18, r24	; 0x12

        }


        // Look for Next Task that Might Wakeup to interrupt current task
        if (nrk_task_TCB[task_ID].task_state == SUSPENDED )
    5714:	d3 01       	movw	r26, r6
    5716:	14 96       	adiw	r26, 0x04	; 4
    5718:	8c 91       	ld	r24, X
    571a:	14 97       	sbiw	r26, 0x04	; 4
    571c:	83 30       	cpi	r24, 0x03	; 3
    571e:	09 f0       	breq	.+2      	; 0x5722 <_nrk_scheduler+0x310>
    5720:	76 c0       	rjmp	.+236    	; 0x580e <_nrk_scheduler+0x3fc>
        {
            // printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
    5722:	50 96       	adiw	r26, 0x10	; 16
    5724:	8d 91       	ld	r24, X+
    5726:	9c 91       	ld	r25, X
    5728:	51 97       	sbiw	r26, 0x11	; 17
    572a:	00 97       	sbiw	r24, 0x00	; 0
    572c:	09 f0       	breq	.+2      	; 0x5730 <_nrk_scheduler+0x31e>
    572e:	66 c0       	rjmp	.+204    	; 0x57fc <_nrk_scheduler+0x3ea>
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    5730:	12 96       	adiw	r26, 0x02	; 2
    5732:	8c 91       	ld	r24, X
    5734:	12 97       	sbiw	r26, 0x02	; 2
    5736:	88 23       	and	r24, r24
    5738:	a9 f0       	breq	.+42     	; 0x5764 <_nrk_scheduler+0x352>
    573a:	11 96       	adiw	r26, 0x01	; 1
    573c:	8c 91       	ld	r24, X
    573e:	11 97       	sbiw	r26, 0x01	; 1
    5740:	88 23       	and	r24, r24
    5742:	81 f0       	breq	.+32     	; 0x5764 <_nrk_scheduler+0x352>
    5744:	d5 01       	movw	r26, r10
    5746:	c4 01       	movw	r24, r8
    5748:	00 90 07 08 	lds	r0, 0x0807
    574c:	04 c0       	rjmp	.+8      	; 0x5756 <_nrk_scheduler+0x344>
    574e:	88 0f       	add	r24, r24
    5750:	99 1f       	adc	r25, r25
    5752:	aa 1f       	adc	r26, r26
    5754:	bb 1f       	adc	r27, r27
    5756:	0a 94       	dec	r0
    5758:	d2 f7       	brpl	.-12     	; 0x574e <_nrk_scheduler+0x33c>
    575a:	f3 01       	movw	r30, r6
    575c:	84 87       	std	Z+12, r24	; 0x0c
    575e:	95 87       	std	Z+13, r25	; 0x0d
    5760:	a6 87       	std	Z+14, r26	; 0x0e
    5762:	b7 87       	std	Z+15, r27	; 0x0f
                //if(nrk_task_TCB[task_ID].event_suspend==0) nrk_task_TCB[task_ID].active_signal_mask=0;
                nrk_task_TCB[task_ID].event_suspend=0;
    5764:	d3 01       	movw	r26, r6
    5766:	12 96       	adiw	r26, 0x02	; 2
    5768:	1c 92       	st	X, r1
    576a:	12 97       	sbiw	r26, 0x02	; 2
                nrk_task_TCB[task_ID].nw_flag=0;
    576c:	11 96       	adiw	r26, 0x01	; 1
    576e:	1c 92       	st	X, r1
    5770:	11 97       	sbiw	r26, 0x01	; 1
                nrk_task_TCB[task_ID].suspend_flag=0;
    5772:	1c 92       	st	X, r1
                if(nrk_task_TCB[task_ID].num_periods==1)
    5774:	5a 96       	adiw	r26, 0x1a	; 26
    5776:	4d 91       	ld	r20, X+
    5778:	5c 91       	ld	r21, X
    577a:	5b 97       	sbiw	r26, 0x1b	; 27
    577c:	56 96       	adiw	r26, 0x16	; 22
    577e:	8d 91       	ld	r24, X+
    5780:	9c 91       	ld	r25, X
    5782:	57 97       	sbiw	r26, 0x17	; 23
    5784:	58 96       	adiw	r26, 0x18	; 24
    5786:	6d 91       	ld	r22, X+
    5788:	7c 91       	ld	r23, X
    578a:	59 97       	sbiw	r26, 0x19	; 25
    578c:	41 30       	cpi	r20, 0x01	; 1
    578e:	51 05       	cpc	r21, r1
    5790:	d9 f4       	brne	.+54     	; 0x57c8 <_nrk_scheduler+0x3b6>
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    5792:	55 96       	adiw	r26, 0x15	; 21
    5794:	7c 93       	st	X, r23
    5796:	6e 93       	st	-X, r22
    5798:	54 97       	sbiw	r26, 0x14	; 20
                    nrk_task_TCB[task_ID].task_state = READY;
    579a:	14 96       	adiw	r26, 0x04	; 4
    579c:	fc 92       	st	X, r15
    579e:	14 97       	sbiw	r26, 0x04	; 4
                    nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
    57a0:	52 96       	adiw	r26, 0x12	; 18
    57a2:	4d 91       	ld	r20, X+
    57a4:	5c 91       	ld	r21, X
    57a6:	53 97       	sbiw	r26, 0x13	; 19
    57a8:	51 96       	adiw	r26, 0x11	; 17
    57aa:	5c 93       	st	X, r21
    57ac:	4e 93       	st	-X, r20
    57ae:	50 97       	sbiw	r26, 0x10	; 16
                    // If there is no period set, don't wakeup periodically
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    57b0:	00 97       	sbiw	r24, 0x00	; 0
    57b2:	21 f4       	brne	.+8      	; 0x57bc <_nrk_scheduler+0x3aa>
    57b4:	51 96       	adiw	r26, 0x11	; 17
    57b6:	dc 92       	st	X, r13
    57b8:	ce 92       	st	-X, r12
    57ba:	50 97       	sbiw	r26, 0x10	; 16
                    nrk_add_to_readyQ(task_ID);
    57bc:	82 2f       	mov	r24, r18
    57be:	29 83       	std	Y+1, r18	; 0x01
    57c0:	0e 94 ca 23 	call	0x4794	; 0x4794 <nrk_add_to_readyQ>
    57c4:	29 81       	ldd	r18, Y+1	; 0x01
    57c6:	1a c0       	rjmp	.+52     	; 0x57fc <_nrk_scheduler+0x3ea>
                }
                else
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    57c8:	f3 01       	movw	r30, r6
    57ca:	75 8b       	std	Z+21, r23	; 0x15
    57cc:	64 8b       	std	Z+20, r22	; 0x14
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    57ce:	ba 01       	movw	r22, r20
    57d0:	61 50       	subi	r22, 0x01	; 1
    57d2:	70 40       	sbci	r23, 0x00	; 0
    57d4:	68 9f       	mul	r22, r24
    57d6:	a0 01       	movw	r20, r0
    57d8:	69 9f       	mul	r22, r25
    57da:	50 0d       	add	r21, r0
    57dc:	78 9f       	mul	r23, r24
    57de:	50 0d       	add	r21, r0
    57e0:	11 24       	eor	r1, r1
    57e2:	51 8b       	std	Z+17, r21	; 0x11
    57e4:	40 8b       	std	Z+16, r20	; 0x10
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    57e6:	53 8b       	std	Z+19, r21	; 0x13
    57e8:	42 8b       	std	Z+18, r20	; 0x12
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    57ea:	00 97       	sbiw	r24, 0x00	; 0
    57ec:	11 f4       	brne	.+4      	; 0x57f2 <_nrk_scheduler+0x3e0>
    57ee:	d1 8a       	std	Z+17, r13	; 0x11
    57f0:	c0 8a       	std	Z+16, r12	; 0x10
                    nrk_task_TCB[task_ID].num_periods=1;
    57f2:	d3 01       	movw	r26, r6
    57f4:	5b 96       	adiw	r26, 0x1b	; 27
    57f6:	5c 92       	st	X, r5
    57f8:	4e 92       	st	-X, r4
    57fa:	5a 97       	sbiw	r26, 0x1a	; 26
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    57fc:	f3 01       	movw	r30, r6
    57fe:	80 89       	ldd	r24, Z+16	; 0x10
    5800:	91 89       	ldd	r25, Z+17	; 0x11
    5802:	00 97       	sbiw	r24, 0x00	; 0
    5804:	21 f0       	breq	.+8      	; 0x580e <_nrk_scheduler+0x3fc>
    5806:	80 17       	cp	r24, r16
    5808:	91 07       	cpc	r25, r17
    580a:	08 f4       	brcc	.+2      	; 0x580e <_nrk_scheduler+0x3fc>
    580c:	8c 01       	movw	r16, r24

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    580e:	2f 5f       	subi	r18, 0xFF	; 255
    5810:	81 e2       	ldi	r24, 0x21	; 33
    5812:	90 e0       	ldi	r25, 0x00	; 0
    5814:	68 0e       	add	r6, r24
    5816:	79 1e       	adc	r7, r25
    5818:	25 30       	cpi	r18, 0x05	; 5
    581a:	09 f0       	breq	.+2      	; 0x581e <_nrk_scheduler+0x40c>
    581c:	2d cf       	rjmp	.-422    	; 0x5678 <_nrk_scheduler+0x266>
        }
    }


#ifdef NRK_STATS_TRACKER
    _nrk_stats_task_start(nrk_cur_task_TCB->task_ID);
    581e:	e0 91 17 08 	lds	r30, 0x0817
    5822:	f0 91 18 08 	lds	r31, 0x0818
    5826:	80 85       	ldd	r24, Z+8	; 0x08
    5828:	0e 94 36 17 	call	0x2e6c	; 0x2e6c <_nrk_stats_task_start>
#endif
    task_ID = nrk_get_high_ready_task_ID();
    582c:	0e 94 b9 23 	call	0x4772	; 0x4772 <nrk_get_high_ready_task_ID>
    5830:	f8 2e       	mov	r15, r24
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    5832:	28 2f       	mov	r18, r24
    5834:	33 27       	eor	r19, r19
    5836:	27 fd       	sbrc	r18, 7
    5838:	30 95       	com	r19
    583a:	f9 01       	movw	r30, r18
    583c:	85 e0       	ldi	r24, 0x05	; 5
    583e:	ee 0f       	add	r30, r30
    5840:	ff 1f       	adc	r31, r31
    5842:	8a 95       	dec	r24
    5844:	e1 f7       	brne	.-8      	; 0x583e <_nrk_scheduler+0x42c>
    5846:	e2 0f       	add	r30, r18
    5848:	f3 1f       	adc	r31, r19
    584a:	e4 5a       	subi	r30, 0xA4	; 164
    584c:	f8 4f       	sbci	r31, 0xF8	; 248
    584e:	82 85       	ldd	r24, Z+10	; 0x0a
    5850:	80 93 19 08 	sts	0x0819, r24
    nrk_high_ready_TCB = &nrk_task_TCB[task_ID];
    5854:	f0 93 09 08 	sts	0x0809, r31
    5858:	e0 93 08 08 	sts	0x0808, r30
    // task_ID holds the highest priority READY task ID
    // So nrk_task_TCB[task_ID].cpu_remaining holds the READY task's end time

    // Now we pick the next wakeup (either the end of the current task, or the possible resume
    // of a suspended task)
    if(task_ID!=NRK_IDLE_TASK_ID)
    585c:	ff 20       	and	r15, r15
    585e:	99 f0       	breq	.+38     	; 0x5886 <_nrk_scheduler+0x474>
    {
        // You are a non-Idle Task
        if(nrk_task_TCB[task_ID].cpu_reserve!=0 && nrk_task_TCB[task_ID].cpu_remaining<MAX_SCHED_WAKEUP_TIME)
    5860:	25 8d       	ldd	r18, Z+29	; 0x1d
    5862:	36 8d       	ldd	r19, Z+30	; 0x1e
    5864:	21 15       	cp	r18, r1
    5866:	31 05       	cpc	r19, r1
    5868:	51 f0       	breq	.+20     	; 0x587e <_nrk_scheduler+0x46c>
    586a:	21 8d       	ldd	r18, Z+25	; 0x19
    586c:	32 8d       	ldd	r19, Z+26	; 0x1a
    586e:	2a 3f       	cpi	r18, 0xFA	; 250
    5870:	31 05       	cpc	r19, r1
    5872:	28 f4       	brcc	.+10     	; 0x587e <_nrk_scheduler+0x46c>
    5874:	20 17       	cp	r18, r16
    5876:	31 07       	cpc	r19, r17
    5878:	f8 f4       	brcc	.+62     	; 0x58b8 <_nrk_scheduler+0x4a6>
    587a:	89 01       	movw	r16, r18
    587c:	1d c0       	rjmp	.+58     	; 0x58b8 <_nrk_scheduler+0x4a6>
    587e:	0b 3f       	cpi	r16, 0xFB	; 251
    5880:	11 05       	cpc	r17, r1
    5882:	d0 f0       	brcs	.+52     	; 0x58b8 <_nrk_scheduler+0x4a6>
    5884:	14 c0       	rjmp	.+40     	; 0x58ae <_nrk_scheduler+0x49c>
        // Make sure you wake up from the idle task a little earlier
        // if you would go into deep sleep...
        // After waking from deep sleep, the next context swap must be at least
        // NRK_SLEEP_WAKEUP_TIME-1 away to make sure the CPU wakes up in time.
#ifndef NRK_NO_POWER_DOWN
        if(next_wake>NRK_SLEEP_WAKEUP_TIME)
    5886:	05 31       	cpi	r16, 0x15	; 21
    5888:	11 05       	cpc	r17, r1
    588a:	b0 f0       	brcs	.+44     	; 0x58b8 <_nrk_scheduler+0x4a6>
        {
            if(next_wake-NRK_SLEEP_WAKEUP_TIME<MAX_SCHED_WAKEUP_TIME)
    588c:	98 01       	movw	r18, r16
    588e:	24 51       	subi	r18, 0x14	; 20
    5890:	30 40       	sbci	r19, 0x00	; 0
    5892:	2a 3f       	cpi	r18, 0xFA	; 250
    5894:	31 05       	cpc	r19, r1
    5896:	38 f4       	brcc	.+14     	; 0x58a6 <_nrk_scheduler+0x494>
    5898:	89 01       	movw	r16, r18
    589a:	23 31       	cpi	r18, 0x13	; 19
    589c:	31 05       	cpc	r19, r1
    589e:	60 f4       	brcc	.+24     	; 0x58b8 <_nrk_scheduler+0x4a6>
    58a0:	03 e1       	ldi	r16, 0x13	; 19
    58a2:	10 e0       	ldi	r17, 0x00	; 0
    58a4:	09 c0       	rjmp	.+18     	; 0x58b8 <_nrk_scheduler+0x4a6>
                else
                {
                    next_wake=next_wake-NRK_SLEEP_WAKEUP_TIME;
                }
            }
            else if(next_wake>NRK_SLEEP_WAKEUP_TIME+MAX_SCHED_WAKEUP_TIME)
    58a6:	91 e0       	ldi	r25, 0x01	; 1
    58a8:	0e 30       	cpi	r16, 0x0E	; 14
    58aa:	19 07       	cpc	r17, r25
    58ac:	19 f0       	breq	.+6      	; 0x58b4 <_nrk_scheduler+0x4a2>
            {
                next_wake=MAX_SCHED_WAKEUP_TIME;
    58ae:	0a ef       	ldi	r16, 0xFA	; 250
    58b0:	10 e0       	ldi	r17, 0x00	; 0
    58b2:	02 c0       	rjmp	.+4      	; 0x58b8 <_nrk_scheduler+0x4a6>
            }
            else
            {
                next_wake=MAX_SCHED_WAKEUP_TIME-NRK_SLEEP_WAKEUP_TIME;
    58b4:	06 ee       	ldi	r16, 0xE6	; 230
    58b6:	10 e0       	ldi	r17, 0x00	; 0
    //  If we disable power down, we still need to wakeup before the overflow
#ifdef NRK_NO_POWER_DOWN
    if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
#endif
    //printf( "nw = %d %d %d\r\n",task_ID,_nrk_cpu_state,next_wake);
    nrk_cur_task_prio = nrk_high_ready_prio;
    58b8:	80 93 0a 08 	sts	0x080A, r24
    nrk_cur_task_TCB  = nrk_high_ready_TCB;
    58bc:	f0 93 18 08 	sts	0x0818, r31
    58c0:	e0 93 17 08 	sts	0x0817, r30
        nrk_kprintf( PSTR( "KERNEL TEST: BAD TCB!\r\n" ));
    }
#endif
    //printf( "n %u %u %u %u\r\n",task_ID, _nrk_prev_timer_val, next_wake,_nrk_os_timer_get());

    _nrk_prev_timer_val=next_wake;
    58c4:	00 93 84 05 	sts	0x0584, r16


    if((_nrk_os_timer_get()+1)>=next_wake)  // just bigger then, or equal?
    58c8:	0e 94 99 2e 	call	0x5d32	; 0x5d32 <_nrk_os_timer_get>
    58cc:	28 2f       	mov	r18, r24
    58ce:	30 e0       	ldi	r19, 0x00	; 0
    58d0:	2f 5f       	subi	r18, 0xFF	; 255
    58d2:	3f 4f       	sbci	r19, 0xFF	; 255
    58d4:	20 17       	cp	r18, r16
    58d6:	31 07       	cpc	r19, r17
    58d8:	40 f0       	brcs	.+16     	; 0x58ea <_nrk_scheduler+0x4d8>
        if(!(task_ID==NRK_IDLE_TASK_ID && _nrk_cpu_state==CPU_SLEEP))
            nrk_kernel_error_add(NRK_WAKEUP_MISSED,task_ID);
#endif
        // This is bad news, but keeps things running
        // +2 just in case we are on the edge of the last tick
        next_wake=_nrk_os_timer_get()+2;
    58da:	0e 94 99 2e 	call	0x5d32	; 0x5d32 <_nrk_os_timer_get>
    58de:	08 2f       	mov	r16, r24
    58e0:	10 e0       	ldi	r17, 0x00	; 0
    58e2:	0e 5f       	subi	r16, 0xFE	; 254
    58e4:	1f 4f       	sbci	r17, 0xFF	; 255
        _nrk_prev_timer_val=next_wake;
    58e6:	00 93 84 05 	sts	0x0584, r16
    }

    if(task_ID!=NRK_IDLE_TASK_ID) _nrk_cpu_state=CPU_ACTIVE;
    58ea:	ff 20       	and	r15, r15
    58ec:	11 f0       	breq	.+4      	; 0x58f2 <_nrk_scheduler+0x4e0>
    58ee:	10 92 0b 08 	sts	0x080B, r1

    _nrk_set_next_wakeup(next_wake);
    58f2:	80 2f       	mov	r24, r16
    58f4:	0e 94 96 2e 	call	0x5d2c	; 0x5d2c <_nrk_set_next_wakeup>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
#endif
    nrk_stack_pointer_restore();
    58f8:	0e 94 5a 30 	call	0x60b4	; 0x60b4 <nrk_stack_pointer_restore>
    //nrk_int_enable();
    nrk_start_high_ready_task();
    58fc:	0e 94 bd 3b 	call	0x777a	; 0x777a <nrk_start_high_ready_task>

}
    5900:	0f 90       	pop	r0
    5902:	cf 91       	pop	r28
    5904:	df 91       	pop	r29
    5906:	1f 91       	pop	r17
    5908:	0f 91       	pop	r16
    590a:	ff 90       	pop	r15
    590c:	ef 90       	pop	r14
    590e:	df 90       	pop	r13
    5910:	cf 90       	pop	r12
    5912:	bf 90       	pop	r11
    5914:	af 90       	pop	r10
    5916:	9f 90       	pop	r9
    5918:	8f 90       	pop	r8
    591a:	7f 90       	pop	r7
    591c:	6f 90       	pop	r6
    591e:	5f 90       	pop	r5
    5920:	4f 90       	pop	r4
    5922:	08 95       	ret

00005924 <_nrk_sw_wdt_check>:
#include <stdio.h>

#ifdef NRK_SW_WDT

void _nrk_sw_wdt_check()
{
    5924:	2f 92       	push	r2
    5926:	3f 92       	push	r3
    5928:	4f 92       	push	r4
    592a:	5f 92       	push	r5
    592c:	6f 92       	push	r6
    592e:	7f 92       	push	r7
    5930:	8f 92       	push	r8
    5932:	9f 92       	push	r9
    5934:	af 92       	push	r10
    5936:	bf 92       	push	r11
    5938:	cf 92       	push	r12
    593a:	df 92       	push	r13
    593c:	ef 92       	push	r14
    593e:	ff 92       	push	r15
    5940:	0f 93       	push	r16
    5942:	1f 93       	push	r17
    5944:	df 93       	push	r29
    5946:	cf 93       	push	r28
    5948:	cd b7       	in	r28, 0x3d	; 61
    594a:	de b7       	in	r29, 0x3e	; 62
    594c:	60 97       	sbiw	r28, 0x10	; 16
    594e:	0f b6       	in	r0, 0x3f	; 63
    5950:	f8 94       	cli
    5952:	de bf       	out	0x3e, r29	; 62
    5954:	0f be       	out	0x3f, r0	; 63
    5956:	cd bf       	out	0x3d, r28	; 61
    uint8_t i;
    nrk_time_t now;
    nrk_time_t sub;
    nrk_time_get(&now);
    5958:	ce 01       	movw	r24, r28
    595a:	01 96       	adiw	r24, 0x01	; 1
    595c:	0e 94 18 27 	call	0x4e30	; 0x4e30 <nrk_time_get>
    5960:	9a e1       	ldi	r25, 0x1A	; 26
    5962:	49 2e       	mov	r4, r25
    5964:	98 e0       	ldi	r25, 0x08	; 8
    5966:	59 2e       	mov	r5, r25
    5968:	66 24       	eor	r6, r6
    596a:	77 24       	eor	r7, r7
    for(i=0; i<NRK_MAX_SW_WDT; i++ )
    {
        if(sw_wdts[i].active==1 && (nrk_time_sub(&sub,sw_wdts[i].next_period,now)==NRK_ERROR))
    596c:	89 e0       	ldi	r24, 0x09	; 9
    596e:	28 2e       	mov	r2, r24
    5970:	31 2c       	mov	r3, r1
    5972:	2c 0e       	add	r2, r28
    5974:	3d 1e       	adc	r3, r29
    5976:	d2 01       	movw	r26, r4
    5978:	12 96       	adiw	r26, 0x02	; 2
    597a:	8c 91       	ld	r24, X
    597c:	12 97       	sbiw	r26, 0x02	; 2
    597e:	81 30       	cpi	r24, 0x01	; 1
    5980:	71 f5       	brne	.+92     	; 0x59de <_nrk_sw_wdt_check+0xba>
    5982:	83 e1       	ldi	r24, 0x13	; 19
    5984:	90 e0       	ldi	r25, 0x00	; 0
    5986:	68 9e       	mul	r6, r24
    5988:	f0 01       	movw	r30, r0
    598a:	69 9e       	mul	r6, r25
    598c:	f0 0d       	add	r31, r0
    598e:	78 9e       	mul	r7, r24
    5990:	f0 0d       	add	r31, r0
    5992:	11 24       	eor	r1, r1
    5994:	eb 5d       	subi	r30, 0xDB	; 219
    5996:	f7 4f       	sbci	r31, 0xF7	; 247
    5998:	c1 01       	movw	r24, r2
    599a:	00 81       	ld	r16, Z
    599c:	11 81       	ldd	r17, Z+1	; 0x01
    599e:	22 81       	ldd	r18, Z+2	; 0x02
    59a0:	33 81       	ldd	r19, Z+3	; 0x03
    59a2:	44 81       	ldd	r20, Z+4	; 0x04
    59a4:	55 81       	ldd	r21, Z+5	; 0x05
    59a6:	66 81       	ldd	r22, Z+6	; 0x06
    59a8:	77 81       	ldd	r23, Z+7	; 0x07
    59aa:	89 80       	ldd	r8, Y+1	; 0x01
    59ac:	9a 80       	ldd	r9, Y+2	; 0x02
    59ae:	ab 80       	ldd	r10, Y+3	; 0x03
    59b0:	bc 80       	ldd	r11, Y+4	; 0x04
    59b2:	cd 80       	ldd	r12, Y+5	; 0x05
    59b4:	de 80       	ldd	r13, Y+6	; 0x06
    59b6:	ef 80       	ldd	r14, Y+7	; 0x07
    59b8:	f8 84       	ldd	r15, Y+8	; 0x08
    59ba:	0e 94 76 27 	call	0x4eec	; 0x4eec <nrk_time_sub>
    59be:	8f 3f       	cpi	r24, 0xFF	; 255
    59c0:	71 f4       	brne	.+28     	; 0x59de <_nrk_sw_wdt_check+0xba>
        {
            nrk_kernel_error_add(NRK_SW_WATCHDOG_ERROR,i );
    59c2:	85 e1       	ldi	r24, 0x15	; 21
    59c4:	66 2d       	mov	r22, r6
    59c6:	0e 94 9c 1e 	call	0x3d38	; 0x3d38 <nrk_kernel_error_add>
            if(sw_wdts[i].error_func==NULL)
    59ca:	d2 01       	movw	r26, r4
    59cc:	ed 91       	ld	r30, X+
    59ce:	fc 91       	ld	r31, X
    59d0:	11 97       	sbiw	r26, 0x01	; 1
    59d2:	30 97       	sbiw	r30, 0x00	; 0
    59d4:	19 f4       	brne	.+6      	; 0x59dc <_nrk_sw_wdt_check+0xb8>
                // if hw wtd set, this will reboot node
                nrk_halt();
    59d6:	0e 94 89 14 	call	0x2912	; 0x2912 <nrk_halt>
    59da:	01 c0       	rjmp	.+2      	; 0x59de <_nrk_sw_wdt_check+0xba>
            else
                sw_wdts[i].error_func();
    59dc:	09 95       	icall
    59de:	08 94       	sec
    59e0:	61 1c       	adc	r6, r1
    59e2:	71 1c       	adc	r7, r1
    59e4:	e3 e1       	ldi	r30, 0x13	; 19
    59e6:	f0 e0       	ldi	r31, 0x00	; 0
    59e8:	4e 0e       	add	r4, r30
    59ea:	5f 1e       	adc	r5, r31
{
    uint8_t i;
    nrk_time_t now;
    nrk_time_t sub;
    nrk_time_get(&now);
    for(i=0; i<NRK_MAX_SW_WDT; i++ )
    59ec:	f3 e0       	ldi	r31, 0x03	; 3
    59ee:	6f 16       	cp	r6, r31
    59f0:	71 04       	cpc	r7, r1
    59f2:	09 f6       	brne	.-126    	; 0x5976 <_nrk_sw_wdt_check+0x52>
                sw_wdts[i].error_func();
            // call func
        }
    }

}
    59f4:	60 96       	adiw	r28, 0x10	; 16
    59f6:	0f b6       	in	r0, 0x3f	; 63
    59f8:	f8 94       	cli
    59fa:	de bf       	out	0x3e, r29	; 62
    59fc:	0f be       	out	0x3f, r0	; 63
    59fe:	cd bf       	out	0x3d, r28	; 61
    5a00:	cf 91       	pop	r28
    5a02:	df 91       	pop	r29
    5a04:	1f 91       	pop	r17
    5a06:	0f 91       	pop	r16
    5a08:	ff 90       	pop	r15
    5a0a:	ef 90       	pop	r14
    5a0c:	df 90       	pop	r13
    5a0e:	cf 90       	pop	r12
    5a10:	bf 90       	pop	r11
    5a12:	af 90       	pop	r10
    5a14:	9f 90       	pop	r9
    5a16:	8f 90       	pop	r8
    5a18:	7f 90       	pop	r7
    5a1a:	6f 90       	pop	r6
    5a1c:	5f 90       	pop	r5
    5a1e:	4f 90       	pop	r4
    5a20:	3f 90       	pop	r3
    5a22:	2f 90       	pop	r2
    5a24:	08 95       	ret

00005a26 <_nrk_sw_wdt_init>:

void _nrk_sw_wdt_init()
{
    uint8_t i;
    for(i=0; i<NRK_MAX_SW_WDT; i++ )
        sw_wdts[i].active=0;
    5a26:	10 92 1c 08 	sts	0x081C, r1
    5a2a:	10 92 2f 08 	sts	0x082F, r1
    5a2e:	10 92 42 08 	sts	0x0842, r1
}
    5a32:	08 95       	ret

00005a34 <nrk_sw_wdt_init>:

int8_t nrk_sw_wdt_init(uint8_t id, nrk_time_t *period, void *func)
{
    5a34:	cf 93       	push	r28
    5a36:	df 93       	push	r29
    5a38:	fb 01       	movw	r30, r22
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5a3a:	83 30       	cpi	r24, 0x03	; 3
    5a3c:	08 f5       	brcc	.+66     	; 0x5a80 <nrk_sw_wdt_init+0x4c>
    sw_wdts[id].error_func=func;
    5a3e:	90 e0       	ldi	r25, 0x00	; 0
    5a40:	23 e1       	ldi	r18, 0x13	; 19
    5a42:	30 e0       	ldi	r19, 0x00	; 0
    5a44:	82 9f       	mul	r24, r18
    5a46:	e0 01       	movw	r28, r0
    5a48:	83 9f       	mul	r24, r19
    5a4a:	d0 0d       	add	r29, r0
    5a4c:	92 9f       	mul	r25, r18
    5a4e:	d0 0d       	add	r29, r0
    5a50:	11 24       	eor	r1, r1
    5a52:	c6 5e       	subi	r28, 0xE6	; 230
    5a54:	d7 4f       	sbci	r29, 0xF7	; 247
    5a56:	59 83       	std	Y+1, r21	; 0x01
    5a58:	48 83       	st	Y, r20
    sw_wdts[id].period.secs=period->secs;
    5a5a:	80 81       	ld	r24, Z
    5a5c:	91 81       	ldd	r25, Z+1	; 0x01
    5a5e:	a2 81       	ldd	r26, Z+2	; 0x02
    5a60:	b3 81       	ldd	r27, Z+3	; 0x03
    5a62:	8b 83       	std	Y+3, r24	; 0x03
    5a64:	9c 83       	std	Y+4, r25	; 0x04
    5a66:	ad 83       	std	Y+5, r26	; 0x05
    5a68:	be 83       	std	Y+6, r27	; 0x06
    sw_wdts[id].period.nano_secs=period->nano_secs;
    5a6a:	84 81       	ldd	r24, Z+4	; 0x04
    5a6c:	95 81       	ldd	r25, Z+5	; 0x05
    5a6e:	a6 81       	ldd	r26, Z+6	; 0x06
    5a70:	b7 81       	ldd	r27, Z+7	; 0x07
    5a72:	8f 83       	std	Y+7, r24	; 0x07
    5a74:	98 87       	std	Y+8, r25	; 0x08
    5a76:	a9 87       	std	Y+9, r26	; 0x09
    5a78:	ba 87       	std	Y+10, r27	; 0x0a
    sw_wdts[id].active=0;
    5a7a:	1a 82       	std	Y+2, r1	; 0x02
    return NRK_OK;
    5a7c:	81 e0       	ldi	r24, 0x01	; 1
    5a7e:	01 c0       	rjmp	.+2      	; 0x5a82 <nrk_sw_wdt_init+0x4e>
        sw_wdts[i].active=0;
}

int8_t nrk_sw_wdt_init(uint8_t id, nrk_time_t *period, void *func)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5a80:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].error_func=func;
    sw_wdts[id].period.secs=period->secs;
    sw_wdts[id].period.nano_secs=period->nano_secs;
    sw_wdts[id].active=0;
    return NRK_OK;
}
    5a82:	df 91       	pop	r29
    5a84:	cf 91       	pop	r28
    5a86:	08 95       	ret

00005a88 <nrk_sw_wdt_update>:

int8_t nrk_sw_wdt_update(uint8_t id)
{
    5a88:	cf 92       	push	r12
    5a8a:	df 92       	push	r13
    5a8c:	ef 92       	push	r14
    5a8e:	ff 92       	push	r15
    5a90:	0f 93       	push	r16
    5a92:	1f 93       	push	r17
    5a94:	df 93       	push	r29
    5a96:	cf 93       	push	r28
    5a98:	cd b7       	in	r28, 0x3d	; 61
    5a9a:	de b7       	in	r29, 0x3e	; 62
    5a9c:	28 97       	sbiw	r28, 0x08	; 8
    5a9e:	0f b6       	in	r0, 0x3f	; 63
    5aa0:	f8 94       	cli
    5aa2:	de bf       	out	0x3e, r29	; 62
    5aa4:	0f be       	out	0x3f, r0	; 63
    5aa6:	cd bf       	out	0x3d, r28	; 61
    5aa8:	08 2f       	mov	r16, r24
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5aaa:	83 30       	cpi	r24, 0x03	; 3
    5aac:	d8 f5       	brcc	.+118    	; 0x5b24 <nrk_sw_wdt_update+0x9c>
    nrk_time_get(&now);
    5aae:	ce 01       	movw	r24, r28
    5ab0:	01 96       	adiw	r24, 0x01	; 1
    5ab2:	0e 94 18 27 	call	0x4e30	; 0x4e30 <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    5ab6:	40 2f       	mov	r20, r16
    5ab8:	50 e0       	ldi	r21, 0x00	; 0
    5aba:	23 e1       	ldi	r18, 0x13	; 19
    5abc:	30 e0       	ldi	r19, 0x00	; 0
    5abe:	42 9f       	mul	r20, r18
    5ac0:	c0 01       	movw	r24, r0
    5ac2:	43 9f       	mul	r20, r19
    5ac4:	90 0d       	add	r25, r0
    5ac6:	52 9f       	mul	r21, r18
    5ac8:	90 0d       	add	r25, r0
    5aca:	11 24       	eor	r1, r1
    5acc:	8c 01       	movw	r16, r24
    5ace:	06 5e       	subi	r16, 0xE6	; 230
    5ad0:	17 4f       	sbci	r17, 0xF7	; 247
    5ad2:	f8 01       	movw	r30, r16
    5ad4:	23 81       	ldd	r18, Z+3	; 0x03
    5ad6:	34 81       	ldd	r19, Z+4	; 0x04
    5ad8:	45 81       	ldd	r20, Z+5	; 0x05
    5ada:	56 81       	ldd	r21, Z+6	; 0x06
    5adc:	c9 80       	ldd	r12, Y+1	; 0x01
    5ade:	da 80       	ldd	r13, Y+2	; 0x02
    5ae0:	eb 80       	ldd	r14, Y+3	; 0x03
    5ae2:	fc 80       	ldd	r15, Y+4	; 0x04
    5ae4:	2c 0d       	add	r18, r12
    5ae6:	3d 1d       	adc	r19, r13
    5ae8:	4e 1d       	adc	r20, r14
    5aea:	5f 1d       	adc	r21, r15
    5aec:	23 87       	std	Z+11, r18	; 0x0b
    5aee:	34 87       	std	Z+12, r19	; 0x0c
    5af0:	45 87       	std	Z+13, r20	; 0x0d
    5af2:	56 87       	std	Z+14, r21	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    5af4:	27 81       	ldd	r18, Z+7	; 0x07
    5af6:	30 85       	ldd	r19, Z+8	; 0x08
    5af8:	41 85       	ldd	r20, Z+9	; 0x09
    5afa:	52 85       	ldd	r21, Z+10	; 0x0a
    5afc:	cd 80       	ldd	r12, Y+5	; 0x05
    5afe:	de 80       	ldd	r13, Y+6	; 0x06
    5b00:	ef 80       	ldd	r14, Y+7	; 0x07
    5b02:	f8 84       	ldd	r15, Y+8	; 0x08
    5b04:	2c 0d       	add	r18, r12
    5b06:	3d 1d       	adc	r19, r13
    5b08:	4e 1d       	adc	r20, r14
    5b0a:	5f 1d       	adc	r21, r15
    5b0c:	27 87       	std	Z+15, r18	; 0x0f
    5b0e:	30 8b       	std	Z+16, r19	; 0x10
    5b10:	41 8b       	std	Z+17, r20	; 0x11
    5b12:	52 8b       	std	Z+18, r21	; 0x12
    nrk_time_compact_nanos(&(sw_wdts[id].next_period));
    5b14:	8b 5d       	subi	r24, 0xDB	; 219
    5b16:	97 4f       	sbci	r25, 0xF7	; 247
    5b18:	0e 94 05 28 	call	0x500a	; 0x500a <nrk_time_compact_nanos>
    sw_wdts[id].active=1;
    5b1c:	81 e0       	ldi	r24, 0x01	; 1
    5b1e:	f8 01       	movw	r30, r16
    5b20:	82 83       	std	Z+2, r24	; 0x02
    return NRK_OK;
    5b22:	01 c0       	rjmp	.+2      	; 0x5b26 <nrk_sw_wdt_update+0x9e>
}

int8_t nrk_sw_wdt_update(uint8_t id)
{
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5b24:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    nrk_time_compact_nanos(&(sw_wdts[id].next_period));
    sw_wdts[id].active=1;
    return NRK_OK;
}
    5b26:	28 96       	adiw	r28, 0x08	; 8
    5b28:	0f b6       	in	r0, 0x3f	; 63
    5b2a:	f8 94       	cli
    5b2c:	de bf       	out	0x3e, r29	; 62
    5b2e:	0f be       	out	0x3f, r0	; 63
    5b30:	cd bf       	out	0x3d, r28	; 61
    5b32:	cf 91       	pop	r28
    5b34:	df 91       	pop	r29
    5b36:	1f 91       	pop	r17
    5b38:	0f 91       	pop	r16
    5b3a:	ff 90       	pop	r15
    5b3c:	ef 90       	pop	r14
    5b3e:	df 90       	pop	r13
    5b40:	cf 90       	pop	r12
    5b42:	08 95       	ret

00005b44 <nrk_sw_wdt_start>:

int8_t nrk_sw_wdt_start(uint8_t id)
{
    5b44:	1f 93       	push	r17
    5b46:	df 93       	push	r29
    5b48:	cf 93       	push	r28
    5b4a:	cd b7       	in	r28, 0x3d	; 61
    5b4c:	de b7       	in	r29, 0x3e	; 62
    5b4e:	28 97       	sbiw	r28, 0x08	; 8
    5b50:	0f b6       	in	r0, 0x3f	; 63
    5b52:	f8 94       	cli
    5b54:	de bf       	out	0x3e, r29	; 62
    5b56:	0f be       	out	0x3f, r0	; 63
    5b58:	cd bf       	out	0x3d, r28	; 61
    5b5a:	18 2f       	mov	r17, r24
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5b5c:	83 30       	cpi	r24, 0x03	; 3
    5b5e:	a0 f5       	brcc	.+104    	; 0x5bc8 <nrk_sw_wdt_start+0x84>
    nrk_time_get(&now);
    5b60:	ce 01       	movw	r24, r28
    5b62:	01 96       	adiw	r24, 0x01	; 1
    5b64:	0e 94 18 27 	call	0x4e30	; 0x4e30 <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    5b68:	81 2f       	mov	r24, r17
    5b6a:	90 e0       	ldi	r25, 0x00	; 0
    5b6c:	23 e1       	ldi	r18, 0x13	; 19
    5b6e:	30 e0       	ldi	r19, 0x00	; 0
    5b70:	82 9f       	mul	r24, r18
    5b72:	f0 01       	movw	r30, r0
    5b74:	83 9f       	mul	r24, r19
    5b76:	f0 0d       	add	r31, r0
    5b78:	92 9f       	mul	r25, r18
    5b7a:	f0 0d       	add	r31, r0
    5b7c:	11 24       	eor	r1, r1
    5b7e:	e6 5e       	subi	r30, 0xE6	; 230
    5b80:	f7 4f       	sbci	r31, 0xF7	; 247
    5b82:	83 81       	ldd	r24, Z+3	; 0x03
    5b84:	94 81       	ldd	r25, Z+4	; 0x04
    5b86:	a5 81       	ldd	r26, Z+5	; 0x05
    5b88:	b6 81       	ldd	r27, Z+6	; 0x06
    5b8a:	29 81       	ldd	r18, Y+1	; 0x01
    5b8c:	3a 81       	ldd	r19, Y+2	; 0x02
    5b8e:	4b 81       	ldd	r20, Y+3	; 0x03
    5b90:	5c 81       	ldd	r21, Y+4	; 0x04
    5b92:	82 0f       	add	r24, r18
    5b94:	93 1f       	adc	r25, r19
    5b96:	a4 1f       	adc	r26, r20
    5b98:	b5 1f       	adc	r27, r21
    5b9a:	83 87       	std	Z+11, r24	; 0x0b
    5b9c:	94 87       	std	Z+12, r25	; 0x0c
    5b9e:	a5 87       	std	Z+13, r26	; 0x0d
    5ba0:	b6 87       	std	Z+14, r27	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    5ba2:	87 81       	ldd	r24, Z+7	; 0x07
    5ba4:	90 85       	ldd	r25, Z+8	; 0x08
    5ba6:	a1 85       	ldd	r26, Z+9	; 0x09
    5ba8:	b2 85       	ldd	r27, Z+10	; 0x0a
    5baa:	2d 81       	ldd	r18, Y+5	; 0x05
    5bac:	3e 81       	ldd	r19, Y+6	; 0x06
    5bae:	4f 81       	ldd	r20, Y+7	; 0x07
    5bb0:	58 85       	ldd	r21, Y+8	; 0x08
    5bb2:	82 0f       	add	r24, r18
    5bb4:	93 1f       	adc	r25, r19
    5bb6:	a4 1f       	adc	r26, r20
    5bb8:	b5 1f       	adc	r27, r21
    5bba:	87 87       	std	Z+15, r24	; 0x0f
    5bbc:	90 8b       	std	Z+16, r25	; 0x10
    5bbe:	a1 8b       	std	Z+17, r26	; 0x11
    5bc0:	b2 8b       	std	Z+18, r27	; 0x12
    sw_wdts[id].active=1;
    5bc2:	81 e0       	ldi	r24, 0x01	; 1
    5bc4:	82 83       	std	Z+2, r24	; 0x02

    return NRK_OK;
    5bc6:	01 c0       	rjmp	.+2      	; 0x5bca <nrk_sw_wdt_start+0x86>
}

int8_t nrk_sw_wdt_start(uint8_t id)
{
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5bc8:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    sw_wdts[id].active=1;

    return NRK_OK;
}
    5bca:	28 96       	adiw	r28, 0x08	; 8
    5bcc:	0f b6       	in	r0, 0x3f	; 63
    5bce:	f8 94       	cli
    5bd0:	de bf       	out	0x3e, r29	; 62
    5bd2:	0f be       	out	0x3f, r0	; 63
    5bd4:	cd bf       	out	0x3d, r28	; 61
    5bd6:	cf 91       	pop	r28
    5bd8:	df 91       	pop	r29
    5bda:	1f 91       	pop	r17
    5bdc:	08 95       	ret

00005bde <nrk_sw_wdt_stop>:

int8_t nrk_sw_wdt_stop(uint8_t id)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5bde:	83 30       	cpi	r24, 0x03	; 3
    5be0:	78 f4       	brcc	.+30     	; 0x5c00 <nrk_sw_wdt_stop+0x22>
    sw_wdts[id].active=0;
    5be2:	90 e0       	ldi	r25, 0x00	; 0
    5be4:	23 e1       	ldi	r18, 0x13	; 19
    5be6:	30 e0       	ldi	r19, 0x00	; 0
    5be8:	82 9f       	mul	r24, r18
    5bea:	f0 01       	movw	r30, r0
    5bec:	83 9f       	mul	r24, r19
    5bee:	f0 0d       	add	r31, r0
    5bf0:	92 9f       	mul	r25, r18
    5bf2:	f0 0d       	add	r31, r0
    5bf4:	11 24       	eor	r1, r1
    5bf6:	e6 5e       	subi	r30, 0xE6	; 230
    5bf8:	f7 4f       	sbci	r31, 0xF7	; 247
    5bfa:	12 82       	std	Z+2, r1	; 0x02
    return NRK_OK;
    5bfc:	81 e0       	ldi	r24, 0x01	; 1
    5bfe:	08 95       	ret
    return NRK_OK;
}

int8_t nrk_sw_wdt_stop(uint8_t id)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5c00:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].active=0;
    return NRK_OK;
}
    5c02:	08 95       	ret

00005c04 <nrk_spin_wait_us>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    5c0c:	01 97       	sbiw	r24, 0x01	; 1
    5c0e:	d1 f7       	brne	.-12     	; 0x5c04 <nrk_spin_wait_us>

}
    5c10:	08 95       	ret

00005c12 <_nrk_high_speed_timer_stop>:
    _nrk_time_trigger=0;
}

void _nrk_high_speed_timer_stop()
{
    TCCR1B=0;  // no clock
    5c12:	1e bc       	out	0x2e, r1	; 46
}
    5c14:	08 95       	ret

00005c16 <_nrk_high_speed_timer_start>:

void _nrk_high_speed_timer_start()
{
    TCCR1B=BM(CS10);  // clk I/O no prescaler
    5c16:	81 e0       	ldi	r24, 0x01	; 1
    5c18:	8e bd       	out	0x2e, r24	; 46
}
    5c1a:	08 95       	ret

00005c1c <_nrk_high_speed_timer_reset>:


void _nrk_high_speed_timer_reset()
{
    //nrk_int_disable();
    SFIOR |= BM(PSR321);              // reset prescaler
    5c1c:	80 b5       	in	r24, 0x20	; 32
    5c1e:	81 60       	ori	r24, 0x01	; 1
    5c20:	80 bd       	out	0x20, r24	; 32
    TCNT1=0;
    5c22:	1d bc       	out	0x2d, r1	; 45
    5c24:	1c bc       	out	0x2c, r1	; 44
    //nrk_int_enable();
}
    5c26:	08 95       	ret

00005c28 <_nrk_high_speed_timer_get>:
    do {}
    while(_nrk_high_speed_timer_get()<ticks);
}

inline uint16_t _nrk_high_speed_timer_get()
{
    5c28:	df 93       	push	r29
    5c2a:	cf 93       	push	r28
    5c2c:	00 d0       	rcall	.+0      	; 0x5c2e <_nrk_high_speed_timer_get+0x6>
    5c2e:	cd b7       	in	r28, 0x3d	; 61
    5c30:	de b7       	in	r29, 0x3e	; 62
    volatile uint16_t tmp;
    //nrk_int_disable();
    tmp=TCNT1;
    5c32:	8c b5       	in	r24, 0x2c	; 44
    5c34:	9d b5       	in	r25, 0x2d	; 45
    5c36:	9a 83       	std	Y+2, r25	; 0x02
    5c38:	89 83       	std	Y+1, r24	; 0x01
    //nrk_int_enable();
    return tmp;
    5c3a:	29 81       	ldd	r18, Y+1	; 0x01
    5c3c:	3a 81       	ldd	r19, Y+2	; 0x02
}
    5c3e:	c9 01       	movw	r24, r18
    5c40:	0f 90       	pop	r0
    5c42:	0f 90       	pop	r0
    5c44:	cf 91       	pop	r28
    5c46:	df 91       	pop	r29
    5c48:	08 95       	ret

00005c4a <nrk_high_speed_timer_wait>:
  This function blocks for n ticks of the high speed timer after the
  start number of ticks.  It will handle the overflow that can occur.
  Do not use this for delays longer than 8ms!
*/
void nrk_high_speed_timer_wait( uint16_t start, uint16_t ticks )
{
    5c4a:	ef 92       	push	r14
    5c4c:	ff 92       	push	r15
    5c4e:	0f 93       	push	r16
    5c50:	1f 93       	push	r17
    5c52:	cf 93       	push	r28
    5c54:	df 93       	push	r29
    5c56:	ec 01       	movw	r28, r24
    uint32_t tmp;
    if(start>65400) start=0;
    5c58:	8f ef       	ldi	r24, 0xFF	; 255
    5c5a:	c9 37       	cpi	r28, 0x79	; 121
    5c5c:	d8 07       	cpc	r29, r24
    5c5e:	10 f0       	brcs	.+4      	; 0x5c64 <nrk_high_speed_timer_wait+0x1a>
    5c60:	c0 e0       	ldi	r28, 0x00	; 0
    5c62:	d0 e0       	ldi	r29, 0x00	; 0
    tmp=(uint32_t)start+(uint32_t)ticks;
    5c64:	7e 01       	movw	r14, r28
    5c66:	00 e0       	ldi	r16, 0x00	; 0
    5c68:	10 e0       	ldi	r17, 0x00	; 0
    5c6a:	80 e0       	ldi	r24, 0x00	; 0
    5c6c:	90 e0       	ldi	r25, 0x00	; 0
    5c6e:	e6 0e       	add	r14, r22
    5c70:	f7 1e       	adc	r15, r23
    5c72:	08 1f       	adc	r16, r24
    5c74:	19 1f       	adc	r17, r25
    if(tmp>65536)
    5c76:	91 e0       	ldi	r25, 0x01	; 1
    5c78:	e9 16       	cp	r14, r25
    5c7a:	90 e0       	ldi	r25, 0x00	; 0
    5c7c:	f9 06       	cpc	r15, r25
    5c7e:	91 e0       	ldi	r25, 0x01	; 1
    5c80:	09 07       	cpc	r16, r25
    5c82:	90 e0       	ldi	r25, 0x00	; 0
    5c84:	19 07       	cpc	r17, r25
    5c86:	68 f0       	brcs	.+26     	; 0x5ca2 <nrk_high_speed_timer_wait+0x58>
    {
        tmp-=65536;
    5c88:	80 e0       	ldi	r24, 0x00	; 0
    5c8a:	90 e0       	ldi	r25, 0x00	; 0
    5c8c:	af ef       	ldi	r26, 0xFF	; 255
    5c8e:	bf ef       	ldi	r27, 0xFF	; 255
    5c90:	e8 0e       	add	r14, r24
    5c92:	f9 1e       	adc	r15, r25
    5c94:	0a 1f       	adc	r16, r26
    5c96:	1b 1f       	adc	r17, r27
        do {}
        while(_nrk_high_speed_timer_get()>start);
    5c98:	0e 94 14 2e 	call	0x5c28	; 0x5c28 <_nrk_high_speed_timer_get>
    5c9c:	c8 17       	cp	r28, r24
    5c9e:	d9 07       	cpc	r29, r25
    5ca0:	d8 f3       	brcs	.-10     	; 0x5c98 <nrk_high_speed_timer_wait+0x4e>
    }

    ticks=tmp;
    do {}
    while(_nrk_high_speed_timer_get()<ticks);
    5ca2:	0e 94 14 2e 	call	0x5c28	; 0x5c28 <_nrk_high_speed_timer_get>
    5ca6:	8e 15       	cp	r24, r14
    5ca8:	9f 05       	cpc	r25, r15
    5caa:	d8 f3       	brcs	.-10     	; 0x5ca2 <nrk_high_speed_timer_wait+0x58>
}
    5cac:	df 91       	pop	r29
    5cae:	cf 91       	pop	r28
    5cb0:	1f 91       	pop	r17
    5cb2:	0f 91       	pop	r16
    5cb4:	ff 90       	pop	r15
    5cb6:	ef 90       	pop	r14
    5cb8:	08 95       	ret

00005cba <_nrk_os_timer_set>:
    return tmp;
}

void _nrk_os_timer_set(uint8_t v)
{
    TCNT0=v;
    5cba:	82 bf       	out	0x32, r24	; 50
}
    5cbc:	08 95       	ret

00005cbe <_nrk_os_timer_stop>:


void _nrk_os_timer_stop()
{
    TCCR0 = 0;  // stop clock
    5cbe:	13 be       	out	0x33, r1	; 51
    TIMSK &=  ~BM(OCIE0) ;
    5cc0:	87 b7       	in	r24, 0x37	; 55
    5cc2:	8d 7f       	andi	r24, 0xFD	; 253
    5cc4:	87 bf       	out	0x37, r24	; 55
    TIMSK &=  ~BM(TOIE0) ;
    5cc6:	87 b7       	in	r24, 0x37	; 55
    5cc8:	8e 7f       	andi	r24, 0xFE	; 254
    5cca:	87 bf       	out	0x37, r24	; 55
    //ASSR = 0;
}
    5ccc:	08 95       	ret

00005cce <_nrk_os_timer_start>:
//must also include timer3
void _nrk_os_timer_start()
{
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00); // set divider to 32
    5cce:	8b e0       	ldi	r24, 0x0B	; 11
    5cd0:	83 bf       	out	0x33, r24	; 51
    TIMSK =  TIMSK| BM(OCIE0) | BM(TOIE0) ;//| BM(TICIE1);    // Enable interrupt
    5cd2:	87 b7       	in	r24, 0x37	; 55
    5cd4:	83 60       	ori	r24, 0x03	; 3
    5cd6:	87 bf       	out	0x37, r24	; 55
}
    5cd8:	08 95       	ret

00005cda <_nrk_os_timer_reset>:

inline void _nrk_os_timer_reset()
{

    SFIOR |= BM(PSR0);              // reset prescaler
    5cda:	80 b5       	in	r24, 0x20	; 32
    5cdc:	82 60       	ori	r24, 0x02	; 2
    5cde:	80 bd       	out	0x20, r24	; 32
    TCNT0 = 0;                  // reset counter
    5ce0:	12 be       	out	0x32, r1	; 50
    _nrk_time_trigger=0;
    5ce2:	10 92 2e 04 	sts	0x042E, r1
    _nrk_prev_timer_val=0;
    5ce6:	10 92 84 05 	sts	0x0584, r1
}
    5cea:	08 95       	ret

00005cec <_nrk_setup_timer>:
}


void _nrk_setup_timer()
{
    _nrk_prev_timer_val=254;
    5cec:	8e ef       	ldi	r24, 0xFE	; 254
    5cee:	80 93 84 05 	sts	0x0584, r24

// Timer 0 Setup as Asynchronous timer running from 32Khz Clock
    ASSR = BM(AS0);
    5cf2:	98 e0       	ldi	r25, 0x08	; 8
    5cf4:	90 bf       	out	0x30, r25	; 48
    OCR0 = _nrk_prev_timer_val;
    5cf6:	81 bf       	out	0x31, r24	; 49
    TIFR =   BM(OCF0) | BM(TOV0);       // Clear interrupt flag
    5cf8:	83 e0       	ldi	r24, 0x03	; 3
    5cfa:	86 bf       	out	0x36, r24	; 54
    // TOP = OCR0, OCR0 update immediate, Overflow is set on MAX (255), Prescaler 32, Clear timer on compare match
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00);
    5cfc:	8b e0       	ldi	r24, 0x0B	; 11
    5cfe:	83 bf       	out	0x33, r24	; 51
    SFIOR |= TSM;              // reset prescaler
    5d00:	80 b5       	in	r24, 0x20	; 32
    5d02:	87 60       	ori	r24, 0x07	; 7
    5d04:	80 bd       	out	0x20, r24	; 32
    // reset prescaler
//    SFIOR |= TSM;

// Timer 1 High Precision Timer
// No interrupt, prescaler 1, Normal Operation
    TCCR1A=0;
    5d06:	1f bc       	out	0x2f, r1	; 47
    TCCR1B=BM(CS10);  // clk I/O no prescale
    5d08:	81 e0       	ldi	r24, 0x01	; 1
    5d0a:	8e bd       	out	0x2e, r24	; 46
    TCNT1=0;  // 16 bit
    5d0c:	1d bc       	out	0x2d, r1	; 45
    5d0e:	1c bc       	out	0x2c, r1	; 44
    SFIOR |= BM(PSR321);              // reset prescaler
    5d10:	80 b5       	in	r24, 0x20	; 32
    5d12:	81 60       	ori	r24, 0x01	; 1
    5d14:	80 bd       	out	0x20, r24	; 32

    _nrk_os_timer_reset();
    5d16:	0e 94 6d 2e 	call	0x5cda	; 0x5cda <_nrk_os_timer_reset>
    _nrk_os_timer_start();
    5d1a:	0e 94 67 2e 	call	0x5cce	; 0x5cce <_nrk_os_timer_start>
    _nrk_time_trigger=0;
    5d1e:	10 92 2e 04 	sts	0x042E, r1
}
    5d22:	08 95       	ret

00005d24 <_nrk_precision_os_timer_reset>:
}

void _nrk_precision_os_timer_reset()
{
//   _nrk_os_timer_reset();
}
    5d24:	08 95       	ret

00005d26 <_nrk_get_next_wakeup>:


uint8_t _nrk_get_next_wakeup()
{
    return OCR0+1;      // pdiener: what's this +1 ?
    5d26:	81 b7       	in	r24, 0x31	; 49
}
    5d28:	8f 5f       	subi	r24, 0xFF	; 255
    5d2a:	08 95       	ret

00005d2c <_nrk_set_next_wakeup>:

void _nrk_set_next_wakeup(uint8_t nw)
{
    OCR0 = nw-1;        // pdiener: what's this -1 ?
    5d2c:	81 50       	subi	r24, 0x01	; 1
    5d2e:	81 bf       	out	0x31, r24	; 49
}
    5d30:	08 95       	ret

00005d32 <_nrk_os_timer_get>:



inline uint8_t _nrk_os_timer_get()
{
    return TCNT0;
    5d32:	82 b7       	in	r24, 0x32	; 50
}
    5d34:	08 95       	ret

00005d36 <__vector_default>:

//-------------------------------------------------------------------------------------------------------
//  Default ISR
//-------------------------------------------------------------------------------------------------------
SIGNAL(__vector_default)
{
    5d36:	1f 92       	push	r1
    5d38:	0f 92       	push	r0
    5d3a:	0f b6       	in	r0, 0x3f	; 63
    5d3c:	0f 92       	push	r0
    5d3e:	0b b6       	in	r0, 0x3b	; 59
    5d40:	0f 92       	push	r0
    5d42:	11 24       	eor	r1, r1
    5d44:	2f 93       	push	r18
    5d46:	3f 93       	push	r19
    5d48:	4f 93       	push	r20
    5d4a:	5f 93       	push	r21
    5d4c:	6f 93       	push	r22
    5d4e:	7f 93       	push	r23
    5d50:	8f 93       	push	r24
    5d52:	9f 93       	push	r25
    5d54:	af 93       	push	r26
    5d56:	bf 93       	push	r27
    5d58:	ef 93       	push	r30
    5d5a:	ff 93       	push	r31
    nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5d5c:	8a e0       	ldi	r24, 0x0A	; 10
    5d5e:	60 e0       	ldi	r22, 0x00	; 0
    5d60:	0e 94 9c 1e 	call	0x3d38	; 0x3d38 <nrk_kernel_error_add>
}
    5d64:	ff 91       	pop	r31
    5d66:	ef 91       	pop	r30
    5d68:	bf 91       	pop	r27
    5d6a:	af 91       	pop	r26
    5d6c:	9f 91       	pop	r25
    5d6e:	8f 91       	pop	r24
    5d70:	7f 91       	pop	r23
    5d72:	6f 91       	pop	r22
    5d74:	5f 91       	pop	r21
    5d76:	4f 91       	pop	r20
    5d78:	3f 91       	pop	r19
    5d7a:	2f 91       	pop	r18
    5d7c:	0f 90       	pop	r0
    5d7e:	0b be       	out	0x3b, r0	; 59
    5d80:	0f 90       	pop	r0
    5d82:	0f be       	out	0x3f, r0	; 63
    5d84:	0f 90       	pop	r0
    5d86:	1f 90       	pop	r1
    5d88:	18 95       	reti

00005d8a <__vector_15>:
// This is the SUSPEND for the OS timer Tick
// pdiener: All registers are saved and control is transfered from a task to the kernel
void SIG_OUTPUT_COMPARE0( void ) __attribute__ ( ( signal,naked ));
void SIG_OUTPUT_COMPARE0(void)
{
    asm volatile (
    5d8a:	0f 92       	push	r0
    5d8c:	0f b6       	in	r0, 0x3f	; 63
    5d8e:	0f 92       	push	r0
    5d90:	1f 92       	push	r1
    5d92:	2f 92       	push	r2
    5d94:	3f 92       	push	r3
    5d96:	4f 92       	push	r4
    5d98:	5f 92       	push	r5
    5d9a:	6f 92       	push	r6
    5d9c:	7f 92       	push	r7
    5d9e:	8f 92       	push	r8
    5da0:	9f 92       	push	r9
    5da2:	af 92       	push	r10
    5da4:	bf 92       	push	r11
    5da6:	cf 92       	push	r12
    5da8:	df 92       	push	r13
    5daa:	ef 92       	push	r14
    5dac:	ff 92       	push	r15
    5dae:	0f 93       	push	r16
    5db0:	1f 93       	push	r17
    5db2:	2f 93       	push	r18
    5db4:	3f 93       	push	r19
    5db6:	4f 93       	push	r20
    5db8:	5f 93       	push	r21
    5dba:	6f 93       	push	r22
    5dbc:	7f 93       	push	r23
    5dbe:	8f 93       	push	r24
    5dc0:	9f 93       	push	r25
    5dc2:	af 93       	push	r26
    5dc4:	bf 93       	push	r27
    5dc6:	cf 93       	push	r28
    5dc8:	df 93       	push	r29
    5dca:	ef 93       	push	r30
    5dcc:	ff 93       	push	r31
    5dce:	a0 91 17 08 	lds	r26, 0x0817
    5dd2:	b0 91 18 08 	lds	r27, 0x0818
    5dd6:	0d b6       	in	r0, 0x3d	; 61
    5dd8:	0d 92       	st	X+, r0
    5dda:	0e b6       	in	r0, 0x3e	; 62
    5ddc:	0d 92       	st	X+, r0
    5dde:	1f 92       	push	r1
    5de0:	a0 91 81 05 	lds	r26, 0x0581
    5de4:	b0 91 82 05 	lds	r27, 0x0582
    5de8:	1e 90       	ld	r1, -X
    5dea:	be bf       	out	0x3e, r27	; 62
    5dec:	ad bf       	out	0x3d, r26	; 61
    5dee:	08 95       	ret

00005df0 <nrk_timer_int_stop>:
*/


int8_t nrk_timer_int_stop(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    5df0:	88 23       	and	r24, r24
    5df2:	19 f4       	brne	.+6      	; 0x5dfa <nrk_timer_int_stop+0xa>
    {
        TIMSK &= ~(BM(OCIE2));
    5df4:	87 b7       	in	r24, 0x37	; 55
    5df6:	8f 77       	andi	r24, 0x7F	; 127
    5df8:	87 bf       	out	0x37, r24	; 55
    }
    return NRK_ERROR;
}
    5dfa:	8f ef       	ldi	r24, 0xFF	; 255
    5dfc:	08 95       	ret

00005dfe <nrk_timer_int_reset>:

int8_t nrk_timer_int_reset(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    5dfe:	88 23       	and	r24, r24
    5e00:	19 f4       	brne	.+6      	; 0x5e08 <nrk_timer_int_reset+0xa>
    {
        TCNT2=0;
    5e02:	14 bc       	out	0x24, r1	; 36
        return NRK_OK;
    5e04:	81 e0       	ldi	r24, 0x01	; 1
    5e06:	08 95       	ret
    }
    return NRK_ERROR;
    5e08:	8f ef       	ldi	r24, 0xFF	; 255
}
    5e0a:	08 95       	ret

00005e0c <nrk_timer_int_read>:

uint16_t nrk_timer_int_read(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    5e0c:	88 23       	and	r24, r24
    5e0e:	19 f4       	brne	.+6      	; 0x5e16 <nrk_timer_int_read+0xa>
    {
        return TCNT2;
    5e10:	24 b5       	in	r18, 0x24	; 36
    5e12:	30 e0       	ldi	r19, 0x00	; 0
    5e14:	02 c0       	rjmp	.+4      	; 0x5e1a <nrk_timer_int_read+0xe>
    }
    return 0;
    5e16:	20 e0       	ldi	r18, 0x00	; 0
    5e18:	30 e0       	ldi	r19, 0x00	; 0

}
    5e1a:	c9 01       	movw	r24, r18
    5e1c:	08 95       	ret

00005e1e <nrk_timer_int_start>:

int8_t  nrk_timer_int_start(uint8_t timer)
{
    if(timer==NRK_APP_TIMER_0)
    5e1e:	88 23       	and	r24, r24
    5e20:	29 f4       	brne	.+10     	; 0x5e2c <nrk_timer_int_start+0xe>
    {
        TIMSK |= BM(OCIE2);
    5e22:	87 b7       	in	r24, 0x37	; 55
    5e24:	80 68       	ori	r24, 0x80	; 128
    5e26:	87 bf       	out	0x37, r24	; 55
        return NRK_OK;
    5e28:	81 e0       	ldi	r24, 0x01	; 1
    5e2a:	08 95       	ret
    }
    return NRK_ERROR;
    5e2c:	8f ef       	ldi	r24, 0xFF	; 255
}
    5e2e:	08 95       	ret

00005e30 <nrk_timer_int_configure>:

int8_t  nrk_timer_int_configure(uint8_t timer, uint16_t prescaler, uint16_t compare_value, void *callback_func)
{
    if(timer==NRK_APP_TIMER_0)
    5e30:	88 23       	and	r24, r24
    5e32:	59 f5       	brne	.+86     	; 0x5e8a <nrk_timer_int_configure+0x5a>
    {
        if(prescaler>0 && prescaler<6 ) app_timer0_prescale=prescaler;
    5e34:	cb 01       	movw	r24, r22
    5e36:	01 97       	sbiw	r24, 0x01	; 1
    5e38:	85 30       	cpi	r24, 0x05	; 5
    5e3a:	91 05       	cpc	r25, r1
    5e3c:	10 f4       	brcc	.+4      	; 0x5e42 <nrk_timer_int_configure+0x12>
    5e3e:	60 93 83 05 	sts	0x0583, r22
        TCCR2 = BM(WGM32);  // Automatic restart on compare, count up
    5e42:	88 e0       	ldi	r24, 0x08	; 8
    5e44:	85 bd       	out	0x25, r24	; 37
        OCR2 = (compare_value & 0xFF );
    5e46:	43 bd       	out	0x23, r20	; 35
        app_timer0_callback=callback_func;
    5e48:	30 93 ac 03 	sts	0x03AC, r19
    5e4c:	20 93 ab 03 	sts	0x03AB, r18
        if(app_timer0_prescale==1) TCCR2 |= BM(CS30);
    5e50:	80 91 83 05 	lds	r24, 0x0583
    5e54:	81 30       	cpi	r24, 0x01	; 1
    5e56:	19 f4       	brne	.+6      	; 0x5e5e <nrk_timer_int_configure+0x2e>
    5e58:	85 b5       	in	r24, 0x25	; 37
    5e5a:	81 60       	ori	r24, 0x01	; 1
    5e5c:	09 c0       	rjmp	.+18     	; 0x5e70 <nrk_timer_int_configure+0x40>
        // Divide by 1
        else if(app_timer0_prescale==2) TCCR2 |= BM(CS31);
    5e5e:	82 30       	cpi	r24, 0x02	; 2
    5e60:	19 f4       	brne	.+6      	; 0x5e68 <nrk_timer_int_configure+0x38>
    5e62:	85 b5       	in	r24, 0x25	; 37
    5e64:	82 60       	ori	r24, 0x02	; 2
    5e66:	04 c0       	rjmp	.+8      	; 0x5e70 <nrk_timer_int_configure+0x40>
        // Divide by 8
        else if(app_timer0_prescale==3) TCCR2 |= BM(CS31) | BM(CS30);
    5e68:	83 30       	cpi	r24, 0x03	; 3
    5e6a:	29 f4       	brne	.+10     	; 0x5e76 <nrk_timer_int_configure+0x46>
    5e6c:	85 b5       	in	r24, 0x25	; 37
    5e6e:	83 60       	ori	r24, 0x03	; 3
    5e70:	85 bd       	out	0x25, r24	; 37
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
        // Divide by 1024
        return NRK_OK;
    5e72:	81 e0       	ldi	r24, 0x01	; 1
    5e74:	08 95       	ret
        // Divide by 1
        else if(app_timer0_prescale==2) TCCR2 |= BM(CS31);
        // Divide by 8
        else if(app_timer0_prescale==3) TCCR2 |= BM(CS31) | BM(CS30);
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
    5e76:	84 30       	cpi	r24, 0x04	; 4
    5e78:	19 f4       	brne	.+6      	; 0x5e80 <nrk_timer_int_configure+0x50>
    5e7a:	85 b5       	in	r24, 0x25	; 37
    5e7c:	84 60       	ori	r24, 0x04	; 4
    5e7e:	f8 cf       	rjmp	.-16     	; 0x5e70 <nrk_timer_int_configure+0x40>
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
    5e80:	85 30       	cpi	r24, 0x05	; 5
    5e82:	29 f4       	brne	.+10     	; 0x5e8e <nrk_timer_int_configure+0x5e>
    5e84:	85 b5       	in	r24, 0x25	; 37
    5e86:	85 60       	ori	r24, 0x05	; 5
    5e88:	f3 cf       	rjmp	.-26     	; 0x5e70 <nrk_timer_int_configure+0x40>
        // Divide by 1024
        return NRK_OK;
    }

    return NRK_ERROR;
    5e8a:	8f ef       	ldi	r24, 0xFF	; 255
    5e8c:	08 95       	ret
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
        // Divide by 1024
        return NRK_OK;
    5e8e:	81 e0       	ldi	r24, 0x01	; 1
    }

    return NRK_ERROR;
}
    5e90:	08 95       	ret

00005e92 <__vector_9>:


SIGNAL(TIMER2_COMP_vect)
{
    5e92:	1f 92       	push	r1
    5e94:	0f 92       	push	r0
    5e96:	0f b6       	in	r0, 0x3f	; 63
    5e98:	0f 92       	push	r0
    5e9a:	0b b6       	in	r0, 0x3b	; 59
    5e9c:	0f 92       	push	r0
    5e9e:	11 24       	eor	r1, r1
    5ea0:	2f 93       	push	r18
    5ea2:	3f 93       	push	r19
    5ea4:	4f 93       	push	r20
    5ea6:	5f 93       	push	r21
    5ea8:	6f 93       	push	r22
    5eaa:	7f 93       	push	r23
    5eac:	8f 93       	push	r24
    5eae:	9f 93       	push	r25
    5eb0:	af 93       	push	r26
    5eb2:	bf 93       	push	r27
    5eb4:	ef 93       	push	r30
    5eb6:	ff 93       	push	r31
    if(app_timer0_callback!=NULL) app_timer0_callback();
    5eb8:	e0 91 ab 03 	lds	r30, 0x03AB
    5ebc:	f0 91 ac 03 	lds	r31, 0x03AC
    5ec0:	30 97       	sbiw	r30, 0x00	; 0
    5ec2:	11 f0       	breq	.+4      	; 0x5ec8 <__vector_9+0x36>
    5ec4:	09 95       	icall
    5ec6:	04 c0       	rjmp	.+8      	; 0x5ed0 <__vector_9+0x3e>
    else
        nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5ec8:	8a e0       	ldi	r24, 0x0A	; 10
    5eca:	60 e0       	ldi	r22, 0x00	; 0
    5ecc:	0e 94 9c 1e 	call	0x3d38	; 0x3d38 <nrk_kernel_error_add>
    return;
}
    5ed0:	ff 91       	pop	r31
    5ed2:	ef 91       	pop	r30
    5ed4:	bf 91       	pop	r27
    5ed6:	af 91       	pop	r26
    5ed8:	9f 91       	pop	r25
    5eda:	8f 91       	pop	r24
    5edc:	7f 91       	pop	r23
    5ede:	6f 91       	pop	r22
    5ee0:	5f 91       	pop	r21
    5ee2:	4f 91       	pop	r20
    5ee4:	3f 91       	pop	r19
    5ee6:	2f 91       	pop	r18
    5ee8:	0f 90       	pop	r0
    5eea:	0b be       	out	0x3b, r0	; 59
    5eec:	0f 90       	pop	r0
    5eee:	0f be       	out	0x3f, r0	; 63
    5ef0:	0f 90       	pop	r0
    5ef2:	1f 90       	pop	r1
    5ef4:	18 95       	reti

00005ef6 <_nrk_startup_error>:
// Use the timer settings that are normally 0 on reset to detect
// if the OS has reboot by accident


// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
    5ef6:	04 b6       	in	r0, 0x34	; 52
    5ef8:	03 fc       	sbrc	r0, 3
    5efa:	02 c0       	rjmp	.+4      	; 0x5f00 <_nrk_startup_error+0xa>
#include <nrk_status.h>

uint8_t _nrk_startup_error()
{
uint8_t error;
error=0;
    5efc:	80 e0       	ldi	r24, 0x00	; 0
    5efe:	01 c0       	rjmp	.+2      	; 0x5f02 <_nrk_startup_error+0xc>

// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
	{
	// don't clear wdt
	error|=0x10;
    5f00:	80 e1       	ldi	r24, 0x10	; 16
	}


// Check Brown Out 
if( (MCUSR & (1<<BORF)) != 0 )
    5f02:	04 b6       	in	r0, 0x34	; 52
    5f04:	02 fe       	sbrs	r0, 2
    5f06:	06 c0       	rjmp	.+12     	; 0x5f14 <_nrk_startup_error+0x1e>
	{
	MCUSR &= ~(1<<BORF);	
    5f08:	94 b7       	in	r25, 0x34	; 52
    5f0a:	9b 7f       	andi	r25, 0xFB	; 251
    5f0c:	94 bf       	out	0x34, r25	; 52
	// Only add brownout if it isn't the first bootup
	if( (MCUSR & (1<<PORF)) == 0 )
    5f0e:	04 b6       	in	r0, 0x34	; 52
    5f10:	00 fe       	sbrs	r0, 0
		error|=0x04;
    5f12:	84 60       	ori	r24, 0x04	; 4
	}

// Check External Reset 
if( (MCUSR & (1<<EXTRF)) != 0 )
    5f14:	04 b6       	in	r0, 0x34	; 52
    5f16:	01 fe       	sbrs	r0, 1
    5f18:	05 c0       	rjmp	.+10     	; 0x5f24 <_nrk_startup_error+0x2e>
	{
	MCUSR &= ~(1<<EXTRF);	
    5f1a:	94 b7       	in	r25, 0x34	; 52
    5f1c:	9d 7f       	andi	r25, 0xFD	; 253
    5f1e:	94 bf       	out	0x34, r25	; 52
	error|=0x02;
    5f20:	82 60       	ori	r24, 0x02	; 2
    5f22:	08 95       	ret
	}

// If any of the above errors went off, then the next errors will
// incorrectly be set!  So make sure to bail early!
if(error!=0) return error;
    5f24:	88 23       	and	r24, r24
    5f26:	59 f4       	brne	.+22     	; 0x5f3e <_nrk_startup_error+0x48>

// Check if normal power up state is set and then clear it
if( (MCUSR & (1<<PORF)) != 0 )
    5f28:	04 b6       	in	r0, 0x34	; 52
    5f2a:	00 fe       	sbrs	r0, 0
    5f2c:	04 c0       	rjmp	.+8      	; 0x5f36 <_nrk_startup_error+0x40>
	{
	MCUSR &= ~(1<<PORF);
    5f2e:	94 b7       	in	r25, 0x34	; 52
    5f30:	9e 7f       	andi	r25, 0xFE	; 254
    5f32:	94 bf       	out	0x34, r25	; 52
    5f34:	01 c0       	rjmp	.+2      	; 0x5f38 <_nrk_startup_error+0x42>
	}
	else {
	error|=0x01;
    5f36:	81 e0       	ldi	r24, 0x01	; 1
	}

// check uart state 
if((volatile uint8_t)TCCR0!=0) error|=0x01;
    5f38:	93 b7       	in	r25, 0x33	; 51
    5f3a:	91 11       	cpse	r25, r1
    5f3c:	81 60       	ori	r24, 0x01	; 1

return error;
}
    5f3e:	08 95       	ret

00005f40 <nrk_ext_int_enable>:

int8_t  nrk_ext_int_enable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK |= 1; return NRK_OK; }
return NRK_ERROR;
}
    5f40:	8f ef       	ldi	r24, 0xFF	; 255
    5f42:	08 95       	ret

00005f44 <nrk_ext_int_disable>:

int8_t  nrk_ext_int_disable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK &= ~1; return NRK_OK; }
return NRK_ERROR;
}
    5f44:	8f ef       	ldi	r24, 0xFF	; 255
    5f46:	08 95       	ret

00005f48 <nrk_ext_int_configure>:
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC01) | BM(ISC00);
	return NRK_OK;
	}
*/
return NRK_ERROR;
}
    5f48:	8f ef       	ldi	r24, 0xFF	; 255
    5f4a:	08 95       	ret

00005f4c <__vector_1>:



SIGNAL(INT0_vect) {
    5f4c:	1f 92       	push	r1
    5f4e:	0f 92       	push	r0
    5f50:	0f b6       	in	r0, 0x3f	; 63
    5f52:	0f 92       	push	r0
    5f54:	0b b6       	in	r0, 0x3b	; 59
    5f56:	0f 92       	push	r0
    5f58:	11 24       	eor	r1, r1
    5f5a:	2f 93       	push	r18
    5f5c:	3f 93       	push	r19
    5f5e:	4f 93       	push	r20
    5f60:	5f 93       	push	r21
    5f62:	6f 93       	push	r22
    5f64:	7f 93       	push	r23
    5f66:	8f 93       	push	r24
    5f68:	9f 93       	push	r25
    5f6a:	af 93       	push	r26
    5f6c:	bf 93       	push	r27
    5f6e:	ef 93       	push	r30
    5f70:	ff 93       	push	r31
//	if(ext_int0_callback!=NULL) ext_int0_callback();
//	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5f72:	8a e0       	ldi	r24, 0x0A	; 10
    5f74:	60 e0       	ldi	r22, 0x00	; 0
    5f76:	0e 94 9c 1e 	call	0x3d38	; 0x3d38 <nrk_kernel_error_add>
	return;  	
}
    5f7a:	ff 91       	pop	r31
    5f7c:	ef 91       	pop	r30
    5f7e:	bf 91       	pop	r27
    5f80:	af 91       	pop	r26
    5f82:	9f 91       	pop	r25
    5f84:	8f 91       	pop	r24
    5f86:	7f 91       	pop	r23
    5f88:	6f 91       	pop	r22
    5f8a:	5f 91       	pop	r21
    5f8c:	4f 91       	pop	r20
    5f8e:	3f 91       	pop	r19
    5f90:	2f 91       	pop	r18
    5f92:	0f 90       	pop	r0
    5f94:	0b be       	out	0x3b, r0	; 59
    5f96:	0f 90       	pop	r0
    5f98:	0f be       	out	0x3f, r0	; 63
    5f9a:	0f 90       	pop	r0
    5f9c:	1f 90       	pop	r1
    5f9e:	18 95       	reti

00005fa0 <nrk_watchdog_disable>:
#include <avr/wdt.h>
#include <nrk.h>

void nrk_watchdog_disable()
{
    nrk_int_disable();
    5fa0:	0e 94 85 14 	call	0x290a	; 0x290a <nrk_int_disable>
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    5fa4:	a8 95       	wdr

void nrk_watchdog_disable()
{
    nrk_int_disable();
    nrk_watchdog_reset();
    MCUSR &= ~(1<<WDRF);
    5fa6:	84 b7       	in	r24, 0x34	; 52
    5fa8:	87 7f       	andi	r24, 0xF7	; 247
    5faa:	84 bf       	out	0x34, r24	; 52
    WDTCR |= (1<<WDCE) | (1<<WDE);
    5fac:	81 b5       	in	r24, 0x21	; 33
    5fae:	88 61       	ori	r24, 0x18	; 24
    5fb0:	81 bd       	out	0x21, r24	; 33
    WDTCR = 0;
    5fb2:	11 bc       	out	0x21, r1	; 33
    nrk_int_enable();
    5fb4:	0e 94 87 14 	call	0x290e	; 0x290e <nrk_int_enable>
}
    5fb8:	08 95       	ret

00005fba <nrk_watchdog_enable>:

void nrk_watchdog_enable()
{
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    5fba:	0e 94 85 14 	call	0x290a	; 0x290a <nrk_int_disable>
    MCUSR &= ~(1<<WDRF);
    5fbe:	84 b7       	in	r24, 0x34	; 52
    5fc0:	87 7f       	andi	r24, 0xF7	; 247
    5fc2:	84 bf       	out	0x34, r24	; 52
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    5fc4:	a8 95       	wdr
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    MCUSR &= ~(1<<WDRF);
    nrk_watchdog_reset();
    WDTCR |= (1<<WDCE) | (1<<WDE);
    5fc6:	81 b5       	in	r24, 0x21	; 33
    5fc8:	88 61       	ori	r24, 0x18	; 24
    5fca:	81 bd       	out	0x21, r24	; 33
    WDTCR = (1<<WDE) | (1<<WDP2) | (1<<WDP1) | (1<<WDP0);
    5fcc:	8f e0       	ldi	r24, 0x0F	; 15
    5fce:	81 bd       	out	0x21, r24	; 33
    nrk_int_enable();
    5fd0:	0e 94 87 14 	call	0x290e	; 0x290e <nrk_int_enable>

}
    5fd4:	08 95       	ret

00005fd6 <nrk_watchdog_check>:

int8_t nrk_watchdog_check()
{

    if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    5fd6:	04 b6       	in	r0, 0x34	; 52
    5fd8:	03 fc       	sbrc	r0, 3
    5fda:	02 c0       	rjmp	.+4      	; 0x5fe0 <nrk_watchdog_check+0xa>
    5fdc:	81 e0       	ldi	r24, 0x01	; 1
    5fde:	08 95       	ret
    return NRK_ERROR;
    5fe0:	8f ef       	ldi	r24, 0xFF	; 255
}
    5fe2:	08 95       	ret

00005fe4 <nrk_watchdog_reset>:

inline void nrk_watchdog_reset()
{
    wdt_reset();
    5fe4:	a8 95       	wdr

}
    5fe6:	08 95       	ret

00005fe8 <nrk_battery_save>:
    nrk_led_clr(2);
    nrk_led_clr(3);
    SET_VREG_INACTIVE();
    nrk_sleep();
#endif
}
    5fe8:	08 95       	ret

00005fea <nrk_task_set_entry_function>:

void nrk_task_set_entry_function( nrk_task_type *task, void *func )
{
    task->task=func;
    5fea:	fc 01       	movw	r30, r24
    5fec:	76 83       	std	Z+6, r23	; 0x06
    5fee:	65 83       	std	Z+5, r22	; 0x05
}
    5ff0:	08 95       	ret

00005ff2 <nrk_sleep>:

void nrk_sleep()
{
// pdiener: Powersave stops main oscillator!
// This is in general no good idea if a fast wake up response time is needed
    set_sleep_mode (SLEEP_MODE_PWR_SAVE);
    5ff2:	85 b7       	in	r24, 0x35	; 53
    5ff4:	83 7e       	andi	r24, 0xE3	; 227
    5ff6:	88 61       	ori	r24, 0x18	; 24
    5ff8:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    5ffa:	85 b7       	in	r24, 0x35	; 53
    5ffc:	80 62       	ori	r24, 0x20	; 32
    5ffe:	85 bf       	out	0x35, r24	; 53
    6000:	88 95       	sleep
    6002:	85 b7       	in	r24, 0x35	; 53
    6004:	8f 7d       	andi	r24, 0xDF	; 223
    6006:	85 bf       	out	0x35, r24	; 53

}
    6008:	08 95       	ret

0000600a <nrk_idle>:

void nrk_idle()
{
// pdiener: This stops the CPU core clock and flash clock while peripheral clock is kept running
// Main and aux oscillator keep running
    set_sleep_mode( SLEEP_MODE_IDLE);
    600a:	85 b7       	in	r24, 0x35	; 53
    600c:	83 7e       	andi	r24, 0xE3	; 227
    600e:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    6010:	85 b7       	in	r24, 0x35	; 53
    6012:	80 62       	ori	r24, 0x20	; 32
    6014:	85 bf       	out	0x35, r24	; 53
    6016:	88 95       	sleep
    6018:	85 b7       	in	r24, 0x35	; 53
    601a:	8f 7d       	andi	r24, 0xDF	; 223
    601c:	85 bf       	out	0x35, r24	; 53

}
    601e:	08 95       	ret

00006020 <nrk_task_stk_init>:
    uint16_t *stk ;  // 2 bytes
    uint8_t *stkc; // 1 byte

    stk    = (unsigned int *)pbos;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    *stkc = STK_CANARY_VAL;  // Flag for Stack Overflow
    6020:	25 e5       	ldi	r18, 0x55	; 85
    6022:	fa 01       	movw	r30, r20
    6024:	20 83       	st	Z, r18
    stk    = (unsigned int *)ptos;          /* Load stack pointer */
    6026:	fb 01       	movw	r30, r22
     *(--stk) = 0x4748;   // G H
     *(--stk) = 0x4546;   // E F
     *(--stk) = 0x4344;   // C D
     *(--stk) = 0x4142;   // A B
    */
    --stk;
    6028:	32 97       	sbiw	r30, 0x02	; 2
    stkc = (unsigned char*)stk;
    *stkc++ = (unsigned char)((unsigned int)(task)/ 256);
    602a:	90 83       	st	Z, r25
    *stkc = (unsigned char)((unsigned int)(task)%256);
    602c:	81 83       	std	Z+1, r24	; 0x01

    *(--stk) = 0;
    602e:	12 92       	st	-Z, r1
    6030:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6032:	12 92       	st	-Z, r1
    6034:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6036:	12 92       	st	-Z, r1
    6038:	12 92       	st	-Z, r1
    *(--stk) = 0;
    603a:	12 92       	st	-Z, r1
    603c:	12 92       	st	-Z, r1
    *(--stk) = 0;
    603e:	12 92       	st	-Z, r1
    6040:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6042:	12 92       	st	-Z, r1
    6044:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6046:	12 92       	st	-Z, r1
    6048:	12 92       	st	-Z, r1
    *(--stk) = 0;
    604a:	12 92       	st	-Z, r1
    604c:	12 92       	st	-Z, r1

    *(--stk) = 0;
    604e:	12 92       	st	-Z, r1
    6050:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6052:	12 92       	st	-Z, r1
    6054:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6056:	12 92       	st	-Z, r1
    6058:	12 92       	st	-Z, r1
    *(--stk) = 0;
    605a:	12 92       	st	-Z, r1
    605c:	12 92       	st	-Z, r1
    *(--stk) = 0;
    605e:	12 92       	st	-Z, r1
    6060:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6062:	12 92       	st	-Z, r1
    6064:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6066:	12 92       	st	-Z, r1
    6068:	12 92       	st	-Z, r1
    *(--stk) = 0;
    606a:	12 92       	st	-Z, r1
    606c:	12 92       	st	-Z, r1
    *(--stk) = 0;
    606e:	12 92       	st	-Z, r1
    6070:	12 92       	st	-Z, r1


    return ((void *)stk);
}
    6072:	cf 01       	movw	r24, r30
    6074:	08 95       	ret

00006076 <nrk_task_set_stk>:

void nrk_task_set_stk( nrk_task_type *task, NRK_STK stk_base[], uint16_t stk_size )
{
    6076:	ef 92       	push	r14
    6078:	ff 92       	push	r15
    607a:	0f 93       	push	r16
    607c:	1f 93       	push	r17
    607e:	cf 93       	push	r28
    6080:	df 93       	push	r29
    6082:	ec 01       	movw	r28, r24
    6084:	8b 01       	movw	r16, r22
    6086:	7a 01       	movw	r14, r20

    if(stk_size<32) nrk_error_add(NRK_STACK_TOO_SMALL);
    6088:	40 32       	cpi	r20, 0x20	; 32
    608a:	51 05       	cpc	r21, r1
    608c:	18 f4       	brcc	.+6      	; 0x6094 <nrk_task_set_stk+0x1e>
    608e:	81 e1       	ldi	r24, 0x11	; 17
    6090:	0e 94 b3 1e 	call	0x3d66	; 0x3d66 <nrk_error_add>
    task->Ptos = (void *) &stk_base[stk_size-1];
    6094:	08 94       	sec
    6096:	e1 08       	sbc	r14, r1
    6098:	f1 08       	sbc	r15, r1
    609a:	e0 0e       	add	r14, r16
    609c:	f1 1e       	adc	r15, r17
    609e:	fa 82       	std	Y+2, r15	; 0x02
    60a0:	e9 82       	std	Y+1, r14	; 0x01
    task->Pbos = (void *) &stk_base[0];
    60a2:	1c 83       	std	Y+4, r17	; 0x04
    60a4:	0b 83       	std	Y+3, r16	; 0x03

}
    60a6:	df 91       	pop	r29
    60a8:	cf 91       	pop	r28
    60aa:	1f 91       	pop	r17
    60ac:	0f 91       	pop	r16
    60ae:	ff 90       	pop	r15
    60b0:	ef 90       	pop	r14
    60b2:	08 95       	ret

000060b4 <nrk_stack_pointer_restore>:
#ifdef KERNEL_STK_ARRAY
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
    stkc = (unsigned char*) NRK_KERNEL_STK_TOP;
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    60b4:	8e e7       	ldi	r24, 0x7E	; 126
    60b6:	96 e1       	ldi	r25, 0x16	; 22
    60b8:	90 93 fe 10 	sts	0x10FE, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    60bc:	80 93 ff 10 	sts	0x10FF, r24
}
    60c0:	08 95       	ret

000060c2 <nrk_stack_pointer_init>:
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    nrk_kernel_stk[0]=STK_CANARY_VAL;
    nrk_kernel_stk_ptr = &nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE;
    *stkc = STK_CANARY_VAL;
    60c2:	85 e5       	ldi	r24, 0x55	; 85
    60c4:	80 93 7e 10 	sts	0x107E, r24
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
    nrk_kernel_stk_ptr = (unsigned char *)NRK_KERNEL_STK_TOP;
    60c8:	ee ef       	ldi	r30, 0xFE	; 254
    60ca:	f0 e1       	ldi	r31, 0x10	; 16
    60cc:	f0 93 82 05 	sts	0x0582, r31
    60d0:	e0 93 81 05 	sts	0x0581, r30
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    60d4:	8e e7       	ldi	r24, 0x7E	; 126
    60d6:	96 e1       	ldi	r25, 0x16	; 22
    60d8:	90 83       	st	Z, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    60da:	80 93 ff 10 	sts	0x10FF, r24

}
    60de:	08 95       	ret

000060e0 <nrk_target_start>:

/* start the target running */
void nrk_target_start(void)
{

    _nrk_setup_timer();
    60e0:	0e 94 76 2e 	call	0x5cec	; 0x5cec <_nrk_setup_timer>
    nrk_int_enable();
    60e4:	0e 94 87 14 	call	0x290e	; 0x290e <nrk_int_enable>

}
    60e8:	08 95       	ret

000060ea <ad5242_init>:


// Initialize the interface
void ad5242_init()
{
	i2c_init();
    60ea:	0e 94 cb 30 	call	0x6196	; 0x6196 <i2c_init>
}
    60ee:	08 95       	ret

000060f0 <ad5242_set>:

// hwAddress is defined by the Pin settings [AD1 AD0]
// channel is 1 or 2
// value is the resistor divider value
void ad5242_set(unsigned char hwAddress, unsigned char channel, unsigned char value)
{
    60f0:	1f 93       	push	r17
    60f2:	df 93       	push	r29
    60f4:	cf 93       	push	r28
    60f6:	0f 92       	push	r0
    60f8:	cd b7       	in	r28, 0x3d	; 61
    60fa:	de b7       	in	r29, 0x3e	; 62
    60fc:	14 2f       	mov	r17, r20
	unsigned char address = 0b0101100 | (hwAddress & 0b11);
    60fe:	83 70       	andi	r24, 0x03	; 3
	
	i2c_controlByte_TX(address);
    6100:	8c 62       	ori	r24, 0x2C	; 44
    6102:	69 83       	std	Y+1, r22	; 0x01
    6104:	0e 94 36 31 	call	0x626c	; 0x626c <i2c_controlByte_TX>
	
	// Instruction byte
	if (channel == 1)
    6108:	69 81       	ldd	r22, Y+1	; 0x01
    610a:	61 30       	cpi	r22, 0x01	; 1
    610c:	11 f4       	brne	.+4      	; 0x6112 <ad5242_set+0x22>
		i2c_send(0x00);		// Channel A (1)
    610e:	80 e0       	ldi	r24, 0x00	; 0
    6110:	01 c0       	rjmp	.+2      	; 0x6114 <ad5242_set+0x24>
	else
		i2c_send(0x80);		// Channel B (2)
    6112:	80 e8       	ldi	r24, 0x80	; 128
    6114:	0e 94 fe 30 	call	0x61fc	; 0x61fc <i2c_send>
		
	// Resistor divider value
	i2c_send(value);
    6118:	81 2f       	mov	r24, r17
    611a:	0e 94 fe 30 	call	0x61fc	; 0x61fc <i2c_send>
		
	i2c_stop();
    611e:	0e 94 f2 30 	call	0x61e4	; 0x61e4 <i2c_stop>
}
    6122:	0f 90       	pop	r0
    6124:	cf 91       	pop	r28
    6126:	df 91       	pop	r29
    6128:	1f 91       	pop	r17
    612a:	08 95       	ret

0000612c <adc_init>:
#include <util/delay.h>



void adc_init()
{
    612c:	df 93       	push	r29
    612e:	cf 93       	push	r28
    6130:	00 d0       	rcall	.+0      	; 0x6132 <adc_init+0x6>
    6132:	cd b7       	in	r28, 0x3d	; 61
    6134:	de b7       	in	r29, 0x3e	; 62
  volatile unsigned int dummy;

  ADMUX = (0 << REFS1) | (1 << REFS0);      						// Vcc is reference
    6136:	80 e4       	ldi	r24, 0x40	; 64
    6138:	87 b9       	out	0x07, r24	; 7
  ADCSRA = (1 << ADPS2) | (1 << ADPS1) | (0 << ADPS0);       // Prescaler = 64
    613a:	86 e0       	ldi	r24, 0x06	; 6
    613c:	86 b9       	out	0x06, r24	; 6
  ADCSRA |= (1 << ADEN);                								// ADC on
    613e:	37 9a       	sbi	0x06, 7	; 6

	// One dummy read after init
  ADCSRA |= (1<<ADSC);
    6140:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1<<ADSC));
    6142:	36 99       	sbic	0x06, 6	; 6
    6144:	fe cf       	rjmp	.-4      	; 0x6142 <adc_init+0x16>
  dummy = ADCW;
    6146:	84 b1       	in	r24, 0x04	; 4
    6148:	95 b1       	in	r25, 0x05	; 5
    614a:	9a 83       	std	Y+2, r25	; 0x02
    614c:	89 83       	std	Y+1, r24	; 0x01
}
    614e:	0f 90       	pop	r0
    6150:	0f 90       	pop	r0
    6152:	cf 91       	pop	r28
    6154:	df 91       	pop	r29
    6156:	08 95       	ret

00006158 <adc_Powersave>:


// If ADC should be used after a powersave period, call init again before starting a conversion
void adc_Powersave()
{
	ADCSRA &= ~(1 << ADEN);
    6158:	37 98       	cbi	0x06, 7	; 6
}
    615a:	08 95       	ret

0000615c <adc_GetChannel>:



unsigned int adc_GetChannel(unsigned char ch)
{
  ADMUX = (ADMUX & 0b11100000) | (ch & 0b00011111);	// Select channel
    615c:	97 b1       	in	r25, 0x07	; 7
    615e:	8f 71       	andi	r24, 0x1F	; 31
    6160:	90 7e       	andi	r25, 0xE0	; 224
    6162:	89 2b       	or	r24, r25
    6164:	87 b9       	out	0x07, r24	; 7
  ADCSRA |= (1 << ADSC);										// Start a single conversion
    6166:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1 << ADSC));  							// wait until conversion result is available
    6168:	36 99       	sbic	0x06, 6	; 6
    616a:	fe cf       	rjmp	.-4      	; 0x6168 <adc_GetChannel+0xc>
  return ADCW;
    616c:	24 b1       	in	r18, 0x04	; 4
    616e:	35 b1       	in	r19, 0x05	; 5
}
    6170:	c9 01       	movw	r24, r18
    6172:	08 95       	ret

00006174 <adc_GetBatteryVoltage>:
float adc_GetBatteryVoltage()
{
// adc channel 30 is connected to the internal 1.23 V reference
	unsigned int adValue;

	adValue = adc_GetChannel(30);
    6174:	8e e1       	ldi	r24, 0x1E	; 30
    6176:	0e 94 ae 30 	call	0x615c	; 0x615c <adc_GetChannel>

	return (1.23 * 1024.0 / (float)adValue);
    617a:	bc 01       	movw	r22, r24
    617c:	80 e0       	ldi	r24, 0x00	; 0
    617e:	90 e0       	ldi	r25, 0x00	; 0
    6180:	0e 94 e6 46 	call	0x8dcc	; 0x8dcc <__floatunsisf>
    6184:	9b 01       	movw	r18, r22
    6186:	ac 01       	movw	r20, r24
    6188:	64 ea       	ldi	r22, 0xA4	; 164
    618a:	70 e7       	ldi	r23, 0x70	; 112
    618c:	8d e9       	ldi	r24, 0x9D	; 157
    618e:	94 e4       	ldi	r25, 0x44	; 68
    6190:	0e 94 52 46 	call	0x8ca4	; 0x8ca4 <__divsf3>
}
    6194:	08 95       	ret

00006196 <i2c_init>:

// inits to ~300 kHz bus frequency
void i2c_init()
{
	// Set up clock prescaler
	TWSR |= (0 << TWPS1) | (0 << TWPS0);	// Prescaler = 1
    6196:	e1 e7       	ldi	r30, 0x71	; 113
    6198:	f0 e0       	ldi	r31, 0x00	; 0
    619a:	80 81       	ld	r24, Z
    619c:	80 83       	st	Z, r24
	// Set up clock divider
	TWBR = 1;
    619e:	81 e0       	ldi	r24, 0x01	; 1
    61a0:	80 93 70 00 	sts	0x0070, r24
	// Set up module
	TWCR = (1 << TWEN);	// I2C on, no interrupts
    61a4:	84 e0       	ldi	r24, 0x04	; 4
    61a6:	80 93 74 00 	sts	0x0074, r24
}
    61aa:	08 95       	ret

000061ac <i2c_waitForInterruptFlag>:



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    61ac:	80 91 74 00 	lds	r24, 0x0074
    61b0:	87 ff       	sbrs	r24, 7
    61b2:	fc cf       	rjmp	.-8      	; 0x61ac <i2c_waitForInterruptFlag>
}
    61b4:	08 95       	ret

000061b6 <i2c_actionStart>:



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    61b6:	e4 e7       	ldi	r30, 0x74	; 116
    61b8:	f0 e0       	ldi	r31, 0x00	; 0
    61ba:	80 81       	ld	r24, Z
    61bc:	80 68       	ori	r24, 0x80	; 128
    61be:	80 83       	st	Z, r24
}
    61c0:	08 95       	ret

000061c2 <i2c_start>:



void i2c_start()
{
    61c2:	cf 93       	push	r28
    61c4:	df 93       	push	r29
	TWCR |= (1 << TWSTA);			// Set start condition flag
    61c6:	c4 e7       	ldi	r28, 0x74	; 116
    61c8:	d0 e0       	ldi	r29, 0x00	; 0
    61ca:	88 81       	ld	r24, Y
    61cc:	80 62       	ori	r24, 0x20	; 32
    61ce:	88 83       	st	Y, r24
	i2c_actionStart();				// Send START
    61d0:	0e 94 db 30 	call	0x61b6	; 0x61b6 <i2c_actionStart>
	i2c_waitForInterruptFlag();	// Wait until START is sent
    61d4:	0e 94 d6 30 	call	0x61ac	; 0x61ac <i2c_waitForInterruptFlag>
	TWCR &= ~(1 << TWSTA);			// Clear start condition flag
    61d8:	88 81       	ld	r24, Y
    61da:	8f 7d       	andi	r24, 0xDF	; 223
    61dc:	88 83       	st	Y, r24
}
    61de:	df 91       	pop	r29
    61e0:	cf 91       	pop	r28
    61e2:	08 95       	ret

000061e4 <i2c_stop>:



void i2c_stop()
{
	TWCR |= (1 << TWSTO);			// Set stop condition flag - this will be cleared automatically
    61e4:	80 91 74 00 	lds	r24, 0x0074
    61e8:	80 61       	ori	r24, 0x10	; 16
    61ea:	80 93 74 00 	sts	0x0074, r24
	i2c_actionStart();				// Send STOP
    61ee:	0e 94 db 30 	call	0x61b6	; 0x61b6 <i2c_actionStart>
	while (TWCR & (1 << TWSTO));	// Wait until STOP is sent
    61f2:	80 91 74 00 	lds	r24, 0x0074
    61f6:	84 fd       	sbrc	r24, 4
    61f8:	fc cf       	rjmp	.-8      	; 0x61f2 <i2c_stop+0xe>
}
    61fa:	08 95       	ret

000061fc <i2c_send>:


// Returns 0 if ACK has been received, else 1
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
    61fc:	80 93 73 00 	sts	0x0073, r24
	i2c_actionStart();
    6200:	0e 94 db 30 	call	0x61b6	; 0x61b6 <i2c_actionStart>
	i2c_waitForInterruptFlag();
    6204:	0e 94 d6 30 	call	0x61ac	; 0x61ac <i2c_waitForInterruptFlag>
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    6208:	80 91 71 00 	lds	r24, 0x0071
    620c:	88 7f       	andi	r24, 0xF8	; 248
    620e:	88 32       	cpi	r24, 0x28	; 40
    6210:	41 f0       	breq	.+16     	; 0x6222 <i2c_send+0x26>
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
    6212:	90 91 71 00 	lds	r25, 0x0071
    6216:	98 7f       	andi	r25, 0xF8	; 248
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
	i2c_actionStart();
	i2c_waitForInterruptFlag();
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    6218:	81 e0       	ldi	r24, 0x01	; 1
    621a:	98 31       	cpi	r25, 0x18	; 24
    621c:	19 f4       	brne	.+6      	; 0x6224 <i2c_send+0x28>
    621e:	80 e0       	ldi	r24, 0x00	; 0
    6220:	08 95       	ret
    6222:	80 e0       	ldi	r24, 0x00	; 0
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
	else return 1;
}
    6224:	08 95       	ret

00006226 <i2c_receive>:


// if ack == 0, no-ACK will be sent
unsigned char i2c_receive(unsigned int ack)
{
	if (ack) TWCR |= (1 << TWEA);	// ACK
    6226:	00 97       	sbiw	r24, 0x00	; 0
    6228:	21 f0       	breq	.+8      	; 0x6232 <i2c_receive+0xc>
    622a:	80 91 74 00 	lds	r24, 0x0074
    622e:	80 64       	ori	r24, 0x40	; 64
    6230:	03 c0       	rjmp	.+6      	; 0x6238 <i2c_receive+0x12>
	else 		TWCR &= ~(1 << TWEA);	// no ACK
    6232:	80 91 74 00 	lds	r24, 0x0074
    6236:	8f 7b       	andi	r24, 0xBF	; 191
    6238:	80 93 74 00 	sts	0x0074, r24
	i2c_actionStart();					// Start receiving
    623c:	0e 94 db 30 	call	0x61b6	; 0x61b6 <i2c_actionStart>
	i2c_waitForInterruptFlag();		// Wait until byte is received
    6240:	0e 94 d6 30 	call	0x61ac	; 0x61ac <i2c_waitForInterruptFlag>
	return TWDR;
    6244:	80 91 73 00 	lds	r24, 0x0073
}
    6248:	08 95       	ret

0000624a <i2c_controlByte_RX>:



// This initiates an rx transfer with START + SLA + R
void i2c_controlByte_RX(unsigned char address)
{
    624a:	df 93       	push	r29
    624c:	cf 93       	push	r28
    624e:	0f 92       	push	r0
    6250:	cd b7       	in	r28, 0x3d	; 61
    6252:	de b7       	in	r29, 0x3e	; 62
	i2c_start();
    6254:	89 83       	std	Y+1, r24	; 0x01
    6256:	0e 94 e1 30 	call	0x61c2	; 0x61c2 <i2c_start>
	i2c_send((address << 1) | 0x01);
    625a:	89 81       	ldd	r24, Y+1	; 0x01
    625c:	88 0f       	add	r24, r24
    625e:	81 60       	ori	r24, 0x01	; 1
    6260:	0e 94 fe 30 	call	0x61fc	; 0x61fc <i2c_send>
}
    6264:	0f 90       	pop	r0
    6266:	cf 91       	pop	r28
    6268:	df 91       	pop	r29
    626a:	08 95       	ret

0000626c <i2c_controlByte_TX>:



// This initiates an tx transfer with START + SLA
void i2c_controlByte_TX(unsigned char address)
{
    626c:	df 93       	push	r29
    626e:	cf 93       	push	r28
    6270:	0f 92       	push	r0
    6272:	cd b7       	in	r28, 0x3d	; 61
    6274:	de b7       	in	r29, 0x3e	; 62
	i2c_start();
    6276:	89 83       	std	Y+1, r24	; 0x01
    6278:	0e 94 e1 30 	call	0x61c2	; 0x61c2 <i2c_start>
	i2c_send(address << 1);
    627c:	89 81       	ldd	r24, Y+1	; 0x01
    627e:	88 0f       	add	r24, r24
    6280:	0e 94 fe 30 	call	0x61fc	; 0x61fc <i2c_send>
}
    6284:	0f 90       	pop	r0
    6286:	cf 91       	pop	r28
    6288:	df 91       	pop	r29
    628a:	08 95       	ret

0000628c <mda100_init>:


// Do not forget to init everything before using it
void mda100_init()
{
	adc_init();
    628c:	0e 94 96 30 	call	0x612c	; 0x612c <adc_init>
	mda100_initDone = 1;
    6290:	81 e0       	ldi	r24, 0x01	; 1
    6292:	80 93 79 03 	sts	0x0379, r24
}
    6296:	08 95       	ret

00006298 <mda100_Powersave>:



void mda100_Powersave()
{
	CheckIfInitDone();
    6298:	80 91 79 03 	lds	r24, 0x0379
    629c:	88 23       	and	r24, r24
    629e:	11 f4       	brne	.+4      	; 0x62a4 <mda100_Powersave+0xc>
    62a0:	0e 94 46 31 	call	0x628c	; 0x628c <mda100_init>
	adc_Powersave();
    62a4:	0e 94 ac 30 	call	0x6158	; 0x6158 <adc_Powersave>
}
    62a8:	08 95       	ret

000062aa <mda100_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mda100_LightSensor_Power(T_Power powerstatus)
{
    62aa:	df 93       	push	r29
    62ac:	cf 93       	push	r28
    62ae:	0f 92       	push	r0
    62b0:	cd b7       	in	r28, 0x3d	; 61
    62b2:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    62b4:	90 91 79 03 	lds	r25, 0x0379
    62b8:	99 23       	and	r25, r25
    62ba:	21 f4       	brne	.+8      	; 0x62c4 <mda100_LightSensor_Power+0x1a>
    62bc:	89 83       	std	Y+1, r24	; 0x01
    62be:	0e 94 46 31 	call	0x628c	; 0x628c <mda100_init>
    62c2:	89 81       	ldd	r24, Y+1	; 0x01
	// Switch off temperature sensor power first; Only one of these may be active at a time
	PORTC &= ~(1 << 0);
    62c4:	a8 98       	cbi	0x15, 0	; 21
    DDRC  &= ~(1 << 0);
    62c6:	a0 98       	cbi	0x14, 0	; 20

	if (powerstatus == POWER_ON)
    62c8:	81 30       	cpi	r24, 0x01	; 1
    62ca:	19 f4       	brne	.+6      	; 0x62d2 <mda100_LightSensor_Power+0x28>
	{
		PORTE |= (1 << 5);
    62cc:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    62ce:	15 9a       	sbi	0x02, 5	; 2
    62d0:	02 c0       	rjmp	.+4      	; 0x62d6 <mda100_LightSensor_Power+0x2c>
	}
	else
	{
		PORTE &= ~(1 << 5);
    62d2:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    62d4:	15 98       	cbi	0x02, 5	; 2
	}
}
    62d6:	0f 90       	pop	r0
    62d8:	cf 91       	pop	r28
    62da:	df 91       	pop	r29
    62dc:	08 95       	ret

000062de <mda100_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mda100_TemperatureSensor_Power(T_Power powerstatus)
{
    62de:	df 93       	push	r29
    62e0:	cf 93       	push	r28
    62e2:	0f 92       	push	r0
    62e4:	cd b7       	in	r28, 0x3d	; 61
    62e6:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    62e8:	90 91 79 03 	lds	r25, 0x0379
    62ec:	99 23       	and	r25, r25
    62ee:	21 f4       	brne	.+8      	; 0x62f8 <mda100_TemperatureSensor_Power+0x1a>
    62f0:	89 83       	std	Y+1, r24	; 0x01
    62f2:	0e 94 46 31 	call	0x628c	; 0x628c <mda100_init>
    62f6:	89 81       	ldd	r24, Y+1	; 0x01
	// Switch off light sensor power first; Only one of these may be active at a time
    PORTE &= ~(1 << 5);
    62f8:	1d 98       	cbi	0x03, 5	; 3
    DDRE  &= ~(1 << 5);
    62fa:	15 98       	cbi	0x02, 5	; 2

	if (powerstatus == POWER_ON)
    62fc:	81 30       	cpi	r24, 0x01	; 1
    62fe:	19 f4       	brne	.+6      	; 0x6306 <mda100_TemperatureSensor_Power+0x28>
	{
		PORTC |= (1 << 0);
    6300:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    6302:	a0 9a       	sbi	0x14, 0	; 20
    6304:	02 c0       	rjmp	.+4      	; 0x630a <mda100_TemperatureSensor_Power+0x2c>
	}
	else
	{
		PORTC &= ~(1 << 0);
    6306:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    6308:	a0 98       	cbi	0x14, 0	; 20
	}
}
    630a:	0f 90       	pop	r0
    630c:	cf 91       	pop	r28
    630e:	df 91       	pop	r29
    6310:	08 95       	ret

00006312 <mda100_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_LightSensor_GetCounts()
{
	CheckIfInitDone();
    6312:	80 91 79 03 	lds	r24, 0x0379
    6316:	88 23       	and	r24, r24
    6318:	11 f4       	brne	.+4      	; 0x631e <mda100_LightSensor_GetCounts+0xc>
    631a:	0e 94 46 31 	call	0x628c	; 0x628c <mda100_init>
	mda100_LightSensor_Power(POWER_ON);
    631e:	81 e0       	ldi	r24, 0x01	; 1
    6320:	0e 94 55 31 	call	0x62aa	; 0x62aa <mda100_LightSensor_Power>
	return adc_GetChannel(1);
    6324:	81 e0       	ldi	r24, 0x01	; 1
    6326:	0e 94 ae 30 	call	0x615c	; 0x615c <adc_GetChannel>
}
    632a:	08 95       	ret

0000632c <mda100_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    632c:	80 91 79 03 	lds	r24, 0x0379
    6330:	88 23       	and	r24, r24
    6332:	11 f4       	brne	.+4      	; 0x6338 <mda100_TemperatureSensor_GetCounts+0xc>
    6334:	0e 94 46 31 	call	0x628c	; 0x628c <mda100_init>
	mda100_TemperatureSensor_Power(POWER_ON);
    6338:	81 e0       	ldi	r24, 0x01	; 1
    633a:	0e 94 6f 31 	call	0x62de	; 0x62de <mda100_TemperatureSensor_Power>
	return adc_GetChannel(1);
    633e:	81 e0       	ldi	r24, 0x01	; 1
    6340:	0e 94 ae 30 	call	0x615c	; 0x615c <adc_GetChannel>
}
    6344:	08 95       	ret

00006346 <mda100_TemperatureSensor_GetKelvin>:



float mda100_TemperatureSensor_GetKelvin()
{
    6346:	af 92       	push	r10
    6348:	bf 92       	push	r11
    634a:	cf 92       	push	r12
    634c:	df 92       	push	r13
    634e:	ef 92       	push	r14
    6350:	ff 92       	push	r15
    6352:	0f 93       	push	r16
    6354:	1f 93       	push	r17
	float counts = mda100_TemperatureSensor_GetCounts();
    6356:	0e 94 96 31 	call	0x632c	; 0x632c <mda100_TemperatureSensor_GetCounts>
    635a:	bc 01       	movw	r22, r24
    635c:	80 e0       	ldi	r24, 0x00	; 0
    635e:	90 e0       	ldi	r25, 0x00	; 0
    6360:	0e 94 e6 46 	call	0x8dcc	; 0x8dcc <__floatunsisf>
    6364:	8b 01       	movw	r16, r22
    6366:	7c 01       	movw	r14, r24
	float lnRthr = log( 10e3 * (1023.0 - counts) / counts);
    6368:	60 e0       	ldi	r22, 0x00	; 0
    636a:	70 ec       	ldi	r23, 0xC0	; 192
    636c:	8f e7       	ldi	r24, 0x7F	; 127
    636e:	94 e4       	ldi	r25, 0x44	; 68
    6370:	20 2f       	mov	r18, r16
    6372:	31 2f       	mov	r19, r17
    6374:	4e 2d       	mov	r20, r14
    6376:	5f 2d       	mov	r21, r15
    6378:	0e 94 ed 45 	call	0x8bda	; 0x8bda <__subsf3>
    637c:	20 e0       	ldi	r18, 0x00	; 0
    637e:	30 e4       	ldi	r19, 0x40	; 64
    6380:	4c e1       	ldi	r20, 0x1C	; 28
    6382:	56 e4       	ldi	r21, 0x46	; 70
    6384:	0e 94 bd 47 	call	0x8f7a	; 0x8f7a <__mulsf3>
    6388:	20 2f       	mov	r18, r16
    638a:	31 2f       	mov	r19, r17
    638c:	4e 2d       	mov	r20, r14
    638e:	5f 2d       	mov	r21, r15
    6390:	0e 94 52 46 	call	0x8ca4	; 0x8ca4 <__divsf3>
    6394:	0e 94 7d 47 	call	0x8efa	; 0x8efa <log>
    6398:	7b 01       	movw	r14, r22
    639a:	8c 01       	movw	r16, r24
	float lnRthr3 = pow(lnRthr, 3);	// lnRthr
    639c:	20 e0       	ldi	r18, 0x00	; 0
    639e:	30 e0       	ldi	r19, 0x00	; 0
    63a0:	40 e4       	ldi	r20, 0x40	; 64
    63a2:	50 e4       	ldi	r21, 0x40	; 64
    63a4:	0e 94 20 48 	call	0x9040	; 0x9040 <pow>
    63a8:	d6 2e       	mov	r13, r22
    63aa:	c7 2e       	mov	r12, r23
    63ac:	b8 2e       	mov	r11, r24
    63ae:	a9 2e       	mov	r10, r25
	
	float a = 0.001010024;
	float b = 0.000242127;
	float c = 0.000000146;
	
	return ( 1 / ( a + b * lnRthr + c * lnRthr3) );
    63b0:	c8 01       	movw	r24, r16
    63b2:	b7 01       	movw	r22, r14
    63b4:	29 e7       	ldi	r18, 0x79	; 121
    63b6:	33 ee       	ldi	r19, 0xE3	; 227
    63b8:	4d e7       	ldi	r20, 0x7D	; 125
    63ba:	59 e3       	ldi	r21, 0x39	; 57
    63bc:	0e 94 bd 47 	call	0x8f7a	; 0x8f7a <__mulsf3>
    63c0:	28 ec       	ldi	r18, 0xC8	; 200
    63c2:	32 e6       	ldi	r19, 0x62	; 98
    63c4:	44 e8       	ldi	r20, 0x84	; 132
    63c6:	5a e3       	ldi	r21, 0x3A	; 58
    63c8:	0e 94 ee 45 	call	0x8bdc	; 0x8bdc <__addsf3>
    63cc:	7b 01       	movw	r14, r22
    63ce:	8c 01       	movw	r16, r24
    63d0:	a6 01       	movw	r20, r12
    63d2:	95 01       	movw	r18, r10
    63d4:	65 2f       	mov	r22, r21
    63d6:	74 2f       	mov	r23, r20
    63d8:	83 2f       	mov	r24, r19
    63da:	92 2f       	mov	r25, r18
    63dc:	2d e2       	ldi	r18, 0x2D	; 45
    63de:	34 ec       	ldi	r19, 0xC4	; 196
    63e0:	4c e1       	ldi	r20, 0x1C	; 28
    63e2:	54 e3       	ldi	r21, 0x34	; 52
    63e4:	0e 94 bd 47 	call	0x8f7a	; 0x8f7a <__mulsf3>
    63e8:	9b 01       	movw	r18, r22
    63ea:	ac 01       	movw	r20, r24
    63ec:	c8 01       	movw	r24, r16
    63ee:	b7 01       	movw	r22, r14
    63f0:	0e 94 ee 45 	call	0x8bdc	; 0x8bdc <__addsf3>
    63f4:	9b 01       	movw	r18, r22
    63f6:	ac 01       	movw	r20, r24
    63f8:	60 e0       	ldi	r22, 0x00	; 0
    63fa:	70 e0       	ldi	r23, 0x00	; 0
    63fc:	80 e8       	ldi	r24, 0x80	; 128
    63fe:	9f e3       	ldi	r25, 0x3F	; 63
    6400:	0e 94 52 46 	call	0x8ca4	; 0x8ca4 <__divsf3>
}
    6404:	1f 91       	pop	r17
    6406:	0f 91       	pop	r16
    6408:	ff 90       	pop	r15
    640a:	ef 90       	pop	r14
    640c:	df 90       	pop	r13
    640e:	cf 90       	pop	r12
    6410:	bf 90       	pop	r11
    6412:	af 90       	pop	r10
    6414:	08 95       	ret

00006416 <mda100_TemperatureSensor_GetDegreeCelsius>:



float mda100_TemperatureSensor_GetDegreeCelsius()
{
	return (mda100_TemperatureSensor_GetKelvin() - 273.15);
    6416:	0e 94 a3 31 	call	0x6346	; 0x6346 <mda100_TemperatureSensor_GetKelvin>
    641a:	23 e3       	ldi	r18, 0x33	; 51
    641c:	33 e9       	ldi	r19, 0x93	; 147
    641e:	48 e8       	ldi	r20, 0x88	; 136
    6420:	53 e4       	ldi	r21, 0x43	; 67
    6422:	0e 94 ed 45 	call	0x8bda	; 0x8bda <__subsf3>
}
    6426:	08 95       	ret

00006428 <mts310cb_init>:


// Do not forget to init everything before using it
void mts310cb_init()
{
	adc_init();
    6428:	0e 94 96 30 	call	0x612c	; 0x612c <adc_init>
	ad5242_init();
    642c:	0e 94 75 30 	call	0x60ea	; 0x60ea <ad5242_init>
	mts310cb_initDone = 1;
    6430:	81 e0       	ldi	r24, 0x01	; 1
    6432:	80 93 7a 03 	sts	0x037A, r24
}
    6436:	08 95       	ret

00006438 <mts310cb_Powersave>:



void mts310cb_Powersave()
{
	CheckIfInitDone();
    6438:	80 91 7a 03 	lds	r24, 0x037A
    643c:	88 23       	and	r24, r24
    643e:	11 f4       	brne	.+4      	; 0x6444 <mts310cb_Powersave+0xc>
    6440:	0e 94 14 32 	call	0x6428	; 0x6428 <mts310cb_init>
	adc_Powersave();
    6444:	0e 94 ac 30 	call	0x6158	; 0x6158 <adc_Powersave>
}
    6448:	08 95       	ret

0000644a <mts310cb_Accelerometer_Power>:



// Power control line PW4
void mts310cb_Accelerometer_Power(T_Power powerstatus)
{
    644a:	df 93       	push	r29
    644c:	cf 93       	push	r28
    644e:	0f 92       	push	r0
    6450:	cd b7       	in	r28, 0x3d	; 61
    6452:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    6454:	90 91 7a 03 	lds	r25, 0x037A
    6458:	99 23       	and	r25, r25
    645a:	21 f4       	brne	.+8      	; 0x6464 <mts310cb_Accelerometer_Power+0x1a>
    645c:	89 83       	std	Y+1, r24	; 0x01
    645e:	0e 94 14 32 	call	0x6428	; 0x6428 <mts310cb_init>
    6462:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 4);
    6464:	81 30       	cpi	r24, 0x01	; 1
    6466:	11 f4       	brne	.+4      	; 0x646c <mts310cb_Accelerometer_Power+0x22>
    6468:	ac 9a       	sbi	0x15, 4	; 21
    646a:	01 c0       	rjmp	.+2      	; 0x646e <mts310cb_Accelerometer_Power+0x24>
	else									PORTC &= ~(1 << 4);
    646c:	ac 98       	cbi	0x15, 4	; 21
}
    646e:	0f 90       	pop	r0
    6470:	cf 91       	pop	r28
    6472:	df 91       	pop	r29
    6474:	08 95       	ret

00006476 <mts310cb_Magnetometer_Power>:



// Power control line PW5
void mts310cb_Magnetometer_Power(T_Power powerstatus)
{
    6476:	df 93       	push	r29
    6478:	cf 93       	push	r28
    647a:	0f 92       	push	r0
    647c:	cd b7       	in	r28, 0x3d	; 61
    647e:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    6480:	90 91 7a 03 	lds	r25, 0x037A
    6484:	99 23       	and	r25, r25
    6486:	21 f4       	brne	.+8      	; 0x6490 <mts310cb_Magnetometer_Power+0x1a>
    6488:	89 83       	std	Y+1, r24	; 0x01
    648a:	0e 94 14 32 	call	0x6428	; 0x6428 <mts310cb_init>
    648e:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 5);
    6490:	81 30       	cpi	r24, 0x01	; 1
    6492:	11 f4       	brne	.+4      	; 0x6498 <mts310cb_Magnetometer_Power+0x22>
    6494:	ad 9a       	sbi	0x15, 5	; 21
    6496:	01 c0       	rjmp	.+2      	; 0x649a <mts310cb_Magnetometer_Power+0x24>
	else									PORTC &= ~(1 << 5);
    6498:	ad 98       	cbi	0x15, 5	; 21
}
    649a:	0f 90       	pop	r0
    649c:	cf 91       	pop	r28
    649e:	df 91       	pop	r29
    64a0:	08 95       	ret

000064a2 <mts310cb_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mts310cb_TemperatureSensor_Power(T_Power powerstatus)
{
    64a2:	1f 93       	push	r17
    64a4:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    64a6:	80 91 7a 03 	lds	r24, 0x037A
    64aa:	88 23       	and	r24, r24
    64ac:	11 f4       	brne	.+4      	; 0x64b2 <mts310cb_TemperatureSensor_Power+0x10>
    64ae:	0e 94 14 32 	call	0x6428	; 0x6428 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_OFF);				// Only one of these may be active at a time
    64b2:	80 e0       	ldi	r24, 0x00	; 0
    64b4:	0e 94 65 32 	call	0x64ca	; 0x64ca <mts310cb_LightSensor_Power>
	if (powerstatus == POWER_ON)
    64b8:	11 30       	cpi	r17, 0x01	; 1
    64ba:	19 f4       	brne	.+6      	; 0x64c2 <mts310cb_TemperatureSensor_Power+0x20>
	{
		PORTC |= (1 << 0);
    64bc:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    64be:	a0 9a       	sbi	0x14, 0	; 20
    64c0:	02 c0       	rjmp	.+4      	; 0x64c6 <mts310cb_TemperatureSensor_Power+0x24>
	}
	else
	{
		PORTC &= ~(1 << 0);
    64c2:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    64c4:	a0 98       	cbi	0x14, 0	; 20
	}
}
    64c6:	1f 91       	pop	r17
    64c8:	08 95       	ret

000064ca <mts310cb_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mts310cb_LightSensor_Power(T_Power powerstatus)
{
    64ca:	1f 93       	push	r17
    64cc:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    64ce:	80 91 7a 03 	lds	r24, 0x037A
    64d2:	88 23       	and	r24, r24
    64d4:	11 f4       	brne	.+4      	; 0x64da <mts310cb_LightSensor_Power+0x10>
    64d6:	0e 94 14 32 	call	0x6428	; 0x6428 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_OFF);		// Only one of these may be active at a time
    64da:	80 e0       	ldi	r24, 0x00	; 0
    64dc:	0e 94 51 32 	call	0x64a2	; 0x64a2 <mts310cb_TemperatureSensor_Power>
	if (powerstatus == POWER_ON)
    64e0:	11 30       	cpi	r17, 0x01	; 1
    64e2:	19 f4       	brne	.+6      	; 0x64ea <mts310cb_LightSensor_Power+0x20>
	{
		PORTE |= (1 << 5);
    64e4:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    64e6:	15 9a       	sbi	0x02, 5	; 2
    64e8:	02 c0       	rjmp	.+4      	; 0x64ee <mts310cb_LightSensor_Power+0x24>
	}
	else
	{
		PORTE &= ~(1 << 5);
    64ea:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    64ec:	15 98       	cbi	0x02, 5	; 2
	}
}
    64ee:	1f 91       	pop	r17
    64f0:	08 95       	ret

000064f2 <mts310cb_Sounder_Power>:



// Power control line PW2
void mts310cb_Sounder_Power(T_Power powerstatus)
{
    64f2:	df 93       	push	r29
    64f4:	cf 93       	push	r28
    64f6:	0f 92       	push	r0
    64f8:	cd b7       	in	r28, 0x3d	; 61
    64fa:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    64fc:	90 91 7a 03 	lds	r25, 0x037A
    6500:	99 23       	and	r25, r25
    6502:	21 f4       	brne	.+8      	; 0x650c <mts310cb_Sounder_Power+0x1a>
    6504:	89 83       	std	Y+1, r24	; 0x01
    6506:	0e 94 14 32 	call	0x6428	; 0x6428 <mts310cb_init>
    650a:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 2);
    650c:	81 30       	cpi	r24, 0x01	; 1
    650e:	11 f4       	brne	.+4      	; 0x6514 <mts310cb_Sounder_Power+0x22>
    6510:	aa 9a       	sbi	0x15, 2	; 21
    6512:	01 c0       	rjmp	.+2      	; 0x6516 <mts310cb_Sounder_Power+0x24>
	else									PORTC &= ~(1 << 2);
    6514:	aa 98       	cbi	0x15, 2	; 21
}
    6516:	0f 90       	pop	r0
    6518:	cf 91       	pop	r28
    651a:	df 91       	pop	r29
    651c:	08 95       	ret

0000651e <mts310cb_Microphone_Power>:



// Power control line PW3
void mts310cb_Microphone_Power(T_Power powerstatus)
{
    651e:	df 93       	push	r29
    6520:	cf 93       	push	r28
    6522:	0f 92       	push	r0
    6524:	cd b7       	in	r28, 0x3d	; 61
    6526:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    6528:	90 91 7a 03 	lds	r25, 0x037A
    652c:	99 23       	and	r25, r25
    652e:	21 f4       	brne	.+8      	; 0x6538 <mts310cb_Microphone_Power+0x1a>
    6530:	89 83       	std	Y+1, r24	; 0x01
    6532:	0e 94 14 32 	call	0x6428	; 0x6428 <mts310cb_init>
    6536:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 3);
    6538:	81 30       	cpi	r24, 0x01	; 1
    653a:	11 f4       	brne	.+4      	; 0x6540 <mts310cb_Microphone_Power+0x22>
    653c:	ab 9a       	sbi	0x15, 3	; 21
    653e:	01 c0       	rjmp	.+2      	; 0x6542 <mts310cb_Microphone_Power+0x24>
	else									PORTC &= ~(1 << 3);
    6540:	ab 98       	cbi	0x15, 3	; 21
}
    6542:	0f 90       	pop	r0
    6544:	cf 91       	pop	r28
    6546:	df 91       	pop	r29
    6548:	08 95       	ret

0000654a <mts310cb_Magnetometer_x_SetOffset>:



// Adjust offset voltage at Opamp U6 in 256 steps
void mts310cb_Magnetometer_x_SetOffset(unsigned char value)
{
    654a:	df 93       	push	r29
    654c:	cf 93       	push	r28
    654e:	0f 92       	push	r0
    6550:	cd b7       	in	r28, 0x3d	; 61
    6552:	de b7       	in	r29, 0x3e	; 62
    6554:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    6556:	80 91 7a 03 	lds	r24, 0x037A
    655a:	88 23       	and	r24, r24
    655c:	21 f4       	brne	.+8      	; 0x6566 <mts310cb_Magnetometer_x_SetOffset+0x1c>
    655e:	49 83       	std	Y+1, r20	; 0x01
    6560:	0e 94 14 32 	call	0x6428	; 0x6428 <mts310cb_init>
    6564:	49 81       	ldd	r20, Y+1	; 0x01
	#define ad5242_MagnetometerAddress 0
	ad5242_set(ad5242_MagnetometerAddress, 1, value);	// Channel 1
    6566:	80 e0       	ldi	r24, 0x00	; 0
    6568:	61 e0       	ldi	r22, 0x01	; 1
    656a:	0e 94 78 30 	call	0x60f0	; 0x60f0 <ad5242_set>
}
    656e:	0f 90       	pop	r0
    6570:	cf 91       	pop	r28
    6572:	df 91       	pop	r29
    6574:	08 95       	ret

00006576 <mts310cb_Magnetometer_y_SetOffset>:



// Adjust offset voltage at Opamp U7 in 256 steps
void mts310cb_Magnetometer_y_SetOffset(unsigned char value)
{
    6576:	df 93       	push	r29
    6578:	cf 93       	push	r28
    657a:	0f 92       	push	r0
    657c:	cd b7       	in	r28, 0x3d	; 61
    657e:	de b7       	in	r29, 0x3e	; 62
    6580:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    6582:	80 91 7a 03 	lds	r24, 0x037A
    6586:	88 23       	and	r24, r24
    6588:	21 f4       	brne	.+8      	; 0x6592 <mts310cb_Magnetometer_y_SetOffset+0x1c>
    658a:	49 83       	std	Y+1, r20	; 0x01
    658c:	0e 94 14 32 	call	0x6428	; 0x6428 <mts310cb_init>
    6590:	49 81       	ldd	r20, Y+1	; 0x01
	ad5242_set(ad5242_MagnetometerAddress, 2, value);	// Channel 2
    6592:	80 e0       	ldi	r24, 0x00	; 0
    6594:	62 e0       	ldi	r22, 0x02	; 2
    6596:	0e 94 78 30 	call	0x60f0	; 0x60f0 <ad5242_set>
}
    659a:	0f 90       	pop	r0
    659c:	cf 91       	pop	r28
    659e:	df 91       	pop	r29
    65a0:	08 95       	ret

000065a2 <mts310cb_Microphone_SetGain>:



// Adjust gain of Mic preamp in 256 steps
void mts310cb_Microphone_SetGain(unsigned char value)
{
    65a2:	df 93       	push	r29
    65a4:	cf 93       	push	r28
    65a6:	0f 92       	push	r0
    65a8:	cd b7       	in	r28, 0x3d	; 61
    65aa:	de b7       	in	r29, 0x3e	; 62
    65ac:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    65ae:	80 91 7a 03 	lds	r24, 0x037A
    65b2:	88 23       	and	r24, r24
    65b4:	21 f4       	brne	.+8      	; 0x65be <mts310cb_Microphone_SetGain+0x1c>
    65b6:	49 83       	std	Y+1, r20	; 0x01
    65b8:	0e 94 14 32 	call	0x6428	; 0x6428 <mts310cb_init>
    65bc:	49 81       	ldd	r20, Y+1	; 0x01
	#define ad5242_MicrophoneAddress 1
	ad5242_set(ad5242_MicrophoneAddress, 1, value);		// Channel 1
    65be:	81 e0       	ldi	r24, 0x01	; 1
    65c0:	61 e0       	ldi	r22, 0x01	; 1
    65c2:	0e 94 78 30 	call	0x60f0	; 0x60f0 <ad5242_set>
}
    65c6:	0f 90       	pop	r0
    65c8:	cf 91       	pop	r28
    65ca:	df 91       	pop	r29
    65cc:	08 95       	ret

000065ce <mts310cb_Microphone_SetMode>:



// This is set with PW6
void mts310cb_Microphone_SetMode(T_MicMode mode)
{
    65ce:	df 93       	push	r29
    65d0:	cf 93       	push	r28
    65d2:	0f 92       	push	r0
    65d4:	cd b7       	in	r28, 0x3d	; 61
    65d6:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    65d8:	90 91 7a 03 	lds	r25, 0x037A
    65dc:	99 23       	and	r25, r25
    65de:	21 f4       	brne	.+8      	; 0x65e8 <mts310cb_Microphone_SetMode+0x1a>
    65e0:	89 83       	std	Y+1, r24	; 0x01
    65e2:	0e 94 14 32 	call	0x6428	; 0x6428 <mts310cb_init>
    65e6:	89 81       	ldd	r24, Y+1	; 0x01
	if (mode == MIC_RAW)                PORTC |=  (1 << 6); // tbd: is this the right logic or is it inverted?
    65e8:	88 23       	and	r24, r24
    65ea:	11 f4       	brne	.+4      	; 0x65f0 <mts310cb_Microphone_SetMode+0x22>
    65ec:	ae 9a       	sbi	0x15, 6	; 21
    65ee:	03 c0       	rjmp	.+6      	; 0x65f6 <mts310cb_Microphone_SetMode+0x28>
	else if (mode == MIC_TONEDETECT)    PORTC &= ~(1 << 6);
    65f0:	81 30       	cpi	r24, 0x01	; 1
    65f2:	09 f4       	brne	.+2      	; 0x65f6 <mts310cb_Microphone_SetMode+0x28>
    65f4:	ae 98       	cbi	0x15, 6	; 21
}
    65f6:	0f 90       	pop	r0
    65f8:	cf 91       	pop	r28
    65fa:	df 91       	pop	r29
    65fc:	08 95       	ret

000065fe <mts310cb_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_LightSensor_GetCounts()
{
	CheckIfInitDone();
    65fe:	80 91 7a 03 	lds	r24, 0x037A
    6602:	88 23       	and	r24, r24
    6604:	11 f4       	brne	.+4      	; 0x660a <mts310cb_LightSensor_GetCounts+0xc>
    6606:	0e 94 14 32 	call	0x6428	; 0x6428 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_ON);
    660a:	81 e0       	ldi	r24, 0x01	; 1
    660c:	0e 94 65 32 	call	0x64ca	; 0x64ca <mts310cb_LightSensor_Power>
	return adc_GetChannel(1);
    6610:	81 e0       	ldi	r24, 0x01	; 1
    6612:	0e 94 ae 30 	call	0x615c	; 0x615c <adc_GetChannel>
}
    6616:	08 95       	ret

00006618 <mts310cb_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    6618:	80 91 7a 03 	lds	r24, 0x037A
    661c:	88 23       	and	r24, r24
    661e:	11 f4       	brne	.+4      	; 0x6624 <mts310cb_TemperatureSensor_GetCounts+0xc>
    6620:	0e 94 14 32 	call	0x6428	; 0x6428 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_ON);
    6624:	81 e0       	ldi	r24, 0x01	; 1
    6626:	0e 94 51 32 	call	0x64a2	; 0x64a2 <mts310cb_TemperatureSensor_Power>
	return adc_GetChannel(1);
    662a:	81 e0       	ldi	r24, 0x01	; 1
    662c:	0e 94 ae 30 	call	0x615c	; 0x615c <adc_GetChannel>
}
    6630:	08 95       	ret

00006632 <mts310cb_Microphone_GetCounts>:



unsigned int mts310cb_Microphone_GetCounts()
{
	CheckIfInitDone();
    6632:	80 91 7a 03 	lds	r24, 0x037A
    6636:	88 23       	and	r24, r24
    6638:	11 f4       	brne	.+4      	; 0x663e <mts310cb_Microphone_GetCounts+0xc>
    663a:	0e 94 14 32 	call	0x6428	; 0x6428 <mts310cb_init>
	return adc_GetChannel(2);
    663e:	82 e0       	ldi	r24, 0x02	; 2
    6640:	0e 94 ae 30 	call	0x615c	; 0x615c <adc_GetChannel>
}
    6644:	08 95       	ret

00006646 <mts310cb_Accelerometer_x_GetCounts>:



unsigned int mts310cb_Accelerometer_x_GetCounts()
{
	CheckIfInitDone();
    6646:	80 91 7a 03 	lds	r24, 0x037A
    664a:	88 23       	and	r24, r24
    664c:	11 f4       	brne	.+4      	; 0x6652 <mts310cb_Accelerometer_x_GetCounts+0xc>
    664e:	0e 94 14 32 	call	0x6428	; 0x6428 <mts310cb_init>
	return adc_GetChannel(3);
    6652:	83 e0       	ldi	r24, 0x03	; 3
    6654:	0e 94 ae 30 	call	0x615c	; 0x615c <adc_GetChannel>
}
    6658:	08 95       	ret

0000665a <mts310cb_Accelerometer_y_GetCounts>:



unsigned int mts310cb_Accelerometer_y_GetCounts()
{
	CheckIfInitDone();
    665a:	80 91 7a 03 	lds	r24, 0x037A
    665e:	88 23       	and	r24, r24
    6660:	11 f4       	brne	.+4      	; 0x6666 <mts310cb_Accelerometer_y_GetCounts+0xc>
    6662:	0e 94 14 32 	call	0x6428	; 0x6428 <mts310cb_init>
	return adc_GetChannel(4);
    6666:	84 e0       	ldi	r24, 0x04	; 4
    6668:	0e 94 ae 30 	call	0x615c	; 0x615c <adc_GetChannel>
}
    666c:	08 95       	ret

0000666e <mts310cb_Magnetometer_x_GetCounts>:



unsigned int mts310cb_Magnetometer_x_GetCounts()
{
	CheckIfInitDone();
    666e:	80 91 7a 03 	lds	r24, 0x037A
    6672:	88 23       	and	r24, r24
    6674:	11 f4       	brne	.+4      	; 0x667a <mts310cb_Magnetometer_x_GetCounts+0xc>
    6676:	0e 94 14 32 	call	0x6428	; 0x6428 <mts310cb_init>
	return adc_GetChannel(5);
    667a:	85 e0       	ldi	r24, 0x05	; 5
    667c:	0e 94 ae 30 	call	0x615c	; 0x615c <adc_GetChannel>
}
    6680:	08 95       	ret

00006682 <mts310cb_Magnetometer_y_GetCounts>:



unsigned int mts310cb_Magnetometer_y_GetCounts()
{
	CheckIfInitDone();
    6682:	80 91 7a 03 	lds	r24, 0x037A
    6686:	88 23       	and	r24, r24
    6688:	11 f4       	brne	.+4      	; 0x668e <mts310cb_Magnetometer_y_GetCounts+0xc>
    668a:	0e 94 14 32 	call	0x6428	; 0x6428 <mts310cb_init>
	return adc_GetChannel(6);
    668e:	86 e0       	ldi	r24, 0x06	; 6
    6690:	0e 94 ae 30 	call	0x615c	; 0x615c <adc_GetChannel>
}
    6694:	08 95       	ret

00006696 <Maxim_1Wire_ResetPulse>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    6696:	89 e9       	ldi	r24, 0x99	; 153
    6698:	93 e0       	ldi	r25, 0x03	; 3
    669a:	01 97       	sbiw	r24, 0x01	; 1
    669c:	f1 f7       	brne	.-4      	; 0x669a <Maxim_1Wire_ResetPulse+0x4>
    669e:	00 c0       	rjmp	.+0      	; 0x66a0 <Maxim_1Wire_ResetPulse+0xa>
// Returns 0 if slave is present, else -1
inline signed char Maxim_1Wire_ResetPulse(void)
{
    unsigned char delaytime = 0;
    _delay_us(500);
    DataPin_DriveLow;
    66a0:	dc 98       	cbi	0x1b, 4	; 27
    66a2:	d4 9a       	sbi	0x1a, 4	; 26
    66a4:	89 e9       	ldi	r24, 0x99	; 153
    66a6:	93 e0       	ldi	r25, 0x03	; 3
    66a8:	01 97       	sbiw	r24, 0x01	; 1
    66aa:	f1 f7       	brne	.-4      	; 0x66a8 <Maxim_1Wire_ResetPulse+0x12>
    66ac:	00 c0       	rjmp	.+0      	; 0x66ae <Maxim_1Wire_ResetPulse+0x18>
    _delay_us(500);   // datasheet value: 480 s
    DataPin_PullUp;
    66ae:	d4 98       	cbi	0x1a, 4	; 26
    66b0:	dc 9a       	sbi	0x1b, 4	; 27

    // Wait for data line to go high
    while (DataPin_State == 0);
    66b2:	cc 9b       	sbis	0x19, 4	; 25
    66b4:	fe cf       	rjmp	.-4      	; 0x66b2 <Maxim_1Wire_ResetPulse+0x1c>
    66b6:	80 e0       	ldi	r24, 0x00	; 0
    66b8:	07 c0       	rjmp	.+14     	; 0x66c8 <Maxim_1Wire_ResetPulse+0x32>
    66ba:	91 e3       	ldi	r25, 0x31	; 49
    66bc:	9a 95       	dec	r25
    66be:	f1 f7       	brne	.-4      	; 0x66bc <Maxim_1Wire_ResetPulse+0x26>
    66c0:	00 00       	nop

    // Wait for presence pulse
    while (DataPin_State == 1)
    {
        _delay_us(20);
        delaytime ++;
    66c2:	8f 5f       	subi	r24, 0xFF	; 255
        if (delaytime > 30) return -1;  // Timeout 600 s: no presence pulse detected
    66c4:	8f 31       	cpi	r24, 0x1F	; 31
    66c6:	49 f0       	breq	.+18     	; 0x66da <Maxim_1Wire_ResetPulse+0x44>

    // Wait for data line to go high
    while (DataPin_State == 0);

    // Wait for presence pulse
    while (DataPin_State == 1)
    66c8:	cc 99       	sbic	0x19, 4	; 25
    66ca:	f7 cf       	rjmp	.-18     	; 0x66ba <Maxim_1Wire_ResetPulse+0x24>
    66cc:	89 e9       	ldi	r24, 0x99	; 153
    66ce:	93 e0       	ldi	r25, 0x03	; 3
    66d0:	01 97       	sbiw	r24, 0x01	; 1
    66d2:	f1 f7       	brne	.-4      	; 0x66d0 <Maxim_1Wire_ResetPulse+0x3a>
    66d4:	00 c0       	rjmp	.+0      	; 0x66d6 <Maxim_1Wire_ResetPulse+0x40>
    }

    // Presence pulse detected, wait until bus is free
    _delay_us(500);   // Datasheet: Trsth

    return 0;
    66d6:	80 e0       	ldi	r24, 0x00	; 0
    66d8:	08 95       	ret
    // Wait for presence pulse
    while (DataPin_State == 1)
    {
        _delay_us(20);
        delaytime ++;
        if (delaytime > 30) return -1;  // Timeout 600 s: no presence pulse detected
    66da:	8f ef       	ldi	r24, 0xFF	; 255

    // Presence pulse detected, wait until bus is free
    _delay_us(500);   // Datasheet: Trsth

    return 0;
}
    66dc:	08 95       	ret

000066de <Maxim_1Wire_WriteBit>:
// Write will take a 100 s time slot and write one or zero
// Wrtie One will pull low for 10 s
// Write Zero will pull down for 80 s
inline void Maxim_1Wire_WriteBit(unsigned char databit)
{
   if (databit == 0) // Write Zero
    66de:	88 23       	and	r24, r24
    66e0:	61 f4       	brne	.+24     	; 0x66fa <Maxim_1Wire_WriteBit+0x1c>
   {
      DataPin_DriveLow;
    66e2:	dc 98       	cbi	0x1b, 4	; 27
    66e4:	d4 9a       	sbi	0x1a, 4	; 26
    66e6:	84 ec       	ldi	r24, 0xC4	; 196
    66e8:	8a 95       	dec	r24
    66ea:	f1 f7       	brne	.-4      	; 0x66e8 <Maxim_1Wire_WriteBit+0xa>
    66ec:	00 c0       	rjmp	.+0      	; 0x66ee <Maxim_1Wire_WriteBit+0x10>
      _delay_us(80);    //80
      DataPin_PullUp;
    66ee:	d4 98       	cbi	0x1a, 4	; 26
    66f0:	dc 9a       	sbi	0x1b, 4	; 27
    66f2:	81 e3       	ldi	r24, 0x31	; 49
    66f4:	8a 95       	dec	r24
    66f6:	f1 f7       	brne	.-4      	; 0x66f4 <Maxim_1Wire_WriteBit+0x16>
    66f8:	0b c0       	rjmp	.+22     	; 0x6710 <Maxim_1Wire_WriteBit+0x32>
      _delay_us(20);    //20
   }
   else              // Write One
   {
      DataPin_DriveLow;
    66fa:	dc 98       	cbi	0x1b, 4	; 27
    66fc:	d4 9a       	sbi	0x1a, 4	; 26
    66fe:	88 e1       	ldi	r24, 0x18	; 24
    6700:	8a 95       	dec	r24
    6702:	f1 f7       	brne	.-4      	; 0x6700 <Maxim_1Wire_WriteBit+0x22>
    6704:	00 c0       	rjmp	.+0      	; 0x6706 <Maxim_1Wire_WriteBit+0x28>
      _delay_us(10);    //10
      DataPin_PullUp;
    6706:	d4 98       	cbi	0x1a, 4	; 26
    6708:	dc 9a       	sbi	0x1b, 4	; 27
    670a:	8d ed       	ldi	r24, 0xDD	; 221
    670c:	8a 95       	dec	r24
    670e:	f1 f7       	brne	.-4      	; 0x670c <Maxim_1Wire_WriteBit+0x2e>
    6710:	00 00       	nop
    6712:	08 95       	ret

00006714 <Maxim_1Wire_ReadBit>:
// Reads a bit
inline unsigned char Maxim_1Wire_ReadBit(void)
{
   unsigned char bit;

   DataPin_DriveLow;
    6714:	dc 98       	cbi	0x1b, 4	; 27
    6716:	d4 9a       	sbi	0x1a, 4	; 26
    6718:	82 e0       	ldi	r24, 0x02	; 2
    671a:	8a 95       	dec	r24
    671c:	f1 f7       	brne	.-4      	; 0x671a <Maxim_1Wire_ReadBit+0x6>
    671e:	00 c0       	rjmp	.+0      	; 0x6720 <Maxim_1Wire_ReadBit+0xc>
   _delay_us(1);    //1
   DataPin_PullUp;
    6720:	d4 98       	cbi	0x1a, 4	; 26
    6722:	dc 9a       	sbi	0x1b, 4	; 27
    6724:	96 e1       	ldi	r25, 0x16	; 22
    6726:	9a 95       	dec	r25
    6728:	f1 f7       	brne	.-4      	; 0x6726 <Maxim_1Wire_ReadBit+0x12>
    672a:	00 00       	nop
   _delay_us(9);   //9
   bit = DataPin_State;
    672c:	89 b3       	in	r24, 0x19	; 25
    672e:	94 ec       	ldi	r25, 0xC4	; 196
    6730:	9a 95       	dec	r25
    6732:	f1 f7       	brne	.-4      	; 0x6730 <Maxim_1Wire_ReadBit+0x1c>
    6734:	00 c0       	rjmp	.+0      	; 0x6736 <Maxim_1Wire_ReadBit+0x22>
    6736:	90 e0       	ldi	r25, 0x00	; 0
    6738:	80 71       	andi	r24, 0x10	; 16
    673a:	90 70       	andi	r25, 0x00	; 0
    673c:	24 e0       	ldi	r18, 0x04	; 4
    673e:	95 95       	asr	r25
    6740:	87 95       	ror	r24
    6742:	2a 95       	dec	r18
    6744:	e1 f7       	brne	.-8      	; 0x673e <Maxim_1Wire_ReadBit+0x2a>
   _delay_us(80);   //80

   return bit;
}
    6746:	08 95       	ret

00006748 <Maxim_1Wire_WriteByte>:


inline void Maxim_1Wire_WriteByte(unsigned char data)
{
    6748:	ff 92       	push	r15
    674a:	0f 93       	push	r16
    674c:	1f 93       	push	r17
    674e:	cf 93       	push	r28
    6750:	df 93       	push	r29
    6752:	f8 2e       	mov	r15, r24
    6754:	c0 e0       	ldi	r28, 0x00	; 0
    6756:	d0 e0       	ldi	r29, 0x00	; 0
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
    6758:	01 e0       	ldi	r16, 0x01	; 1
    675a:	10 e0       	ldi	r17, 0x00	; 0
    675c:	98 01       	movw	r18, r16
    675e:	0c 2e       	mov	r0, r28
    6760:	02 c0       	rjmp	.+4      	; 0x6766 <Maxim_1Wire_WriteByte+0x1e>
    6762:	22 0f       	add	r18, r18
    6764:	33 1f       	adc	r19, r19
    6766:	0a 94       	dec	r0
    6768:	e2 f7       	brpl	.-8      	; 0x6762 <Maxim_1Wire_WriteByte+0x1a>
    676a:	8f 2d       	mov	r24, r15
    676c:	82 23       	and	r24, r18
    676e:	0e 94 6f 33 	call	0x66de	; 0x66de <Maxim_1Wire_WriteBit>
    6772:	21 96       	adiw	r28, 0x01	; 1
inline void Maxim_1Wire_WriteByte(unsigned char data)
{
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    6774:	c8 30       	cpi	r28, 0x08	; 8
    6776:	d1 05       	cpc	r29, r1
    6778:	89 f7       	brne	.-30     	; 0x675c <Maxim_1Wire_WriteByte+0x14>
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
   }
}
    677a:	df 91       	pop	r29
    677c:	cf 91       	pop	r28
    677e:	1f 91       	pop	r17
    6780:	0f 91       	pop	r16
    6782:	ff 90       	pop	r15
    6784:	08 95       	ret

00006786 <Maxim_1Wire_ReadByte>:


inline unsigned char Maxim_1Wire_ReadByte(void)
{
    6786:	1f 93       	push	r17
    6788:	cf 93       	push	r28
    678a:	df 93       	push	r29
    678c:	c0 e0       	ldi	r28, 0x00	; 0
    678e:	d0 e0       	ldi	r29, 0x00	; 0
   // Data order is lsb first
   unsigned char data = 0;
    6790:	10 e0       	ldi	r17, 0x00	; 0
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
    6792:	0e 94 8a 33 	call	0x6714	; 0x6714 <Maxim_1Wire_ReadBit>
    6796:	28 2f       	mov	r18, r24
    6798:	30 e0       	ldi	r19, 0x00	; 0
    679a:	0c 2e       	mov	r0, r28
    679c:	02 c0       	rjmp	.+4      	; 0x67a2 <Maxim_1Wire_ReadByte+0x1c>
    679e:	22 0f       	add	r18, r18
    67a0:	33 1f       	adc	r19, r19
    67a2:	0a 94       	dec	r0
    67a4:	e2 f7       	brpl	.-8      	; 0x679e <Maxim_1Wire_ReadByte+0x18>
    67a6:	12 2b       	or	r17, r18
    67a8:	21 96       	adiw	r28, 0x01	; 1
{
   // Data order is lsb first
   unsigned char data = 0;
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    67aa:	c8 30       	cpi	r28, 0x08	; 8
    67ac:	d1 05       	cpc	r29, r1
    67ae:	89 f7       	brne	.-30     	; 0x6792 <Maxim_1Wire_ReadByte+0xc>
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
   }

   return data;
}
    67b0:	81 2f       	mov	r24, r17
    67b2:	df 91       	pop	r29
    67b4:	cf 91       	pop	r28
    67b6:	1f 91       	pop	r17
    67b8:	08 95       	ret

000067ba <Maxim_1Wire_CommandReadRom>:



inline void Maxim_1Wire_CommandReadRom(void)
{
   Maxim_1Wire_WriteByte(0x0f);
    67ba:	8f e0       	ldi	r24, 0x0F	; 15
    67bc:	0e 94 a4 33 	call	0x6748	; 0x6748 <Maxim_1Wire_WriteByte>
}
    67c0:	08 95       	ret

000067c2 <DS2401_init>:



inline void DS2401_init(void)
{
    SFIOR &= ~(1 << PUD);
    67c2:	80 b5       	in	r24, 0x20	; 32
    67c4:	8b 7f       	andi	r24, 0xFB	; 251
    67c6:	80 bd       	out	0x20, r24	; 32
    DataPin_PullUp;
    67c8:	d4 98       	cbi	0x1a, 4	; 26
    67ca:	dc 9a       	sbi	0x1b, 4	; 27
    67cc:	86 ef       	ldi	r24, 0xF6	; 246
    67ce:	8a 95       	dec	r24
    67d0:	f1 f7       	brne	.-4      	; 0x67ce <DS2401_init+0xc>
    _delay_us(100);   // One time slot for powerup
}
    67d2:	08 95       	ret

000067d4 <DS2401_getSerialNumber>:


// Reads the 32 bit world wide unique serial number
// valid is set to 0 in case of success, -2 in case of family code mismatch, -1 in case of CRC error (tdb)
inline uint32_t DS2401_getSerialNumber(int8_t *valid) {
    67d4:	ef 92       	push	r14
    67d6:	ff 92       	push	r15
    67d8:	0f 93       	push	r16
    67da:	1f 93       	push	r17
    67dc:	df 93       	push	r29
    67de:	cf 93       	push	r28
    67e0:	00 d0       	rcall	.+0      	; 0x67e2 <DS2401_getSerialNumber+0xe>
    67e2:	00 d0       	rcall	.+0      	; 0x67e4 <DS2401_getSerialNumber+0x10>
    67e4:	cd b7       	in	r28, 0x3d	; 61
    67e6:	de b7       	in	r29, 0x3e	; 62
    67e8:	7c 01       	movw	r14, r24
    uint32_t serialNumber = 0;
    67ea:	19 82       	std	Y+1, r1	; 0x01
    67ec:	1a 82       	std	Y+2, r1	; 0x02
    67ee:	1b 82       	std	Y+3, r1	; 0x03
    67f0:	1c 82       	std	Y+4, r1	; 0x04
    uint8_t byte;
    signed char returnVal;
    returnVal = Maxim_1Wire_ResetPulse();
    67f2:	0e 94 4b 33 	call	0x6696	; 0x6696 <Maxim_1Wire_ResetPulse>
    if (returnVal != 0) return returnVal;
    67f6:	88 23       	and	r24, r24
    67f8:	39 f0       	breq	.+14     	; 0x6808 <DS2401_getSerialNumber+0x34>
    67fa:	28 2f       	mov	r18, r24
    67fc:	33 27       	eor	r19, r19
    67fe:	27 fd       	sbrc	r18, 7
    6800:	30 95       	com	r19
    6802:	43 2f       	mov	r20, r19
    6804:	53 2f       	mov	r21, r19
    6806:	27 c0       	rjmp	.+78     	; 0x6856 <DS2401_getSerialNumber+0x82>
    Maxim_1Wire_CommandReadRom();
    6808:	0e 94 dd 33 	call	0x67ba	; 0x67ba <Maxim_1Wire_CommandReadRom>
    if (Maxim_1Wire_ReadByte() != 0x01) *valid = -2;      //  Read device code
    680c:	0e 94 c3 33 	call	0x6786	; 0x6786 <Maxim_1Wire_ReadByte>
    6810:	81 30       	cpi	r24, 0x01	; 1
    6812:	19 f0       	breq	.+6      	; 0x681a <DS2401_getSerialNumber+0x46>
    6814:	8e ef       	ldi	r24, 0xFE	; 254
    6816:	f7 01       	movw	r30, r14
    6818:	80 83       	st	Z, r24

    *(uint8_t*)&serialNumber = Maxim_1Wire_ReadByte();          //  Read ID Byte 0 - last significant
    681a:	8e 01       	movw	r16, r28
    681c:	0f 5f       	subi	r16, 0xFF	; 255
    681e:	1f 4f       	sbci	r17, 0xFF	; 255
    6820:	0e 94 c3 33 	call	0x6786	; 0x6786 <Maxim_1Wire_ReadByte>
    6824:	89 83       	std	Y+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 1) = Maxim_1Wire_ReadByte();    //  Read ID Byte 1
    6826:	0e 94 c3 33 	call	0x6786	; 0x6786 <Maxim_1Wire_ReadByte>
    682a:	f8 01       	movw	r30, r16
    682c:	81 83       	std	Z+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 2) = Maxim_1Wire_ReadByte();    //  Read ID Byte 2
    682e:	0e 94 c3 33 	call	0x6786	; 0x6786 <Maxim_1Wire_ReadByte>
    6832:	f8 01       	movw	r30, r16
    6834:	82 83       	std	Z+2, r24	; 0x02

    *((uint8_t*)&serialNumber + 3) = Maxim_1Wire_ReadByte();    //  Read ID Byte 3
    6836:	0e 94 c3 33 	call	0x6786	; 0x6786 <Maxim_1Wire_ReadByte>
    683a:	f8 01       	movw	r30, r16
    683c:	83 83       	std	Z+3, r24	; 0x03

    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 4 = 0
    683e:	0e 94 c3 33 	call	0x6786	; 0x6786 <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 5 = 0 - most significant
    6842:	0e 94 c3 33 	call	0x6786	; 0x6786 <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read CRC, tbd.
    6846:	0e 94 c3 33 	call	0x6786	; 0x6786 <Maxim_1Wire_ReadByte>
    *valid = 0;
    684a:	f7 01       	movw	r30, r14
    684c:	10 82       	st	Z, r1
    return serialNumber;
    684e:	29 81       	ldd	r18, Y+1	; 0x01
    6850:	3a 81       	ldd	r19, Y+2	; 0x02
    6852:	4b 81       	ldd	r20, Y+3	; 0x03
    6854:	5c 81       	ldd	r21, Y+4	; 0x04
}
    6856:	b9 01       	movw	r22, r18
    6858:	ca 01       	movw	r24, r20
    685a:	0f 90       	pop	r0
    685c:	0f 90       	pop	r0
    685e:	0f 90       	pop	r0
    6860:	0f 90       	pop	r0
    6862:	cf 91       	pop	r28
    6864:	df 91       	pop	r29
    6866:	1f 91       	pop	r17
    6868:	0f 91       	pop	r16
    686a:	ff 90       	pop	r15
    686c:	ef 90       	pop	r14
    686e:	08 95       	ret

00006870 <DOGM128_6_usart1_sendByte>:
	garb = UDR1;
	DisCShigh;
*/


	DisCSlow;
    6870:	aa 98       	cbi	0x15, 2	; 21
	DisSCLlow;
    6872:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x80) DisSOhigh; else DisSOlow;
    6874:	87 ff       	sbrs	r24, 7
    6876:	02 c0       	rjmp	.+4      	; 0x687c <DOGM128_6_usart1_sendByte+0xc>
    6878:	93 9a       	sbi	0x12, 3	; 18
    687a:	01 c0       	rjmp	.+2      	; 0x687e <DOGM128_6_usart1_sendByte+0xe>
    687c:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    687e:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    6880:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x40) DisSOhigh; else DisSOlow;
    6882:	86 ff       	sbrs	r24, 6
    6884:	02 c0       	rjmp	.+4      	; 0x688a <DOGM128_6_usart1_sendByte+0x1a>
    6886:	93 9a       	sbi	0x12, 3	; 18
    6888:	01 c0       	rjmp	.+2      	; 0x688c <DOGM128_6_usart1_sendByte+0x1c>
    688a:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    688c:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    688e:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x20) DisSOhigh; else DisSOlow;
    6890:	85 ff       	sbrs	r24, 5
    6892:	02 c0       	rjmp	.+4      	; 0x6898 <DOGM128_6_usart1_sendByte+0x28>
    6894:	93 9a       	sbi	0x12, 3	; 18
    6896:	01 c0       	rjmp	.+2      	; 0x689a <DOGM128_6_usart1_sendByte+0x2a>
    6898:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    689a:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    689c:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x10) DisSOhigh; else DisSOlow;
    689e:	84 ff       	sbrs	r24, 4
    68a0:	02 c0       	rjmp	.+4      	; 0x68a6 <DOGM128_6_usart1_sendByte+0x36>
    68a2:	93 9a       	sbi	0x12, 3	; 18
    68a4:	01 c0       	rjmp	.+2      	; 0x68a8 <DOGM128_6_usart1_sendByte+0x38>
    68a6:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    68a8:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    68aa:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x08) DisSOhigh; else DisSOlow;
    68ac:	83 ff       	sbrs	r24, 3
    68ae:	02 c0       	rjmp	.+4      	; 0x68b4 <DOGM128_6_usart1_sendByte+0x44>
    68b0:	93 9a       	sbi	0x12, 3	; 18
    68b2:	01 c0       	rjmp	.+2      	; 0x68b6 <DOGM128_6_usart1_sendByte+0x46>
    68b4:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    68b6:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    68b8:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x04) DisSOhigh; else DisSOlow;
    68ba:	82 ff       	sbrs	r24, 2
    68bc:	02 c0       	rjmp	.+4      	; 0x68c2 <DOGM128_6_usart1_sendByte+0x52>
    68be:	93 9a       	sbi	0x12, 3	; 18
    68c0:	01 c0       	rjmp	.+2      	; 0x68c4 <DOGM128_6_usart1_sendByte+0x54>
    68c2:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    68c4:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    68c6:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x02) DisSOhigh; else DisSOlow;
    68c8:	81 ff       	sbrs	r24, 1
    68ca:	02 c0       	rjmp	.+4      	; 0x68d0 <DOGM128_6_usart1_sendByte+0x60>
    68cc:	93 9a       	sbi	0x12, 3	; 18
    68ce:	01 c0       	rjmp	.+2      	; 0x68d2 <DOGM128_6_usart1_sendByte+0x62>
    68d0:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    68d2:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    68d4:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x01) DisSOhigh; else DisSOlow;
    68d6:	80 ff       	sbrs	r24, 0
    68d8:	02 c0       	rjmp	.+4      	; 0x68de <DOGM128_6_usart1_sendByte+0x6e>
    68da:	93 9a       	sbi	0x12, 3	; 18
    68dc:	01 c0       	rjmp	.+2      	; 0x68e0 <DOGM128_6_usart1_sendByte+0x70>
    68de:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    68e0:	95 9a       	sbi	0x12, 5	; 18
	DisSCLhigh;	//short delay (repeating the last command)
    68e2:	95 9a       	sbi	0x12, 5	; 18

	DisCShigh;
    68e4:	aa 9a       	sbi	0x15, 2	; 21
}
    68e6:	08 95       	ret

000068e8 <DOGM128_6_clear_display>:



void DOGM128_6_clear_display(void)
{
    68e8:	df 93       	push	r29
    68ea:	cf 93       	push	r28
    68ec:	00 d0       	rcall	.+0      	; 0x68ee <DOGM128_6_clear_display+0x6>
    68ee:	0f 92       	push	r0
    68f0:	cd b7       	in	r28, 0x3d	; 61
    68f2:	de b7       	in	r29, 0x3e	; 62
  volatile int i;
  volatile char j;

  DisA0high;
    68f4:	a8 9a       	sbi	0x15, 0	; 21

  for(j=0; j<8; j++)
    68f6:	19 82       	std	Y+1, r1	; 0x01
    68f8:	1f c0       	rjmp	.+62     	; 0x6938 <DOGM128_6_clear_display+0x50>
  {
	DisA0low;
    68fa:	a8 98       	cbi	0x15, 0	; 21
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    68fc:	89 81       	ldd	r24, Y+1	; 0x01
    68fe:	80 55       	subi	r24, 0x50	; 80
    6900:	0e 94 38 34 	call	0x6870	; 0x6870 <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    6904:	80 e1       	ldi	r24, 0x10	; 16
    6906:	0e 94 38 34 	call	0x6870	; 0x6870 <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    690a:	80 e0       	ldi	r24, 0x00	; 0
    690c:	0e 94 38 34 	call	0x6870	; 0x6870 <DOGM128_6_usart1_sendByte>
    DisA0high;
    6910:	a8 9a       	sbi	0x15, 0	; 21

    for(i=0; i<128; i++)
    6912:	1b 82       	std	Y+3, r1	; 0x03
    6914:	1a 82       	std	Y+2, r1	; 0x02
    6916:	08 c0       	rjmp	.+16     	; 0x6928 <DOGM128_6_clear_display+0x40>
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    6918:	80 e0       	ldi	r24, 0x00	; 0
    691a:	0e 94 38 34 	call	0x6870	; 0x6870 <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    DisA0high;

    for(i=0; i<128; i++)
    691e:	8a 81       	ldd	r24, Y+2	; 0x02
    6920:	9b 81       	ldd	r25, Y+3	; 0x03
    6922:	01 96       	adiw	r24, 0x01	; 1
    6924:	9b 83       	std	Y+3, r25	; 0x03
    6926:	8a 83       	std	Y+2, r24	; 0x02
    6928:	8a 81       	ldd	r24, Y+2	; 0x02
    692a:	9b 81       	ldd	r25, Y+3	; 0x03
    692c:	80 38       	cpi	r24, 0x80	; 128
    692e:	91 05       	cpc	r25, r1
    6930:	9c f3       	brlt	.-26     	; 0x6918 <DOGM128_6_clear_display+0x30>
  volatile int i;
  volatile char j;

  DisA0high;

  for(j=0; j<8; j++)
    6932:	89 81       	ldd	r24, Y+1	; 0x01
    6934:	8f 5f       	subi	r24, 0xFF	; 255
    6936:	89 83       	std	Y+1, r24	; 0x01
    6938:	89 81       	ldd	r24, Y+1	; 0x01
    693a:	88 30       	cpi	r24, 0x08	; 8
    693c:	f0 f2       	brcs	.-68     	; 0x68fa <DOGM128_6_clear_display+0x12>
    for(i=0; i<128; i++)
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    }
  }
}
    693e:	0f 90       	pop	r0
    6940:	0f 90       	pop	r0
    6942:	0f 90       	pop	r0
    6944:	cf 91       	pop	r28
    6946:	df 91       	pop	r29
    6948:	08 95       	ret

0000694a <DOGM128_6_display_init>:


void DOGM128_6_display_init(void)
{

  	PORTB &= b11101111;		//LED backlight at Port B4
    694a:	c4 98       	cbi	0x18, 4	; 24
  	DDRB  |= b00010000;
    694c:	bc 9a       	sbi	0x17, 4	; 23

  	PORTC |= b00000111;		//A0, Chip select and Reset at Port C0..C2
    694e:	85 b3       	in	r24, 0x15	; 21
    6950:	87 60       	ori	r24, 0x07	; 7
    6952:	85 bb       	out	0x15, r24	; 21
  	DDRC  |= b00000111;
    6954:	84 b3       	in	r24, 0x14	; 20
    6956:	87 60       	ori	r24, 0x07	; 7
    6958:	84 bb       	out	0x14, r24	; 20

  	DDRD  |= b00101000;		//PD5 is XCK output, PD3 is serial data output
    695a:	81 b3       	in	r24, 0x11	; 17
    695c:	88 62       	ori	r24, 0x28	; 40
    695e:	81 bb       	out	0x11, r24	; 17
  	PORTD |= b00001000;
    6960:	93 9a       	sbi	0x12, 3	; 18

	PORTC = b01111000;		//enable pullups for push-buttons
    6962:	88 e7       	ldi	r24, 0x78	; 120
    6964:	85 bb       	out	0x15, r24	; 21
	DDRC &= b10000111;		//pins to push-buttons are inputs
    6966:	84 b3       	in	r24, 0x14	; 20
    6968:	87 78       	andi	r24, 0x87	; 135
    696a:	84 bb       	out	0x14, r24	; 20

//usart doesn't work, so we use an SPI in software
//	usart1_init();

  	DisA0low;
    696c:	a8 98       	cbi	0x15, 0	; 21

  	DisRESETlow;
    696e:	a9 98       	cbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    6970:	8f ef       	ldi	r24, 0xFF	; 255
    6972:	9f e3       	ldi	r25, 0x3F	; 63
    6974:	a2 e0       	ldi	r26, 0x02	; 2
    6976:	81 50       	subi	r24, 0x01	; 1
    6978:	90 40       	sbci	r25, 0x00	; 0
    697a:	a0 40       	sbci	r26, 0x00	; 0
    697c:	e1 f7       	brne	.-8      	; 0x6976 <DOGM128_6_display_init+0x2c>
    697e:	00 c0       	rjmp	.+0      	; 0x6980 <DOGM128_6_display_init+0x36>
    6980:	00 00       	nop
  	_delay_ms(100);
  	DisRESEThigh;
    6982:	a9 9a       	sbi	0x15, 1	; 21
    6984:	8f ef       	ldi	r24, 0xFF	; 255
    6986:	9f e3       	ldi	r25, 0x3F	; 63
    6988:	a2 e0       	ldi	r26, 0x02	; 2
    698a:	81 50       	subi	r24, 0x01	; 1
    698c:	90 40       	sbci	r25, 0x00	; 0
    698e:	a0 40       	sbci	r26, 0x00	; 0
    6990:	e1 f7       	brne	.-8      	; 0x698a <DOGM128_6_display_init+0x40>
    6992:	00 c0       	rjmp	.+0      	; 0x6994 <DOGM128_6_display_init+0x4a>
    6994:	00 00       	nop
  	_delay_ms(100);

  	DOGM128_6_usart1_sendByte (0x40);
    6996:	80 e4       	ldi	r24, 0x40	; 64
    6998:	0e 94 38 34 	call	0x6870	; 0x6870 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA1);
    699c:	81 ea       	ldi	r24, 0xA1	; 161
    699e:	0e 94 38 34 	call	0x6870	; 0x6870 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xC0);
    69a2:	80 ec       	ldi	r24, 0xC0	; 192
    69a4:	0e 94 38 34 	call	0x6870	; 0x6870 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA6);
    69a8:	86 ea       	ldi	r24, 0xA6	; 166
    69aa:	0e 94 38 34 	call	0x6870	; 0x6870 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA2);
    69ae:	82 ea       	ldi	r24, 0xA2	; 162
    69b0:	0e 94 38 34 	call	0x6870	; 0x6870 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0x2F);
    69b4:	8f e2       	ldi	r24, 0x2F	; 47
    69b6:	0e 94 38 34 	call	0x6870	; 0x6870 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xF8);
    69ba:	88 ef       	ldi	r24, 0xF8	; 248
    69bc:	0e 94 38 34 	call	0x6870	; 0x6870 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    69c0:	80 e0       	ldi	r24, 0x00	; 0
    69c2:	0e 94 38 34 	call	0x6870	; 0x6870 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x27);
    69c6:	87 e2       	ldi	r24, 0x27	; 39
    69c8:	0e 94 38 34 	call	0x6870	; 0x6870 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x81);							//Display contrast
    69cc:	81 e8       	ldi	r24, 0x81	; 129
    69ce:	0e 94 38 34 	call	0x6870	; 0x6870 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10);//was 16
    69d2:	80 e1       	ldi	r24, 0x10	; 16
    69d4:	0e 94 38 34 	call	0x6870	; 0x6870 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAC);
    69d8:	8c ea       	ldi	r24, 0xAC	; 172
    69da:	0e 94 38 34 	call	0x6870	; 0x6870 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    69de:	80 e0       	ldi	r24, 0x00	; 0
    69e0:	0e 94 38 34 	call	0x6870	; 0x6870 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAF);
    69e4:	8f ea       	ldi	r24, 0xAF	; 175
    69e6:	0e 94 38 34 	call	0x6870	; 0x6870 <DOGM128_6_usart1_sendByte>

	DOGM128_6_clear_display();
    69ea:	0e 94 74 34 	call	0x68e8	; 0x68e8 <DOGM128_6_clear_display>
}
    69ee:	08 95       	ret

000069f0 <DOGM128_6_display_backlight>:



void DOGM128_6_display_backlight(type_ON_OFF backlight)
{
	if (backlight == ON) DisBLIGHTon;
    69f0:	81 30       	cpi	r24, 0x01	; 1
    69f2:	11 f4       	brne	.+4      	; 0x69f8 <DOGM128_6_display_backlight+0x8>
    69f4:	c4 9a       	sbi	0x18, 4	; 24
    69f6:	08 95       	ret
	else DisBLIGHToff;
    69f8:	c4 98       	cbi	0x18, 4	; 24
    69fa:	08 95       	ret

000069fc <DOGM128_6_LCD_print>:
}



void DOGM128_6_LCD_print(char text[], unsigned char x, unsigned char y)
{
    69fc:	ef 92       	push	r14
    69fe:	ff 92       	push	r15
    6a00:	0f 93       	push	r16
    6a02:	1f 93       	push	r17
    6a04:	df 93       	push	r29
    6a06:	cf 93       	push	r28
    6a08:	0f 92       	push	r0
    6a0a:	cd b7       	in	r28, 0x3d	; 61
    6a0c:	de b7       	in	r29, 0x3e	; 62
    6a0e:	08 2f       	mov	r16, r24
    6a10:	16 2f       	mov	r17, r22
	int charnumber = 0, pixelcolumn;

	DisA0low;
    6a12:	a8 98       	cbi	0x15, 0	; 21

	DOGM128_6_usart1_sendByte (0xB0 + y);					//Set Page Address
    6a14:	84 2f       	mov	r24, r20
    6a16:	80 55       	subi	r24, 0x50	; 80
    6a18:	99 83       	std	Y+1, r25	; 0x01
    6a1a:	0e 94 38 34 	call	0x6870	; 0x6870 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
    6a1e:	81 2f       	mov	r24, r17
    6a20:	82 95       	swap	r24
    6a22:	8f 70       	andi	r24, 0x0F	; 15
    6a24:	80 61       	ori	r24, 0x10	; 16
    6a26:	0e 94 38 34 	call	0x6870	; 0x6870 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0
    6a2a:	81 2f       	mov	r24, r17
    6a2c:	8f 70       	andi	r24, 0x0F	; 15
    6a2e:	0e 94 38 34 	call	0x6870	; 0x6870 <DOGM128_6_usart1_sendByte>

	DisA0high;
    6a32:	a8 9a       	sbi	0x15, 0	; 21
    6a34:	99 81       	ldd	r25, Y+1	; 0x01
    6a36:	60 2f       	mov	r22, r16
    6a38:	79 2f       	mov	r23, r25
    6a3a:	7b 01       	movw	r14, r22

  	while (text[charnumber])
    6a3c:	1a c0       	rjmp	.+52     	; 0x6a72 <DOGM128_6_LCD_print+0x76>
    6a3e:	00 e0       	ldi	r16, 0x00	; 0
    6a40:	10 e0       	ldi	r17, 0x00	; 0
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
    6a42:	d7 01       	movw	r26, r14
    6a44:	ec 91       	ld	r30, X
    6a46:	b5 e0       	ldi	r27, 0x05	; 5
    6a48:	eb 9f       	mul	r30, r27
    6a4a:	f0 01       	movw	r30, r0
    6a4c:	11 24       	eor	r1, r1
    6a4e:	e0 0f       	add	r30, r16
    6a50:	f1 1f       	adc	r31, r17
    6a52:	e2 58       	subi	r30, 0x82	; 130
    6a54:	fb 4f       	sbci	r31, 0xFB	; 251
    6a56:	84 91       	lpm	r24, Z+
    6a58:	0e 94 38 34 	call	0x6870	; 0x6870 <DOGM128_6_usart1_sendByte>

	DisA0high;

  	while (text[charnumber])
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
    6a5c:	0f 5f       	subi	r16, 0xFF	; 255
    6a5e:	1f 4f       	sbci	r17, 0xFF	; 255
    6a60:	05 30       	cpi	r16, 0x05	; 5
    6a62:	11 05       	cpc	r17, r1
    6a64:	71 f7       	brne	.-36     	; 0x6a42 <DOGM128_6_LCD_print+0x46>
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
    6a66:	80 e0       	ldi	r24, 0x00	; 0
    6a68:	0e 94 38 34 	call	0x6870	; 0x6870 <DOGM128_6_usart1_sendByte>
    6a6c:	08 94       	sec
    6a6e:	e1 1c       	adc	r14, r1
    6a70:	f1 1c       	adc	r15, r1
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0

	DisA0high;

  	while (text[charnumber])
    6a72:	f7 01       	movw	r30, r14
    6a74:	80 81       	ld	r24, Z
    6a76:	88 23       	and	r24, r24
    6a78:	11 f7       	brne	.-60     	; 0x6a3e <DOGM128_6_LCD_print+0x42>
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
		charnumber++;
  	}
}
    6a7a:	0f 90       	pop	r0
    6a7c:	cf 91       	pop	r28
    6a7e:	df 91       	pop	r29
    6a80:	1f 91       	pop	r17
    6a82:	0f 91       	pop	r16
    6a84:	ff 90       	pop	r15
    6a86:	ef 90       	pop	r14
    6a88:	08 95       	ret

00006a8a <USART0_putchar>:
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    6a8a:	60 91 81 08 	lds	r22, 0x0881
    6a8e:	70 91 82 08 	lds	r23, 0x0882
    6a92:	90 e0       	ldi	r25, 0x00	; 0
    6a94:	0e 94 6b 4b 	call	0x96d6	; 0x96d6 <fputc>
}
    6a98:	08 95       	ret

00006a9a <USART0_getchar>:



signed int USART0_getchar()
{
	if (nrk_uart_data_ready(NRK_DEFAULT_UART)!=0)
    6a9a:	80 e0       	ldi	r24, 0x00	; 0
    6a9c:	0e 94 5f 11 	call	0x22be	; 0x22be <nrk_uart_data_ready>
    6aa0:	88 23       	and	r24, r24
    6aa2:	49 f0       	breq	.+18     	; 0x6ab6 <USART0_getchar+0x1c>
		return (signed int)(unsigned char)getchar();
    6aa4:	80 91 7f 08 	lds	r24, 0x087F
    6aa8:	90 91 80 08 	lds	r25, 0x0880
    6aac:	0e 94 29 4b 	call	0x9652	; 0x9652 <fgetc>
    6ab0:	28 2f       	mov	r18, r24
    6ab2:	30 e0       	ldi	r19, 0x00	; 0
    6ab4:	02 c0       	rjmp	.+4      	; 0x6aba <USART0_getchar+0x20>
	else return -1;
    6ab6:	2f ef       	ldi	r18, 0xFF	; 255
    6ab8:	3f ef       	ldi	r19, 0xFF	; 255
}
    6aba:	c9 01       	movw	r24, r18
    6abc:	08 95       	ret

00006abe <eDIP240_7_Display_send_packet>:
// Befehle/Daten zum Display senden
// Display_send_packet sends a packet to the display.
// The user has to provide a block of memory with the payload and the length of the payload
// In case of success 0 is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_send_packet(char * data, unsigned char length)
{
    6abe:	bf 92       	push	r11
    6ac0:	cf 92       	push	r12
    6ac2:	df 92       	push	r13
    6ac4:	ef 92       	push	r14
    6ac6:	ff 92       	push	r15
    6ac8:	0f 93       	push	r16
    6aca:	1f 93       	push	r17
    6acc:	df 93       	push	r29
    6ace:	cf 93       	push	r28
    6ad0:	00 d0       	rcall	.+0      	; 0x6ad2 <eDIP240_7_Display_send_packet+0x14>
    6ad2:	00 d0       	rcall	.+0      	; 0x6ad4 <eDIP240_7_Display_send_packet+0x16>
    6ad4:	0f 92       	push	r0
    6ad6:	cd b7       	in	r28, 0x3d	; 61
    6ad8:	de b7       	in	r29, 0x3e	; 62
    6ada:	d8 2e       	mov	r13, r24
    6adc:	b6 2e       	mov	r11, r22
 unsigned char i=0, checksum=0, ack=0;
 volatile unsigned long ack_timeout=100000;
    6ade:	20 ea       	ldi	r18, 0xA0	; 160
    6ae0:	36 e8       	ldi	r19, 0x86	; 134
    6ae2:	41 e0       	ldi	r20, 0x01	; 1
    6ae4:	50 e0       	ldi	r21, 0x00	; 0
    6ae6:	29 83       	std	Y+1, r18	; 0x01
    6ae8:	3a 83       	std	Y+2, r19	; 0x02
    6aea:	4b 83       	std	Y+3, r20	; 0x03
    6aec:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x11);       // Send command (sending packet) to the display
    6aee:	81 e1       	ldi	r24, 0x11	; 17
    6af0:	9d 83       	std	Y+5, r25	; 0x05
    6af2:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 USART0_putchar(length);     // Send payload size to the display
    6af6:	8b 2d       	mov	r24, r11
    6af8:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 checksum = 0x11 + length;
    6afc:	81 e1       	ldi	r24, 0x11	; 17
    6afe:	c8 2e       	mov	r12, r24
    6b00:	cb 0c       	add	r12, r11
 while(i < length)
    6b02:	9d 81       	ldd	r25, Y+5	; 0x05
    6b04:	0d 2d       	mov	r16, r13
    6b06:	19 2f       	mov	r17, r25
    6b08:	09 c0       	rjmp	.+18     	; 0x6b1c <eDIP240_7_Display_send_packet+0x5e>
// Electronic Assembly SMALLPROTOKOLL driver by P. Diener
// Befehle/Daten zum Display senden
// Display_send_packet sends a packet to the display.
// The user has to provide a block of memory with the payload and the length of the payload
// In case of success 0 is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_send_packet(char * data, unsigned char length)
    6b0a:	78 01       	movw	r14, r16
 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
 {
	USART0_putchar(data[i]);  // Send payload to the display
    6b0c:	f8 01       	movw	r30, r16
    6b0e:	81 91       	ld	r24, Z+
    6b10:	8f 01       	movw	r16, r30
    6b12:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
	checksum += data[i];
    6b16:	f7 01       	movw	r30, r14
    6b18:	80 81       	ld	r24, Z
    6b1a:	c8 0e       	add	r12, r24
 volatile unsigned long ack_timeout=100000;

 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
    6b1c:	80 2f       	mov	r24, r16
    6b1e:	8d 19       	sub	r24, r13
    6b20:	8b 15       	cp	r24, r11
    6b22:	98 f3       	brcs	.-26     	; 0x6b0a <eDIP240_7_Display_send_packet+0x4c>
 {
	USART0_putchar(data[i]);  // Send payload to the display
	checksum += data[i];
	i++;
 }
 USART0_putchar(checksum);   // Send checksum to the display
    6b24:	8c 2d       	mov	r24, r12
    6b26:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
// while (Tx0Empty == 0) {}    // Wait for complete transmission of the packet
 do                          // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6b2a:	0e 94 4d 35 	call	0x6a9a	; 0x6a9a <USART0_getchar>
	ack_timeout--;
    6b2e:	29 81       	ldd	r18, Y+1	; 0x01
    6b30:	3a 81       	ldd	r19, Y+2	; 0x02
    6b32:	4b 81       	ldd	r20, Y+3	; 0x03
    6b34:	5c 81       	ldd	r21, Y+4	; 0x04
    6b36:	21 50       	subi	r18, 0x01	; 1
    6b38:	30 40       	sbci	r19, 0x00	; 0
    6b3a:	40 40       	sbci	r20, 0x00	; 0
    6b3c:	50 40       	sbci	r21, 0x00	; 0
    6b3e:	29 83       	std	Y+1, r18	; 0x01
    6b40:	3a 83       	std	Y+2, r19	; 0x02
    6b42:	4b 83       	std	Y+3, r20	; 0x03
    6b44:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6b46:	86 30       	cpi	r24, 0x06	; 6
    6b48:	51 f0       	breq	.+20     	; 0x6b5e <eDIP240_7_Display_send_packet+0xa0>
    6b4a:	89 81       	ldd	r24, Y+1	; 0x01
    6b4c:	9a 81       	ldd	r25, Y+2	; 0x02
    6b4e:	ab 81       	ldd	r26, Y+3	; 0x03
    6b50:	bc 81       	ldd	r27, Y+4	; 0x04
    6b52:	00 97       	sbiw	r24, 0x00	; 0
    6b54:	a1 05       	cpc	r26, r1
    6b56:	b1 05       	cpc	r27, r1
    6b58:	41 f7       	brne	.-48     	; 0x6b2a <eDIP240_7_Display_send_packet+0x6c>

 if (ack == 0x06) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet
    6b5a:	8f ef       	ldi	r24, 0xFF	; 255
    6b5c:	01 c0       	rjmp	.+2      	; 0x6b60 <eDIP240_7_Display_send_packet+0xa2>
 {
	ack = USART0_getchar();
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));

 if (ack == 0x06) return 0;  // Success!
    6b5e:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    6b60:	0f 90       	pop	r0
    6b62:	0f 90       	pop	r0
    6b64:	0f 90       	pop	r0
    6b66:	0f 90       	pop	r0
    6b68:	0f 90       	pop	r0
    6b6a:	cf 91       	pop	r28
    6b6c:	df 91       	pop	r29
    6b6e:	1f 91       	pop	r17
    6b70:	0f 91       	pop	r16
    6b72:	ff 90       	pop	r15
    6b74:	ef 90       	pop	r14
    6b76:	df 90       	pop	r13
    6b78:	cf 90       	pop	r12
    6b7a:	bf 90       	pop	r11
    6b7c:	08 95       	ret

00006b7e <eDIP240_7_Display_get_buffer>:

// Inhalt des Sendepuffers anfordern
// Display_get_buffer reads a payload packet from the display to a memory block provided by the user
// In case of success the length of data is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_get_buffer(unsigned char * data)
{
    6b7e:	cf 92       	push	r12
    6b80:	df 92       	push	r13
    6b82:	ef 92       	push	r14
    6b84:	ff 92       	push	r15
    6b86:	0f 93       	push	r16
    6b88:	1f 93       	push	r17
    6b8a:	df 93       	push	r29
    6b8c:	cf 93       	push	r28
    6b8e:	00 d0       	rcall	.+0      	; 0x6b90 <eDIP240_7_Display_get_buffer+0x12>
    6b90:	00 d0       	rcall	.+0      	; 0x6b92 <eDIP240_7_Display_get_buffer+0x14>
    6b92:	cd b7       	in	r28, 0x3d	; 61
    6b94:	de b7       	in	r29, 0x3e	; 62
    6b96:	f8 2e       	mov	r15, r24
    6b98:	09 2f       	mov	r16, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length = 0;
 signed int ch;
 volatile unsigned long ack_timeout=100000;
    6b9a:	20 ea       	ldi	r18, 0xA0	; 160
    6b9c:	36 e8       	ldi	r19, 0x86	; 134
    6b9e:	41 e0       	ldi	r20, 0x01	; 1
    6ba0:	50 e0       	ldi	r21, 0x00	; 0
    6ba2:	29 83       	std	Y+1, r18	; 0x01
    6ba4:	3a 83       	std	Y+2, r19	; 0x02
    6ba6:	4b 83       	std	Y+3, r20	; 0x03
    6ba8:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command (sending packet) to the display
    6baa:	82 e1       	ldi	r24, 0x12	; 18
    6bac:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 USART0_putchar(0x01);                 // Send payload size to the display
    6bb0:	81 e0       	ldi	r24, 0x01	; 1
    6bb2:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 USART0_putchar(0x53);                 // Payload
    6bb6:	83 e5       	ldi	r24, 0x53	; 83
    6bb8:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 USART0_putchar(0x12 + 0x01 + 0x53);   // Send checksum to the display
    6bbc:	86 e6       	ldi	r24, 0x66	; 102
    6bbe:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
// while (Tx0Empty == 0) {}              // Wait for complete transmission of the packet
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6bc2:	0e 94 4d 35 	call	0x6a9a	; 0x6a9a <USART0_getchar>
	ack_timeout--;
    6bc6:	29 81       	ldd	r18, Y+1	; 0x01
    6bc8:	3a 81       	ldd	r19, Y+2	; 0x02
    6bca:	4b 81       	ldd	r20, Y+3	; 0x03
    6bcc:	5c 81       	ldd	r21, Y+4	; 0x04
    6bce:	21 50       	subi	r18, 0x01	; 1
    6bd0:	30 40       	sbci	r19, 0x00	; 0
    6bd2:	40 40       	sbci	r20, 0x00	; 0
    6bd4:	50 40       	sbci	r21, 0x00	; 0
    6bd6:	29 83       	std	Y+1, r18	; 0x01
    6bd8:	3a 83       	std	Y+2, r19	; 0x02
    6bda:	4b 83       	std	Y+3, r20	; 0x03
    6bdc:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6bde:	86 30       	cpi	r24, 0x06	; 6
    6be0:	61 f0       	breq	.+24     	; 0x6bfa <eDIP240_7_Display_get_buffer+0x7c>
    6be2:	29 81       	ldd	r18, Y+1	; 0x01
    6be4:	3a 81       	ldd	r19, Y+2	; 0x02
    6be6:	4b 81       	ldd	r20, Y+3	; 0x03
    6be8:	5c 81       	ldd	r21, Y+4	; 0x04
    6bea:	21 15       	cp	r18, r1
    6bec:	31 05       	cpc	r19, r1
    6bee:	41 05       	cpc	r20, r1
    6bf0:	51 05       	cpc	r21, r1
    6bf2:	39 f7       	brne	.-50     	; 0x6bc2 <eDIP240_7_Display_get_buffer+0x44>
 if (ack != 0x06) error = 1;
    6bf4:	ee 24       	eor	r14, r14
    6bf6:	e3 94       	inc	r14
    6bf8:	01 c0       	rjmp	.+2      	; 0x6bfc <eDIP240_7_Display_get_buffer+0x7e>
// Inhalt des Sendepuffers anfordern
// Display_get_buffer reads a payload packet from the display to a memory block provided by the user
// In case of success the length of data is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_get_buffer(unsigned char * data)
{
 unsigned char i=0, checksum=0, ack=0, error=0, length = 0;
    6bfa:	ee 24       	eor	r14, r14
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    6bfc:	0e 94 4d 35 	call	0x6a9a	; 0x6a9a <USART0_getchar>
    6c00:	2f ef       	ldi	r18, 0xFF	; 255
    6c02:	8f 3f       	cpi	r24, 0xFF	; 255
    6c04:	92 07       	cpc	r25, r18
    6c06:	d1 f3       	breq	.-12     	; 0x6bfc <eDIP240_7_Display_get_buffer+0x7e>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    6c08:	81 31       	cpi	r24, 0x11	; 17
    6c0a:	91 05       	cpc	r25, r1
    6c0c:	59 f5       	brne	.+86     	; 0x6c64 <eDIP240_7_Display_get_buffer+0xe6>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    6c0e:	0e 94 4d 35 	call	0x6a9a	; 0x6a9a <USART0_getchar>
    6c12:	ef ef       	ldi	r30, 0xFF	; 255
    6c14:	8f 3f       	cpi	r24, 0xFF	; 255
    6c16:	9e 07       	cpc	r25, r30
    6c18:	d1 f3       	breq	.-12     	; 0x6c0e <eDIP240_7_Display_get_buffer+0x90>
	length = ch;
    6c1a:	d8 2e       	mov	r13, r24
	checksum = 0x11 + length;                         // Start checksum calculation
    6c1c:	91 e1       	ldi	r25, 0x11	; 17
    6c1e:	c9 2e       	mov	r12, r25
    6c20:	cd 0c       	add	r12, r13
	while (i < length)
    6c22:	80 2f       	mov	r24, r16
    6c24:	0f 2d       	mov	r16, r15
    6c26:	18 2f       	mov	r17, r24
    6c28:	0a c0       	rjmp	.+20     	; 0x6c3e <eDIP240_7_Display_get_buffer+0xc0>
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6c2a:	0e 94 4d 35 	call	0x6a9a	; 0x6a9a <USART0_getchar>
    6c2e:	ff ef       	ldi	r31, 0xFF	; 255
    6c30:	8f 3f       	cpi	r24, 0xFF	; 255
    6c32:	9f 07       	cpc	r25, r31
    6c34:	d1 f3       	breq	.-12     	; 0x6c2a <eDIP240_7_Display_get_buffer+0xac>
	  data[i] = ch;
    6c36:	f8 01       	movw	r30, r16
    6c38:	81 93       	st	Z+, r24
    6c3a:	8f 01       	movw	r16, r30
	  checksum += ch;                                 // Calculate checksum
    6c3c:	c8 0e       	add	r12, r24
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    6c3e:	80 2f       	mov	r24, r16
    6c40:	8f 19       	sub	r24, r15
    6c42:	8d 15       	cp	r24, r13
    6c44:	90 f3       	brcs	.-28     	; 0x6c2a <eDIP240_7_Display_get_buffer+0xac>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    6c46:	0e 94 4d 35 	call	0x6a9a	; 0x6a9a <USART0_getchar>
    6c4a:	ff ef       	ldi	r31, 0xFF	; 255
    6c4c:	8f 3f       	cpi	r24, 0xFF	; 255
    6c4e:	9f 07       	cpc	r25, r31
    6c50:	d1 f3       	breq	.-12     	; 0x6c46 <eDIP240_7_Display_get_buffer+0xc8>
	// If received checksum and calculated checksum do not match, we have an error!
	if (ch != checksum) error = 1;
    6c52:	2c 2d       	mov	r18, r12
    6c54:	30 e0       	ldi	r19, 0x00	; 0
    6c56:	82 17       	cp	r24, r18
    6c58:	93 07       	cpc	r25, r19
    6c5a:	21 f4       	brne	.+8      	; 0x6c64 <eDIP240_7_Display_get_buffer+0xe6>
 }
 else error = 1;

 if (error == 0) return length;   // Success!
    6c5c:	ee 20       	and	r14, r14
    6c5e:	11 f4       	brne	.+4      	; 0x6c64 <eDIP240_7_Display_get_buffer+0xe6>
    6c60:	8d 2d       	mov	r24, r13
    6c62:	01 c0       	rjmp	.+2      	; 0x6c66 <eDIP240_7_Display_get_buffer+0xe8>
 else return -1;                   // No success! User has to repeat the packet
    6c64:	8f ef       	ldi	r24, 0xFF	; 255
}
    6c66:	0f 90       	pop	r0
    6c68:	0f 90       	pop	r0
    6c6a:	0f 90       	pop	r0
    6c6c:	0f 90       	pop	r0
    6c6e:	cf 91       	pop	r28
    6c70:	df 91       	pop	r29
    6c72:	1f 91       	pop	r17
    6c74:	0f 91       	pop	r16
    6c76:	ff 90       	pop	r15
    6c78:	ef 90       	pop	r14
    6c7a:	df 90       	pop	r13
    6c7c:	cf 90       	pop	r12
    6c7e:	08 95       	ret

00006c80 <eDIP240_7_Display_request_buffer_info>:
// Pufferinformationen anfordern
// Display_request_buffer_info checks if there is any payload stored in the display that can be transmitted.
// The data is provided by a call by reference method.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_request_buffer_info(char * bytes_ready, char * bytes_free)   //TBD
{
    6c80:	cf 92       	push	r12
    6c82:	df 92       	push	r13
    6c84:	ef 92       	push	r14
    6c86:	ff 92       	push	r15
    6c88:	0f 93       	push	r16
    6c8a:	1f 93       	push	r17
    6c8c:	df 93       	push	r29
    6c8e:	cf 93       	push	r28
    6c90:	00 d0       	rcall	.+0      	; 0x6c92 <eDIP240_7_Display_request_buffer_info+0x12>
    6c92:	00 d0       	rcall	.+0      	; 0x6c94 <eDIP240_7_Display_request_buffer_info+0x14>
    6c94:	cd b7       	in	r28, 0x3d	; 61
    6c96:	de b7       	in	r29, 0x3e	; 62
    6c98:	8c 01       	movw	r16, r24
    6c9a:	7b 01       	movw	r14, r22
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    6c9c:	80 e4       	ldi	r24, 0x40	; 64
    6c9e:	92 e4       	ldi	r25, 0x42	; 66
    6ca0:	af e0       	ldi	r26, 0x0F	; 15
    6ca2:	b0 e0       	ldi	r27, 0x00	; 0
    6ca4:	89 83       	std	Y+1, r24	; 0x01
    6ca6:	9a 83       	std	Y+2, r25	; 0x02
    6ca8:	ab 83       	std	Y+3, r26	; 0x03
    6caa:	bc 83       	std	Y+4, r27	; 0x04

 USART0_putchar(0x12);                 // Send command (sending packet) to the display
    6cac:	82 e1       	ldi	r24, 0x12	; 18
    6cae:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 USART0_putchar(0x01);                 // Send payload size to the display
    6cb2:	81 e0       	ldi	r24, 0x01	; 1
    6cb4:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 USART0_putchar(0x49);                 // Payload
    6cb8:	89 e4       	ldi	r24, 0x49	; 73
    6cba:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 USART0_putchar(0x12 + 0x01 + 0x49);   // Send checksum to the display
    6cbe:	8c e5       	ldi	r24, 0x5C	; 92
    6cc0:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6cc4:	0e 94 4d 35 	call	0x6a9a	; 0x6a9a <USART0_getchar>
	ack_timeout--;
    6cc8:	29 81       	ldd	r18, Y+1	; 0x01
    6cca:	3a 81       	ldd	r19, Y+2	; 0x02
    6ccc:	4b 81       	ldd	r20, Y+3	; 0x03
    6cce:	5c 81       	ldd	r21, Y+4	; 0x04
    6cd0:	21 50       	subi	r18, 0x01	; 1
    6cd2:	30 40       	sbci	r19, 0x00	; 0
    6cd4:	40 40       	sbci	r20, 0x00	; 0
    6cd6:	50 40       	sbci	r21, 0x00	; 0
    6cd8:	29 83       	std	Y+1, r18	; 0x01
    6cda:	3a 83       	std	Y+2, r19	; 0x02
    6cdc:	4b 83       	std	Y+3, r20	; 0x03
    6cde:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6ce0:	86 30       	cpi	r24, 0x06	; 6
    6ce2:	59 f0       	breq	.+22     	; 0x6cfa <eDIP240_7_Display_request_buffer_info+0x7a>
    6ce4:	89 81       	ldd	r24, Y+1	; 0x01
    6ce6:	9a 81       	ldd	r25, Y+2	; 0x02
    6ce8:	ab 81       	ldd	r26, Y+3	; 0x03
    6cea:	bc 81       	ldd	r27, Y+4	; 0x04
    6cec:	00 97       	sbiw	r24, 0x00	; 0
    6cee:	a1 05       	cpc	r26, r1
    6cf0:	b1 05       	cpc	r27, r1
    6cf2:	41 f7       	brne	.-48     	; 0x6cc4 <eDIP240_7_Display_request_buffer_info+0x44>
 if (ack != 0x06) error = 1;
    6cf4:	dd 24       	eor	r13, r13
    6cf6:	d3 94       	inc	r13
    6cf8:	01 c0       	rjmp	.+2      	; 0x6cfc <eDIP240_7_Display_request_buffer_info+0x7c>
// Display_request_buffer_info checks if there is any payload stored in the display that can be transmitted.
// The data is provided by a call by reference method.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_request_buffer_info(char * bytes_ready, char * bytes_free)   //TBD
{
 unsigned char checksum=0, ack=0, error=0, length;
    6cfa:	dd 24       	eor	r13, r13
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    6cfc:	0e 94 4d 35 	call	0x6a9a	; 0x6a9a <USART0_getchar>
    6d00:	2f ef       	ldi	r18, 0xFF	; 255
    6d02:	8f 3f       	cpi	r24, 0xFF	; 255
    6d04:	92 07       	cpc	r25, r18
    6d06:	d1 f3       	breq	.-12     	; 0x6cfc <eDIP240_7_Display_request_buffer_info+0x7c>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    6d08:	82 31       	cpi	r24, 0x12	; 18
    6d0a:	91 05       	cpc	r25, r1
    6d0c:	51 f5       	brne	.+84     	; 0x6d62 <eDIP240_7_Display_request_buffer_info+0xe2>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    6d0e:	0e 94 4d 35 	call	0x6a9a	; 0x6a9a <USART0_getchar>
    6d12:	ef ef       	ldi	r30, 0xFF	; 255
    6d14:	8f 3f       	cpi	r24, 0xFF	; 255
    6d16:	9e 07       	cpc	r25, r30
    6d18:	d1 f3       	breq	.-12     	; 0x6d0e <eDIP240_7_Display_request_buffer_info+0x8e>
	length = ch;
	if (length == 2)                                  // Abort if length is incorrect
    6d1a:	82 30       	cpi	r24, 0x02	; 2
    6d1c:	11 f5       	brne	.+68     	; 0x6d62 <eDIP240_7_Display_request_buffer_info+0xe2>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6d1e:	0e 94 4d 35 	call	0x6a9a	; 0x6a9a <USART0_getchar>
    6d22:	ff ef       	ldi	r31, 0xFF	; 255
    6d24:	8f 3f       	cpi	r24, 0xFF	; 255
    6d26:	9f 07       	cpc	r25, r31
    6d28:	d1 f3       	breq	.-12     	; 0x6d1e <eDIP240_7_Display_request_buffer_info+0x9e>
	  checksum += ch;                                 // Calculate checksum
    6d2a:	24 e1       	ldi	r18, 0x14	; 20
    6d2c:	c2 2e       	mov	r12, r18
    6d2e:	c8 0e       	add	r12, r24
	  *bytes_ready = ch;
    6d30:	f8 01       	movw	r30, r16
    6d32:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6d34:	0e 94 4d 35 	call	0x6a9a	; 0x6a9a <USART0_getchar>
    6d38:	ff ef       	ldi	r31, 0xFF	; 255
    6d3a:	8f 3f       	cpi	r24, 0xFF	; 255
    6d3c:	9f 07       	cpc	r25, r31
    6d3e:	d1 f3       	breq	.-12     	; 0x6d34 <eDIP240_7_Display_request_buffer_info+0xb4>
	  checksum += ch;                                 // Calculate checksum
    6d40:	0c 2d       	mov	r16, r12
    6d42:	08 0f       	add	r16, r24
	  *bytes_free = ch;
    6d44:	f7 01       	movw	r30, r14
    6d46:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    6d48:	0e 94 4d 35 	call	0x6a9a	; 0x6a9a <USART0_getchar>
    6d4c:	ff ef       	ldi	r31, 0xFF	; 255
    6d4e:	8f 3f       	cpi	r24, 0xFF	; 255
    6d50:	9f 07       	cpc	r25, r31
    6d52:	d1 f3       	breq	.-12     	; 0x6d48 <eDIP240_7_Display_request_buffer_info+0xc8>
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    6d54:	20 2f       	mov	r18, r16
    6d56:	30 e0       	ldi	r19, 0x00	; 0
    6d58:	82 17       	cp	r24, r18
    6d5a:	93 07       	cpc	r25, r19
    6d5c:	11 f4       	brne	.+4      	; 0x6d62 <eDIP240_7_Display_request_buffer_info+0xe2>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    6d5e:	dd 20       	and	r13, r13
    6d60:	11 f0       	breq	.+4      	; 0x6d66 <eDIP240_7_Display_request_buffer_info+0xe6>
 else return -1;             // No success! User has to repeat the packet
    6d62:	8f ef       	ldi	r24, 0xFF	; 255
    6d64:	01 c0       	rjmp	.+2      	; 0x6d68 <eDIP240_7_Display_request_buffer_info+0xe8>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    6d66:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    6d68:	0f 90       	pop	r0
    6d6a:	0f 90       	pop	r0
    6d6c:	0f 90       	pop	r0
    6d6e:	0f 90       	pop	r0
    6d70:	cf 91       	pop	r28
    6d72:	df 91       	pop	r29
    6d74:	1f 91       	pop	r17
    6d76:	0f 91       	pop	r16
    6d78:	ff 90       	pop	r15
    6d7a:	ef 90       	pop	r14
    6d7c:	df 90       	pop	r13
    6d7e:	cf 90       	pop	r12
    6d80:	08 95       	ret

00006d82 <eDIP240_7_Display_set_protocol>:
// Display_set_protocol can set the maximum transmission block size and the serial interface data block timeout.
// sendbuffer_size is set in bytes (1 .. 64)
// timeout is set in 1/100 seconds (0 .. 255)
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_set_protocol(unsigned char sendbuffer_size, unsigned char timeout)
{
    6d82:	0f 93       	push	r16
    6d84:	1f 93       	push	r17
    6d86:	df 93       	push	r29
    6d88:	cf 93       	push	r28
    6d8a:	00 d0       	rcall	.+0      	; 0x6d8c <eDIP240_7_Display_set_protocol+0xa>
    6d8c:	00 d0       	rcall	.+0      	; 0x6d8e <eDIP240_7_Display_set_protocol+0xc>
    6d8e:	cd b7       	in	r28, 0x3d	; 61
    6d90:	de b7       	in	r29, 0x3e	; 62
    6d92:	18 2f       	mov	r17, r24
    6d94:	06 2f       	mov	r16, r22
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    6d96:	20 e4       	ldi	r18, 0x40	; 64
    6d98:	32 e4       	ldi	r19, 0x42	; 66
    6d9a:	4f e0       	ldi	r20, 0x0F	; 15
    6d9c:	50 e0       	ldi	r21, 0x00	; 0
    6d9e:	29 83       	std	Y+1, r18	; 0x01
    6da0:	3a 83       	std	Y+2, r19	; 0x02
    6da2:	4b 83       	std	Y+3, r20	; 0x03
    6da4:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    6da6:	82 e1       	ldi	r24, 0x12	; 18
    6da8:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 USART0_putchar(3);
    6dac:	83 e0       	ldi	r24, 0x03	; 3
    6dae:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 USART0_putchar('D');
    6db2:	84 e4       	ldi	r24, 0x44	; 68
    6db4:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 USART0_putchar(sendbuffer_size);
    6db8:	81 2f       	mov	r24, r17
    6dba:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 USART0_putchar(timeout);
    6dbe:	80 2f       	mov	r24, r16
    6dc0:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'D' + sendbuffer_size + timeout) );                     // Checksum
    6dc4:	81 2f       	mov	r24, r17
    6dc6:	87 5a       	subi	r24, 0xA7	; 167
    6dc8:	80 0f       	add	r24, r16
    6dca:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6dce:	0e 94 4d 35 	call	0x6a9a	; 0x6a9a <USART0_getchar>
	ack_timeout--;
    6dd2:	29 81       	ldd	r18, Y+1	; 0x01
    6dd4:	3a 81       	ldd	r19, Y+2	; 0x02
    6dd6:	4b 81       	ldd	r20, Y+3	; 0x03
    6dd8:	5c 81       	ldd	r21, Y+4	; 0x04
    6dda:	21 50       	subi	r18, 0x01	; 1
    6ddc:	30 40       	sbci	r19, 0x00	; 0
    6dde:	40 40       	sbci	r20, 0x00	; 0
    6de0:	50 40       	sbci	r21, 0x00	; 0
    6de2:	29 83       	std	Y+1, r18	; 0x01
    6de4:	3a 83       	std	Y+2, r19	; 0x02
    6de6:	4b 83       	std	Y+3, r20	; 0x03
    6de8:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6dea:	86 30       	cpi	r24, 0x06	; 6
    6dec:	51 f0       	breq	.+20     	; 0x6e02 <eDIP240_7_Display_set_protocol+0x80>
    6dee:	89 81       	ldd	r24, Y+1	; 0x01
    6df0:	9a 81       	ldd	r25, Y+2	; 0x02
    6df2:	ab 81       	ldd	r26, Y+3	; 0x03
    6df4:	bc 81       	ldd	r27, Y+4	; 0x04
    6df6:	00 97       	sbiw	r24, 0x00	; 0
    6df8:	a1 05       	cpc	r26, r1
    6dfa:	b1 05       	cpc	r27, r1
    6dfc:	41 f7       	brne	.-48     	; 0x6dce <eDIP240_7_Display_set_protocol+0x4c>
 if (ack != 0x06) return (-1);
    6dfe:	8f ef       	ldi	r24, 0xFF	; 255
    6e00:	01 c0       	rjmp	.+2      	; 0x6e04 <eDIP240_7_Display_set_protocol+0x82>
 return 0;
    6e02:	80 e0       	ldi	r24, 0x00	; 0
}
    6e04:	0f 90       	pop	r0
    6e06:	0f 90       	pop	r0
    6e08:	0f 90       	pop	r0
    6e0a:	0f 90       	pop	r0
    6e0c:	cf 91       	pop	r28
    6e0e:	df 91       	pop	r29
    6e10:	1f 91       	pop	r17
    6e12:	0f 91       	pop	r16
    6e14:	08 95       	ret

00006e16 <eDIP240_7_Display_get_protocoll_info>:
// Display_get_protocoll_info requests the current sendbuffer_size and timeout settings and the sendbuffer_level.
// sendbuffer_size: current setting of the maimum number of bytes that can be stored in the display-sendbuffer.
// sendbuffer_level: current number of bytes that are stored in the display-sendbuffer.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_get_protocoll_info(unsigned char * sendbuffer_size, unsigned char * sendbuffer_level, unsigned char * timeout)
{
    6e16:	bf 92       	push	r11
    6e18:	cf 92       	push	r12
    6e1a:	df 92       	push	r13
    6e1c:	ef 92       	push	r14
    6e1e:	ff 92       	push	r15
    6e20:	0f 93       	push	r16
    6e22:	1f 93       	push	r17
    6e24:	df 93       	push	r29
    6e26:	cf 93       	push	r28
    6e28:	00 d0       	rcall	.+0      	; 0x6e2a <eDIP240_7_Display_get_protocoll_info+0x14>
    6e2a:	00 d0       	rcall	.+0      	; 0x6e2c <eDIP240_7_Display_get_protocoll_info+0x16>
    6e2c:	cd b7       	in	r28, 0x3d	; 61
    6e2e:	de b7       	in	r29, 0x3e	; 62
    6e30:	6c 01       	movw	r12, r24
    6e32:	8b 01       	movw	r16, r22
    6e34:	7a 01       	movw	r14, r20
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    6e36:	80 e4       	ldi	r24, 0x40	; 64
    6e38:	92 e4       	ldi	r25, 0x42	; 66
    6e3a:	af e0       	ldi	r26, 0x0F	; 15
    6e3c:	b0 e0       	ldi	r27, 0x00	; 0
    6e3e:	89 83       	std	Y+1, r24	; 0x01
    6e40:	9a 83       	std	Y+2, r25	; 0x02
    6e42:	ab 83       	std	Y+3, r26	; 0x03
    6e44:	bc 83       	std	Y+4, r27	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    6e46:	82 e1       	ldi	r24, 0x12	; 18
    6e48:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 USART0_putchar(1);
    6e4c:	81 e0       	ldi	r24, 0x01	; 1
    6e4e:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 USART0_putchar('P');
    6e52:	80 e5       	ldi	r24, 0x50	; 80
    6e54:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 1 + 'P') );
    6e58:	83 e6       	ldi	r24, 0x63	; 99
    6e5a:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6e5e:	0e 94 4d 35 	call	0x6a9a	; 0x6a9a <USART0_getchar>
	ack_timeout--;
    6e62:	29 81       	ldd	r18, Y+1	; 0x01
    6e64:	3a 81       	ldd	r19, Y+2	; 0x02
    6e66:	4b 81       	ldd	r20, Y+3	; 0x03
    6e68:	5c 81       	ldd	r21, Y+4	; 0x04
    6e6a:	21 50       	subi	r18, 0x01	; 1
    6e6c:	30 40       	sbci	r19, 0x00	; 0
    6e6e:	40 40       	sbci	r20, 0x00	; 0
    6e70:	50 40       	sbci	r21, 0x00	; 0
    6e72:	29 83       	std	Y+1, r18	; 0x01
    6e74:	3a 83       	std	Y+2, r19	; 0x02
    6e76:	4b 83       	std	Y+3, r20	; 0x03
    6e78:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6e7a:	86 30       	cpi	r24, 0x06	; 6
    6e7c:	49 f0       	breq	.+18     	; 0x6e90 <eDIP240_7_Display_get_protocoll_info+0x7a>
    6e7e:	89 81       	ldd	r24, Y+1	; 0x01
    6e80:	9a 81       	ldd	r25, Y+2	; 0x02
    6e82:	ab 81       	ldd	r26, Y+3	; 0x03
    6e84:	bc 81       	ldd	r27, Y+4	; 0x04
    6e86:	00 97       	sbiw	r24, 0x00	; 0
    6e88:	a1 05       	cpc	r26, r1
    6e8a:	b1 05       	cpc	r27, r1
    6e8c:	41 f7       	brne	.-48     	; 0x6e5e <eDIP240_7_Display_get_protocoll_info+0x48>
    6e8e:	3b c0       	rjmp	.+118    	; 0x6f06 <eDIP240_7_Display_get_protocoll_info+0xf0>
 if (ack != 0x06) return (-1);

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    6e90:	0e 94 4d 35 	call	0x6a9a	; 0x6a9a <USART0_getchar>
    6e94:	2f ef       	ldi	r18, 0xFF	; 255
    6e96:	8f 3f       	cpi	r24, 0xFF	; 255
    6e98:	92 07       	cpc	r25, r18
    6e9a:	d1 f3       	breq	.-12     	; 0x6e90 <eDIP240_7_Display_get_protocoll_info+0x7a>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    6e9c:	82 31       	cpi	r24, 0x12	; 18
    6e9e:	91 05       	cpc	r25, r1
    6ea0:	91 f5       	brne	.+100    	; 0x6f06 <eDIP240_7_Display_get_protocoll_info+0xf0>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    6ea2:	0e 94 4d 35 	call	0x6a9a	; 0x6a9a <USART0_getchar>
    6ea6:	ef ef       	ldi	r30, 0xFF	; 255
    6ea8:	8f 3f       	cpi	r24, 0xFF	; 255
    6eaa:	9e 07       	cpc	r25, r30
    6eac:	d1 f3       	breq	.-12     	; 0x6ea2 <eDIP240_7_Display_get_protocoll_info+0x8c>
	length = ch;
	if (length == 3)                                  // Abort if length is incorrect
    6eae:	83 30       	cpi	r24, 0x03	; 3
    6eb0:	51 f5       	brne	.+84     	; 0x6f06 <eDIP240_7_Display_get_protocoll_info+0xf0>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6eb2:	0e 94 4d 35 	call	0x6a9a	; 0x6a9a <USART0_getchar>
    6eb6:	ff ef       	ldi	r31, 0xFF	; 255
    6eb8:	8f 3f       	cpi	r24, 0xFF	; 255
    6eba:	9f 07       	cpc	r25, r31
    6ebc:	d1 f3       	breq	.-12     	; 0x6eb2 <eDIP240_7_Display_get_protocoll_info+0x9c>
	  checksum += ch;                                 // Calculate checksum
    6ebe:	35 e1       	ldi	r19, 0x15	; 21
    6ec0:	b3 2e       	mov	r11, r19
    6ec2:	b8 0e       	add	r11, r24
	  *sendbuffer_size = ch;
    6ec4:	f6 01       	movw	r30, r12
    6ec6:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6ec8:	0e 94 4d 35 	call	0x6a9a	; 0x6a9a <USART0_getchar>
    6ecc:	ff ef       	ldi	r31, 0xFF	; 255
    6ece:	8f 3f       	cpi	r24, 0xFF	; 255
    6ed0:	9f 07       	cpc	r25, r31
    6ed2:	d1 f3       	breq	.-12     	; 0x6ec8 <eDIP240_7_Display_get_protocoll_info+0xb2>
	  checksum += ch;                                 // Calculate checksum
    6ed4:	cb 2c       	mov	r12, r11
    6ed6:	c8 0e       	add	r12, r24
	  *sendbuffer_level = ch;
    6ed8:	f8 01       	movw	r30, r16
    6eda:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6edc:	0e 94 4d 35 	call	0x6a9a	; 0x6a9a <USART0_getchar>
    6ee0:	ff ef       	ldi	r31, 0xFF	; 255
    6ee2:	8f 3f       	cpi	r24, 0xFF	; 255
    6ee4:	9f 07       	cpc	r25, r31
    6ee6:	d1 f3       	breq	.-12     	; 0x6edc <eDIP240_7_Display_get_protocoll_info+0xc6>
	  checksum += ch;                                 // Calculate checksum
    6ee8:	0c 2d       	mov	r16, r12
    6eea:	08 0f       	add	r16, r24
	  *timeout = ch;
    6eec:	f7 01       	movw	r30, r14
    6eee:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    6ef0:	0e 94 4d 35 	call	0x6a9a	; 0x6a9a <USART0_getchar>
    6ef4:	ff ef       	ldi	r31, 0xFF	; 255
    6ef6:	8f 3f       	cpi	r24, 0xFF	; 255
    6ef8:	9f 07       	cpc	r25, r31
    6efa:	d1 f3       	breq	.-12     	; 0x6ef0 <eDIP240_7_Display_get_protocoll_info+0xda>
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    6efc:	20 2f       	mov	r18, r16
    6efe:	30 e0       	ldi	r19, 0x00	; 0
    6f00:	82 17       	cp	r24, r18
    6f02:	93 07       	cpc	r25, r19
    6f04:	11 f0       	breq	.+4      	; 0x6f0a <eDIP240_7_Display_get_protocoll_info+0xf4>
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet
    6f06:	8f ef       	ldi	r24, 0xFF	; 255
    6f08:	01 c0       	rjmp	.+2      	; 0x6f0c <eDIP240_7_Display_get_protocoll_info+0xf6>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    6f0a:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet

 return 0;

}
    6f0c:	0f 90       	pop	r0
    6f0e:	0f 90       	pop	r0
    6f10:	0f 90       	pop	r0
    6f12:	0f 90       	pop	r0
    6f14:	cf 91       	pop	r28
    6f16:	df 91       	pop	r29
    6f18:	1f 91       	pop	r17
    6f1a:	0f 91       	pop	r16
    6f1c:	ff 90       	pop	r15
    6f1e:	ef 90       	pop	r14
    6f20:	df 90       	pop	r13
    6f22:	cf 90       	pop	r12
    6f24:	bf 90       	pop	r11
    6f26:	08 95       	ret

00006f28 <eDIP240_7_Display_repeat_last_packet>:
// Letztes Datenpaket wiederholen
// Display_repeat_last_packet will cause the display to repeat the last packet.
// The user has to provide a block of memory (data) where the received packet payload will be stored.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_repeat_last_packet(unsigned char * data)
{
    6f28:	ef 92       	push	r14
    6f2a:	ff 92       	push	r15
    6f2c:	0f 93       	push	r16
    6f2e:	1f 93       	push	r17
    6f30:	df 93       	push	r29
    6f32:	cf 93       	push	r28
    6f34:	00 d0       	rcall	.+0      	; 0x6f36 <eDIP240_7_Display_repeat_last_packet+0xe>
    6f36:	00 d0       	rcall	.+0      	; 0x6f38 <eDIP240_7_Display_repeat_last_packet+0x10>
    6f38:	cd b7       	in	r28, 0x3d	; 61
    6f3a:	de b7       	in	r29, 0x3e	; 62
    6f3c:	f8 2e       	mov	r15, r24
    6f3e:	09 2f       	mov	r16, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    6f40:	20 e4       	ldi	r18, 0x40	; 64
    6f42:	32 e4       	ldi	r19, 0x42	; 66
    6f44:	4f e0       	ldi	r20, 0x0F	; 15
    6f46:	50 e0       	ldi	r21, 0x00	; 0
    6f48:	29 83       	std	Y+1, r18	; 0x01
    6f4a:	3a 83       	std	Y+2, r19	; 0x02
    6f4c:	4b 83       	std	Y+3, r20	; 0x03
    6f4e:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    6f50:	82 e1       	ldi	r24, 0x12	; 18
    6f52:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 USART0_putchar(1);
    6f56:	81 e0       	ldi	r24, 0x01	; 1
    6f58:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 USART0_putchar('R');
    6f5c:	82 e5       	ldi	r24, 0x52	; 82
    6f5e:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 1 + 'R') );                     // Checksum
    6f62:	85 e6       	ldi	r24, 0x65	; 101
    6f64:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6f68:	0e 94 4d 35 	call	0x6a9a	; 0x6a9a <USART0_getchar>
	ack_timeout--;
    6f6c:	29 81       	ldd	r18, Y+1	; 0x01
    6f6e:	3a 81       	ldd	r19, Y+2	; 0x02
    6f70:	4b 81       	ldd	r20, Y+3	; 0x03
    6f72:	5c 81       	ldd	r21, Y+4	; 0x04
    6f74:	21 50       	subi	r18, 0x01	; 1
    6f76:	30 40       	sbci	r19, 0x00	; 0
    6f78:	40 40       	sbci	r20, 0x00	; 0
    6f7a:	50 40       	sbci	r21, 0x00	; 0
    6f7c:	29 83       	std	Y+1, r18	; 0x01
    6f7e:	3a 83       	std	Y+2, r19	; 0x02
    6f80:	4b 83       	std	Y+3, r20	; 0x03
    6f82:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6f84:	86 30       	cpi	r24, 0x06	; 6
    6f86:	59 f0       	breq	.+22     	; 0x6f9e <eDIP240_7_Display_repeat_last_packet+0x76>
    6f88:	29 81       	ldd	r18, Y+1	; 0x01
    6f8a:	3a 81       	ldd	r19, Y+2	; 0x02
    6f8c:	4b 81       	ldd	r20, Y+3	; 0x03
    6f8e:	5c 81       	ldd	r21, Y+4	; 0x04
    6f90:	21 15       	cp	r18, r1
    6f92:	31 05       	cpc	r19, r1
    6f94:	41 05       	cpc	r20, r1
    6f96:	51 05       	cpc	r21, r1
    6f98:	39 f7       	brne	.-50     	; 0x6f68 <eDIP240_7_Display_repeat_last_packet+0x40>
 if (ack != 0x06) return (-1);
    6f9a:	8f ef       	ldi	r24, 0xFF	; 255
    6f9c:	28 c0       	rjmp	.+80     	; 0x6fee <eDIP240_7_Display_repeat_last_packet+0xc6>

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    6f9e:	0e 94 4d 35 	call	0x6a9a	; 0x6a9a <USART0_getchar>
    6fa2:	2f ef       	ldi	r18, 0xFF	; 255
    6fa4:	8f 3f       	cpi	r24, 0xFF	; 255
    6fa6:	92 07       	cpc	r25, r18
    6fa8:	d1 f3       	breq	.-12     	; 0x6f9e <eDIP240_7_Display_repeat_last_packet+0x76>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    6faa:	81 31       	cpi	r24, 0x11	; 17
    6fac:	91 05       	cpc	r25, r1
    6fae:	f1 f4       	brne	.+60     	; 0x6fec <eDIP240_7_Display_repeat_last_packet+0xc4>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    6fb0:	0e 94 4d 35 	call	0x6a9a	; 0x6a9a <USART0_getchar>
    6fb4:	ef ef       	ldi	r30, 0xFF	; 255
    6fb6:	8f 3f       	cpi	r24, 0xFF	; 255
    6fb8:	9e 07       	cpc	r25, r30
    6fba:	d1 f3       	breq	.-12     	; 0x6fb0 <eDIP240_7_Display_repeat_last_packet+0x88>
	length = ch;
    6fbc:	e8 2e       	mov	r14, r24
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    6fbe:	80 2f       	mov	r24, r16
    6fc0:	0f 2d       	mov	r16, r15
    6fc2:	18 2f       	mov	r17, r24
    6fc4:	09 c0       	rjmp	.+18     	; 0x6fd8 <eDIP240_7_Display_repeat_last_packet+0xb0>
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6fc6:	0e 94 4d 35 	call	0x6a9a	; 0x6a9a <USART0_getchar>
    6fca:	ff ef       	ldi	r31, 0xFF	; 255
    6fcc:	8f 3f       	cpi	r24, 0xFF	; 255
    6fce:	9f 07       	cpc	r25, r31
    6fd0:	d1 f3       	breq	.-12     	; 0x6fc6 <eDIP240_7_Display_repeat_last_packet+0x9e>
	  data[i] = ch;
    6fd2:	f8 01       	movw	r30, r16
    6fd4:	81 93       	st	Z+, r24
    6fd6:	8f 01       	movw	r16, r30
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    6fd8:	80 2f       	mov	r24, r16
    6fda:	8f 19       	sub	r24, r15
    6fdc:	8e 15       	cp	r24, r14
    6fde:	98 f3       	brcs	.-26     	; 0x6fc6 <eDIP240_7_Display_repeat_last_packet+0x9e>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    6fe0:	0e 94 4d 35 	call	0x6a9a	; 0x6a9a <USART0_getchar>
    6fe4:	ff ef       	ldi	r31, 0xFF	; 255
    6fe6:	8f 3f       	cpi	r24, 0xFF	; 255
    6fe8:	9f 07       	cpc	r25, r31
    6fea:	d1 f3       	breq	.-12     	; 0x6fe0 <eDIP240_7_Display_repeat_last_packet+0xb8>
	// If received checksum and calculated checksum do not match, we have an error!
	if (ch != checksum) error = 1;
 }
 else error = 1;

 if (ack == 0x06) return 0;  // Success!
    6fec:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    6fee:	0f 90       	pop	r0
    6ff0:	0f 90       	pop	r0
    6ff2:	0f 90       	pop	r0
    6ff4:	0f 90       	pop	r0
    6ff6:	cf 91       	pop	r28
    6ff8:	df 91       	pop	r29
    6ffa:	1f 91       	pop	r17
    6ffc:	0f 91       	pop	r16
    6ffe:	ff 90       	pop	r15
    7000:	ef 90       	pop	r14
    7002:	08 95       	ret

00007004 <eDIP240_7_Display_select>:

// Adressierung nur bei RS232/RS485 Betrieb
// Display_select will select the display with the provided address as bus receiver.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_select(unsigned char address)
{
    7004:	1f 93       	push	r17
    7006:	df 93       	push	r29
    7008:	cf 93       	push	r28
    700a:	00 d0       	rcall	.+0      	; 0x700c <eDIP240_7_Display_select+0x8>
    700c:	00 d0       	rcall	.+0      	; 0x700e <eDIP240_7_Display_select+0xa>
    700e:	cd b7       	in	r28, 0x3d	; 61
    7010:	de b7       	in	r29, 0x3e	; 62
    7012:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    7014:	20 e4       	ldi	r18, 0x40	; 64
    7016:	32 e4       	ldi	r19, 0x42	; 66
    7018:	4f e0       	ldi	r20, 0x0F	; 15
    701a:	50 e0       	ldi	r21, 0x00	; 0
    701c:	29 83       	std	Y+1, r18	; 0x01
    701e:	3a 83       	std	Y+2, r19	; 0x02
    7020:	4b 83       	std	Y+3, r20	; 0x03
    7022:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    7024:	82 e1       	ldi	r24, 0x12	; 18
    7026:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 USART0_putchar(3);
    702a:	83 e0       	ldi	r24, 0x03	; 3
    702c:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 USART0_putchar('A');
    7030:	81 e4       	ldi	r24, 0x41	; 65
    7032:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 USART0_putchar('S');
    7036:	83 e5       	ldi	r24, 0x53	; 83
    7038:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 USART0_putchar(address);
    703c:	81 2f       	mov	r24, r17
    703e:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'S' + address) );                     // Checksum
    7042:	81 2f       	mov	r24, r17
    7044:	87 55       	subi	r24, 0x57	; 87
    7046:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    704a:	0e 94 4d 35 	call	0x6a9a	; 0x6a9a <USART0_getchar>
	ack_timeout--;
    704e:	29 81       	ldd	r18, Y+1	; 0x01
    7050:	3a 81       	ldd	r19, Y+2	; 0x02
    7052:	4b 81       	ldd	r20, Y+3	; 0x03
    7054:	5c 81       	ldd	r21, Y+4	; 0x04
    7056:	21 50       	subi	r18, 0x01	; 1
    7058:	30 40       	sbci	r19, 0x00	; 0
    705a:	40 40       	sbci	r20, 0x00	; 0
    705c:	50 40       	sbci	r21, 0x00	; 0
    705e:	29 83       	std	Y+1, r18	; 0x01
    7060:	3a 83       	std	Y+2, r19	; 0x02
    7062:	4b 83       	std	Y+3, r20	; 0x03
    7064:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    7066:	86 30       	cpi	r24, 0x06	; 6
    7068:	51 f0       	breq	.+20     	; 0x707e <eDIP240_7_Display_select+0x7a>
    706a:	89 81       	ldd	r24, Y+1	; 0x01
    706c:	9a 81       	ldd	r25, Y+2	; 0x02
    706e:	ab 81       	ldd	r26, Y+3	; 0x03
    7070:	bc 81       	ldd	r27, Y+4	; 0x04
    7072:	00 97       	sbiw	r24, 0x00	; 0
    7074:	a1 05       	cpc	r26, r1
    7076:	b1 05       	cpc	r27, r1
    7078:	41 f7       	brne	.-48     	; 0x704a <eDIP240_7_Display_select+0x46>
 if (ack != 0x06) return (-1);
    707a:	8f ef       	ldi	r24, 0xFF	; 255
    707c:	01 c0       	rjmp	.+2      	; 0x7080 <eDIP240_7_Display_select+0x7c>
 return 0;
    707e:	80 e0       	ldi	r24, 0x00	; 0
}
    7080:	0f 90       	pop	r0
    7082:	0f 90       	pop	r0
    7084:	0f 90       	pop	r0
    7086:	0f 90       	pop	r0
    7088:	cf 91       	pop	r28
    708a:	df 91       	pop	r29
    708c:	1f 91       	pop	r17
    708e:	08 95       	ret

00007090 <eDIP240_7_Display_deselect>:
// Adressierung nur bei RS232/RS485 Betrieb
// Display_deselect will deselect the display with the provided address.
// A deselected display will not listen to data sent over the serial line and will not transmit to the line.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_deselect(unsigned char address)
{
    7090:	1f 93       	push	r17
    7092:	df 93       	push	r29
    7094:	cf 93       	push	r28
    7096:	00 d0       	rcall	.+0      	; 0x7098 <eDIP240_7_Display_deselect+0x8>
    7098:	00 d0       	rcall	.+0      	; 0x709a <eDIP240_7_Display_deselect+0xa>
    709a:	cd b7       	in	r28, 0x3d	; 61
    709c:	de b7       	in	r29, 0x3e	; 62
    709e:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    70a0:	20 e4       	ldi	r18, 0x40	; 64
    70a2:	32 e4       	ldi	r19, 0x42	; 66
    70a4:	4f e0       	ldi	r20, 0x0F	; 15
    70a6:	50 e0       	ldi	r21, 0x00	; 0
    70a8:	29 83       	std	Y+1, r18	; 0x01
    70aa:	3a 83       	std	Y+2, r19	; 0x02
    70ac:	4b 83       	std	Y+3, r20	; 0x03
    70ae:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    70b0:	82 e1       	ldi	r24, 0x12	; 18
    70b2:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 USART0_putchar(3);
    70b6:	83 e0       	ldi	r24, 0x03	; 3
    70b8:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 USART0_putchar('A');
    70bc:	81 e4       	ldi	r24, 0x41	; 65
    70be:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 USART0_putchar('D');
    70c2:	84 e4       	ldi	r24, 0x44	; 68
    70c4:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 USART0_putchar(address);
    70c8:	81 2f       	mov	r24, r17
    70ca:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'D' + address) );                     // Checksum
    70ce:	81 2f       	mov	r24, r17
    70d0:	86 56       	subi	r24, 0x66	; 102
    70d2:	0e 94 45 35 	call	0x6a8a	; 0x6a8a <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    70d6:	0e 94 4d 35 	call	0x6a9a	; 0x6a9a <USART0_getchar>
	ack_timeout--;
    70da:	29 81       	ldd	r18, Y+1	; 0x01
    70dc:	3a 81       	ldd	r19, Y+2	; 0x02
    70de:	4b 81       	ldd	r20, Y+3	; 0x03
    70e0:	5c 81       	ldd	r21, Y+4	; 0x04
    70e2:	21 50       	subi	r18, 0x01	; 1
    70e4:	30 40       	sbci	r19, 0x00	; 0
    70e6:	40 40       	sbci	r20, 0x00	; 0
    70e8:	50 40       	sbci	r21, 0x00	; 0
    70ea:	29 83       	std	Y+1, r18	; 0x01
    70ec:	3a 83       	std	Y+2, r19	; 0x02
    70ee:	4b 83       	std	Y+3, r20	; 0x03
    70f0:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    70f2:	86 30       	cpi	r24, 0x06	; 6
    70f4:	51 f0       	breq	.+20     	; 0x710a <eDIP240_7_Display_deselect+0x7a>
    70f6:	89 81       	ldd	r24, Y+1	; 0x01
    70f8:	9a 81       	ldd	r25, Y+2	; 0x02
    70fa:	ab 81       	ldd	r26, Y+3	; 0x03
    70fc:	bc 81       	ldd	r27, Y+4	; 0x04
    70fe:	00 97       	sbiw	r24, 0x00	; 0
    7100:	a1 05       	cpc	r26, r1
    7102:	b1 05       	cpc	r27, r1
    7104:	41 f7       	brne	.-48     	; 0x70d6 <eDIP240_7_Display_deselect+0x46>
 if (ack != 0x06) return (-1);
    7106:	8f ef       	ldi	r24, 0xFF	; 255
    7108:	01 c0       	rjmp	.+2      	; 0x710c <eDIP240_7_Display_deselect+0x7c>
 return 0;
    710a:	80 e0       	ldi	r24, 0x00	; 0
}
    710c:	0f 90       	pop	r0
    710e:	0f 90       	pop	r0
    7110:	0f 90       	pop	r0
    7112:	0f 90       	pop	r0
    7114:	cf 91       	pop	r28
    7116:	df 91       	pop	r29
    7118:	1f 91       	pop	r17
    711a:	08 95       	ret

0000711c <eDIP240_7_Display_send_string>:


// Use this for sending ascii commands to the Display
void eDIP240_7_Display_send_string(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str));
    711c:	dc 01       	movw	r26, r24
    711e:	0d 90       	ld	r0, X+
    7120:	00 20       	and	r0, r0
    7122:	e9 f7       	brne	.-6      	; 0x711e <eDIP240_7_Display_send_string+0x2>
    7124:	bd 01       	movw	r22, r26
    7126:	61 50       	subi	r22, 0x01	; 1
    7128:	70 40       	sbci	r23, 0x00	; 0
    712a:	68 1b       	sub	r22, r24
    712c:	79 0b       	sbc	r23, r25
    712e:	0e 94 5f 35 	call	0x6abe	; 0x6abe <eDIP240_7_Display_send_packet>
}
    7132:	08 95       	ret

00007134 <eDIP240_7_Display_send_string_with_NULL>:



void eDIP240_7_Display_send_string_with_NULL(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str) + 1);
    7134:	dc 01       	movw	r26, r24
    7136:	0d 90       	ld	r0, X+
    7138:	00 20       	and	r0, r0
    713a:	e9 f7       	brne	.-6      	; 0x7136 <eDIP240_7_Display_send_string_with_NULL+0x2>
    713c:	6a 2f       	mov	r22, r26
    713e:	68 1b       	sub	r22, r24
    7140:	0e 94 5f 35 	call	0x6abe	; 0x6abe <eDIP240_7_Display_send_packet>
}
    7144:	08 95       	ret

00007146 <setLedMode>:



void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
    7146:	83 70       	andi	r24, 0x03	; 3
    7148:	88 0f       	add	r24, r24
	m_ledstate &= ~(0x03 << led);					// reset affected bits
    714a:	23 e0       	ldi	r18, 0x03	; 3
    714c:	30 e0       	ldi	r19, 0x00	; 0
    714e:	08 2e       	mov	r0, r24
    7150:	02 c0       	rjmp	.+4      	; 0x7156 <setLedMode+0x10>
    7152:	22 0f       	add	r18, r18
    7154:	33 1f       	adc	r19, r19
    7156:	0a 94       	dec	r0
    7158:	e2 f7       	brpl	.-8      	; 0x7152 <setLedMode+0xc>
    715a:	92 2f       	mov	r25, r18
    715c:	90 95       	com	r25
    715e:	40 91 85 03 	lds	r20, 0x0385
    7162:	94 23       	and	r25, r20
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    7164:	01 c0       	rjmp	.+2      	; 0x7168 <setLedMode+0x22>
    7166:	66 0f       	add	r22, r22
    7168:	8a 95       	dec	r24
    716a:	ea f7       	brpl	.-6      	; 0x7166 <setLedMode+0x20>
    716c:	62 23       	and	r22, r18
    716e:	96 2b       	or	r25, r22
    7170:	90 93 85 03 	sts	0x0385, r25
}
    7174:	08 95       	ret

00007176 <getLedMode>:



uint8_t getLedMode( uint8_t led )
{
	led = (led & 0x03) << 1;						// ...
    7176:	48 2f       	mov	r20, r24
    7178:	43 70       	andi	r20, 0x03	; 3
    717a:	44 0f       	add	r20, r20
	return( (m_ledstate & (0x03 << led)) >> led );	// return the bits corresponding to the LED
    717c:	83 e0       	ldi	r24, 0x03	; 3
    717e:	90 e0       	ldi	r25, 0x00	; 0
    7180:	04 2e       	mov	r0, r20
    7182:	02 c0       	rjmp	.+4      	; 0x7188 <getLedMode+0x12>
    7184:	88 0f       	add	r24, r24
    7186:	99 1f       	adc	r25, r25
    7188:	0a 94       	dec	r0
    718a:	e2 f7       	brpl	.-8      	; 0x7184 <getLedMode+0xe>
    718c:	20 91 85 03 	lds	r18, 0x0385
    7190:	30 e0       	ldi	r19, 0x00	; 0
    7192:	82 23       	and	r24, r18
    7194:	93 23       	and	r25, r19
    7196:	02 c0       	rjmp	.+4      	; 0x719c <getLedMode+0x26>
    7198:	95 95       	asr	r25
    719a:	87 95       	ror	r24
    719c:	4a 95       	dec	r20
    719e:	e2 f7       	brpl	.-8      	; 0x7198 <getLedMode+0x22>
}
    71a0:	08 95       	ret

000071a2 <S2V>:


// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
    71a2:	68 2f       	mov	r22, r24
    71a4:	70 e0       	ldi	r23, 0x00	; 0
    71a6:	80 e0       	ldi	r24, 0x00	; 0
    71a8:	90 e0       	ldi	r25, 0x00	; 0
    71aa:	0e 94 e6 46 	call	0x8dcc	; 0x8dcc <__floatunsisf>
    71ae:	20 91 6b 02 	lds	r18, 0x026B
    71b2:	30 91 6c 02 	lds	r19, 0x026C
    71b6:	40 91 6d 02 	lds	r20, 0x026D
    71ba:	50 91 6e 02 	lds	r21, 0x026E
    71be:	0e 94 bd 47 	call	0x8f7a	; 0x8f7a <__mulsf3>
    71c2:	20 e0       	ldi	r18, 0x00	; 0
    71c4:	30 e0       	ldi	r19, 0x00	; 0
    71c6:	40 e8       	ldi	r20, 0x80	; 128
    71c8:	5b e3       	ldi	r21, 0x3B	; 59
    71ca:	0e 94 bd 47 	call	0x8f7a	; 0x8f7a <__mulsf3>
    71ce:	08 95       	ret

000071d0 <V2S>:
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }
    71d0:	20 e0       	ldi	r18, 0x00	; 0
    71d2:	30 e0       	ldi	r19, 0x00	; 0
    71d4:	40 e8       	ldi	r20, 0x80	; 128
    71d6:	53 e4       	ldi	r21, 0x43	; 67
    71d8:	0e 94 bd 47 	call	0x8f7a	; 0x8f7a <__mulsf3>
    71dc:	20 91 6b 02 	lds	r18, 0x026B
    71e0:	30 91 6c 02 	lds	r19, 0x026C
    71e4:	40 91 6d 02 	lds	r20, 0x026D
    71e8:	50 91 6e 02 	lds	r21, 0x026E
    71ec:	0e 94 52 46 	call	0x8ca4	; 0x8ca4 <__divsf3>
    71f0:	0e 94 ba 46 	call	0x8d74	; 0x8d74 <__fixunssfsi>
    71f4:	86 2f       	mov	r24, r22
    71f6:	08 95       	ret

000071f8 <setBits>:

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    71f8:	68 23       	and	r22, r24
    71fa:	84 2f       	mov	r24, r20
    71fc:	86 2b       	or	r24, r22
    71fe:	08 95       	ret

00007200 <prescalerSec2Hex>:



// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
    7200:	ef 92       	push	r14
    7202:	ff 92       	push	r15
    7204:	0f 93       	push	r16
    7206:	1f 93       	push	r17
    7208:	7b 01       	movw	r14, r22
    720a:	8c 01       	movw	r16, r24
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
    720c:	20 e0       	ldi	r18, 0x00	; 0
    720e:	38 e6       	ldi	r19, 0x68	; 104
    7210:	47 e1       	ldi	r20, 0x17	; 23
    7212:	57 e4       	ldi	r21, 0x47	; 71
    7214:	0e 94 74 47 	call	0x8ee8	; 0x8ee8 <__gesf2>
    7218:	18 16       	cp	r1, r24
    721a:	e4 f0       	brlt	.+56     	; 0x7254 <prescalerSec2Hex+0x54>
		return( 0xFF );
	else if (t >= 1./152.0)
    721c:	c8 01       	movw	r24, r16
    721e:	b7 01       	movw	r22, r14
    7220:	26 e3       	ldi	r18, 0x36	; 54
    7222:	34 e9       	ldi	r19, 0x94	; 148
    7224:	47 ed       	ldi	r20, 0xD7	; 215
    7226:	5b e3       	ldi	r21, 0x3B	; 59
    7228:	0e 94 74 47 	call	0x8ee8	; 0x8ee8 <__gesf2>
    722c:	87 fd       	sbrc	r24, 7
    722e:	14 c0       	rjmp	.+40     	; 0x7258 <prescalerSec2Hex+0x58>
		return( (uint8_t) (t * 152 - 1) );
    7230:	c8 01       	movw	r24, r16
    7232:	b7 01       	movw	r22, r14
    7234:	20 e0       	ldi	r18, 0x00	; 0
    7236:	30 e0       	ldi	r19, 0x00	; 0
    7238:	48 e1       	ldi	r20, 0x18	; 24
    723a:	53 e4       	ldi	r21, 0x43	; 67
    723c:	0e 94 bd 47 	call	0x8f7a	; 0x8f7a <__mulsf3>
    7240:	20 e0       	ldi	r18, 0x00	; 0
    7242:	30 e0       	ldi	r19, 0x00	; 0
    7244:	40 e8       	ldi	r20, 0x80	; 128
    7246:	5f e3       	ldi	r21, 0x3F	; 63
    7248:	0e 94 ed 45 	call	0x8bda	; 0x8bda <__subsf3>
    724c:	0e 94 ba 46 	call	0x8d74	; 0x8d74 <__fixunssfsi>
    7250:	86 2f       	mov	r24, r22
    7252:	03 c0       	rjmp	.+6      	; 0x725a <prescalerSec2Hex+0x5a>

// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
		return( 0xFF );
    7254:	8f ef       	ldi	r24, 0xFF	; 255
    7256:	01 c0       	rjmp	.+2      	; 0x725a <prescalerSec2Hex+0x5a>
	else if (t >= 1./152.0)
		return( (uint8_t) (t * 152 - 1) );
	else
		return( 0x00 );
    7258:	80 e0       	ldi	r24, 0x00	; 0
}
    725a:	1f 91       	pop	r17
    725c:	0f 91       	pop	r16
    725e:	ff 90       	pop	r15
    7260:	ef 90       	pop	r14
    7262:	08 95       	ret

00007264 <pwmFrac2Hex>:



// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
    7264:	ef 92       	push	r14
    7266:	ff 92       	push	r15
    7268:	0f 93       	push	r16
    726a:	1f 93       	push	r17
    726c:	7b 01       	movw	r14, r22
    726e:	8c 01       	movw	r16, r24
	if (fraction >= 1.0)
    7270:	20 e0       	ldi	r18, 0x00	; 0
    7272:	30 e0       	ldi	r19, 0x00	; 0
    7274:	40 e8       	ldi	r20, 0x80	; 128
    7276:	5f e3       	ldi	r21, 0x3F	; 63
    7278:	0e 94 74 47 	call	0x8ee8	; 0x8ee8 <__gesf2>
    727c:	87 ff       	sbrs	r24, 7
    727e:	16 c0       	rjmp	.+44     	; 0x72ac <pwmFrac2Hex+0x48>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    7280:	c8 01       	movw	r24, r16
    7282:	b7 01       	movw	r22, r14
    7284:	20 e0       	ldi	r18, 0x00	; 0
    7286:	30 e0       	ldi	r19, 0x00	; 0
    7288:	40 e8       	ldi	r20, 0x80	; 128
    728a:	5b e3       	ldi	r21, 0x3B	; 59
    728c:	0e 94 74 47 	call	0x8ee8	; 0x8ee8 <__gesf2>
    7290:	87 fd       	sbrc	r24, 7
    7292:	0e c0       	rjmp	.+28     	; 0x72b0 <pwmFrac2Hex+0x4c>
		return( (uint8_t) (fraction * 256) );
    7294:	c8 01       	movw	r24, r16
    7296:	b7 01       	movw	r22, r14
    7298:	20 e0       	ldi	r18, 0x00	; 0
    729a:	30 e0       	ldi	r19, 0x00	; 0
    729c:	40 e8       	ldi	r20, 0x80	; 128
    729e:	53 e4       	ldi	r21, 0x43	; 67
    72a0:	0e 94 bd 47 	call	0x8f7a	; 0x8f7a <__mulsf3>
    72a4:	0e 94 ba 46 	call	0x8d74	; 0x8d74 <__fixunssfsi>
    72a8:	86 2f       	mov	r24, r22
    72aa:	03 c0       	rjmp	.+6      	; 0x72b2 <pwmFrac2Hex+0x4e>

// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
	if (fraction >= 1.0)
		return( 0xFF );
    72ac:	8f ef       	ldi	r24, 0xFF	; 255
    72ae:	01 c0       	rjmp	.+2      	; 0x72b2 <pwmFrac2Hex+0x4e>
	else if (fraction >= 1.0/256.0)
		return( (uint8_t) (fraction * 256) );
	else
		return( 0x00 );
    72b0:	80 e0       	ldi	r24, 0x00	; 0
}
    72b2:	1f 91       	pop	r17
    72b4:	0f 91       	pop	r16
    72b6:	ff 90       	pop	r15
    72b8:	ef 90       	pop	r14
    72ba:	08 95       	ret

000072bc <TUM_LKN_Sensorboard_getCurrentStep>:
	m_currentstep = (m_currentstep + 7) & 0x07;
}



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }
    72bc:	80 91 7b 03 	lds	r24, 0x037B
    72c0:	08 95       	ret

000072c2 <TUM_LKN_Sensorboard_setControl0>:


// We can define two pairs of prescaler/PWM.
// blinkPeriod is in seconds, dutyCycle is in [0; 1]
void TUM_LKN_Sensorboard_setControl0( double blinkPeriod, double dutyCycle )
{
    72c2:	ef 92       	push	r14
    72c4:	ff 92       	push	r15
    72c6:	0f 93       	push	r16
    72c8:	1f 93       	push	r17
    72ca:	79 01       	movw	r14, r18
    72cc:	8a 01       	movw	r16, r20
	m_prescaler[ 0 ] = prescalerSec2Hex( blinkPeriod );
    72ce:	0e 94 00 39 	call	0x7200	; 0x7200 <prescalerSec2Hex>
    72d2:	80 93 86 03 	sts	0x0386, r24
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    72d6:	c8 01       	movw	r24, r16
    72d8:	b7 01       	movw	r22, r14
    72da:	0e 94 32 39 	call	0x7264	; 0x7264 <pwmFrac2Hex>
    72de:	80 93 6f 02 	sts	0x026F, r24
}
    72e2:	1f 91       	pop	r17
    72e4:	0f 91       	pop	r16
    72e6:	ff 90       	pop	r15
    72e8:	ef 90       	pop	r14
    72ea:	08 95       	ret

000072ec <TUM_LKN_Sensorboard_setControl1>:



void TUM_LKN_Sensorboard_setControl1( double blinkPeriod, double dutyCycle )
{
    72ec:	ef 92       	push	r14
    72ee:	ff 92       	push	r15
    72f0:	0f 93       	push	r16
    72f2:	1f 93       	push	r17
    72f4:	79 01       	movw	r14, r18
    72f6:	8a 01       	movw	r16, r20
	m_prescaler[ 1 ] = prescalerSec2Hex( blinkPeriod );
    72f8:	0e 94 00 39 	call	0x7200	; 0x7200 <prescalerSec2Hex>
    72fc:	80 93 87 03 	sts	0x0387, r24
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    7300:	c8 01       	movw	r24, r16
    7302:	b7 01       	movw	r22, r14
    7304:	0e 94 32 39 	call	0x7264	; 0x7264 <pwmFrac2Hex>
    7308:	80 93 70 02 	sts	0x0270, r24
}
    730c:	1f 91       	pop	r17
    730e:	0f 91       	pop	r16
    7310:	ff 90       	pop	r15
    7312:	ef 90       	pop	r14
    7314:	08 95       	ret

00007316 <TUM_LKN_Sensorboard_setBrightness0>:



void TUM_LKN_Sensorboard_setBrightness0( double dutyCycle )
{
	m_prescaler[ 0 ] = 0x00;   // Highest frequency possible
    7316:	10 92 86 03 	sts	0x0386, r1
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    731a:	0e 94 32 39 	call	0x7264	; 0x7264 <pwmFrac2Hex>
    731e:	80 93 6f 02 	sts	0x026F, r24
}
    7322:	08 95       	ret

00007324 <TUM_LKN_Sensorboard_setBrightness1>:



void TUM_LKN_Sensorboard_setBrightness1( double dutyCycle )
{
	m_prescaler[ 1 ] = 0x00;   // Highest frequency possible
    7324:	10 92 87 03 	sts	0x0387, r1
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    7328:	0e 94 32 39 	call	0x7264	; 0x7264 <pwmFrac2Hex>
    732c:	80 93 70 02 	sts	0x0270, r24
}
    7330:	08 95       	ret

00007332 <TWI_write>:

void TWI_write(unsigned char address, unsigned char length, unsigned char* payload)
{
	unsigned char datapointer;

	PORTD |= 0x03;		//enable Portpin pullups
    7332:	92 b3       	in	r25, 0x12	; 18
    7334:	93 60       	ori	r25, 0x03	; 3
    7336:	92 bb       	out	0x12, r25	; 18

	TWSR = 0;                             // set prescaler == 0
    7338:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   // set I2C baud rate
	TWBR = 62;
    733c:	9e e3       	ldi	r25, 0x3E	; 62
    733e:	90 93 70 00 	sts	0x0070, r25
	TWAR = 0;
    7342:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    7346:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    734a:	94 ea       	ldi	r25, 0xA4	; 164
    734c:	90 93 74 00 	sts	0x0074, r25
	while (!(TWCR & (1<<TWINT)));
    7350:	90 91 74 00 	lds	r25, 0x0074
    7354:	97 ff       	sbrs	r25, 7
    7356:	fc cf       	rjmp	.-8      	; 0x7350 <TWI_write+0x1e>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    7358:	80 93 73 00 	sts	0x0073, r24
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    735c:	84 e8       	ldi	r24, 0x84	; 132
    735e:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    7362:	80 91 74 00 	lds	r24, 0x0074
    7366:	87 ff       	sbrs	r24, 7
    7368:	fc cf       	rjmp	.-8      	; 0x7362 <TWI_write+0x30>
    736a:	84 2f       	mov	r24, r20
    736c:	95 2f       	mov	r25, r21
    736e:	fc 01       	movw	r30, r24
    7370:	80 e0       	ldi	r24, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    7372:	94 e8       	ldi	r25, 0x84	; 132
    7374:	0a c0       	rjmp	.+20     	; 0x738a <TWI_write+0x58>
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
    7376:	21 91       	ld	r18, Z+
    7378:	20 93 73 00 	sts	0x0073, r18
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    737c:	90 93 74 00 	sts	0x0074, r25
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    7380:	20 91 74 00 	lds	r18, 0x0074
    7384:	27 ff       	sbrs	r18, 7
    7386:	fc cf       	rjmp	.-8      	; 0x7380 <TWI_write+0x4e>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    7388:	8f 5f       	subi	r24, 0xFF	; 255
    738a:	86 17       	cp	r24, r22
    738c:	a0 f3       	brcs	.-24     	; 0x7376 <TWI_write+0x44>
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_DATA_ACK) {} //ERROR
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    738e:	84 e9       	ldi	r24, 0x94	; 148
    7390:	80 93 74 00 	sts	0x0074, r24
}
    7394:	08 95       	ret

00007396 <TWI_read>:

void TWI_read(unsigned char address, unsigned char length, unsigned char* payload)
{
	unsigned char datapointer;

	address |= 0x01;	//Set read mode on i2c
    7396:	81 60       	ori	r24, 0x01	; 1

	PORTD |= 0x03;		//enable Portpin pullups
    7398:	92 b3       	in	r25, 0x12	; 18
    739a:	93 60       	ori	r25, 0x03	; 3
    739c:	92 bb       	out	0x12, r25	; 18

	TWSR = 0;                             				// set prescaler == 0
    739e:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   				// set I2C baud rate
	TWBR = 62;
    73a2:	9e e3       	ldi	r25, 0x3E	; 62
    73a4:	90 93 70 00 	sts	0x0070, r25
	TWAR = 0;
    73a8:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    73ac:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    73b0:	94 ea       	ldi	r25, 0xA4	; 164
    73b2:	90 93 74 00 	sts	0x0074, r25
	while (!(TWCR & (1<<TWINT)));
    73b6:	90 91 74 00 	lds	r25, 0x0074
    73ba:	97 ff       	sbrs	r25, 7
    73bc:	fc cf       	rjmp	.-8      	; 0x73b6 <TWI_read+0x20>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    73be:	80 93 73 00 	sts	0x0073, r24
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    73c2:	84 e8       	ldi	r24, 0x84	; 132
    73c4:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    73c8:	80 91 74 00 	lds	r24, 0x0074
    73cc:	87 ff       	sbrs	r24, 7
    73ce:	fc cf       	rjmp	.-8      	; 0x73c8 <TWI_read+0x32>
    73d0:	84 2f       	mov	r24, r20
    73d2:	95 2f       	mov	r25, r21
    73d4:	fc 01       	movw	r30, r24
    73d6:	80 e0       	ldi	r24, 0x00	; 0
    73d8:	90 e0       	ldi	r25, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    73da:	26 2f       	mov	r18, r22
    73dc:	30 e0       	ldi	r19, 0x00	; 0
    73de:	21 50       	subi	r18, 0x01	; 1
    73e0:	30 40       	sbci	r19, 0x00	; 0
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    73e2:	54 e8       	ldi	r21, 0x84	; 132
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    73e4:	44 ec       	ldi	r20, 0xC4	; 196
    73e6:	10 c0       	rjmp	.+32     	; 0x7408 <TWI_read+0x72>
    73e8:	82 17       	cp	r24, r18
    73ea:	93 07       	cpc	r25, r19
    73ec:	1c f4       	brge	.+6      	; 0x73f4 <TWI_read+0x5e>
    73ee:	40 93 74 00 	sts	0x0074, r20
    73f2:	02 c0       	rjmp	.+4      	; 0x73f8 <TWI_read+0x62>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    73f4:	50 93 74 00 	sts	0x0074, r21
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    73f8:	70 91 74 00 	lds	r23, 0x0074
    73fc:	77 ff       	sbrs	r23, 7
    73fe:	fc cf       	rjmp	.-8      	; 0x73f8 <TWI_read+0x62>
		payload[datapointer] = TWDR;
    7400:	70 91 73 00 	lds	r23, 0x0073
    7404:	71 93       	st	Z+, r23
    7406:	01 96       	adiw	r24, 0x01	; 1
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    7408:	86 17       	cp	r24, r22
    740a:	70 f3       	brcs	.-36     	; 0x73e8 <TWI_read+0x52>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
		payload[datapointer] = TWDR;
		//or should be read here???
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    740c:	84 e9       	ldi	r24, 0x94	; 148
    740e:	80 93 74 00 	sts	0x0074, r24
}
    7412:	08 95       	ret

00007414 <i2cAction>:



void i2cAction()
{
	if( i2cDataDirection == i2cWrite )
    7414:	80 91 7b 08 	lds	r24, 0x087B
    7418:	88 23       	and	r24, r24
    741a:	49 f4       	brne	.+18     	; 0x742e <i2cAction+0x1a>
	{
		TWI_write(i2cDestination, i2cDataLen, i2cData);
    741c:	80 91 7d 08 	lds	r24, 0x087D
    7420:	60 91 7a 08 	lds	r22, 0x087A
    7424:	4c e7       	ldi	r20, 0x7C	; 124
    7426:	53 e0       	ldi	r21, 0x03	; 3
    7428:	0e 94 99 39 	call	0x7332	; 0x7332 <TWI_write>
    742c:	08 95       	ret
	}
	else
	{
		TWI_read(i2cDestination, i2cDataLen, i2cData);
    742e:	80 91 7d 08 	lds	r24, 0x087D
    7432:	60 91 7a 08 	lds	r22, 0x087A
    7436:	4c e7       	ldi	r20, 0x7C	; 124
    7438:	53 e0       	ldi	r21, 0x03	; 3
    743a:	0e 94 cb 39 	call	0x7396	; 0x7396 <TWI_read>
    743e:	08 95       	ret

00007440 <setLeds>:

// Apply current values of m_led0... m_led3
void setLeds()
{
	// This is setting both prescalers and both PWMs
	i2cDataLen = 6;
    7440:	86 e0       	ldi	r24, 0x06	; 6
    7442:	80 93 7a 08 	sts	0x087A, r24
	i2cData[0] = REG_LED_PSC0 | REG_LED_AUTOINCREMENT;
    7446:	81 e1       	ldi	r24, 0x11	; 17
    7448:	80 93 7c 03 	sts	0x037C, r24
	i2cData[1] = m_prescaler[ 0 ];
    744c:	80 91 86 03 	lds	r24, 0x0386
    7450:	80 93 7d 03 	sts	0x037D, r24
	i2cData[2] = m_pwm[ 0 ];
    7454:	80 91 6f 02 	lds	r24, 0x026F
    7458:	80 93 7e 03 	sts	0x037E, r24
	i2cData[3] = m_prescaler[ 1 ];
    745c:	80 91 87 03 	lds	r24, 0x0387
    7460:	80 93 7f 03 	sts	0x037F, r24
	i2cData[4] = m_pwm[ 1 ];
    7464:	80 91 70 02 	lds	r24, 0x0270
    7468:	80 93 80 03 	sts	0x0380, r24
	i2cData[5] = m_ledstate;
    746c:	80 91 85 03 	lds	r24, 0x0385
    7470:	80 93 81 03 	sts	0x0381, r24
	i2cDataDirection = i2cWrite;
    7474:	10 92 7b 08 	sts	0x087B, r1
	i2cDestination = PCA9533;
    7478:	86 ec       	ldi	r24, 0xC6	; 198
    747a:	90 e0       	ldi	r25, 0x00	; 0
    747c:	90 93 7e 08 	sts	0x087E, r25
    7480:	80 93 7d 08 	sts	0x087D, r24

	i2cAction();
    7484:	0e 94 0a 3a 	call	0x7414	; 0x7414 <i2cAction>
}
    7488:	08 95       	ret

0000748a <TUM_LKN_Sensorboard_greenBlink>:
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_greenBlink( uint8_t ctl ) 	{ setLedMode( 2, 0x02 | (ctl & 0x01) ); setLeds(); }
    748a:	68 2f       	mov	r22, r24
    748c:	61 70       	andi	r22, 0x01	; 1
    748e:	62 60       	ori	r22, 0x02	; 2
    7490:	82 e0       	ldi	r24, 0x02	; 2
    7492:	0e 94 a3 38 	call	0x7146	; 0x7146 <setLedMode>
    7496:	0e 94 20 3a 	call	0x7440	; 0x7440 <setLeds>
    749a:	08 95       	ret

0000749c <TUM_LKN_Sensorboard_greenToggle>:
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
    749c:	82 e0       	ldi	r24, 0x02	; 2
    749e:	0e 94 bb 38 	call	0x7176	; 0x7176 <getLedMode>
    74a2:	61 e0       	ldi	r22, 0x01	; 1
    74a4:	68 27       	eor	r22, r24
    74a6:	82 e0       	ldi	r24, 0x02	; 2
    74a8:	0e 94 a3 38 	call	0x7146	; 0x7146 <setLedMode>
    74ac:	0e 94 20 3a 	call	0x7440	; 0x7440 <setLeds>
    74b0:	08 95       	ret

000074b2 <TUM_LKN_Sensorboard_greenOff>:
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
    74b2:	82 e0       	ldi	r24, 0x02	; 2
    74b4:	60 e0       	ldi	r22, 0x00	; 0
    74b6:	0e 94 a3 38 	call	0x7146	; 0x7146 <setLedMode>
    74ba:	0e 94 20 3a 	call	0x7440	; 0x7440 <setLeds>
    74be:	08 95       	ret

000074c0 <TUM_LKN_Sensorboard_greenOn>:
void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
    74c0:	82 e0       	ldi	r24, 0x02	; 2
    74c2:	61 e0       	ldi	r22, 0x01	; 1
    74c4:	0e 94 a3 38 	call	0x7146	; 0x7146 <setLedMode>
    74c8:	0e 94 20 3a 	call	0x7440	; 0x7440 <setLeds>
    74cc:	08 95       	ret

000074ce <TUM_LKN_Sensorboard_yellowBlink>:
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }
    74ce:	68 2f       	mov	r22, r24
    74d0:	61 70       	andi	r22, 0x01	; 1
    74d2:	62 60       	ori	r22, 0x02	; 2
    74d4:	81 e0       	ldi	r24, 0x01	; 1
    74d6:	0e 94 a3 38 	call	0x7146	; 0x7146 <setLedMode>
    74da:	0e 94 20 3a 	call	0x7440	; 0x7440 <setLeds>
    74de:	08 95       	ret

000074e0 <TUM_LKN_Sensorboard_yellowToggle>:
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
    74e0:	81 e0       	ldi	r24, 0x01	; 1
    74e2:	0e 94 bb 38 	call	0x7176	; 0x7176 <getLedMode>
    74e6:	61 e0       	ldi	r22, 0x01	; 1
    74e8:	68 27       	eor	r22, r24
    74ea:	81 e0       	ldi	r24, 0x01	; 1
    74ec:	0e 94 a3 38 	call	0x7146	; 0x7146 <setLedMode>
    74f0:	0e 94 20 3a 	call	0x7440	; 0x7440 <setLeds>
    74f4:	08 95       	ret

000074f6 <TUM_LKN_Sensorboard_yellowOff>:
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
    74f6:	81 e0       	ldi	r24, 0x01	; 1
    74f8:	60 e0       	ldi	r22, 0x00	; 0
    74fa:	0e 94 a3 38 	call	0x7146	; 0x7146 <setLedMode>
    74fe:	0e 94 20 3a 	call	0x7440	; 0x7440 <setLeds>
    7502:	08 95       	ret

00007504 <TUM_LKN_Sensorboard_yellowOn>:
void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
    7504:	81 e0       	ldi	r24, 0x01	; 1
    7506:	61 e0       	ldi	r22, 0x01	; 1
    7508:	0e 94 a3 38 	call	0x7146	; 0x7146 <setLedMode>
    750c:	0e 94 20 3a 	call	0x7440	; 0x7440 <setLeds>
    7510:	08 95       	ret

00007512 <TUM_LKN_Sensorboard_redBlink>:
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }
    7512:	68 2f       	mov	r22, r24
    7514:	61 70       	andi	r22, 0x01	; 1
    7516:	62 60       	ori	r22, 0x02	; 2
    7518:	80 e0       	ldi	r24, 0x00	; 0
    751a:	0e 94 a3 38 	call	0x7146	; 0x7146 <setLedMode>
    751e:	0e 94 20 3a 	call	0x7440	; 0x7440 <setLeds>
    7522:	08 95       	ret

00007524 <TUM_LKN_Sensorboard_redToggle>:
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
    7524:	80 e0       	ldi	r24, 0x00	; 0
    7526:	0e 94 bb 38 	call	0x7176	; 0x7176 <getLedMode>
    752a:	61 e0       	ldi	r22, 0x01	; 1
    752c:	68 27       	eor	r22, r24
    752e:	80 e0       	ldi	r24, 0x00	; 0
    7530:	0e 94 a3 38 	call	0x7146	; 0x7146 <setLedMode>
    7534:	0e 94 20 3a 	call	0x7440	; 0x7440 <setLeds>
    7538:	08 95       	ret

0000753a <TUM_LKN_Sensorboard_redOff>:
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
    753a:	80 e0       	ldi	r24, 0x00	; 0
    753c:	60 e0       	ldi	r22, 0x00	; 0
    753e:	0e 94 a3 38 	call	0x7146	; 0x7146 <setLedMode>
    7542:	0e 94 20 3a 	call	0x7440	; 0x7440 <setLeds>
    7546:	08 95       	ret

00007548 <TUM_LKN_Sensorboard_redOn>:
void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
    7548:	80 e0       	ldi	r24, 0x00	; 0
    754a:	61 e0       	ldi	r22, 0x01	; 1
    754c:	0e 94 a3 38 	call	0x7146	; 0x7146 <setLedMode>
    7550:	0e 94 20 3a 	call	0x7440	; 0x7440 <setLeds>
    7554:	08 95       	ret

00007556 <TUM_LKN_Sensorboard_laserBlink>:


void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }
    7556:	68 2f       	mov	r22, r24
    7558:	61 70       	andi	r22, 0x01	; 1
    755a:	62 60       	ori	r22, 0x02	; 2
    755c:	83 e0       	ldi	r24, 0x03	; 3
    755e:	0e 94 a3 38 	call	0x7146	; 0x7146 <setLedMode>
    7562:	0e 94 20 3a 	call	0x7440	; 0x7440 <setLeds>
    7566:	08 95       	ret

00007568 <TUM_LKN_Sensorboard_laserToggle>:



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
    7568:	83 e0       	ldi	r24, 0x03	; 3
    756a:	0e 94 bb 38 	call	0x7176	; 0x7176 <getLedMode>
    756e:	61 e0       	ldi	r22, 0x01	; 1
    7570:	68 27       	eor	r22, r24
    7572:	83 e0       	ldi	r24, 0x03	; 3
    7574:	0e 94 a3 38 	call	0x7146	; 0x7146 <setLedMode>
    7578:	0e 94 20 3a 	call	0x7440	; 0x7440 <setLeds>
    757c:	08 95       	ret

0000757e <TUM_LKN_Sensorboard_laserOff>:
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
    757e:	83 e0       	ldi	r24, 0x03	; 3
    7580:	60 e0       	ldi	r22, 0x00	; 0
    7582:	0e 94 a3 38 	call	0x7146	; 0x7146 <setLedMode>
    7586:	0e 94 20 3a 	call	0x7440	; 0x7440 <setLeds>
    758a:	08 95       	ret

0000758c <TUM_LKN_Sensorboard_laserOn>:
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
    758c:	83 e0       	ldi	r24, 0x03	; 3
    758e:	61 e0       	ldi	r22, 0x01	; 1
    7590:	0e 94 a3 38 	call	0x7146	; 0x7146 <setLedMode>
    7594:	0e 94 20 3a 	call	0x7440	; 0x7440 <setLeds>
    7598:	08 95       	ret

0000759a <readADC>:
}



void readADC( uint8_t channel )
{
    759a:	1f 93       	push	r17
    759c:	cf 93       	push	r28
    759e:	df 93       	push	r29
	//set the correct channel first
	channel &= 0x03;
    75a0:	83 70       	andi	r24, 0x03	; 3
	m_channel = channel;
    75a2:	80 93 7c 08 	sts	0x087C, r24
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    75a6:	10 92 7b 08 	sts	0x087B, r1
	i2cDataLen = 1;
    75aa:	11 e0       	ldi	r17, 0x01	; 1
    75ac:	10 93 7a 08 	sts	0x087A, r17
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE | channel;
    75b0:	80 64       	ori	r24, 0x40	; 64
    75b2:	80 93 7c 03 	sts	0x037C, r24
	i2cDestination = PCF8591;
    75b6:	c0 e9       	ldi	r28, 0x90	; 144
    75b8:	d0 e0       	ldi	r29, 0x00	; 0
    75ba:	d0 93 7e 08 	sts	0x087E, r29
    75be:	c0 93 7d 08 	sts	0x087D, r28

	i2cAction();
    75c2:	0e 94 0a 3a 	call	0x7414	; 0x7414 <i2cAction>

	//and now read the analog input
	i2cDataDirection = i2cRead;	// read from the i2c bus
    75c6:	10 93 7b 08 	sts	0x087B, r17
	i2cDataLen = 2;
    75ca:	82 e0       	ldi	r24, 0x02	; 2
    75cc:	80 93 7a 08 	sts	0x087A, r24
	i2cDestination = PCF8591;
    75d0:	d0 93 7e 08 	sts	0x087E, r29
    75d4:	c0 93 7d 08 	sts	0x087D, r28

	i2cAction();
    75d8:	0e 94 0a 3a 	call	0x7414	; 0x7414 <i2cAction>
}
    75dc:	df 91       	pop	r29
    75de:	cf 91       	pop	r28
    75e0:	1f 91       	pop	r17
    75e2:	08 95       	ret

000075e4 <TUM_LKN_Sensorboard_readChannel>:

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
    75e4:	0e 94 cd 3a 	call	0x759a	; 0x759a <readADC>
    75e8:	08 95       	ret

000075ea <TUM_LKN_Sensorboard_readChannel3>:
unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
    75ea:	83 e0       	ldi	r24, 0x03	; 3
    75ec:	0e 94 cd 3a 	call	0x759a	; 0x759a <readADC>
    75f0:	08 95       	ret

000075f2 <TUM_LKN_Sensorboard_readChannel2>:

unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
    75f2:	82 e0       	ldi	r24, 0x02	; 2
    75f4:	0e 94 cd 3a 	call	0x759a	; 0x759a <readADC>
    75f8:	08 95       	ret

000075fa <TUM_LKN_Sensorboard_readChannel1>:


unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
    75fa:	81 e0       	ldi	r24, 0x01	; 1
    75fc:	0e 94 cd 3a 	call	0x759a	; 0x759a <readADC>
    7600:	08 95       	ret

00007602 <TUM_LKN_Sensorboard_readPhotoVoltage>:



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
    7602:	80 e0       	ldi	r24, 0x00	; 0
    7604:	0e 94 cd 3a 	call	0x759a	; 0x759a <readADC>
    7608:	08 95       	ret

0000760a <writeDAC>:



void writeDAC( uint8_t value )
{
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    760a:	10 92 7b 08 	sts	0x087B, r1
	i2cDataLen = 2;
    760e:	92 e0       	ldi	r25, 0x02	; 2
    7610:	90 93 7a 08 	sts	0x087A, r25
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE;
    7614:	90 e4       	ldi	r25, 0x40	; 64
    7616:	90 93 7c 03 	sts	0x037C, r25
	i2cData[ 1 ] = value;
    761a:	80 93 7d 03 	sts	0x037D, r24
	i2cDestination = PCF8591;
    761e:	80 e9       	ldi	r24, 0x90	; 144
    7620:	90 e0       	ldi	r25, 0x00	; 0
    7622:	90 93 7e 08 	sts	0x087E, r25
    7626:	80 93 7d 08 	sts	0x087D, r24

	i2cAction();
    762a:	0e 94 0a 3a 	call	0x7414	; 0x7414 <i2cAction>
}
    762e:	08 95       	ret

00007630 <TUM_LKN_Sensorboard_writeValue>:
void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
void TUM_LKN_Sensorboard_writeValue( double voltage ) { writeDAC( V2S( voltage ) ); }
    7630:	0e 94 e8 38 	call	0x71d0	; 0x71d0 <V2S>
    7634:	0e 94 05 3b 	call	0x760a	; 0x760a <writeDAC>
    7638:	08 95       	ret

0000763a <readIOs>:



void readIOs()
{
	i2cDataDirection = i2cRead;
    763a:	81 e0       	ldi	r24, 0x01	; 1
    763c:	80 93 7b 08 	sts	0x087B, r24
	i2cDataLen = 1;
    7640:	80 93 7a 08 	sts	0x087A, r24
	i2cDestination = PCF8574;
    7644:	80 e4       	ldi	r24, 0x40	; 64
    7646:	90 e0       	ldi	r25, 0x00	; 0
    7648:	90 93 7e 08 	sts	0x087E, r25
    764c:	80 93 7d 08 	sts	0x087D, r24

	i2cAction();
    7650:	0e 94 0a 3a 	call	0x7414	; 0x7414 <i2cAction>
}
    7654:	08 95       	ret

00007656 <writeIOs>:


//this is ok
void writeIOs( uint8_t data )
{
	i2cData[ 0 ] = m_lastxs = data;
    7656:	80 93 84 03 	sts	0x0384, r24
    765a:	80 93 7c 03 	sts	0x037C, r24
	i2cDataLen = 1;
    765e:	81 e0       	ldi	r24, 0x01	; 1
    7660:	80 93 7a 08 	sts	0x087A, r24
	i2cDataDirection = i2cWrite;
    7664:	10 92 7b 08 	sts	0x087B, r1
	i2cDestination = PCF8574;
    7668:	80 e4       	ldi	r24, 0x40	; 64
    766a:	90 e0       	ldi	r25, 0x00	; 0
    766c:	90 93 7e 08 	sts	0x087E, r25
    7670:	80 93 7d 08 	sts	0x087D, r24

	i2cAction();
    7674:	0e 94 0a 3a 	call	0x7414	; 0x7414 <i2cAction>
}
    7678:	08 95       	ret

0000767a <TUM_LKN_Sensorboard_halfStepCW>:



void TUM_LKN_Sensorboard_halfStepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    767a:	80 91 7b 03 	lds	r24, 0x037B
    767e:	e3 e6       	ldi	r30, 0x63	; 99
    7680:	f2 e0       	ldi	r31, 0x02	; 2
    7682:	e8 0f       	add	r30, r24
    7684:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    7686:	80 91 84 03 	lds	r24, 0x0384
    768a:	8f 70       	andi	r24, 0x0F	; 15
    768c:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_halfStepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    768e:	89 2b       	or	r24, r25
    7690:	0e 94 2b 3b 	call	0x7656	; 0x7656 <writeIOs>
	m_currentstep = (m_currentstep + 7) & 0x07;
    7694:	80 91 7b 03 	lds	r24, 0x037B
    7698:	89 5f       	subi	r24, 0xF9	; 249
    769a:	87 70       	andi	r24, 0x07	; 7
    769c:	80 93 7b 03 	sts	0x037B, r24
}
    76a0:	08 95       	ret

000076a2 <TUM_LKN_Sensorboard_halfStepCCW>:



void TUM_LKN_Sensorboard_halfStepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    76a2:	80 91 7b 03 	lds	r24, 0x037B
    76a6:	e3 e6       	ldi	r30, 0x63	; 99
    76a8:	f2 e0       	ldi	r31, 0x02	; 2
    76aa:	e8 0f       	add	r30, r24
    76ac:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    76ae:	80 91 84 03 	lds	r24, 0x0384
    76b2:	8f 70       	andi	r24, 0x0F	; 15
    76b4:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_halfStepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    76b6:	89 2b       	or	r24, r25
    76b8:	0e 94 2b 3b 	call	0x7656	; 0x7656 <writeIOs>
	m_currentstep = (m_currentstep + 1) & 0x07;
    76bc:	80 91 7b 03 	lds	r24, 0x037B
    76c0:	8f 5f       	subi	r24, 0xFF	; 255
    76c2:	87 70       	andi	r24, 0x07	; 7
    76c4:	80 93 7b 03 	sts	0x037B, r24
}
    76c8:	08 95       	ret

000076ca <TUM_LKN_Sensorboard_stepCW>:



void TUM_LKN_Sensorboard_stepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    76ca:	80 91 7b 03 	lds	r24, 0x037B
    76ce:	e3 e6       	ldi	r30, 0x63	; 99
    76d0:	f2 e0       	ldi	r31, 0x02	; 2
    76d2:	e8 0f       	add	r30, r24
    76d4:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    76d6:	80 91 84 03 	lds	r24, 0x0384
    76da:	8f 70       	andi	r24, 0x0F	; 15
    76dc:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_stepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    76de:	89 2b       	or	r24, r25
    76e0:	0e 94 2b 3b 	call	0x7656	; 0x7656 <writeIOs>
	m_currentstep = (m_currentstep + 6) & 0x06;
    76e4:	80 91 7b 03 	lds	r24, 0x037B
    76e8:	8a 5f       	subi	r24, 0xFA	; 250
    76ea:	86 70       	andi	r24, 0x06	; 6
    76ec:	80 93 7b 03 	sts	0x037B, r24
}
    76f0:	08 95       	ret

000076f2 <TUM_LKN_Sensorboard_stepCCW>:
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
}

void TUM_LKN_Sensorboard_stepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    76f2:	80 91 7b 03 	lds	r24, 0x037B
    76f6:	e3 e6       	ldi	r30, 0x63	; 99
    76f8:	f2 e0       	ldi	r31, 0x02	; 2
    76fa:	e8 0f       	add	r30, r24
    76fc:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    76fe:	80 91 84 03 	lds	r24, 0x0384
    7702:	8f 70       	andi	r24, 0x0F	; 15
    7704:	90 81       	ld	r25, Z
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
}

void TUM_LKN_Sensorboard_stepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    7706:	89 2b       	or	r24, r25
    7708:	0e 94 2b 3b 	call	0x7656	; 0x7656 <writeIOs>
	m_currentstep = (m_currentstep + 2) & 0x06;
    770c:	80 91 7b 03 	lds	r24, 0x037B
    7710:	8e 5f       	subi	r24, 0xFE	; 254
    7712:	86 70       	andi	r24, 0x06	; 6
    7714:	80 93 7b 03 	sts	0x037B, r24
}
    7718:	08 95       	ret

0000771a <TUM_LKN_Sensorboard_StepperIdle>:
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    771a:	80 91 84 03 	lds	r24, 0x0384
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }


void TUM_LKN_Sensorboard_StepperIdle()
{
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
    771e:	80 6f       	ori	r24, 0xF0	; 240
    7720:	0e 94 2b 3b 	call	0x7656	; 0x7656 <writeIOs>
}
    7724:	08 95       	ret

00007726 <TUM_LKN_Sensorboard_setBeeper>:
// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }
    7726:	90 91 84 03 	lds	r25, 0x0384
    772a:	88 23       	and	r24, r24
    772c:	11 f4       	brne	.+4      	; 0x7732 <TUM_LKN_Sensorboard_setBeeper+0xc>
    772e:	88 e0       	ldi	r24, 0x08	; 8
    7730:	01 c0       	rjmp	.+2      	; 0x7734 <TUM_LKN_Sensorboard_setBeeper+0xe>
    7732:	80 e0       	ldi	r24, 0x00	; 0
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    7734:	97 7f       	andi	r25, 0xF7	; 247
// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }
    7736:	89 2b       	or	r24, r25
    7738:	0e 94 2b 3b 	call	0x7656	; 0x7656 <writeIOs>
    773c:	08 95       	ret

0000773e <TUM_LKN_Sensorboard_writeIO>:

// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
    773e:	90 91 84 03 	lds	r25, 0x0384
    7742:	21 e0       	ldi	r18, 0x01	; 1
    7744:	30 e0       	ldi	r19, 0x00	; 0
    7746:	02 c0       	rjmp	.+4      	; 0x774c <TUM_LKN_Sensorboard_writeIO+0xe>
    7748:	22 0f       	add	r18, r18
    774a:	33 1f       	adc	r19, r19
    774c:	8a 95       	dec	r24
    774e:	e2 f7       	brpl	.-8      	; 0x7748 <TUM_LKN_Sensorboard_writeIO+0xa>
    7750:	82 2f       	mov	r24, r18
    7752:	80 95       	com	r24
    7754:	66 23       	and	r22, r22
    7756:	09 f4       	brne	.+2      	; 0x775a <TUM_LKN_Sensorboard_writeIO+0x1c>
    7758:	20 e0       	ldi	r18, 0x00	; 0
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    775a:	98 23       	and	r25, r24

// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
    775c:	82 2f       	mov	r24, r18
    775e:	89 2b       	or	r24, r25
    7760:	0e 94 2b 3b 	call	0x7656	; 0x7656 <writeIOs>
    7764:	08 95       	ret

00007766 <TUM_LKN_Sensorboard_writeIOs>:


// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
    7766:	0e 94 2b 3b 	call	0x7656	; 0x7656 <writeIOs>
    776a:	08 95       	ret

0000776c <TUM_LKN_Sensorboard_init>:
}



// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
    776c:	8f ef       	ldi	r24, 0xFF	; 255
    776e:	0e 94 2b 3b 	call	0x7656	; 0x7656 <writeIOs>
    7772:	80 e0       	ldi	r24, 0x00	; 0
    7774:	0e 94 05 3b 	call	0x760a	; 0x760a <writeDAC>
    7778:	08 95       	ret

0000777a <nrk_start_high_ready_task>:

.global nrk_start_high_ready_task 

nrk_start_high_ready_task:

	lds r26,nrk_high_ready_TCB		
    777a:	a0 91 08 08 	lds	r26, 0x0808
	lds r27,nrk_high_ready_TCB+1
    777e:	b0 91 09 08 	lds	r27, 0x0809

    	;x points to &OSTCB[x]
    
	ld r28,x+
    7782:	cd 91       	ld	r28, X+
	out __SP_L__, r28
    7784:	cd bf       	out	0x3d, r28	; 61
	ld r29,x+
    7786:	dd 91       	ld	r29, X+
	out __SP_H__, r29
    7788:	de bf       	out	0x3e, r29	; 62
  
	pop r31	
    778a:	ff 91       	pop	r31
	pop r30
    778c:	ef 91       	pop	r30
	pop r29
    778e:	df 91       	pop	r29
	pop r28
    7790:	cf 91       	pop	r28
	pop r27
    7792:	bf 91       	pop	r27
	pop r26
    7794:	af 91       	pop	r26
	pop r25
    7796:	9f 91       	pop	r25
	pop r24			
    7798:	8f 91       	pop	r24
	pop r23
    779a:	7f 91       	pop	r23
	pop r22
    779c:	6f 91       	pop	r22
	pop r21
    779e:	5f 91       	pop	r21
	pop r20	
    77a0:	4f 91       	pop	r20
	pop r19
    77a2:	3f 91       	pop	r19
	pop r18	
    77a4:	2f 91       	pop	r18
	pop r17
    77a6:	1f 91       	pop	r17
	pop r16
    77a8:	0f 91       	pop	r16
	pop r15
    77aa:	ff 90       	pop	r15
	pop r14
    77ac:	ef 90       	pop	r14
	pop r13
    77ae:	df 90       	pop	r13
	pop r12
    77b0:	cf 90       	pop	r12
	pop r11
    77b2:	bf 90       	pop	r11
	pop r10
    77b4:	af 90       	pop	r10
	pop r9
    77b6:	9f 90       	pop	r9
	pop r8
    77b8:	8f 90       	pop	r8
	pop r7
    77ba:	7f 90       	pop	r7
	pop r6
    77bc:	6f 90       	pop	r6
	pop r5
    77be:	5f 90       	pop	r5
	pop r4
    77c0:	4f 90       	pop	r4
	pop r3
    77c2:	3f 90       	pop	r3
	pop r2
    77c4:	2f 90       	pop	r2
	pop r1
    77c6:	1f 90       	pop	r1
	pop r0
    77c8:	0f 90       	pop	r0
	out __SREG__, r0
    77ca:	0f be       	out	0x3f, r0	; 63
	pop r0	
    77cc:	0f 90       	pop	r0
	   
    	reti 
    77ce:	18 95       	reti

000077d0 <__udivdi3>:
    77d0:	a8 e3       	ldi	r26, 0x38	; 56
    77d2:	b0 e0       	ldi	r27, 0x00	; 0
    77d4:	ee ee       	ldi	r30, 0xEE	; 238
    77d6:	fb e3       	ldi	r31, 0x3B	; 59
    77d8:	0c 94 b9 49 	jmp	0x9372	; 0x9372 <__prologue_saves__>
    77dc:	29 83       	std	Y+1, r18	; 0x01
    77de:	3a 83       	std	Y+2, r19	; 0x02
    77e0:	4b 83       	std	Y+3, r20	; 0x03
    77e2:	5c 83       	std	Y+4, r21	; 0x04
    77e4:	6d 83       	std	Y+5, r22	; 0x05
    77e6:	7e 83       	std	Y+6, r23	; 0x06
    77e8:	8f 83       	std	Y+7, r24	; 0x07
    77ea:	98 87       	std	Y+8, r25	; 0x08
    77ec:	a9 86       	std	Y+9, r10	; 0x09
    77ee:	ba 86       	std	Y+10, r11	; 0x0a
    77f0:	cb 86       	std	Y+11, r12	; 0x0b
    77f2:	dc 86       	std	Y+12, r13	; 0x0c
    77f4:	ed 86       	std	Y+13, r14	; 0x0d
    77f6:	fe 86       	std	Y+14, r15	; 0x0e
    77f8:	0f 87       	std	Y+15, r16	; 0x0f
    77fa:	18 8b       	std	Y+16, r17	; 0x10
    77fc:	e9 84       	ldd	r14, Y+9	; 0x09
    77fe:	fa 84       	ldd	r15, Y+10	; 0x0a
    7800:	0b 85       	ldd	r16, Y+11	; 0x0b
    7802:	1c 85       	ldd	r17, Y+12	; 0x0c
    7804:	2d 85       	ldd	r18, Y+13	; 0x0d
    7806:	3e 85       	ldd	r19, Y+14	; 0x0e
    7808:	4f 85       	ldd	r20, Y+15	; 0x0f
    780a:	58 89       	ldd	r21, Y+16	; 0x10
    780c:	29 80       	ldd	r2, Y+1	; 0x01
    780e:	3a 80       	ldd	r3, Y+2	; 0x02
    7810:	4b 80       	ldd	r4, Y+3	; 0x03
    7812:	5c 80       	ldd	r5, Y+4	; 0x04
    7814:	2d a2       	std	Y+37, r2	; 0x25
    7816:	3e a2       	std	Y+38, r3	; 0x26
    7818:	4f a2       	std	Y+39, r4	; 0x27
    781a:	58 a6       	std	Y+40, r5	; 0x28
    781c:	ad 80       	ldd	r10, Y+5	; 0x05
    781e:	be 80       	ldd	r11, Y+6	; 0x06
    7820:	cf 80       	ldd	r12, Y+7	; 0x07
    7822:	d8 84       	ldd	r13, Y+8	; 0x08
    7824:	21 15       	cp	r18, r1
    7826:	31 05       	cpc	r19, r1
    7828:	41 05       	cpc	r20, r1
    782a:	51 05       	cpc	r21, r1
    782c:	09 f0       	breq	.+2      	; 0x7830 <__udivdi3+0x60>
    782e:	be c3       	rjmp	.+1916   	; 0x7fac <__udivdi3+0x7dc>
    7830:	ae 14       	cp	r10, r14
    7832:	bf 04       	cpc	r11, r15
    7834:	c0 06       	cpc	r12, r16
    7836:	d1 06       	cpc	r13, r17
    7838:	08 f0       	brcs	.+2      	; 0x783c <__udivdi3+0x6c>
    783a:	4f c1       	rjmp	.+670    	; 0x7ada <__udivdi3+0x30a>
    783c:	20 e0       	ldi	r18, 0x00	; 0
    783e:	e2 16       	cp	r14, r18
    7840:	20 e0       	ldi	r18, 0x00	; 0
    7842:	f2 06       	cpc	r15, r18
    7844:	21 e0       	ldi	r18, 0x01	; 1
    7846:	02 07       	cpc	r16, r18
    7848:	20 e0       	ldi	r18, 0x00	; 0
    784a:	12 07       	cpc	r17, r18
    784c:	58 f4       	brcc	.+22     	; 0x7864 <__udivdi3+0x94>
    784e:	3f ef       	ldi	r19, 0xFF	; 255
    7850:	e3 16       	cp	r14, r19
    7852:	f1 04       	cpc	r15, r1
    7854:	01 05       	cpc	r16, r1
    7856:	11 05       	cpc	r17, r1
    7858:	09 f0       	breq	.+2      	; 0x785c <__udivdi3+0x8c>
    785a:	90 f4       	brcc	.+36     	; 0x7880 <__udivdi3+0xb0>
    785c:	20 e0       	ldi	r18, 0x00	; 0
    785e:	30 e0       	ldi	r19, 0x00	; 0
    7860:	a9 01       	movw	r20, r18
    7862:	17 c0       	rjmp	.+46     	; 0x7892 <__udivdi3+0xc2>
    7864:	40 e0       	ldi	r20, 0x00	; 0
    7866:	e4 16       	cp	r14, r20
    7868:	40 e0       	ldi	r20, 0x00	; 0
    786a:	f4 06       	cpc	r15, r20
    786c:	40 e0       	ldi	r20, 0x00	; 0
    786e:	04 07       	cpc	r16, r20
    7870:	41 e0       	ldi	r20, 0x01	; 1
    7872:	14 07       	cpc	r17, r20
    7874:	50 f4       	brcc	.+20     	; 0x788a <__udivdi3+0xba>
    7876:	20 e1       	ldi	r18, 0x10	; 16
    7878:	30 e0       	ldi	r19, 0x00	; 0
    787a:	40 e0       	ldi	r20, 0x00	; 0
    787c:	50 e0       	ldi	r21, 0x00	; 0
    787e:	09 c0       	rjmp	.+18     	; 0x7892 <__udivdi3+0xc2>
    7880:	28 e0       	ldi	r18, 0x08	; 8
    7882:	30 e0       	ldi	r19, 0x00	; 0
    7884:	40 e0       	ldi	r20, 0x00	; 0
    7886:	50 e0       	ldi	r21, 0x00	; 0
    7888:	04 c0       	rjmp	.+8      	; 0x7892 <__udivdi3+0xc2>
    788a:	28 e1       	ldi	r18, 0x18	; 24
    788c:	30 e0       	ldi	r19, 0x00	; 0
    788e:	40 e0       	ldi	r20, 0x00	; 0
    7890:	50 e0       	ldi	r21, 0x00	; 0
    7892:	d8 01       	movw	r26, r16
    7894:	c7 01       	movw	r24, r14
    7896:	02 2e       	mov	r0, r18
    7898:	04 c0       	rjmp	.+8      	; 0x78a2 <__udivdi3+0xd2>
    789a:	b6 95       	lsr	r27
    789c:	a7 95       	ror	r26
    789e:	97 95       	ror	r25
    78a0:	87 95       	ror	r24
    78a2:	0a 94       	dec	r0
    78a4:	d2 f7       	brpl	.-12     	; 0x789a <__udivdi3+0xca>
    78a6:	8f 58       	subi	r24, 0x8F	; 143
    78a8:	9d 4f       	sbci	r25, 0xFD	; 253
    78aa:	dc 01       	movw	r26, r24
    78ac:	6c 91       	ld	r22, X
    78ae:	80 e2       	ldi	r24, 0x20	; 32
    78b0:	90 e0       	ldi	r25, 0x00	; 0
    78b2:	a0 e0       	ldi	r26, 0x00	; 0
    78b4:	b0 e0       	ldi	r27, 0x00	; 0
    78b6:	82 1b       	sub	r24, r18
    78b8:	93 0b       	sbc	r25, r19
    78ba:	a4 0b       	sbc	r26, r20
    78bc:	b5 0b       	sbc	r27, r21
    78be:	86 1b       	sub	r24, r22
    78c0:	91 09       	sbc	r25, r1
    78c2:	a1 09       	sbc	r26, r1
    78c4:	b1 09       	sbc	r27, r1
    78c6:	00 97       	sbiw	r24, 0x00	; 0
    78c8:	a1 05       	cpc	r26, r1
    78ca:	b1 05       	cpc	r27, r1
    78cc:	a1 f1       	breq	.+104    	; 0x7936 <__udivdi3+0x166>
    78ce:	08 2e       	mov	r0, r24
    78d0:	04 c0       	rjmp	.+8      	; 0x78da <__udivdi3+0x10a>
    78d2:	ee 0c       	add	r14, r14
    78d4:	ff 1c       	adc	r15, r15
    78d6:	00 1f       	adc	r16, r16
    78d8:	11 1f       	adc	r17, r17
    78da:	0a 94       	dec	r0
    78dc:	d2 f7       	brpl	.-12     	; 0x78d2 <__udivdi3+0x102>
    78de:	a6 01       	movw	r20, r12
    78e0:	95 01       	movw	r18, r10
    78e2:	08 2e       	mov	r0, r24
    78e4:	04 c0       	rjmp	.+8      	; 0x78ee <__udivdi3+0x11e>
    78e6:	22 0f       	add	r18, r18
    78e8:	33 1f       	adc	r19, r19
    78ea:	44 1f       	adc	r20, r20
    78ec:	55 1f       	adc	r21, r21
    78ee:	0a 94       	dec	r0
    78f0:	d2 f7       	brpl	.-12     	; 0x78e6 <__udivdi3+0x116>
    78f2:	60 e2       	ldi	r22, 0x20	; 32
    78f4:	70 e0       	ldi	r23, 0x00	; 0
    78f6:	68 1b       	sub	r22, r24
    78f8:	79 0b       	sbc	r23, r25
    78fa:	ad a0       	ldd	r10, Y+37	; 0x25
    78fc:	be a0       	ldd	r11, Y+38	; 0x26
    78fe:	cf a0       	ldd	r12, Y+39	; 0x27
    7900:	d8 a4       	ldd	r13, Y+40	; 0x28
    7902:	04 c0       	rjmp	.+8      	; 0x790c <__udivdi3+0x13c>
    7904:	d6 94       	lsr	r13
    7906:	c7 94       	ror	r12
    7908:	b7 94       	ror	r11
    790a:	a7 94       	ror	r10
    790c:	6a 95       	dec	r22
    790e:	d2 f7       	brpl	.-12     	; 0x7904 <__udivdi3+0x134>
    7910:	a2 2a       	or	r10, r18
    7912:	b3 2a       	or	r11, r19
    7914:	c4 2a       	or	r12, r20
    7916:	d5 2a       	or	r13, r21
    7918:	2d a0       	ldd	r2, Y+37	; 0x25
    791a:	3e a0       	ldd	r3, Y+38	; 0x26
    791c:	4f a0       	ldd	r4, Y+39	; 0x27
    791e:	58 a4       	ldd	r5, Y+40	; 0x28
    7920:	04 c0       	rjmp	.+8      	; 0x792a <__udivdi3+0x15a>
    7922:	22 0c       	add	r2, r2
    7924:	33 1c       	adc	r3, r3
    7926:	44 1c       	adc	r4, r4
    7928:	55 1c       	adc	r5, r5
    792a:	8a 95       	dec	r24
    792c:	d2 f7       	brpl	.-12     	; 0x7922 <__udivdi3+0x152>
    792e:	2d a2       	std	Y+37, r2	; 0x25
    7930:	3e a2       	std	Y+38, r3	; 0x26
    7932:	4f a2       	std	Y+39, r4	; 0x27
    7934:	58 a6       	std	Y+40, r5	; 0x28
    7936:	38 01       	movw	r6, r16
    7938:	88 24       	eor	r8, r8
    793a:	99 24       	eor	r9, r9
    793c:	a8 01       	movw	r20, r16
    793e:	97 01       	movw	r18, r14
    7940:	40 70       	andi	r20, 0x00	; 0
    7942:	50 70       	andi	r21, 0x00	; 0
    7944:	2d 8f       	std	Y+29, r18	; 0x1d
    7946:	3e 8f       	std	Y+30, r19	; 0x1e
    7948:	4f 8f       	std	Y+31, r20	; 0x1f
    794a:	58 a3       	std	Y+32, r21	; 0x20
    794c:	c6 01       	movw	r24, r12
    794e:	b5 01       	movw	r22, r10
    7950:	a4 01       	movw	r20, r8
    7952:	93 01       	movw	r18, r6
    7954:	0e 94 97 49 	call	0x932e	; 0x932e <__udivmodsi4>
    7958:	22 2e       	mov	r2, r18
    795a:	53 2e       	mov	r5, r19
    795c:	44 2e       	mov	r4, r20
    795e:	35 2e       	mov	r3, r21
    7960:	69 a3       	std	Y+33, r22	; 0x21
    7962:	7a a3       	std	Y+34, r23	; 0x22
    7964:	8b a3       	std	Y+35, r24	; 0x23
    7966:	9c a3       	std	Y+36, r25	; 0x24
    7968:	c6 01       	movw	r24, r12
    796a:	b5 01       	movw	r22, r10
    796c:	a4 01       	movw	r20, r8
    796e:	93 01       	movw	r18, r6
    7970:	0e 94 97 49 	call	0x932e	; 0x932e <__udivmodsi4>
    7974:	82 2d       	mov	r24, r2
    7976:	95 2d       	mov	r25, r5
    7978:	a4 2d       	mov	r26, r4
    797a:	b3 2d       	mov	r27, r3
    797c:	89 8f       	std	Y+25, r24	; 0x19
    797e:	9a 8f       	std	Y+26, r25	; 0x1a
    7980:	ab 8f       	std	Y+27, r26	; 0x1b
    7982:	bc 8f       	std	Y+28, r27	; 0x1c
    7984:	bc 01       	movw	r22, r24
    7986:	cd 01       	movw	r24, r26
    7988:	2d 8d       	ldd	r18, Y+29	; 0x1d
    798a:	3e 8d       	ldd	r19, Y+30	; 0x1e
    798c:	4f 8d       	ldd	r20, Y+31	; 0x1f
    798e:	58 a1       	ldd	r21, Y+32	; 0x20
    7990:	0e 94 64 49 	call	0x92c8	; 0x92c8 <__mulsi3>
    7994:	5b 01       	movw	r10, r22
    7996:	6c 01       	movw	r12, r24
    7998:	49 a1       	ldd	r20, Y+33	; 0x21
    799a:	5a a1       	ldd	r21, Y+34	; 0x22
    799c:	6b a1       	ldd	r22, Y+35	; 0x23
    799e:	7c a1       	ldd	r23, Y+36	; 0x24
    79a0:	da 01       	movw	r26, r20
    79a2:	99 27       	eor	r25, r25
    79a4:	88 27       	eor	r24, r24
    79a6:	2d a0       	ldd	r2, Y+37	; 0x25
    79a8:	3e a0       	ldd	r3, Y+38	; 0x26
    79aa:	4f a0       	ldd	r4, Y+39	; 0x27
    79ac:	58 a4       	ldd	r5, Y+40	; 0x28
    79ae:	92 01       	movw	r18, r4
    79b0:	44 27       	eor	r20, r20
    79b2:	55 27       	eor	r21, r21
    79b4:	82 2b       	or	r24, r18
    79b6:	93 2b       	or	r25, r19
    79b8:	a4 2b       	or	r26, r20
    79ba:	b5 2b       	or	r27, r21
    79bc:	8a 15       	cp	r24, r10
    79be:	9b 05       	cpc	r25, r11
    79c0:	ac 05       	cpc	r26, r12
    79c2:	bd 05       	cpc	r27, r13
    79c4:	30 f5       	brcc	.+76     	; 0x7a12 <__udivdi3+0x242>
    79c6:	29 8d       	ldd	r18, Y+25	; 0x19
    79c8:	3a 8d       	ldd	r19, Y+26	; 0x1a
    79ca:	4b 8d       	ldd	r20, Y+27	; 0x1b
    79cc:	5c 8d       	ldd	r21, Y+28	; 0x1c
    79ce:	21 50       	subi	r18, 0x01	; 1
    79d0:	30 40       	sbci	r19, 0x00	; 0
    79d2:	40 40       	sbci	r20, 0x00	; 0
    79d4:	50 40       	sbci	r21, 0x00	; 0
    79d6:	29 8f       	std	Y+25, r18	; 0x19
    79d8:	3a 8f       	std	Y+26, r19	; 0x1a
    79da:	4b 8f       	std	Y+27, r20	; 0x1b
    79dc:	5c 8f       	std	Y+28, r21	; 0x1c
    79de:	8e 0d       	add	r24, r14
    79e0:	9f 1d       	adc	r25, r15
    79e2:	a0 1f       	adc	r26, r16
    79e4:	b1 1f       	adc	r27, r17
    79e6:	8e 15       	cp	r24, r14
    79e8:	9f 05       	cpc	r25, r15
    79ea:	a0 07       	cpc	r26, r16
    79ec:	b1 07       	cpc	r27, r17
    79ee:	88 f0       	brcs	.+34     	; 0x7a12 <__udivdi3+0x242>
    79f0:	8a 15       	cp	r24, r10
    79f2:	9b 05       	cpc	r25, r11
    79f4:	ac 05       	cpc	r26, r12
    79f6:	bd 05       	cpc	r27, r13
    79f8:	60 f4       	brcc	.+24     	; 0x7a12 <__udivdi3+0x242>
    79fa:	21 50       	subi	r18, 0x01	; 1
    79fc:	30 40       	sbci	r19, 0x00	; 0
    79fe:	40 40       	sbci	r20, 0x00	; 0
    7a00:	50 40       	sbci	r21, 0x00	; 0
    7a02:	29 8f       	std	Y+25, r18	; 0x19
    7a04:	3a 8f       	std	Y+26, r19	; 0x1a
    7a06:	4b 8f       	std	Y+27, r20	; 0x1b
    7a08:	5c 8f       	std	Y+28, r21	; 0x1c
    7a0a:	8e 0d       	add	r24, r14
    7a0c:	9f 1d       	adc	r25, r15
    7a0e:	a0 1f       	adc	r26, r16
    7a10:	b1 1f       	adc	r27, r17
    7a12:	ac 01       	movw	r20, r24
    7a14:	bd 01       	movw	r22, r26
    7a16:	4a 19       	sub	r20, r10
    7a18:	5b 09       	sbc	r21, r11
    7a1a:	6c 09       	sbc	r22, r12
    7a1c:	7d 09       	sbc	r23, r13
    7a1e:	5a 01       	movw	r10, r20
    7a20:	6b 01       	movw	r12, r22
    7a22:	cb 01       	movw	r24, r22
    7a24:	ba 01       	movw	r22, r20
    7a26:	a4 01       	movw	r20, r8
    7a28:	93 01       	movw	r18, r6
    7a2a:	0e 94 97 49 	call	0x932e	; 0x932e <__udivmodsi4>
    7a2e:	22 2e       	mov	r2, r18
    7a30:	53 2e       	mov	r5, r19
    7a32:	44 2e       	mov	r4, r20
    7a34:	35 2e       	mov	r3, r21
    7a36:	69 a3       	std	Y+33, r22	; 0x21
    7a38:	7a a3       	std	Y+34, r23	; 0x22
    7a3a:	8b a3       	std	Y+35, r24	; 0x23
    7a3c:	9c a3       	std	Y+36, r25	; 0x24
    7a3e:	c6 01       	movw	r24, r12
    7a40:	b5 01       	movw	r22, r10
    7a42:	a4 01       	movw	r20, r8
    7a44:	93 01       	movw	r18, r6
    7a46:	0e 94 97 49 	call	0x932e	; 0x932e <__udivmodsi4>
    7a4a:	a2 2c       	mov	r10, r2
    7a4c:	b5 2c       	mov	r11, r5
    7a4e:	c4 2c       	mov	r12, r4
    7a50:	d3 2c       	mov	r13, r3
    7a52:	c6 01       	movw	r24, r12
    7a54:	b5 01       	movw	r22, r10
    7a56:	2d 8d       	ldd	r18, Y+29	; 0x1d
    7a58:	3e 8d       	ldd	r19, Y+30	; 0x1e
    7a5a:	4f 8d       	ldd	r20, Y+31	; 0x1f
    7a5c:	58 a1       	ldd	r21, Y+32	; 0x20
    7a5e:	0e 94 64 49 	call	0x92c8	; 0x92c8 <__mulsi3>
    7a62:	3b 01       	movw	r6, r22
    7a64:	4c 01       	movw	r8, r24
    7a66:	69 a1       	ldd	r22, Y+33	; 0x21
    7a68:	7a a1       	ldd	r23, Y+34	; 0x22
    7a6a:	8b a1       	ldd	r24, Y+35	; 0x23
    7a6c:	9c a1       	ldd	r25, Y+36	; 0x24
    7a6e:	ab 01       	movw	r20, r22
    7a70:	33 27       	eor	r19, r19
    7a72:	22 27       	eor	r18, r18
    7a74:	8d a1       	ldd	r24, Y+37	; 0x25
    7a76:	9e a1       	ldd	r25, Y+38	; 0x26
    7a78:	af a1       	ldd	r26, Y+39	; 0x27
    7a7a:	b8 a5       	ldd	r27, Y+40	; 0x28
    7a7c:	a0 70       	andi	r26, 0x00	; 0
    7a7e:	b0 70       	andi	r27, 0x00	; 0
    7a80:	28 2b       	or	r18, r24
    7a82:	39 2b       	or	r19, r25
    7a84:	4a 2b       	or	r20, r26
    7a86:	5b 2b       	or	r21, r27
    7a88:	26 15       	cp	r18, r6
    7a8a:	37 05       	cpc	r19, r7
    7a8c:	48 05       	cpc	r20, r8
    7a8e:	59 05       	cpc	r21, r9
    7a90:	c0 f4       	brcc	.+48     	; 0x7ac2 <__udivdi3+0x2f2>
    7a92:	08 94       	sec
    7a94:	a1 08       	sbc	r10, r1
    7a96:	b1 08       	sbc	r11, r1
    7a98:	c1 08       	sbc	r12, r1
    7a9a:	d1 08       	sbc	r13, r1
    7a9c:	2e 0d       	add	r18, r14
    7a9e:	3f 1d       	adc	r19, r15
    7aa0:	40 1f       	adc	r20, r16
    7aa2:	51 1f       	adc	r21, r17
    7aa4:	2e 15       	cp	r18, r14
    7aa6:	3f 05       	cpc	r19, r15
    7aa8:	40 07       	cpc	r20, r16
    7aaa:	51 07       	cpc	r21, r17
    7aac:	50 f0       	brcs	.+20     	; 0x7ac2 <__udivdi3+0x2f2>
    7aae:	26 15       	cp	r18, r6
    7ab0:	37 05       	cpc	r19, r7
    7ab2:	48 05       	cpc	r20, r8
    7ab4:	59 05       	cpc	r21, r9
    7ab6:	28 f4       	brcc	.+10     	; 0x7ac2 <__udivdi3+0x2f2>
    7ab8:	08 94       	sec
    7aba:	a1 08       	sbc	r10, r1
    7abc:	b1 08       	sbc	r11, r1
    7abe:	c1 08       	sbc	r12, r1
    7ac0:	d1 08       	sbc	r13, r1
    7ac2:	89 8d       	ldd	r24, Y+25	; 0x19
    7ac4:	9a 8d       	ldd	r25, Y+26	; 0x1a
    7ac6:	ab 8d       	ldd	r26, Y+27	; 0x1b
    7ac8:	bc 8d       	ldd	r27, Y+28	; 0x1c
    7aca:	8c 01       	movw	r16, r24
    7acc:	ff 24       	eor	r15, r15
    7ace:	ee 24       	eor	r14, r14
    7ad0:	ea 28       	or	r14, r10
    7ad2:	fb 28       	or	r15, r11
    7ad4:	0c 29       	or	r16, r12
    7ad6:	1d 29       	or	r17, r13
    7ad8:	b3 c4       	rjmp	.+2406   	; 0x8440 <__udivdi3+0xc70>
    7ada:	e1 14       	cp	r14, r1
    7adc:	f1 04       	cpc	r15, r1
    7ade:	01 05       	cpc	r16, r1
    7ae0:	11 05       	cpc	r17, r1
    7ae2:	59 f4       	brne	.+22     	; 0x7afa <__udivdi3+0x32a>
    7ae4:	61 e0       	ldi	r22, 0x01	; 1
    7ae6:	70 e0       	ldi	r23, 0x00	; 0
    7ae8:	80 e0       	ldi	r24, 0x00	; 0
    7aea:	90 e0       	ldi	r25, 0x00	; 0
    7aec:	a8 01       	movw	r20, r16
    7aee:	97 01       	movw	r18, r14
    7af0:	0e 94 97 49 	call	0x932e	; 0x932e <__udivmodsi4>
    7af4:	79 01       	movw	r14, r18
    7af6:	8a 01       	movw	r16, r20
    7af8:	10 c0       	rjmp	.+32     	; 0x7b1a <__udivdi3+0x34a>
    7afa:	90 e0       	ldi	r25, 0x00	; 0
    7afc:	e9 16       	cp	r14, r25
    7afe:	90 e0       	ldi	r25, 0x00	; 0
    7b00:	f9 06       	cpc	r15, r25
    7b02:	91 e0       	ldi	r25, 0x01	; 1
    7b04:	09 07       	cpc	r16, r25
    7b06:	90 e0       	ldi	r25, 0x00	; 0
    7b08:	19 07       	cpc	r17, r25
    7b0a:	58 f4       	brcc	.+22     	; 0x7b22 <__udivdi3+0x352>
    7b0c:	af ef       	ldi	r26, 0xFF	; 255
    7b0e:	ea 16       	cp	r14, r26
    7b10:	f1 04       	cpc	r15, r1
    7b12:	01 05       	cpc	r16, r1
    7b14:	11 05       	cpc	r17, r1
    7b16:	09 f0       	breq	.+2      	; 0x7b1a <__udivdi3+0x34a>
    7b18:	90 f4       	brcc	.+36     	; 0x7b3e <__udivdi3+0x36e>
    7b1a:	20 e0       	ldi	r18, 0x00	; 0
    7b1c:	30 e0       	ldi	r19, 0x00	; 0
    7b1e:	a9 01       	movw	r20, r18
    7b20:	17 c0       	rjmp	.+46     	; 0x7b50 <__udivdi3+0x380>
    7b22:	b0 e0       	ldi	r27, 0x00	; 0
    7b24:	eb 16       	cp	r14, r27
    7b26:	b0 e0       	ldi	r27, 0x00	; 0
    7b28:	fb 06       	cpc	r15, r27
    7b2a:	b0 e0       	ldi	r27, 0x00	; 0
    7b2c:	0b 07       	cpc	r16, r27
    7b2e:	b1 e0       	ldi	r27, 0x01	; 1
    7b30:	1b 07       	cpc	r17, r27
    7b32:	50 f4       	brcc	.+20     	; 0x7b48 <__udivdi3+0x378>
    7b34:	20 e1       	ldi	r18, 0x10	; 16
    7b36:	30 e0       	ldi	r19, 0x00	; 0
    7b38:	40 e0       	ldi	r20, 0x00	; 0
    7b3a:	50 e0       	ldi	r21, 0x00	; 0
    7b3c:	09 c0       	rjmp	.+18     	; 0x7b50 <__udivdi3+0x380>
    7b3e:	28 e0       	ldi	r18, 0x08	; 8
    7b40:	30 e0       	ldi	r19, 0x00	; 0
    7b42:	40 e0       	ldi	r20, 0x00	; 0
    7b44:	50 e0       	ldi	r21, 0x00	; 0
    7b46:	04 c0       	rjmp	.+8      	; 0x7b50 <__udivdi3+0x380>
    7b48:	28 e1       	ldi	r18, 0x18	; 24
    7b4a:	30 e0       	ldi	r19, 0x00	; 0
    7b4c:	40 e0       	ldi	r20, 0x00	; 0
    7b4e:	50 e0       	ldi	r21, 0x00	; 0
    7b50:	d8 01       	movw	r26, r16
    7b52:	c7 01       	movw	r24, r14
    7b54:	02 2e       	mov	r0, r18
    7b56:	04 c0       	rjmp	.+8      	; 0x7b60 <__udivdi3+0x390>
    7b58:	b6 95       	lsr	r27
    7b5a:	a7 95       	ror	r26
    7b5c:	97 95       	ror	r25
    7b5e:	87 95       	ror	r24
    7b60:	0a 94       	dec	r0
    7b62:	d2 f7       	brpl	.-12     	; 0x7b58 <__udivdi3+0x388>
    7b64:	8f 58       	subi	r24, 0x8F	; 143
    7b66:	9d 4f       	sbci	r25, 0xFD	; 253
    7b68:	fc 01       	movw	r30, r24
    7b6a:	80 81       	ld	r24, Z
    7b6c:	28 0f       	add	r18, r24
    7b6e:	31 1d       	adc	r19, r1
    7b70:	41 1d       	adc	r20, r1
    7b72:	51 1d       	adc	r21, r1
    7b74:	80 e2       	ldi	r24, 0x20	; 32
    7b76:	90 e0       	ldi	r25, 0x00	; 0
    7b78:	a0 e0       	ldi	r26, 0x00	; 0
    7b7a:	b0 e0       	ldi	r27, 0x00	; 0
    7b7c:	82 1b       	sub	r24, r18
    7b7e:	93 0b       	sbc	r25, r19
    7b80:	a4 0b       	sbc	r26, r20
    7b82:	b5 0b       	sbc	r27, r21
    7b84:	61 f4       	brne	.+24     	; 0x7b9e <__udivdi3+0x3ce>
    7b86:	15 01       	movw	r2, r10
    7b88:	26 01       	movw	r4, r12
    7b8a:	2e 18       	sub	r2, r14
    7b8c:	3f 08       	sbc	r3, r15
    7b8e:	40 0a       	sbc	r4, r16
    7b90:	51 0a       	sbc	r5, r17
    7b92:	81 e0       	ldi	r24, 0x01	; 1
    7b94:	a8 2e       	mov	r10, r24
    7b96:	b1 2c       	mov	r11, r1
    7b98:	c1 2c       	mov	r12, r1
    7b9a:	d1 2c       	mov	r13, r1
    7b9c:	29 c1       	rjmp	.+594    	; 0x7df0 <__udivdi3+0x620>
    7b9e:	08 2e       	mov	r0, r24
    7ba0:	04 c0       	rjmp	.+8      	; 0x7baa <__udivdi3+0x3da>
    7ba2:	ee 0c       	add	r14, r14
    7ba4:	ff 1c       	adc	r15, r15
    7ba6:	00 1f       	adc	r16, r16
    7ba8:	11 1f       	adc	r17, r17
    7baa:	0a 94       	dec	r0
    7bac:	d2 f7       	brpl	.-12     	; 0x7ba2 <__udivdi3+0x3d2>
    7bae:	15 01       	movw	r2, r10
    7bb0:	26 01       	movw	r4, r12
    7bb2:	02 2e       	mov	r0, r18
    7bb4:	04 c0       	rjmp	.+8      	; 0x7bbe <__udivdi3+0x3ee>
    7bb6:	56 94       	lsr	r5
    7bb8:	47 94       	ror	r4
    7bba:	37 94       	ror	r3
    7bbc:	27 94       	ror	r2
    7bbe:	0a 94       	dec	r0
    7bc0:	d2 f7       	brpl	.-12     	; 0x7bb6 <__udivdi3+0x3e6>
    7bc2:	29 8e       	std	Y+25, r2	; 0x19
    7bc4:	3a 8e       	std	Y+26, r3	; 0x1a
    7bc6:	4b 8e       	std	Y+27, r4	; 0x1b
    7bc8:	5c 8e       	std	Y+28, r5	; 0x1c
    7bca:	b6 01       	movw	r22, r12
    7bcc:	a5 01       	movw	r20, r10
    7bce:	08 2e       	mov	r0, r24
    7bd0:	04 c0       	rjmp	.+8      	; 0x7bda <__udivdi3+0x40a>
    7bd2:	44 0f       	add	r20, r20
    7bd4:	55 1f       	adc	r21, r21
    7bd6:	66 1f       	adc	r22, r22
    7bd8:	77 1f       	adc	r23, r23
    7bda:	0a 94       	dec	r0
    7bdc:	d2 f7       	brpl	.-12     	; 0x7bd2 <__udivdi3+0x402>
    7bde:	4d 8f       	std	Y+29, r20	; 0x1d
    7be0:	5e 8f       	std	Y+30, r21	; 0x1e
    7be2:	6f 8f       	std	Y+31, r22	; 0x1f
    7be4:	78 a3       	std	Y+32, r23	; 0x20
    7be6:	2d a0       	ldd	r2, Y+37	; 0x25
    7be8:	3e a0       	ldd	r3, Y+38	; 0x26
    7bea:	4f a0       	ldd	r4, Y+39	; 0x27
    7bec:	58 a4       	ldd	r5, Y+40	; 0x28
    7bee:	04 c0       	rjmp	.+8      	; 0x7bf8 <__udivdi3+0x428>
    7bf0:	56 94       	lsr	r5
    7bf2:	47 94       	ror	r4
    7bf4:	37 94       	ror	r3
    7bf6:	27 94       	ror	r2
    7bf8:	2a 95       	dec	r18
    7bfa:	d2 f7       	brpl	.-12     	; 0x7bf0 <__udivdi3+0x420>
    7bfc:	ad 8c       	ldd	r10, Y+29	; 0x1d
    7bfe:	be 8c       	ldd	r11, Y+30	; 0x1e
    7c00:	cf 8c       	ldd	r12, Y+31	; 0x1f
    7c02:	d8 a0       	ldd	r13, Y+32	; 0x20
    7c04:	a2 28       	or	r10, r2
    7c06:	b3 28       	or	r11, r3
    7c08:	c4 28       	or	r12, r4
    7c0a:	d5 28       	or	r13, r5
    7c0c:	ad 8e       	std	Y+29, r10	; 0x1d
    7c0e:	be 8e       	std	Y+30, r11	; 0x1e
    7c10:	cf 8e       	std	Y+31, r12	; 0x1f
    7c12:	d8 a2       	std	Y+32, r13	; 0x20
    7c14:	2d a1       	ldd	r18, Y+37	; 0x25
    7c16:	3e a1       	ldd	r19, Y+38	; 0x26
    7c18:	4f a1       	ldd	r20, Y+39	; 0x27
    7c1a:	58 a5       	ldd	r21, Y+40	; 0x28
    7c1c:	04 c0       	rjmp	.+8      	; 0x7c26 <__udivdi3+0x456>
    7c1e:	22 0f       	add	r18, r18
    7c20:	33 1f       	adc	r19, r19
    7c22:	44 1f       	adc	r20, r20
    7c24:	55 1f       	adc	r21, r21
    7c26:	8a 95       	dec	r24
    7c28:	d2 f7       	brpl	.-12     	; 0x7c1e <__udivdi3+0x44e>
    7c2a:	2d a3       	std	Y+37, r18	; 0x25
    7c2c:	3e a3       	std	Y+38, r19	; 0x26
    7c2e:	4f a3       	std	Y+39, r20	; 0x27
    7c30:	58 a7       	std	Y+40, r21	; 0x28
    7c32:	38 01       	movw	r6, r16
    7c34:	88 24       	eor	r8, r8
    7c36:	99 24       	eor	r9, r9
    7c38:	b8 01       	movw	r22, r16
    7c3a:	a7 01       	movw	r20, r14
    7c3c:	60 70       	andi	r22, 0x00	; 0
    7c3e:	70 70       	andi	r23, 0x00	; 0
    7c40:	49 a3       	std	Y+33, r20	; 0x21
    7c42:	5a a3       	std	Y+34, r21	; 0x22
    7c44:	6b a3       	std	Y+35, r22	; 0x23
    7c46:	7c a3       	std	Y+36, r23	; 0x24
    7c48:	69 8d       	ldd	r22, Y+25	; 0x19
    7c4a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    7c4c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    7c4e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    7c50:	a4 01       	movw	r20, r8
    7c52:	93 01       	movw	r18, r6
    7c54:	0e 94 97 49 	call	0x932e	; 0x932e <__udivmodsi4>
    7c58:	22 2e       	mov	r2, r18
    7c5a:	53 2e       	mov	r5, r19
    7c5c:	44 2e       	mov	r4, r20
    7c5e:	35 2e       	mov	r3, r21
    7c60:	69 a7       	std	Y+41, r22	; 0x29
    7c62:	7a a7       	std	Y+42, r23	; 0x2a
    7c64:	8b a7       	std	Y+43, r24	; 0x2b
    7c66:	9c a7       	std	Y+44, r25	; 0x2c
    7c68:	69 8d       	ldd	r22, Y+25	; 0x19
    7c6a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    7c6c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    7c6e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    7c70:	a4 01       	movw	r20, r8
    7c72:	93 01       	movw	r18, r6
    7c74:	0e 94 97 49 	call	0x932e	; 0x932e <__udivmodsi4>
    7c78:	a2 2c       	mov	r10, r2
    7c7a:	b5 2c       	mov	r11, r5
    7c7c:	c4 2c       	mov	r12, r4
    7c7e:	d3 2c       	mov	r13, r3
    7c80:	a9 8e       	std	Y+25, r10	; 0x19
    7c82:	ba 8e       	std	Y+26, r11	; 0x1a
    7c84:	cb 8e       	std	Y+27, r12	; 0x1b
    7c86:	dc 8e       	std	Y+28, r13	; 0x1c
    7c88:	c6 01       	movw	r24, r12
    7c8a:	b5 01       	movw	r22, r10
    7c8c:	29 a1       	ldd	r18, Y+33	; 0x21
    7c8e:	3a a1       	ldd	r19, Y+34	; 0x22
    7c90:	4b a1       	ldd	r20, Y+35	; 0x23
    7c92:	5c a1       	ldd	r21, Y+36	; 0x24
    7c94:	0e 94 64 49 	call	0x92c8	; 0x92c8 <__mulsi3>
    7c98:	5b 01       	movw	r10, r22
    7c9a:	6c 01       	movw	r12, r24
    7c9c:	29 a4       	ldd	r2, Y+41	; 0x29
    7c9e:	3a a4       	ldd	r3, Y+42	; 0x2a
    7ca0:	4b a4       	ldd	r4, Y+43	; 0x2b
    7ca2:	5c a4       	ldd	r5, Y+44	; 0x2c
    7ca4:	d1 01       	movw	r26, r2
    7ca6:	99 27       	eor	r25, r25
    7ca8:	88 27       	eor	r24, r24
    7caa:	2d 8c       	ldd	r2, Y+29	; 0x1d
    7cac:	3e 8c       	ldd	r3, Y+30	; 0x1e
    7cae:	4f 8c       	ldd	r4, Y+31	; 0x1f
    7cb0:	58 a0       	ldd	r5, Y+32	; 0x20
    7cb2:	92 01       	movw	r18, r4
    7cb4:	44 27       	eor	r20, r20
    7cb6:	55 27       	eor	r21, r21
    7cb8:	82 2b       	or	r24, r18
    7cba:	93 2b       	or	r25, r19
    7cbc:	a4 2b       	or	r26, r20
    7cbe:	b5 2b       	or	r27, r21
    7cc0:	8a 15       	cp	r24, r10
    7cc2:	9b 05       	cpc	r25, r11
    7cc4:	ac 05       	cpc	r26, r12
    7cc6:	bd 05       	cpc	r27, r13
    7cc8:	30 f5       	brcc	.+76     	; 0x7d16 <__udivdi3+0x546>
    7cca:	29 8d       	ldd	r18, Y+25	; 0x19
    7ccc:	3a 8d       	ldd	r19, Y+26	; 0x1a
    7cce:	4b 8d       	ldd	r20, Y+27	; 0x1b
    7cd0:	5c 8d       	ldd	r21, Y+28	; 0x1c
    7cd2:	21 50       	subi	r18, 0x01	; 1
    7cd4:	30 40       	sbci	r19, 0x00	; 0
    7cd6:	40 40       	sbci	r20, 0x00	; 0
    7cd8:	50 40       	sbci	r21, 0x00	; 0
    7cda:	29 8f       	std	Y+25, r18	; 0x19
    7cdc:	3a 8f       	std	Y+26, r19	; 0x1a
    7cde:	4b 8f       	std	Y+27, r20	; 0x1b
    7ce0:	5c 8f       	std	Y+28, r21	; 0x1c
    7ce2:	8e 0d       	add	r24, r14
    7ce4:	9f 1d       	adc	r25, r15
    7ce6:	a0 1f       	adc	r26, r16
    7ce8:	b1 1f       	adc	r27, r17
    7cea:	8e 15       	cp	r24, r14
    7cec:	9f 05       	cpc	r25, r15
    7cee:	a0 07       	cpc	r26, r16
    7cf0:	b1 07       	cpc	r27, r17
    7cf2:	88 f0       	brcs	.+34     	; 0x7d16 <__udivdi3+0x546>
    7cf4:	8a 15       	cp	r24, r10
    7cf6:	9b 05       	cpc	r25, r11
    7cf8:	ac 05       	cpc	r26, r12
    7cfa:	bd 05       	cpc	r27, r13
    7cfc:	60 f4       	brcc	.+24     	; 0x7d16 <__udivdi3+0x546>
    7cfe:	21 50       	subi	r18, 0x01	; 1
    7d00:	30 40       	sbci	r19, 0x00	; 0
    7d02:	40 40       	sbci	r20, 0x00	; 0
    7d04:	50 40       	sbci	r21, 0x00	; 0
    7d06:	29 8f       	std	Y+25, r18	; 0x19
    7d08:	3a 8f       	std	Y+26, r19	; 0x1a
    7d0a:	4b 8f       	std	Y+27, r20	; 0x1b
    7d0c:	5c 8f       	std	Y+28, r21	; 0x1c
    7d0e:	8e 0d       	add	r24, r14
    7d10:	9f 1d       	adc	r25, r15
    7d12:	a0 1f       	adc	r26, r16
    7d14:	b1 1f       	adc	r27, r17
    7d16:	ac 01       	movw	r20, r24
    7d18:	bd 01       	movw	r22, r26
    7d1a:	4a 19       	sub	r20, r10
    7d1c:	5b 09       	sbc	r21, r11
    7d1e:	6c 09       	sbc	r22, r12
    7d20:	7d 09       	sbc	r23, r13
    7d22:	5a 01       	movw	r10, r20
    7d24:	6b 01       	movw	r12, r22
    7d26:	cb 01       	movw	r24, r22
    7d28:	ba 01       	movw	r22, r20
    7d2a:	a4 01       	movw	r20, r8
    7d2c:	93 01       	movw	r18, r6
    7d2e:	0e 94 97 49 	call	0x932e	; 0x932e <__udivmodsi4>
    7d32:	22 2e       	mov	r2, r18
    7d34:	53 2e       	mov	r5, r19
    7d36:	44 2e       	mov	r4, r20
    7d38:	35 2e       	mov	r3, r21
    7d3a:	69 a7       	std	Y+41, r22	; 0x29
    7d3c:	7a a7       	std	Y+42, r23	; 0x2a
    7d3e:	8b a7       	std	Y+43, r24	; 0x2b
    7d40:	9c a7       	std	Y+44, r25	; 0x2c
    7d42:	c6 01       	movw	r24, r12
    7d44:	b5 01       	movw	r22, r10
    7d46:	a4 01       	movw	r20, r8
    7d48:	93 01       	movw	r18, r6
    7d4a:	0e 94 97 49 	call	0x932e	; 0x932e <__udivmodsi4>
    7d4e:	62 2c       	mov	r6, r2
    7d50:	75 2c       	mov	r7, r5
    7d52:	84 2c       	mov	r8, r4
    7d54:	93 2c       	mov	r9, r3
    7d56:	c4 01       	movw	r24, r8
    7d58:	b3 01       	movw	r22, r6
    7d5a:	29 a1       	ldd	r18, Y+33	; 0x21
    7d5c:	3a a1       	ldd	r19, Y+34	; 0x22
    7d5e:	4b a1       	ldd	r20, Y+35	; 0x23
    7d60:	5c a1       	ldd	r21, Y+36	; 0x24
    7d62:	0e 94 64 49 	call	0x92c8	; 0x92c8 <__mulsi3>
    7d66:	9b 01       	movw	r18, r22
    7d68:	ac 01       	movw	r20, r24
    7d6a:	69 a5       	ldd	r22, Y+41	; 0x29
    7d6c:	7a a5       	ldd	r23, Y+42	; 0x2a
    7d6e:	8b a5       	ldd	r24, Y+43	; 0x2b
    7d70:	9c a5       	ldd	r25, Y+44	; 0x2c
    7d72:	6b 01       	movw	r12, r22
    7d74:	bb 24       	eor	r11, r11
    7d76:	aa 24       	eor	r10, r10
    7d78:	8d 8d       	ldd	r24, Y+29	; 0x1d
    7d7a:	9e 8d       	ldd	r25, Y+30	; 0x1e
    7d7c:	af 8d       	ldd	r26, Y+31	; 0x1f
    7d7e:	b8 a1       	ldd	r27, Y+32	; 0x20
    7d80:	a0 70       	andi	r26, 0x00	; 0
    7d82:	b0 70       	andi	r27, 0x00	; 0
    7d84:	a8 2a       	or	r10, r24
    7d86:	b9 2a       	or	r11, r25
    7d88:	ca 2a       	or	r12, r26
    7d8a:	db 2a       	or	r13, r27
    7d8c:	a2 16       	cp	r10, r18
    7d8e:	b3 06       	cpc	r11, r19
    7d90:	c4 06       	cpc	r12, r20
    7d92:	d5 06       	cpc	r13, r21
    7d94:	e0 f4       	brcc	.+56     	; 0x7dce <__udivdi3+0x5fe>
    7d96:	08 94       	sec
    7d98:	61 08       	sbc	r6, r1
    7d9a:	71 08       	sbc	r7, r1
    7d9c:	81 08       	sbc	r8, r1
    7d9e:	91 08       	sbc	r9, r1
    7da0:	ae 0c       	add	r10, r14
    7da2:	bf 1c       	adc	r11, r15
    7da4:	c0 1e       	adc	r12, r16
    7da6:	d1 1e       	adc	r13, r17
    7da8:	ae 14       	cp	r10, r14
    7daa:	bf 04       	cpc	r11, r15
    7dac:	c0 06       	cpc	r12, r16
    7dae:	d1 06       	cpc	r13, r17
    7db0:	70 f0       	brcs	.+28     	; 0x7dce <__udivdi3+0x5fe>
    7db2:	a2 16       	cp	r10, r18
    7db4:	b3 06       	cpc	r11, r19
    7db6:	c4 06       	cpc	r12, r20
    7db8:	d5 06       	cpc	r13, r21
    7dba:	48 f4       	brcc	.+18     	; 0x7dce <__udivdi3+0x5fe>
    7dbc:	08 94       	sec
    7dbe:	61 08       	sbc	r6, r1
    7dc0:	71 08       	sbc	r7, r1
    7dc2:	81 08       	sbc	r8, r1
    7dc4:	91 08       	sbc	r9, r1
    7dc6:	ae 0c       	add	r10, r14
    7dc8:	bf 1c       	adc	r11, r15
    7dca:	c0 1e       	adc	r12, r16
    7dcc:	d1 1e       	adc	r13, r17
    7dce:	15 01       	movw	r2, r10
    7dd0:	26 01       	movw	r4, r12
    7dd2:	22 1a       	sub	r2, r18
    7dd4:	33 0a       	sbc	r3, r19
    7dd6:	44 0a       	sbc	r4, r20
    7dd8:	55 0a       	sbc	r5, r21
    7dda:	89 8d       	ldd	r24, Y+25	; 0x19
    7ddc:	9a 8d       	ldd	r25, Y+26	; 0x1a
    7dde:	ab 8d       	ldd	r26, Y+27	; 0x1b
    7de0:	bc 8d       	ldd	r27, Y+28	; 0x1c
    7de2:	6c 01       	movw	r12, r24
    7de4:	bb 24       	eor	r11, r11
    7de6:	aa 24       	eor	r10, r10
    7de8:	a6 28       	or	r10, r6
    7dea:	b7 28       	or	r11, r7
    7dec:	c8 28       	or	r12, r8
    7dee:	d9 28       	or	r13, r9
    7df0:	98 01       	movw	r18, r16
    7df2:	44 27       	eor	r20, r20
    7df4:	55 27       	eor	r21, r21
    7df6:	2d 8f       	std	Y+29, r18	; 0x1d
    7df8:	3e 8f       	std	Y+30, r19	; 0x1e
    7dfa:	4f 8f       	std	Y+31, r20	; 0x1f
    7dfc:	58 a3       	std	Y+32, r21	; 0x20
    7dfe:	b8 01       	movw	r22, r16
    7e00:	a7 01       	movw	r20, r14
    7e02:	60 70       	andi	r22, 0x00	; 0
    7e04:	70 70       	andi	r23, 0x00	; 0
    7e06:	49 a3       	std	Y+33, r20	; 0x21
    7e08:	5a a3       	std	Y+34, r21	; 0x22
    7e0a:	6b a3       	std	Y+35, r22	; 0x23
    7e0c:	7c a3       	std	Y+36, r23	; 0x24
    7e0e:	c2 01       	movw	r24, r4
    7e10:	b1 01       	movw	r22, r2
    7e12:	2d 8d       	ldd	r18, Y+29	; 0x1d
    7e14:	3e 8d       	ldd	r19, Y+30	; 0x1e
    7e16:	4f 8d       	ldd	r20, Y+31	; 0x1f
    7e18:	58 a1       	ldd	r21, Y+32	; 0x20
    7e1a:	0e 94 97 49 	call	0x932e	; 0x932e <__udivmodsi4>
    7e1e:	62 2e       	mov	r6, r18
    7e20:	93 2e       	mov	r9, r19
    7e22:	84 2e       	mov	r8, r20
    7e24:	75 2e       	mov	r7, r21
    7e26:	69 a7       	std	Y+41, r22	; 0x29
    7e28:	7a a7       	std	Y+42, r23	; 0x2a
    7e2a:	8b a7       	std	Y+43, r24	; 0x2b
    7e2c:	9c a7       	std	Y+44, r25	; 0x2c
    7e2e:	c2 01       	movw	r24, r4
    7e30:	b1 01       	movw	r22, r2
    7e32:	2d 8d       	ldd	r18, Y+29	; 0x1d
    7e34:	3e 8d       	ldd	r19, Y+30	; 0x1e
    7e36:	4f 8d       	ldd	r20, Y+31	; 0x1f
    7e38:	58 a1       	ldd	r21, Y+32	; 0x20
    7e3a:	0e 94 97 49 	call	0x932e	; 0x932e <__udivmodsi4>
    7e3e:	86 2d       	mov	r24, r6
    7e40:	99 2d       	mov	r25, r9
    7e42:	a8 2d       	mov	r26, r8
    7e44:	b7 2d       	mov	r27, r7
    7e46:	89 8f       	std	Y+25, r24	; 0x19
    7e48:	9a 8f       	std	Y+26, r25	; 0x1a
    7e4a:	ab 8f       	std	Y+27, r26	; 0x1b
    7e4c:	bc 8f       	std	Y+28, r27	; 0x1c
    7e4e:	bc 01       	movw	r22, r24
    7e50:	cd 01       	movw	r24, r26
    7e52:	29 a1       	ldd	r18, Y+33	; 0x21
    7e54:	3a a1       	ldd	r19, Y+34	; 0x22
    7e56:	4b a1       	ldd	r20, Y+35	; 0x23
    7e58:	5c a1       	ldd	r21, Y+36	; 0x24
    7e5a:	0e 94 64 49 	call	0x92c8	; 0x92c8 <__mulsi3>
    7e5e:	3b 01       	movw	r6, r22
    7e60:	4c 01       	movw	r8, r24
    7e62:	29 a4       	ldd	r2, Y+41	; 0x29
    7e64:	3a a4       	ldd	r3, Y+42	; 0x2a
    7e66:	4b a4       	ldd	r4, Y+43	; 0x2b
    7e68:	5c a4       	ldd	r5, Y+44	; 0x2c
    7e6a:	d1 01       	movw	r26, r2
    7e6c:	99 27       	eor	r25, r25
    7e6e:	88 27       	eor	r24, r24
    7e70:	2d a0       	ldd	r2, Y+37	; 0x25
    7e72:	3e a0       	ldd	r3, Y+38	; 0x26
    7e74:	4f a0       	ldd	r4, Y+39	; 0x27
    7e76:	58 a4       	ldd	r5, Y+40	; 0x28
    7e78:	92 01       	movw	r18, r4
    7e7a:	44 27       	eor	r20, r20
    7e7c:	55 27       	eor	r21, r21
    7e7e:	82 2b       	or	r24, r18
    7e80:	93 2b       	or	r25, r19
    7e82:	a4 2b       	or	r26, r20
    7e84:	b5 2b       	or	r27, r21
    7e86:	86 15       	cp	r24, r6
    7e88:	97 05       	cpc	r25, r7
    7e8a:	a8 05       	cpc	r26, r8
    7e8c:	b9 05       	cpc	r27, r9
    7e8e:	30 f5       	brcc	.+76     	; 0x7edc <__udivdi3+0x70c>
    7e90:	29 8d       	ldd	r18, Y+25	; 0x19
    7e92:	3a 8d       	ldd	r19, Y+26	; 0x1a
    7e94:	4b 8d       	ldd	r20, Y+27	; 0x1b
    7e96:	5c 8d       	ldd	r21, Y+28	; 0x1c
    7e98:	21 50       	subi	r18, 0x01	; 1
    7e9a:	30 40       	sbci	r19, 0x00	; 0
    7e9c:	40 40       	sbci	r20, 0x00	; 0
    7e9e:	50 40       	sbci	r21, 0x00	; 0
    7ea0:	29 8f       	std	Y+25, r18	; 0x19
    7ea2:	3a 8f       	std	Y+26, r19	; 0x1a
    7ea4:	4b 8f       	std	Y+27, r20	; 0x1b
    7ea6:	5c 8f       	std	Y+28, r21	; 0x1c
    7ea8:	8e 0d       	add	r24, r14
    7eaa:	9f 1d       	adc	r25, r15
    7eac:	a0 1f       	adc	r26, r16
    7eae:	b1 1f       	adc	r27, r17
    7eb0:	8e 15       	cp	r24, r14
    7eb2:	9f 05       	cpc	r25, r15
    7eb4:	a0 07       	cpc	r26, r16
    7eb6:	b1 07       	cpc	r27, r17
    7eb8:	88 f0       	brcs	.+34     	; 0x7edc <__udivdi3+0x70c>
    7eba:	86 15       	cp	r24, r6
    7ebc:	97 05       	cpc	r25, r7
    7ebe:	a8 05       	cpc	r26, r8
    7ec0:	b9 05       	cpc	r27, r9
    7ec2:	60 f4       	brcc	.+24     	; 0x7edc <__udivdi3+0x70c>
    7ec4:	21 50       	subi	r18, 0x01	; 1
    7ec6:	30 40       	sbci	r19, 0x00	; 0
    7ec8:	40 40       	sbci	r20, 0x00	; 0
    7eca:	50 40       	sbci	r21, 0x00	; 0
    7ecc:	29 8f       	std	Y+25, r18	; 0x19
    7ece:	3a 8f       	std	Y+26, r19	; 0x1a
    7ed0:	4b 8f       	std	Y+27, r20	; 0x1b
    7ed2:	5c 8f       	std	Y+28, r21	; 0x1c
    7ed4:	8e 0d       	add	r24, r14
    7ed6:	9f 1d       	adc	r25, r15
    7ed8:	a0 1f       	adc	r26, r16
    7eda:	b1 1f       	adc	r27, r17
    7edc:	ac 01       	movw	r20, r24
    7ede:	bd 01       	movw	r22, r26
    7ee0:	46 19       	sub	r20, r6
    7ee2:	57 09       	sbc	r21, r7
    7ee4:	68 09       	sbc	r22, r8
    7ee6:	79 09       	sbc	r23, r9
    7ee8:	3a 01       	movw	r6, r20
    7eea:	4b 01       	movw	r8, r22
    7eec:	cb 01       	movw	r24, r22
    7eee:	ba 01       	movw	r22, r20
    7ef0:	2d 8d       	ldd	r18, Y+29	; 0x1d
    7ef2:	3e 8d       	ldd	r19, Y+30	; 0x1e
    7ef4:	4f 8d       	ldd	r20, Y+31	; 0x1f
    7ef6:	58 a1       	ldd	r21, Y+32	; 0x20
    7ef8:	0e 94 97 49 	call	0x932e	; 0x932e <__udivmodsi4>
    7efc:	52 2e       	mov	r5, r18
    7efe:	43 2e       	mov	r4, r19
    7f00:	34 2e       	mov	r3, r20
    7f02:	25 2e       	mov	r2, r21
    7f04:	69 a7       	std	Y+41, r22	; 0x29
    7f06:	7a a7       	std	Y+42, r23	; 0x2a
    7f08:	8b a7       	std	Y+43, r24	; 0x2b
    7f0a:	9c a7       	std	Y+44, r25	; 0x2c
    7f0c:	c4 01       	movw	r24, r8
    7f0e:	b3 01       	movw	r22, r6
    7f10:	2d 8d       	ldd	r18, Y+29	; 0x1d
    7f12:	3e 8d       	ldd	r19, Y+30	; 0x1e
    7f14:	4f 8d       	ldd	r20, Y+31	; 0x1f
    7f16:	58 a1       	ldd	r21, Y+32	; 0x20
    7f18:	0e 94 97 49 	call	0x932e	; 0x932e <__udivmodsi4>
    7f1c:	65 2c       	mov	r6, r5
    7f1e:	74 2c       	mov	r7, r4
    7f20:	83 2c       	mov	r8, r3
    7f22:	92 2c       	mov	r9, r2
    7f24:	c4 01       	movw	r24, r8
    7f26:	b3 01       	movw	r22, r6
    7f28:	29 a1       	ldd	r18, Y+33	; 0x21
    7f2a:	3a a1       	ldd	r19, Y+34	; 0x22
    7f2c:	4b a1       	ldd	r20, Y+35	; 0x23
    7f2e:	5c a1       	ldd	r21, Y+36	; 0x24
    7f30:	0e 94 64 49 	call	0x92c8	; 0x92c8 <__mulsi3>
    7f34:	1b 01       	movw	r2, r22
    7f36:	2c 01       	movw	r4, r24
    7f38:	69 a5       	ldd	r22, Y+41	; 0x29
    7f3a:	7a a5       	ldd	r23, Y+42	; 0x2a
    7f3c:	8b a5       	ldd	r24, Y+43	; 0x2b
    7f3e:	9c a5       	ldd	r25, Y+44	; 0x2c
    7f40:	ab 01       	movw	r20, r22
    7f42:	33 27       	eor	r19, r19
    7f44:	22 27       	eor	r18, r18
    7f46:	8d a1       	ldd	r24, Y+37	; 0x25
    7f48:	9e a1       	ldd	r25, Y+38	; 0x26
    7f4a:	af a1       	ldd	r26, Y+39	; 0x27
    7f4c:	b8 a5       	ldd	r27, Y+40	; 0x28
    7f4e:	a0 70       	andi	r26, 0x00	; 0
    7f50:	b0 70       	andi	r27, 0x00	; 0
    7f52:	28 2b       	or	r18, r24
    7f54:	39 2b       	or	r19, r25
    7f56:	4a 2b       	or	r20, r26
    7f58:	5b 2b       	or	r21, r27
    7f5a:	22 15       	cp	r18, r2
    7f5c:	33 05       	cpc	r19, r3
    7f5e:	44 05       	cpc	r20, r4
    7f60:	55 05       	cpc	r21, r5
    7f62:	c0 f4       	brcc	.+48     	; 0x7f94 <__udivdi3+0x7c4>
    7f64:	08 94       	sec
    7f66:	61 08       	sbc	r6, r1
    7f68:	71 08       	sbc	r7, r1
    7f6a:	81 08       	sbc	r8, r1
    7f6c:	91 08       	sbc	r9, r1
    7f6e:	2e 0d       	add	r18, r14
    7f70:	3f 1d       	adc	r19, r15
    7f72:	40 1f       	adc	r20, r16
    7f74:	51 1f       	adc	r21, r17
    7f76:	2e 15       	cp	r18, r14
    7f78:	3f 05       	cpc	r19, r15
    7f7a:	40 07       	cpc	r20, r16
    7f7c:	51 07       	cpc	r21, r17
    7f7e:	50 f0       	brcs	.+20     	; 0x7f94 <__udivdi3+0x7c4>
    7f80:	22 15       	cp	r18, r2
    7f82:	33 05       	cpc	r19, r3
    7f84:	44 05       	cpc	r20, r4
    7f86:	55 05       	cpc	r21, r5
    7f88:	28 f4       	brcc	.+10     	; 0x7f94 <__udivdi3+0x7c4>
    7f8a:	08 94       	sec
    7f8c:	61 08       	sbc	r6, r1
    7f8e:	71 08       	sbc	r7, r1
    7f90:	81 08       	sbc	r8, r1
    7f92:	91 08       	sbc	r9, r1
    7f94:	89 8d       	ldd	r24, Y+25	; 0x19
    7f96:	9a 8d       	ldd	r25, Y+26	; 0x1a
    7f98:	ab 8d       	ldd	r26, Y+27	; 0x1b
    7f9a:	bc 8d       	ldd	r27, Y+28	; 0x1c
    7f9c:	8c 01       	movw	r16, r24
    7f9e:	ff 24       	eor	r15, r15
    7fa0:	ee 24       	eor	r14, r14
    7fa2:	e6 28       	or	r14, r6
    7fa4:	f7 28       	or	r15, r7
    7fa6:	08 29       	or	r16, r8
    7fa8:	19 29       	or	r17, r9
    7faa:	4d c2       	rjmp	.+1178   	; 0x8446 <__udivdi3+0xc76>
    7fac:	a2 16       	cp	r10, r18
    7fae:	b3 06       	cpc	r11, r19
    7fb0:	c4 06       	cpc	r12, r20
    7fb2:	d5 06       	cpc	r13, r21
    7fb4:	08 f4       	brcc	.+2      	; 0x7fb8 <__udivdi3+0x7e8>
    7fb6:	34 c2       	rjmp	.+1128   	; 0x8420 <__udivdi3+0xc50>
    7fb8:	20 30       	cpi	r18, 0x00	; 0
    7fba:	90 e0       	ldi	r25, 0x00	; 0
    7fbc:	39 07       	cpc	r19, r25
    7fbe:	91 e0       	ldi	r25, 0x01	; 1
    7fc0:	49 07       	cpc	r20, r25
    7fc2:	90 e0       	ldi	r25, 0x00	; 0
    7fc4:	59 07       	cpc	r21, r25
    7fc6:	50 f4       	brcc	.+20     	; 0x7fdc <__udivdi3+0x80c>
    7fc8:	2f 3f       	cpi	r18, 0xFF	; 255
    7fca:	31 05       	cpc	r19, r1
    7fcc:	41 05       	cpc	r20, r1
    7fce:	51 05       	cpc	r21, r1
    7fd0:	09 f0       	breq	.+2      	; 0x7fd4 <__udivdi3+0x804>
    7fd2:	90 f4       	brcc	.+36     	; 0x7ff8 <__udivdi3+0x828>
    7fd4:	66 24       	eor	r6, r6
    7fd6:	77 24       	eor	r7, r7
    7fd8:	43 01       	movw	r8, r6
    7fda:	19 c0       	rjmp	.+50     	; 0x800e <__udivdi3+0x83e>
    7fdc:	20 30       	cpi	r18, 0x00	; 0
    7fde:	a0 e0       	ldi	r26, 0x00	; 0
    7fe0:	3a 07       	cpc	r19, r26
    7fe2:	a0 e0       	ldi	r26, 0x00	; 0
    7fe4:	4a 07       	cpc	r20, r26
    7fe6:	a1 e0       	ldi	r26, 0x01	; 1
    7fe8:	5a 07       	cpc	r21, r26
    7fea:	60 f4       	brcc	.+24     	; 0x8004 <__udivdi3+0x834>
    7fec:	90 e1       	ldi	r25, 0x10	; 16
    7fee:	69 2e       	mov	r6, r25
    7ff0:	71 2c       	mov	r7, r1
    7ff2:	81 2c       	mov	r8, r1
    7ff4:	91 2c       	mov	r9, r1
    7ff6:	0b c0       	rjmp	.+22     	; 0x800e <__udivdi3+0x83e>
    7ff8:	88 e0       	ldi	r24, 0x08	; 8
    7ffa:	68 2e       	mov	r6, r24
    7ffc:	71 2c       	mov	r7, r1
    7ffe:	81 2c       	mov	r8, r1
    8000:	91 2c       	mov	r9, r1
    8002:	05 c0       	rjmp	.+10     	; 0x800e <__udivdi3+0x83e>
    8004:	b8 e1       	ldi	r27, 0x18	; 24
    8006:	6b 2e       	mov	r6, r27
    8008:	71 2c       	mov	r7, r1
    800a:	81 2c       	mov	r8, r1
    800c:	91 2c       	mov	r9, r1
    800e:	da 01       	movw	r26, r20
    8010:	c9 01       	movw	r24, r18
    8012:	06 2c       	mov	r0, r6
    8014:	04 c0       	rjmp	.+8      	; 0x801e <__udivdi3+0x84e>
    8016:	b6 95       	lsr	r27
    8018:	a7 95       	ror	r26
    801a:	97 95       	ror	r25
    801c:	87 95       	ror	r24
    801e:	0a 94       	dec	r0
    8020:	d2 f7       	brpl	.-12     	; 0x8016 <__udivdi3+0x846>
    8022:	8f 58       	subi	r24, 0x8F	; 143
    8024:	9d 4f       	sbci	r25, 0xFD	; 253
    8026:	fc 01       	movw	r30, r24
    8028:	80 81       	ld	r24, Z
    802a:	68 0e       	add	r6, r24
    802c:	71 1c       	adc	r7, r1
    802e:	81 1c       	adc	r8, r1
    8030:	91 1c       	adc	r9, r1
    8032:	80 e2       	ldi	r24, 0x20	; 32
    8034:	90 e0       	ldi	r25, 0x00	; 0
    8036:	a0 e0       	ldi	r26, 0x00	; 0
    8038:	b0 e0       	ldi	r27, 0x00	; 0
    803a:	86 19       	sub	r24, r6
    803c:	97 09       	sbc	r25, r7
    803e:	a8 09       	sbc	r26, r8
    8040:	b9 09       	sbc	r27, r9
    8042:	89 f4       	brne	.+34     	; 0x8066 <__udivdi3+0x896>
    8044:	2a 15       	cp	r18, r10
    8046:	3b 05       	cpc	r19, r11
    8048:	4c 05       	cpc	r20, r12
    804a:	5d 05       	cpc	r21, r13
    804c:	08 f4       	brcc	.+2      	; 0x8050 <__udivdi3+0x880>
    804e:	ef c1       	rjmp	.+990    	; 0x842e <__udivdi3+0xc5e>
    8050:	2d a0       	ldd	r2, Y+37	; 0x25
    8052:	3e a0       	ldd	r3, Y+38	; 0x26
    8054:	4f a0       	ldd	r4, Y+39	; 0x27
    8056:	58 a4       	ldd	r5, Y+40	; 0x28
    8058:	2e 14       	cp	r2, r14
    805a:	3f 04       	cpc	r3, r15
    805c:	40 06       	cpc	r4, r16
    805e:	51 06       	cpc	r5, r17
    8060:	08 f0       	brcs	.+2      	; 0x8064 <__udivdi3+0x894>
    8062:	e5 c1       	rjmp	.+970    	; 0x842e <__udivdi3+0xc5e>
    8064:	dd c1       	rjmp	.+954    	; 0x8420 <__udivdi3+0xc50>
    8066:	89 a7       	std	Y+41, r24	; 0x29
    8068:	19 01       	movw	r2, r18
    806a:	2a 01       	movw	r4, r20
    806c:	04 c0       	rjmp	.+8      	; 0x8076 <__udivdi3+0x8a6>
    806e:	22 0c       	add	r2, r2
    8070:	33 1c       	adc	r3, r3
    8072:	44 1c       	adc	r4, r4
    8074:	55 1c       	adc	r5, r5
    8076:	8a 95       	dec	r24
    8078:	d2 f7       	brpl	.-12     	; 0x806e <__udivdi3+0x89e>
    807a:	d8 01       	movw	r26, r16
    807c:	c7 01       	movw	r24, r14
    807e:	06 2c       	mov	r0, r6
    8080:	04 c0       	rjmp	.+8      	; 0x808a <__udivdi3+0x8ba>
    8082:	b6 95       	lsr	r27
    8084:	a7 95       	ror	r26
    8086:	97 95       	ror	r25
    8088:	87 95       	ror	r24
    808a:	0a 94       	dec	r0
    808c:	d2 f7       	brpl	.-12     	; 0x8082 <__udivdi3+0x8b2>
    808e:	28 2a       	or	r2, r24
    8090:	39 2a       	or	r3, r25
    8092:	4a 2a       	or	r4, r26
    8094:	5b 2a       	or	r5, r27
    8096:	a8 01       	movw	r20, r16
    8098:	97 01       	movw	r18, r14
    809a:	09 a4       	ldd	r0, Y+41	; 0x29
    809c:	04 c0       	rjmp	.+8      	; 0x80a6 <__udivdi3+0x8d6>
    809e:	22 0f       	add	r18, r18
    80a0:	33 1f       	adc	r19, r19
    80a2:	44 1f       	adc	r20, r20
    80a4:	55 1f       	adc	r21, r21
    80a6:	0a 94       	dec	r0
    80a8:	d2 f7       	brpl	.-12     	; 0x809e <__udivdi3+0x8ce>
    80aa:	29 ab       	std	Y+49, r18	; 0x31
    80ac:	3a ab       	std	Y+50, r19	; 0x32
    80ae:	4b ab       	std	Y+51, r20	; 0x33
    80b0:	5c ab       	std	Y+52, r21	; 0x34
    80b2:	86 01       	movw	r16, r12
    80b4:	75 01       	movw	r14, r10
    80b6:	06 2c       	mov	r0, r6
    80b8:	04 c0       	rjmp	.+8      	; 0x80c2 <__udivdi3+0x8f2>
    80ba:	16 95       	lsr	r17
    80bc:	07 95       	ror	r16
    80be:	f7 94       	ror	r15
    80c0:	e7 94       	ror	r14
    80c2:	0a 94       	dec	r0
    80c4:	d2 f7       	brpl	.-12     	; 0x80ba <__udivdi3+0x8ea>
    80c6:	b6 01       	movw	r22, r12
    80c8:	a5 01       	movw	r20, r10
    80ca:	09 a4       	ldd	r0, Y+41	; 0x29
    80cc:	04 c0       	rjmp	.+8      	; 0x80d6 <__udivdi3+0x906>
    80ce:	44 0f       	add	r20, r20
    80d0:	55 1f       	adc	r21, r21
    80d2:	66 1f       	adc	r22, r22
    80d4:	77 1f       	adc	r23, r23
    80d6:	0a 94       	dec	r0
    80d8:	d2 f7       	brpl	.-12     	; 0x80ce <__udivdi3+0x8fe>
    80da:	4d 8f       	std	Y+29, r20	; 0x1d
    80dc:	5e 8f       	std	Y+30, r21	; 0x1e
    80de:	6f 8f       	std	Y+31, r22	; 0x1f
    80e0:	78 a3       	std	Y+32, r23	; 0x20
    80e2:	6d a1       	ldd	r22, Y+37	; 0x25
    80e4:	7e a1       	ldd	r23, Y+38	; 0x26
    80e6:	8f a1       	ldd	r24, Y+39	; 0x27
    80e8:	98 a5       	ldd	r25, Y+40	; 0x28
    80ea:	04 c0       	rjmp	.+8      	; 0x80f4 <__udivdi3+0x924>
    80ec:	96 95       	lsr	r25
    80ee:	87 95       	ror	r24
    80f0:	77 95       	ror	r23
    80f2:	67 95       	ror	r22
    80f4:	6a 94       	dec	r6
    80f6:	d2 f7       	brpl	.-12     	; 0x80ec <__udivdi3+0x91c>
    80f8:	3b 01       	movw	r6, r22
    80fa:	4c 01       	movw	r8, r24
    80fc:	8d 8d       	ldd	r24, Y+29	; 0x1d
    80fe:	9e 8d       	ldd	r25, Y+30	; 0x1e
    8100:	af 8d       	ldd	r26, Y+31	; 0x1f
    8102:	b8 a1       	ldd	r27, Y+32	; 0x20
    8104:	86 29       	or	r24, r6
    8106:	97 29       	or	r25, r7
    8108:	a8 29       	or	r26, r8
    810a:	b9 29       	or	r27, r9
    810c:	8d 8f       	std	Y+29, r24	; 0x1d
    810e:	9e 8f       	std	Y+30, r25	; 0x1e
    8110:	af 8f       	std	Y+31, r26	; 0x1f
    8112:	b8 a3       	std	Y+32, r27	; 0x20
    8114:	52 01       	movw	r10, r4
    8116:	cc 24       	eor	r12, r12
    8118:	dd 24       	eor	r13, r13
    811a:	a9 a2       	std	Y+33, r10	; 0x21
    811c:	ba a2       	std	Y+34, r11	; 0x22
    811e:	cb a2       	std	Y+35, r12	; 0x23
    8120:	dc a2       	std	Y+36, r13	; 0x24
    8122:	a2 01       	movw	r20, r4
    8124:	91 01       	movw	r18, r2
    8126:	40 70       	andi	r20, 0x00	; 0
    8128:	50 70       	andi	r21, 0x00	; 0
    812a:	2d ab       	std	Y+53, r18	; 0x35
    812c:	3e ab       	std	Y+54, r19	; 0x36
    812e:	4f ab       	std	Y+55, r20	; 0x37
    8130:	58 af       	std	Y+56, r21	; 0x38
    8132:	c8 01       	movw	r24, r16
    8134:	b7 01       	movw	r22, r14
    8136:	a6 01       	movw	r20, r12
    8138:	95 01       	movw	r18, r10
    813a:	0e 94 97 49 	call	0x932e	; 0x932e <__udivmodsi4>
    813e:	62 2e       	mov	r6, r18
    8140:	a3 2e       	mov	r10, r19
    8142:	d4 2e       	mov	r13, r20
    8144:	c5 2e       	mov	r12, r21
    8146:	6d a7       	std	Y+45, r22	; 0x2d
    8148:	7e a7       	std	Y+46, r23	; 0x2e
    814a:	8f a7       	std	Y+47, r24	; 0x2f
    814c:	98 ab       	std	Y+48, r25	; 0x30
    814e:	c8 01       	movw	r24, r16
    8150:	b7 01       	movw	r22, r14
    8152:	29 a1       	ldd	r18, Y+33	; 0x21
    8154:	3a a1       	ldd	r19, Y+34	; 0x22
    8156:	4b a1       	ldd	r20, Y+35	; 0x23
    8158:	5c a1       	ldd	r21, Y+36	; 0x24
    815a:	0e 94 97 49 	call	0x932e	; 0x932e <__udivmodsi4>
    815e:	e6 2c       	mov	r14, r6
    8160:	fa 2c       	mov	r15, r10
    8162:	0d 2d       	mov	r16, r13
    8164:	1c 2d       	mov	r17, r12
    8166:	e9 8e       	std	Y+25, r14	; 0x19
    8168:	fa 8e       	std	Y+26, r15	; 0x1a
    816a:	0b 8f       	std	Y+27, r16	; 0x1b
    816c:	1c 8f       	std	Y+28, r17	; 0x1c
    816e:	c8 01       	movw	r24, r16
    8170:	b7 01       	movw	r22, r14
    8172:	2d a9       	ldd	r18, Y+53	; 0x35
    8174:	3e a9       	ldd	r19, Y+54	; 0x36
    8176:	4f a9       	ldd	r20, Y+55	; 0x37
    8178:	58 ad       	ldd	r21, Y+56	; 0x38
    817a:	0e 94 64 49 	call	0x92c8	; 0x92c8 <__mulsi3>
    817e:	ad a4       	ldd	r10, Y+45	; 0x2d
    8180:	be a4       	ldd	r11, Y+46	; 0x2e
    8182:	cf a4       	ldd	r12, Y+47	; 0x2f
    8184:	d8 a8       	ldd	r13, Y+48	; 0x30
    8186:	85 01       	movw	r16, r10
    8188:	ff 24       	eor	r15, r15
    818a:	ee 24       	eor	r14, r14
    818c:	ad 8c       	ldd	r10, Y+29	; 0x1d
    818e:	be 8c       	ldd	r11, Y+30	; 0x1e
    8190:	cf 8c       	ldd	r12, Y+31	; 0x1f
    8192:	d8 a0       	ldd	r13, Y+32	; 0x20
    8194:	96 01       	movw	r18, r12
    8196:	44 27       	eor	r20, r20
    8198:	55 27       	eor	r21, r21
    819a:	e2 2a       	or	r14, r18
    819c:	f3 2a       	or	r15, r19
    819e:	04 2b       	or	r16, r20
    81a0:	15 2b       	or	r17, r21
    81a2:	e6 16       	cp	r14, r22
    81a4:	f7 06       	cpc	r15, r23
    81a6:	08 07       	cpc	r16, r24
    81a8:	19 07       	cpc	r17, r25
    81aa:	30 f5       	brcc	.+76     	; 0x81f8 <__udivdi3+0xa28>
    81ac:	29 8d       	ldd	r18, Y+25	; 0x19
    81ae:	3a 8d       	ldd	r19, Y+26	; 0x1a
    81b0:	4b 8d       	ldd	r20, Y+27	; 0x1b
    81b2:	5c 8d       	ldd	r21, Y+28	; 0x1c
    81b4:	21 50       	subi	r18, 0x01	; 1
    81b6:	30 40       	sbci	r19, 0x00	; 0
    81b8:	40 40       	sbci	r20, 0x00	; 0
    81ba:	50 40       	sbci	r21, 0x00	; 0
    81bc:	29 8f       	std	Y+25, r18	; 0x19
    81be:	3a 8f       	std	Y+26, r19	; 0x1a
    81c0:	4b 8f       	std	Y+27, r20	; 0x1b
    81c2:	5c 8f       	std	Y+28, r21	; 0x1c
    81c4:	e2 0c       	add	r14, r2
    81c6:	f3 1c       	adc	r15, r3
    81c8:	04 1d       	adc	r16, r4
    81ca:	15 1d       	adc	r17, r5
    81cc:	e2 14       	cp	r14, r2
    81ce:	f3 04       	cpc	r15, r3
    81d0:	04 05       	cpc	r16, r4
    81d2:	15 05       	cpc	r17, r5
    81d4:	88 f0       	brcs	.+34     	; 0x81f8 <__udivdi3+0xa28>
    81d6:	e6 16       	cp	r14, r22
    81d8:	f7 06       	cpc	r15, r23
    81da:	08 07       	cpc	r16, r24
    81dc:	19 07       	cpc	r17, r25
    81de:	60 f4       	brcc	.+24     	; 0x81f8 <__udivdi3+0xa28>
    81e0:	21 50       	subi	r18, 0x01	; 1
    81e2:	30 40       	sbci	r19, 0x00	; 0
    81e4:	40 40       	sbci	r20, 0x00	; 0
    81e6:	50 40       	sbci	r21, 0x00	; 0
    81e8:	29 8f       	std	Y+25, r18	; 0x19
    81ea:	3a 8f       	std	Y+26, r19	; 0x1a
    81ec:	4b 8f       	std	Y+27, r20	; 0x1b
    81ee:	5c 8f       	std	Y+28, r21	; 0x1c
    81f0:	e2 0c       	add	r14, r2
    81f2:	f3 1c       	adc	r15, r3
    81f4:	04 1d       	adc	r16, r4
    81f6:	15 1d       	adc	r17, r5
    81f8:	e6 1a       	sub	r14, r22
    81fa:	f7 0a       	sbc	r15, r23
    81fc:	08 0b       	sbc	r16, r24
    81fe:	19 0b       	sbc	r17, r25
    8200:	c8 01       	movw	r24, r16
    8202:	b7 01       	movw	r22, r14
    8204:	29 a1       	ldd	r18, Y+33	; 0x21
    8206:	3a a1       	ldd	r19, Y+34	; 0x22
    8208:	4b a1       	ldd	r20, Y+35	; 0x23
    820a:	5c a1       	ldd	r21, Y+36	; 0x24
    820c:	0e 94 97 49 	call	0x932e	; 0x932e <__udivmodsi4>
    8210:	a2 2e       	mov	r10, r18
    8212:	d3 2e       	mov	r13, r19
    8214:	c4 2e       	mov	r12, r20
    8216:	b5 2e       	mov	r11, r21
    8218:	6d a7       	std	Y+45, r22	; 0x2d
    821a:	7e a7       	std	Y+46, r23	; 0x2e
    821c:	8f a7       	std	Y+47, r24	; 0x2f
    821e:	98 ab       	std	Y+48, r25	; 0x30
    8220:	c8 01       	movw	r24, r16
    8222:	b7 01       	movw	r22, r14
    8224:	29 a1       	ldd	r18, Y+33	; 0x21
    8226:	3a a1       	ldd	r19, Y+34	; 0x22
    8228:	4b a1       	ldd	r20, Y+35	; 0x23
    822a:	5c a1       	ldd	r21, Y+36	; 0x24
    822c:	0e 94 97 49 	call	0x932e	; 0x932e <__udivmodsi4>
    8230:	6a 2c       	mov	r6, r10
    8232:	7d 2c       	mov	r7, r13
    8234:	8c 2c       	mov	r8, r12
    8236:	9b 2c       	mov	r9, r11
    8238:	c4 01       	movw	r24, r8
    823a:	b3 01       	movw	r22, r6
    823c:	2d a9       	ldd	r18, Y+53	; 0x35
    823e:	3e a9       	ldd	r19, Y+54	; 0x36
    8240:	4f a9       	ldd	r20, Y+55	; 0x37
    8242:	58 ad       	ldd	r21, Y+56	; 0x38
    8244:	0e 94 64 49 	call	0x92c8	; 0x92c8 <__mulsi3>
    8248:	9b 01       	movw	r18, r22
    824a:	ac 01       	movw	r20, r24
    824c:	ad a4       	ldd	r10, Y+45	; 0x2d
    824e:	be a4       	ldd	r11, Y+46	; 0x2e
    8250:	cf a4       	ldd	r12, Y+47	; 0x2f
    8252:	d8 a8       	ldd	r13, Y+48	; 0x30
    8254:	d5 01       	movw	r26, r10
    8256:	99 27       	eor	r25, r25
    8258:	88 27       	eor	r24, r24
    825a:	ad 8c       	ldd	r10, Y+29	; 0x1d
    825c:	be 8c       	ldd	r11, Y+30	; 0x1e
    825e:	cf 8c       	ldd	r12, Y+31	; 0x1f
    8260:	d8 a0       	ldd	r13, Y+32	; 0x20
    8262:	6f ef       	ldi	r22, 0xFF	; 255
    8264:	e6 2e       	mov	r14, r22
    8266:	6f ef       	ldi	r22, 0xFF	; 255
    8268:	f6 2e       	mov	r15, r22
    826a:	01 2d       	mov	r16, r1
    826c:	11 2d       	mov	r17, r1
    826e:	ae 20       	and	r10, r14
    8270:	bf 20       	and	r11, r15
    8272:	c0 22       	and	r12, r16
    8274:	d1 22       	and	r13, r17
    8276:	8a 29       	or	r24, r10
    8278:	9b 29       	or	r25, r11
    827a:	ac 29       	or	r26, r12
    827c:	bd 29       	or	r27, r13
    827e:	82 17       	cp	r24, r18
    8280:	93 07       	cpc	r25, r19
    8282:	a4 07       	cpc	r26, r20
    8284:	b5 07       	cpc	r27, r21
    8286:	e0 f4       	brcc	.+56     	; 0x82c0 <__udivdi3+0xaf0>
    8288:	08 94       	sec
    828a:	61 08       	sbc	r6, r1
    828c:	71 08       	sbc	r7, r1
    828e:	81 08       	sbc	r8, r1
    8290:	91 08       	sbc	r9, r1
    8292:	82 0d       	add	r24, r2
    8294:	93 1d       	adc	r25, r3
    8296:	a4 1d       	adc	r26, r4
    8298:	b5 1d       	adc	r27, r5
    829a:	82 15       	cp	r24, r2
    829c:	93 05       	cpc	r25, r3
    829e:	a4 05       	cpc	r26, r4
    82a0:	b5 05       	cpc	r27, r5
    82a2:	70 f0       	brcs	.+28     	; 0x82c0 <__udivdi3+0xaf0>
    82a4:	82 17       	cp	r24, r18
    82a6:	93 07       	cpc	r25, r19
    82a8:	a4 07       	cpc	r26, r20
    82aa:	b5 07       	cpc	r27, r21
    82ac:	48 f4       	brcc	.+18     	; 0x82c0 <__udivdi3+0xaf0>
    82ae:	08 94       	sec
    82b0:	61 08       	sbc	r6, r1
    82b2:	71 08       	sbc	r7, r1
    82b4:	81 08       	sbc	r8, r1
    82b6:	91 08       	sbc	r9, r1
    82b8:	82 0d       	add	r24, r2
    82ba:	93 1d       	adc	r25, r3
    82bc:	a4 1d       	adc	r26, r4
    82be:	b5 1d       	adc	r27, r5
    82c0:	1c 01       	movw	r2, r24
    82c2:	2d 01       	movw	r4, r26
    82c4:	22 1a       	sub	r2, r18
    82c6:	33 0a       	sbc	r3, r19
    82c8:	44 0a       	sbc	r4, r20
    82ca:	55 0a       	sbc	r5, r21
    82cc:	2d 8e       	std	Y+29, r2	; 0x1d
    82ce:	3e 8e       	std	Y+30, r3	; 0x1e
    82d0:	4f 8e       	std	Y+31, r4	; 0x1f
    82d2:	58 a2       	std	Y+32, r5	; 0x20
    82d4:	a9 8c       	ldd	r10, Y+25	; 0x19
    82d6:	ba 8c       	ldd	r11, Y+26	; 0x1a
    82d8:	cb 8c       	ldd	r12, Y+27	; 0x1b
    82da:	dc 8c       	ldd	r13, Y+28	; 0x1c
    82dc:	85 01       	movw	r16, r10
    82de:	ff 24       	eor	r15, r15
    82e0:	ee 24       	eor	r14, r14
    82e2:	e6 28       	or	r14, r6
    82e4:	f7 28       	or	r15, r7
    82e6:	08 29       	or	r16, r8
    82e8:	19 29       	or	r17, r9
    82ea:	af ef       	ldi	r26, 0xFF	; 255
    82ec:	aa 2e       	mov	r10, r26
    82ee:	af ef       	ldi	r26, 0xFF	; 255
    82f0:	ba 2e       	mov	r11, r26
    82f2:	c1 2c       	mov	r12, r1
    82f4:	d1 2c       	mov	r13, r1
    82f6:	ae 20       	and	r10, r14
    82f8:	bf 20       	and	r11, r15
    82fa:	c0 22       	and	r12, r16
    82fc:	d1 22       	and	r13, r17
    82fe:	18 01       	movw	r2, r16
    8300:	44 24       	eor	r4, r4
    8302:	55 24       	eor	r5, r5
    8304:	69 a8       	ldd	r6, Y+49	; 0x31
    8306:	7a a8       	ldd	r7, Y+50	; 0x32
    8308:	8b a8       	ldd	r8, Y+51	; 0x33
    830a:	9c a8       	ldd	r9, Y+52	; 0x34
    830c:	2f ef       	ldi	r18, 0xFF	; 255
    830e:	3f ef       	ldi	r19, 0xFF	; 255
    8310:	40 e0       	ldi	r20, 0x00	; 0
    8312:	50 e0       	ldi	r21, 0x00	; 0
    8314:	62 22       	and	r6, r18
    8316:	73 22       	and	r7, r19
    8318:	84 22       	and	r8, r20
    831a:	95 22       	and	r9, r21
    831c:	69 a9       	ldd	r22, Y+49	; 0x31
    831e:	7a a9       	ldd	r23, Y+50	; 0x32
    8320:	8b a9       	ldd	r24, Y+51	; 0x33
    8322:	9c a9       	ldd	r25, Y+52	; 0x34
    8324:	ac 01       	movw	r20, r24
    8326:	66 27       	eor	r22, r22
    8328:	77 27       	eor	r23, r23
    832a:	49 8f       	std	Y+25, r20	; 0x19
    832c:	5a 8f       	std	Y+26, r21	; 0x1a
    832e:	6b 8f       	std	Y+27, r22	; 0x1b
    8330:	7c 8f       	std	Y+28, r23	; 0x1c
    8332:	c6 01       	movw	r24, r12
    8334:	b5 01       	movw	r22, r10
    8336:	a4 01       	movw	r20, r8
    8338:	93 01       	movw	r18, r6
    833a:	0e 94 64 49 	call	0x92c8	; 0x92c8 <__mulsi3>
    833e:	69 a3       	std	Y+33, r22	; 0x21
    8340:	7a a3       	std	Y+34, r23	; 0x22
    8342:	8b a3       	std	Y+35, r24	; 0x23
    8344:	9c a3       	std	Y+36, r25	; 0x24
    8346:	c6 01       	movw	r24, r12
    8348:	b5 01       	movw	r22, r10
    834a:	29 8d       	ldd	r18, Y+25	; 0x19
    834c:	3a 8d       	ldd	r19, Y+26	; 0x1a
    834e:	4b 8d       	ldd	r20, Y+27	; 0x1b
    8350:	5c 8d       	ldd	r21, Y+28	; 0x1c
    8352:	0e 94 64 49 	call	0x92c8	; 0x92c8 <__mulsi3>
    8356:	5b 01       	movw	r10, r22
    8358:	6c 01       	movw	r12, r24
    835a:	c2 01       	movw	r24, r4
    835c:	b1 01       	movw	r22, r2
    835e:	a4 01       	movw	r20, r8
    8360:	93 01       	movw	r18, r6
    8362:	0e 94 64 49 	call	0x92c8	; 0x92c8 <__mulsi3>
    8366:	3b 01       	movw	r6, r22
    8368:	4c 01       	movw	r8, r24
    836a:	c2 01       	movw	r24, r4
    836c:	b1 01       	movw	r22, r2
    836e:	29 8d       	ldd	r18, Y+25	; 0x19
    8370:	3a 8d       	ldd	r19, Y+26	; 0x1a
    8372:	4b 8d       	ldd	r20, Y+27	; 0x1b
    8374:	5c 8d       	ldd	r21, Y+28	; 0x1c
    8376:	0e 94 64 49 	call	0x92c8	; 0x92c8 <__mulsi3>
    837a:	9b 01       	movw	r18, r22
    837c:	ac 01       	movw	r20, r24
    837e:	a6 0c       	add	r10, r6
    8380:	b7 1c       	adc	r11, r7
    8382:	c8 1c       	adc	r12, r8
    8384:	d9 1c       	adc	r13, r9
    8386:	29 a0       	ldd	r2, Y+33	; 0x21
    8388:	3a a0       	ldd	r3, Y+34	; 0x22
    838a:	4b a0       	ldd	r4, Y+35	; 0x23
    838c:	5c a0       	ldd	r5, Y+36	; 0x24
    838e:	c2 01       	movw	r24, r4
    8390:	aa 27       	eor	r26, r26
    8392:	bb 27       	eor	r27, r27
    8394:	a8 0e       	add	r10, r24
    8396:	b9 1e       	adc	r11, r25
    8398:	ca 1e       	adc	r12, r26
    839a:	db 1e       	adc	r13, r27
    839c:	a6 14       	cp	r10, r6
    839e:	b7 04       	cpc	r11, r7
    83a0:	c8 04       	cpc	r12, r8
    83a2:	d9 04       	cpc	r13, r9
    83a4:	20 f4       	brcc	.+8      	; 0x83ae <__udivdi3+0xbde>
    83a6:	20 50       	subi	r18, 0x00	; 0
    83a8:	30 40       	sbci	r19, 0x00	; 0
    83aa:	4f 4f       	sbci	r20, 0xFF	; 255
    83ac:	5f 4f       	sbci	r21, 0xFF	; 255
    83ae:	c6 01       	movw	r24, r12
    83b0:	aa 27       	eor	r26, r26
    83b2:	bb 27       	eor	r27, r27
    83b4:	82 0f       	add	r24, r18
    83b6:	93 1f       	adc	r25, r19
    83b8:	a4 1f       	adc	r26, r20
    83ba:	b5 1f       	adc	r27, r21
    83bc:	2d 8d       	ldd	r18, Y+29	; 0x1d
    83be:	3e 8d       	ldd	r19, Y+30	; 0x1e
    83c0:	4f 8d       	ldd	r20, Y+31	; 0x1f
    83c2:	58 a1       	ldd	r21, Y+32	; 0x20
    83c4:	28 17       	cp	r18, r24
    83c6:	39 07       	cpc	r19, r25
    83c8:	4a 07       	cpc	r20, r26
    83ca:	5b 07       	cpc	r21, r27
    83cc:	18 f1       	brcs	.+70     	; 0x8414 <__udivdi3+0xc44>
    83ce:	82 17       	cp	r24, r18
    83d0:	93 07       	cpc	r25, r19
    83d2:	a4 07       	cpc	r26, r20
    83d4:	b5 07       	cpc	r27, r21
    83d6:	a1 f5       	brne	.+104    	; 0x8440 <__udivdi3+0xc70>
    83d8:	65 01       	movw	r12, r10
    83da:	bb 24       	eor	r11, r11
    83dc:	aa 24       	eor	r10, r10
    83de:	89 a1       	ldd	r24, Y+33	; 0x21
    83e0:	9a a1       	ldd	r25, Y+34	; 0x22
    83e2:	ab a1       	ldd	r26, Y+35	; 0x23
    83e4:	bc a1       	ldd	r27, Y+36	; 0x24
    83e6:	a0 70       	andi	r26, 0x00	; 0
    83e8:	b0 70       	andi	r27, 0x00	; 0
    83ea:	a8 0e       	add	r10, r24
    83ec:	b9 1e       	adc	r11, r25
    83ee:	ca 1e       	adc	r12, r26
    83f0:	db 1e       	adc	r13, r27
    83f2:	8d a1       	ldd	r24, Y+37	; 0x25
    83f4:	9e a1       	ldd	r25, Y+38	; 0x26
    83f6:	af a1       	ldd	r26, Y+39	; 0x27
    83f8:	b8 a5       	ldd	r27, Y+40	; 0x28
    83fa:	09 a4       	ldd	r0, Y+41	; 0x29
    83fc:	04 c0       	rjmp	.+8      	; 0x8406 <__udivdi3+0xc36>
    83fe:	88 0f       	add	r24, r24
    8400:	99 1f       	adc	r25, r25
    8402:	aa 1f       	adc	r26, r26
    8404:	bb 1f       	adc	r27, r27
    8406:	0a 94       	dec	r0
    8408:	d2 f7       	brpl	.-12     	; 0x83fe <__udivdi3+0xc2e>
    840a:	8a 15       	cp	r24, r10
    840c:	9b 05       	cpc	r25, r11
    840e:	ac 05       	cpc	r26, r12
    8410:	bd 05       	cpc	r27, r13
    8412:	b0 f4       	brcc	.+44     	; 0x8440 <__udivdi3+0xc70>
    8414:	08 94       	sec
    8416:	e1 08       	sbc	r14, r1
    8418:	f1 08       	sbc	r15, r1
    841a:	01 09       	sbc	r16, r1
    841c:	11 09       	sbc	r17, r1
    841e:	10 c0       	rjmp	.+32     	; 0x8440 <__udivdi3+0xc70>
    8420:	aa 24       	eor	r10, r10
    8422:	bb 24       	eor	r11, r11
    8424:	65 01       	movw	r12, r10
    8426:	ee 24       	eor	r14, r14
    8428:	ff 24       	eor	r15, r15
    842a:	87 01       	movw	r16, r14
    842c:	0c c0       	rjmp	.+24     	; 0x8446 <__udivdi3+0xc76>
    842e:	aa 24       	eor	r10, r10
    8430:	bb 24       	eor	r11, r11
    8432:	65 01       	movw	r12, r10
    8434:	81 e0       	ldi	r24, 0x01	; 1
    8436:	e8 2e       	mov	r14, r24
    8438:	f1 2c       	mov	r15, r1
    843a:	01 2d       	mov	r16, r1
    843c:	11 2d       	mov	r17, r1
    843e:	03 c0       	rjmp	.+6      	; 0x8446 <__udivdi3+0xc76>
    8440:	aa 24       	eor	r10, r10
    8442:	bb 24       	eor	r11, r11
    8444:	65 01       	movw	r12, r10
    8446:	fe 01       	movw	r30, r28
    8448:	71 96       	adiw	r30, 0x11	; 17
    844a:	88 e0       	ldi	r24, 0x08	; 8
    844c:	df 01       	movw	r26, r30
    844e:	1d 92       	st	X+, r1
    8450:	8a 95       	dec	r24
    8452:	e9 f7       	brne	.-6      	; 0x844e <__udivdi3+0xc7e>
    8454:	e9 8a       	std	Y+17, r14	; 0x11
    8456:	fa 8a       	std	Y+18, r15	; 0x12
    8458:	0b 8b       	std	Y+19, r16	; 0x13
    845a:	1c 8b       	std	Y+20, r17	; 0x14
    845c:	ad 8a       	std	Y+21, r10	; 0x15
    845e:	be 8a       	std	Y+22, r11	; 0x16
    8460:	cf 8a       	std	Y+23, r12	; 0x17
    8462:	d8 8e       	std	Y+24, r13	; 0x18
    8464:	2e 2d       	mov	r18, r14
    8466:	3a 89       	ldd	r19, Y+18	; 0x12
    8468:	4b 89       	ldd	r20, Y+19	; 0x13
    846a:	5c 89       	ldd	r21, Y+20	; 0x14
    846c:	6a 2d       	mov	r22, r10
    846e:	7e 89       	ldd	r23, Y+22	; 0x16
    8470:	8f 89       	ldd	r24, Y+23	; 0x17
    8472:	98 8d       	ldd	r25, Y+24	; 0x18
    8474:	e8 96       	adiw	r28, 0x38	; 56
    8476:	e2 e1       	ldi	r30, 0x12	; 18
    8478:	0c 94 d5 49 	jmp	0x93aa	; 0x93aa <__epilogue_restores__>

0000847c <vfprintf>:
    847c:	2f 92       	push	r2
    847e:	3f 92       	push	r3
    8480:	4f 92       	push	r4
    8482:	5f 92       	push	r5
    8484:	6f 92       	push	r6
    8486:	7f 92       	push	r7
    8488:	8f 92       	push	r8
    848a:	9f 92       	push	r9
    848c:	af 92       	push	r10
    848e:	bf 92       	push	r11
    8490:	cf 92       	push	r12
    8492:	df 92       	push	r13
    8494:	ef 92       	push	r14
    8496:	ff 92       	push	r15
    8498:	0f 93       	push	r16
    849a:	1f 93       	push	r17
    849c:	df 93       	push	r29
    849e:	cf 93       	push	r28
    84a0:	cd b7       	in	r28, 0x3d	; 61
    84a2:	de b7       	in	r29, 0x3e	; 62
    84a4:	63 97       	sbiw	r28, 0x13	; 19
    84a6:	0f b6       	in	r0, 0x3f	; 63
    84a8:	f8 94       	cli
    84aa:	de bf       	out	0x3e, r29	; 62
    84ac:	0f be       	out	0x3f, r0	; 63
    84ae:	cd bf       	out	0x3d, r28	; 61
    84b0:	6c 01       	movw	r12, r24
    84b2:	7f 87       	std	Y+15, r23	; 0x0f
    84b4:	6e 87       	std	Y+14, r22	; 0x0e
    84b6:	fc 01       	movw	r30, r24
    84b8:	17 82       	std	Z+7, r1	; 0x07
    84ba:	16 82       	std	Z+6, r1	; 0x06
    84bc:	83 81       	ldd	r24, Z+3	; 0x03
    84be:	81 fd       	sbrc	r24, 1
    84c0:	04 c0       	rjmp	.+8      	; 0x84ca <vfprintf+0x4e>
    84c2:	6f c3       	rjmp	.+1758   	; 0x8ba2 <vfprintf+0x726>
    84c4:	4c 85       	ldd	r20, Y+12	; 0x0c
    84c6:	5d 85       	ldd	r21, Y+13	; 0x0d
    84c8:	04 c0       	rjmp	.+8      	; 0x84d2 <vfprintf+0x56>
    84ca:	1e 01       	movw	r2, r28
    84cc:	08 94       	sec
    84ce:	21 1c       	adc	r2, r1
    84d0:	31 1c       	adc	r3, r1
    84d2:	f6 01       	movw	r30, r12
    84d4:	93 81       	ldd	r25, Z+3	; 0x03
    84d6:	ee 85       	ldd	r30, Y+14	; 0x0e
    84d8:	ff 85       	ldd	r31, Y+15	; 0x0f
    84da:	93 fd       	sbrc	r25, 3
    84dc:	85 91       	lpm	r24, Z+
    84de:	93 ff       	sbrs	r25, 3
    84e0:	81 91       	ld	r24, Z+
    84e2:	ff 87       	std	Y+15, r31	; 0x0f
    84e4:	ee 87       	std	Y+14, r30	; 0x0e
    84e6:	88 23       	and	r24, r24
    84e8:	09 f4       	brne	.+2      	; 0x84ec <vfprintf+0x70>
    84ea:	57 c3       	rjmp	.+1710   	; 0x8b9a <vfprintf+0x71e>
    84ec:	85 32       	cpi	r24, 0x25	; 37
    84ee:	41 f4       	brne	.+16     	; 0x8500 <vfprintf+0x84>
    84f0:	93 fd       	sbrc	r25, 3
    84f2:	85 91       	lpm	r24, Z+
    84f4:	93 ff       	sbrs	r25, 3
    84f6:	81 91       	ld	r24, Z+
    84f8:	ff 87       	std	Y+15, r31	; 0x0f
    84fa:	ee 87       	std	Y+14, r30	; 0x0e
    84fc:	85 32       	cpi	r24, 0x25	; 37
    84fe:	59 f4       	brne	.+22     	; 0x8516 <vfprintf+0x9a>
    8500:	90 e0       	ldi	r25, 0x00	; 0
    8502:	b6 01       	movw	r22, r12
    8504:	4a 8b       	std	Y+18, r20	; 0x12
    8506:	5b 8b       	std	Y+19, r21	; 0x13
    8508:	0e 94 6b 4b 	call	0x96d6	; 0x96d6 <fputc>
    850c:	4a 89       	ldd	r20, Y+18	; 0x12
    850e:	5b 89       	ldd	r21, Y+19	; 0x13
    8510:	5d 87       	std	Y+13, r21	; 0x0d
    8512:	4c 87       	std	Y+12, r20	; 0x0c
    8514:	d7 cf       	rjmp	.-82     	; 0x84c4 <vfprintf+0x48>
    8516:	10 e0       	ldi	r17, 0x00	; 0
    8518:	ff 24       	eor	r15, r15
    851a:	00 e0       	ldi	r16, 0x00	; 0
    851c:	00 32       	cpi	r16, 0x20	; 32
    851e:	b0 f4       	brcc	.+44     	; 0x854c <vfprintf+0xd0>
    8520:	8b 32       	cpi	r24, 0x2B	; 43
    8522:	69 f0       	breq	.+26     	; 0x853e <vfprintf+0xc2>
    8524:	8c 32       	cpi	r24, 0x2C	; 44
    8526:	28 f4       	brcc	.+10     	; 0x8532 <vfprintf+0xb6>
    8528:	80 32       	cpi	r24, 0x20	; 32
    852a:	51 f0       	breq	.+20     	; 0x8540 <vfprintf+0xc4>
    852c:	83 32       	cpi	r24, 0x23	; 35
    852e:	71 f4       	brne	.+28     	; 0x854c <vfprintf+0xd0>
    8530:	0b c0       	rjmp	.+22     	; 0x8548 <vfprintf+0xcc>
    8532:	8d 32       	cpi	r24, 0x2D	; 45
    8534:	39 f0       	breq	.+14     	; 0x8544 <vfprintf+0xc8>
    8536:	80 33       	cpi	r24, 0x30	; 48
    8538:	49 f4       	brne	.+18     	; 0x854c <vfprintf+0xd0>
    853a:	01 60       	ori	r16, 0x01	; 1
    853c:	2c c0       	rjmp	.+88     	; 0x8596 <vfprintf+0x11a>
    853e:	02 60       	ori	r16, 0x02	; 2
    8540:	04 60       	ori	r16, 0x04	; 4
    8542:	29 c0       	rjmp	.+82     	; 0x8596 <vfprintf+0x11a>
    8544:	08 60       	ori	r16, 0x08	; 8
    8546:	27 c0       	rjmp	.+78     	; 0x8596 <vfprintf+0x11a>
    8548:	00 61       	ori	r16, 0x10	; 16
    854a:	25 c0       	rjmp	.+74     	; 0x8596 <vfprintf+0x11a>
    854c:	07 fd       	sbrc	r16, 7
    854e:	2e c0       	rjmp	.+92     	; 0x85ac <vfprintf+0x130>
    8550:	28 2f       	mov	r18, r24
    8552:	20 53       	subi	r18, 0x30	; 48
    8554:	2a 30       	cpi	r18, 0x0A	; 10
    8556:	98 f4       	brcc	.+38     	; 0x857e <vfprintf+0x102>
    8558:	06 ff       	sbrs	r16, 6
    855a:	08 c0       	rjmp	.+16     	; 0x856c <vfprintf+0xf0>
    855c:	81 2f       	mov	r24, r17
    855e:	88 0f       	add	r24, r24
    8560:	18 2f       	mov	r17, r24
    8562:	11 0f       	add	r17, r17
    8564:	11 0f       	add	r17, r17
    8566:	18 0f       	add	r17, r24
    8568:	12 0f       	add	r17, r18
    856a:	15 c0       	rjmp	.+42     	; 0x8596 <vfprintf+0x11a>
    856c:	8f 2d       	mov	r24, r15
    856e:	88 0f       	add	r24, r24
    8570:	f8 2e       	mov	r15, r24
    8572:	ff 0c       	add	r15, r15
    8574:	ff 0c       	add	r15, r15
    8576:	f8 0e       	add	r15, r24
    8578:	f2 0e       	add	r15, r18
    857a:	00 62       	ori	r16, 0x20	; 32
    857c:	0c c0       	rjmp	.+24     	; 0x8596 <vfprintf+0x11a>
    857e:	8e 32       	cpi	r24, 0x2E	; 46
    8580:	21 f4       	brne	.+8      	; 0x858a <vfprintf+0x10e>
    8582:	06 fd       	sbrc	r16, 6
    8584:	0a c3       	rjmp	.+1556   	; 0x8b9a <vfprintf+0x71e>
    8586:	00 64       	ori	r16, 0x40	; 64
    8588:	06 c0       	rjmp	.+12     	; 0x8596 <vfprintf+0x11a>
    858a:	8c 36       	cpi	r24, 0x6C	; 108
    858c:	11 f4       	brne	.+4      	; 0x8592 <vfprintf+0x116>
    858e:	00 68       	ori	r16, 0x80	; 128
    8590:	02 c0       	rjmp	.+4      	; 0x8596 <vfprintf+0x11a>
    8592:	88 36       	cpi	r24, 0x68	; 104
    8594:	59 f4       	brne	.+22     	; 0x85ac <vfprintf+0x130>
    8596:	ee 85       	ldd	r30, Y+14	; 0x0e
    8598:	ff 85       	ldd	r31, Y+15	; 0x0f
    859a:	93 fd       	sbrc	r25, 3
    859c:	85 91       	lpm	r24, Z+
    859e:	93 ff       	sbrs	r25, 3
    85a0:	81 91       	ld	r24, Z+
    85a2:	ff 87       	std	Y+15, r31	; 0x0f
    85a4:	ee 87       	std	Y+14, r30	; 0x0e
    85a6:	88 23       	and	r24, r24
    85a8:	09 f0       	breq	.+2      	; 0x85ac <vfprintf+0x130>
    85aa:	b8 cf       	rjmp	.-144    	; 0x851c <vfprintf+0xa0>
    85ac:	98 2f       	mov	r25, r24
    85ae:	95 54       	subi	r25, 0x45	; 69
    85b0:	93 30       	cpi	r25, 0x03	; 3
    85b2:	18 f4       	brcc	.+6      	; 0x85ba <vfprintf+0x13e>
    85b4:	00 61       	ori	r16, 0x10	; 16
    85b6:	80 5e       	subi	r24, 0xE0	; 224
    85b8:	06 c0       	rjmp	.+12     	; 0x85c6 <vfprintf+0x14a>
    85ba:	98 2f       	mov	r25, r24
    85bc:	95 56       	subi	r25, 0x65	; 101
    85be:	93 30       	cpi	r25, 0x03	; 3
    85c0:	08 f0       	brcs	.+2      	; 0x85c4 <vfprintf+0x148>
    85c2:	9b c1       	rjmp	.+822    	; 0x88fa <vfprintf+0x47e>
    85c4:	0f 7e       	andi	r16, 0xEF	; 239
    85c6:	06 ff       	sbrs	r16, 6
    85c8:	16 e0       	ldi	r17, 0x06	; 6
    85ca:	6f e3       	ldi	r22, 0x3F	; 63
    85cc:	e6 2e       	mov	r14, r22
    85ce:	e0 22       	and	r14, r16
    85d0:	85 36       	cpi	r24, 0x65	; 101
    85d2:	19 f4       	brne	.+6      	; 0x85da <vfprintf+0x15e>
    85d4:	f0 e4       	ldi	r31, 0x40	; 64
    85d6:	ef 2a       	or	r14, r31
    85d8:	07 c0       	rjmp	.+14     	; 0x85e8 <vfprintf+0x16c>
    85da:	86 36       	cpi	r24, 0x66	; 102
    85dc:	19 f4       	brne	.+6      	; 0x85e4 <vfprintf+0x168>
    85de:	20 e8       	ldi	r18, 0x80	; 128
    85e0:	e2 2a       	or	r14, r18
    85e2:	02 c0       	rjmp	.+4      	; 0x85e8 <vfprintf+0x16c>
    85e4:	11 11       	cpse	r17, r1
    85e6:	11 50       	subi	r17, 0x01	; 1
    85e8:	e7 fe       	sbrs	r14, 7
    85ea:	06 c0       	rjmp	.+12     	; 0x85f8 <vfprintf+0x17c>
    85ec:	1c 33       	cpi	r17, 0x3C	; 60
    85ee:	40 f4       	brcc	.+16     	; 0x8600 <vfprintf+0x184>
    85f0:	91 2e       	mov	r9, r17
    85f2:	93 94       	inc	r9
    85f4:	27 e0       	ldi	r18, 0x07	; 7
    85f6:	0b c0       	rjmp	.+22     	; 0x860e <vfprintf+0x192>
    85f8:	18 30       	cpi	r17, 0x08	; 8
    85fa:	30 f4       	brcc	.+12     	; 0x8608 <vfprintf+0x18c>
    85fc:	21 2f       	mov	r18, r17
    85fe:	06 c0       	rjmp	.+12     	; 0x860c <vfprintf+0x190>
    8600:	27 e0       	ldi	r18, 0x07	; 7
    8602:	3c e3       	ldi	r19, 0x3C	; 60
    8604:	93 2e       	mov	r9, r19
    8606:	03 c0       	rjmp	.+6      	; 0x860e <vfprintf+0x192>
    8608:	27 e0       	ldi	r18, 0x07	; 7
    860a:	17 e0       	ldi	r17, 0x07	; 7
    860c:	99 24       	eor	r9, r9
    860e:	ca 01       	movw	r24, r20
    8610:	04 96       	adiw	r24, 0x04	; 4
    8612:	9d 87       	std	Y+13, r25	; 0x0d
    8614:	8c 87       	std	Y+12, r24	; 0x0c
    8616:	fa 01       	movw	r30, r20
    8618:	60 81       	ld	r22, Z
    861a:	71 81       	ldd	r23, Z+1	; 0x01
    861c:	82 81       	ldd	r24, Z+2	; 0x02
    861e:	93 81       	ldd	r25, Z+3	; 0x03
    8620:	a1 01       	movw	r20, r2
    8622:	09 2d       	mov	r16, r9
    8624:	0e 94 f0 49 	call	0x93e0	; 0x93e0 <__ftoa_engine>
    8628:	5c 01       	movw	r10, r24
    862a:	69 80       	ldd	r6, Y+1	; 0x01
    862c:	26 2d       	mov	r18, r6
    862e:	30 e0       	ldi	r19, 0x00	; 0
    8630:	39 8b       	std	Y+17, r19	; 0x11
    8632:	28 8b       	std	Y+16, r18	; 0x10
    8634:	60 fe       	sbrs	r6, 0
    8636:	03 c0       	rjmp	.+6      	; 0x863e <vfprintf+0x1c2>
    8638:	38 89       	ldd	r19, Y+16	; 0x10
    863a:	33 ff       	sbrs	r19, 3
    863c:	06 c0       	rjmp	.+12     	; 0x864a <vfprintf+0x1ce>
    863e:	e1 fc       	sbrc	r14, 1
    8640:	06 c0       	rjmp	.+12     	; 0x864e <vfprintf+0x1d2>
    8642:	e2 fe       	sbrs	r14, 2
    8644:	06 c0       	rjmp	.+12     	; 0x8652 <vfprintf+0x1d6>
    8646:	00 e2       	ldi	r16, 0x20	; 32
    8648:	05 c0       	rjmp	.+10     	; 0x8654 <vfprintf+0x1d8>
    864a:	0d e2       	ldi	r16, 0x2D	; 45
    864c:	03 c0       	rjmp	.+6      	; 0x8654 <vfprintf+0x1d8>
    864e:	0b e2       	ldi	r16, 0x2B	; 43
    8650:	01 c0       	rjmp	.+2      	; 0x8654 <vfprintf+0x1d8>
    8652:	00 e0       	ldi	r16, 0x00	; 0
    8654:	88 89       	ldd	r24, Y+16	; 0x10
    8656:	99 89       	ldd	r25, Y+17	; 0x11
    8658:	8c 70       	andi	r24, 0x0C	; 12
    865a:	90 70       	andi	r25, 0x00	; 0
    865c:	00 97       	sbiw	r24, 0x00	; 0
    865e:	c1 f1       	breq	.+112    	; 0x86d0 <vfprintf+0x254>
    8660:	00 23       	and	r16, r16
    8662:	11 f0       	breq	.+4      	; 0x8668 <vfprintf+0x1ec>
    8664:	84 e0       	ldi	r24, 0x04	; 4
    8666:	01 c0       	rjmp	.+2      	; 0x866a <vfprintf+0x1ee>
    8668:	83 e0       	ldi	r24, 0x03	; 3
    866a:	8f 15       	cp	r24, r15
    866c:	58 f4       	brcc	.+22     	; 0x8684 <vfprintf+0x208>
    866e:	f8 1a       	sub	r15, r24
    8670:	e3 fc       	sbrc	r14, 3
    8672:	09 c0       	rjmp	.+18     	; 0x8686 <vfprintf+0x20a>
    8674:	80 e2       	ldi	r24, 0x20	; 32
    8676:	90 e0       	ldi	r25, 0x00	; 0
    8678:	b6 01       	movw	r22, r12
    867a:	0e 94 6b 4b 	call	0x96d6	; 0x96d6 <fputc>
    867e:	fa 94       	dec	r15
    8680:	c9 f7       	brne	.-14     	; 0x8674 <vfprintf+0x1f8>
    8682:	01 c0       	rjmp	.+2      	; 0x8686 <vfprintf+0x20a>
    8684:	ff 24       	eor	r15, r15
    8686:	00 23       	and	r16, r16
    8688:	29 f0       	breq	.+10     	; 0x8694 <vfprintf+0x218>
    868a:	80 2f       	mov	r24, r16
    868c:	90 e0       	ldi	r25, 0x00	; 0
    868e:	b6 01       	movw	r22, r12
    8690:	0e 94 6b 4b 	call	0x96d6	; 0x96d6 <fputc>
    8694:	88 89       	ldd	r24, Y+16	; 0x10
    8696:	83 fd       	sbrc	r24, 3
    8698:	03 c0       	rjmp	.+6      	; 0x86a0 <vfprintf+0x224>
    869a:	02 e8       	ldi	r16, 0x82	; 130
    869c:	19 e0       	ldi	r17, 0x09	; 9
    869e:	0e c0       	rjmp	.+28     	; 0x86bc <vfprintf+0x240>
    86a0:	0e e7       	ldi	r16, 0x7E	; 126
    86a2:	19 e0       	ldi	r17, 0x09	; 9
    86a4:	0b c0       	rjmp	.+22     	; 0x86bc <vfprintf+0x240>
    86a6:	a1 14       	cp	r10, r1
    86a8:	b1 04       	cpc	r11, r1
    86aa:	09 f0       	breq	.+2      	; 0x86ae <vfprintf+0x232>
    86ac:	80 52       	subi	r24, 0x20	; 32
    86ae:	90 e0       	ldi	r25, 0x00	; 0
    86b0:	b6 01       	movw	r22, r12
    86b2:	0e 94 6b 4b 	call	0x96d6	; 0x96d6 <fputc>
    86b6:	0f 5f       	subi	r16, 0xFF	; 255
    86b8:	1f 4f       	sbci	r17, 0xFF	; 255
    86ba:	05 c0       	rjmp	.+10     	; 0x86c6 <vfprintf+0x24a>
    86bc:	ae 2c       	mov	r10, r14
    86be:	bb 24       	eor	r11, r11
    86c0:	90 e1       	ldi	r25, 0x10	; 16
    86c2:	a9 22       	and	r10, r25
    86c4:	bb 24       	eor	r11, r11
    86c6:	f8 01       	movw	r30, r16
    86c8:	84 91       	lpm	r24, Z+
    86ca:	88 23       	and	r24, r24
    86cc:	61 f7       	brne	.-40     	; 0x86a6 <vfprintf+0x22a>
    86ce:	62 c2       	rjmp	.+1220   	; 0x8b94 <vfprintf+0x718>
    86d0:	e7 fe       	sbrs	r14, 7
    86d2:	0e c0       	rjmp	.+28     	; 0x86f0 <vfprintf+0x274>
    86d4:	9a 0c       	add	r9, r10
    86d6:	f8 89       	ldd	r31, Y+16	; 0x10
    86d8:	f4 ff       	sbrs	r31, 4
    86da:	04 c0       	rjmp	.+8      	; 0x86e4 <vfprintf+0x268>
    86dc:	8a 81       	ldd	r24, Y+2	; 0x02
    86de:	81 33       	cpi	r24, 0x31	; 49
    86e0:	09 f4       	brne	.+2      	; 0x86e4 <vfprintf+0x268>
    86e2:	9a 94       	dec	r9
    86e4:	19 14       	cp	r1, r9
    86e6:	54 f5       	brge	.+84     	; 0x873c <vfprintf+0x2c0>
    86e8:	29 2d       	mov	r18, r9
    86ea:	29 30       	cpi	r18, 0x09	; 9
    86ec:	50 f5       	brcc	.+84     	; 0x8742 <vfprintf+0x2c6>
    86ee:	2d c0       	rjmp	.+90     	; 0x874a <vfprintf+0x2ce>
    86f0:	e6 fc       	sbrc	r14, 6
    86f2:	2b c0       	rjmp	.+86     	; 0x874a <vfprintf+0x2ce>
    86f4:	81 2f       	mov	r24, r17
    86f6:	90 e0       	ldi	r25, 0x00	; 0
    86f8:	8a 15       	cp	r24, r10
    86fa:	9b 05       	cpc	r25, r11
    86fc:	4c f0       	brlt	.+18     	; 0x8710 <vfprintf+0x294>
    86fe:	3c ef       	ldi	r19, 0xFC	; 252
    8700:	a3 16       	cp	r10, r19
    8702:	3f ef       	ldi	r19, 0xFF	; 255
    8704:	b3 06       	cpc	r11, r19
    8706:	24 f0       	brlt	.+8      	; 0x8710 <vfprintf+0x294>
    8708:	80 e8       	ldi	r24, 0x80	; 128
    870a:	e8 2a       	or	r14, r24
    870c:	01 c0       	rjmp	.+2      	; 0x8710 <vfprintf+0x294>
    870e:	11 50       	subi	r17, 0x01	; 1
    8710:	11 23       	and	r17, r17
    8712:	49 f0       	breq	.+18     	; 0x8726 <vfprintf+0x2aa>
    8714:	e2 e0       	ldi	r30, 0x02	; 2
    8716:	f0 e0       	ldi	r31, 0x00	; 0
    8718:	ec 0f       	add	r30, r28
    871a:	fd 1f       	adc	r31, r29
    871c:	e1 0f       	add	r30, r17
    871e:	f1 1d       	adc	r31, r1
    8720:	80 81       	ld	r24, Z
    8722:	80 33       	cpi	r24, 0x30	; 48
    8724:	a1 f3       	breq	.-24     	; 0x870e <vfprintf+0x292>
    8726:	e7 fe       	sbrs	r14, 7
    8728:	10 c0       	rjmp	.+32     	; 0x874a <vfprintf+0x2ce>
    872a:	91 2e       	mov	r9, r17
    872c:	93 94       	inc	r9
    872e:	81 2f       	mov	r24, r17
    8730:	90 e0       	ldi	r25, 0x00	; 0
    8732:	a8 16       	cp	r10, r24
    8734:	b9 06       	cpc	r11, r25
    8736:	44 f4       	brge	.+16     	; 0x8748 <vfprintf+0x2cc>
    8738:	1a 19       	sub	r17, r10
    873a:	07 c0       	rjmp	.+14     	; 0x874a <vfprintf+0x2ce>
    873c:	99 24       	eor	r9, r9
    873e:	93 94       	inc	r9
    8740:	04 c0       	rjmp	.+8      	; 0x874a <vfprintf+0x2ce>
    8742:	98 e0       	ldi	r25, 0x08	; 8
    8744:	99 2e       	mov	r9, r25
    8746:	01 c0       	rjmp	.+2      	; 0x874a <vfprintf+0x2ce>
    8748:	10 e0       	ldi	r17, 0x00	; 0
    874a:	e7 fe       	sbrs	r14, 7
    874c:	07 c0       	rjmp	.+14     	; 0x875c <vfprintf+0x2e0>
    874e:	1a 14       	cp	r1, r10
    8750:	1b 04       	cpc	r1, r11
    8752:	3c f4       	brge	.+14     	; 0x8762 <vfprintf+0x2e6>
    8754:	95 01       	movw	r18, r10
    8756:	2f 5f       	subi	r18, 0xFF	; 255
    8758:	3f 4f       	sbci	r19, 0xFF	; 255
    875a:	05 c0       	rjmp	.+10     	; 0x8766 <vfprintf+0x2ea>
    875c:	25 e0       	ldi	r18, 0x05	; 5
    875e:	30 e0       	ldi	r19, 0x00	; 0
    8760:	02 c0       	rjmp	.+4      	; 0x8766 <vfprintf+0x2ea>
    8762:	21 e0       	ldi	r18, 0x01	; 1
    8764:	30 e0       	ldi	r19, 0x00	; 0
    8766:	00 23       	and	r16, r16
    8768:	11 f0       	breq	.+4      	; 0x876e <vfprintf+0x2f2>
    876a:	2f 5f       	subi	r18, 0xFF	; 255
    876c:	3f 4f       	sbci	r19, 0xFF	; 255
    876e:	11 23       	and	r17, r17
    8770:	29 f0       	breq	.+10     	; 0x877c <vfprintf+0x300>
    8772:	81 2f       	mov	r24, r17
    8774:	90 e0       	ldi	r25, 0x00	; 0
    8776:	01 96       	adiw	r24, 0x01	; 1
    8778:	28 0f       	add	r18, r24
    877a:	39 1f       	adc	r19, r25
    877c:	8f 2d       	mov	r24, r15
    877e:	90 e0       	ldi	r25, 0x00	; 0
    8780:	28 17       	cp	r18, r24
    8782:	39 07       	cpc	r19, r25
    8784:	14 f4       	brge	.+4      	; 0x878a <vfprintf+0x30e>
    8786:	f2 1a       	sub	r15, r18
    8788:	01 c0       	rjmp	.+2      	; 0x878c <vfprintf+0x310>
    878a:	ff 24       	eor	r15, r15
    878c:	4e 2c       	mov	r4, r14
    878e:	55 24       	eor	r5, r5
    8790:	c2 01       	movw	r24, r4
    8792:	89 70       	andi	r24, 0x09	; 9
    8794:	90 70       	andi	r25, 0x00	; 0
    8796:	00 97       	sbiw	r24, 0x00	; 0
    8798:	49 f4       	brne	.+18     	; 0x87ac <vfprintf+0x330>
    879a:	06 c0       	rjmp	.+12     	; 0x87a8 <vfprintf+0x32c>
    879c:	80 e2       	ldi	r24, 0x20	; 32
    879e:	90 e0       	ldi	r25, 0x00	; 0
    87a0:	b6 01       	movw	r22, r12
    87a2:	0e 94 6b 4b 	call	0x96d6	; 0x96d6 <fputc>
    87a6:	fa 94       	dec	r15
    87a8:	ff 20       	and	r15, r15
    87aa:	c1 f7       	brne	.-16     	; 0x879c <vfprintf+0x320>
    87ac:	00 23       	and	r16, r16
    87ae:	29 f0       	breq	.+10     	; 0x87ba <vfprintf+0x33e>
    87b0:	80 2f       	mov	r24, r16
    87b2:	90 e0       	ldi	r25, 0x00	; 0
    87b4:	b6 01       	movw	r22, r12
    87b6:	0e 94 6b 4b 	call	0x96d6	; 0x96d6 <fputc>
    87ba:	43 fc       	sbrc	r4, 3
    87bc:	09 c0       	rjmp	.+18     	; 0x87d0 <vfprintf+0x354>
    87be:	06 c0       	rjmp	.+12     	; 0x87cc <vfprintf+0x350>
    87c0:	80 e3       	ldi	r24, 0x30	; 48
    87c2:	90 e0       	ldi	r25, 0x00	; 0
    87c4:	b6 01       	movw	r22, r12
    87c6:	0e 94 6b 4b 	call	0x96d6	; 0x96d6 <fputc>
    87ca:	fa 94       	dec	r15
    87cc:	ff 20       	and	r15, r15
    87ce:	c1 f7       	brne	.-16     	; 0x87c0 <vfprintf+0x344>
    87d0:	e7 fe       	sbrs	r14, 7
    87d2:	46 c0       	rjmp	.+140    	; 0x8860 <vfprintf+0x3e4>
    87d4:	35 01       	movw	r6, r10
    87d6:	b7 fe       	sbrs	r11, 7
    87d8:	02 c0       	rjmp	.+4      	; 0x87de <vfprintf+0x362>
    87da:	66 24       	eor	r6, r6
    87dc:	77 24       	eor	r7, r7
    87de:	25 01       	movw	r4, r10
    87e0:	08 94       	sec
    87e2:	41 1c       	adc	r4, r1
    87e4:	51 1c       	adc	r5, r1
    87e6:	46 18       	sub	r4, r6
    87e8:	57 08       	sbc	r5, r7
    87ea:	42 0c       	add	r4, r2
    87ec:	53 1c       	adc	r5, r3
    87ee:	f5 01       	movw	r30, r10
    87f0:	e9 19       	sub	r30, r9
    87f2:	f1 09       	sbc	r31, r1
    87f4:	4f 01       	movw	r8, r30
    87f6:	81 2f       	mov	r24, r17
    87f8:	90 e0       	ldi	r25, 0x00	; 0
    87fa:	00 27       	eor	r16, r16
    87fc:	11 27       	eor	r17, r17
    87fe:	08 1b       	sub	r16, r24
    8800:	19 0b       	sbc	r17, r25
    8802:	ff ef       	ldi	r31, 0xFF	; 255
    8804:	6f 16       	cp	r6, r31
    8806:	ff ef       	ldi	r31, 0xFF	; 255
    8808:	7f 06       	cpc	r7, r31
    880a:	29 f4       	brne	.+10     	; 0x8816 <vfprintf+0x39a>
    880c:	8e e2       	ldi	r24, 0x2E	; 46
    880e:	90 e0       	ldi	r25, 0x00	; 0
    8810:	b6 01       	movw	r22, r12
    8812:	0e 94 6b 4b 	call	0x96d6	; 0x96d6 <fputc>
    8816:	a6 14       	cp	r10, r6
    8818:	b7 04       	cpc	r11, r7
    881a:	34 f0       	brlt	.+12     	; 0x8828 <vfprintf+0x3ac>
    881c:	86 14       	cp	r8, r6
    881e:	97 04       	cpc	r9, r7
    8820:	1c f4       	brge	.+6      	; 0x8828 <vfprintf+0x3ac>
    8822:	f2 01       	movw	r30, r4
    8824:	80 81       	ld	r24, Z
    8826:	01 c0       	rjmp	.+2      	; 0x882a <vfprintf+0x3ae>
    8828:	80 e3       	ldi	r24, 0x30	; 48
    882a:	08 94       	sec
    882c:	61 08       	sbc	r6, r1
    882e:	71 08       	sbc	r7, r1
    8830:	08 94       	sec
    8832:	41 1c       	adc	r4, r1
    8834:	51 1c       	adc	r5, r1
    8836:	60 16       	cp	r6, r16
    8838:	71 06       	cpc	r7, r17
    883a:	2c f0       	brlt	.+10     	; 0x8846 <vfprintf+0x3ca>
    883c:	90 e0       	ldi	r25, 0x00	; 0
    883e:	b6 01       	movw	r22, r12
    8840:	0e 94 6b 4b 	call	0x96d6	; 0x96d6 <fputc>
    8844:	de cf       	rjmp	.-68     	; 0x8802 <vfprintf+0x386>
    8846:	6a 14       	cp	r6, r10
    8848:	7b 04       	cpc	r7, r11
    884a:	41 f4       	brne	.+16     	; 0x885c <vfprintf+0x3e0>
    884c:	9a 81       	ldd	r25, Y+2	; 0x02
    884e:	96 33       	cpi	r25, 0x36	; 54
    8850:	20 f4       	brcc	.+8      	; 0x885a <vfprintf+0x3de>
    8852:	95 33       	cpi	r25, 0x35	; 53
    8854:	19 f4       	brne	.+6      	; 0x885c <vfprintf+0x3e0>
    8856:	f8 89       	ldd	r31, Y+16	; 0x10
    8858:	f4 ff       	sbrs	r31, 4
    885a:	81 e3       	ldi	r24, 0x31	; 49
    885c:	90 e0       	ldi	r25, 0x00	; 0
    885e:	49 c0       	rjmp	.+146    	; 0x88f2 <vfprintf+0x476>
    8860:	8a 81       	ldd	r24, Y+2	; 0x02
    8862:	81 33       	cpi	r24, 0x31	; 49
    8864:	11 f0       	breq	.+4      	; 0x886a <vfprintf+0x3ee>
    8866:	2f ee       	ldi	r18, 0xEF	; 239
    8868:	62 22       	and	r6, r18
    886a:	90 e0       	ldi	r25, 0x00	; 0
    886c:	b6 01       	movw	r22, r12
    886e:	0e 94 6b 4b 	call	0x96d6	; 0x96d6 <fputc>
    8872:	11 23       	and	r17, r17
    8874:	89 f0       	breq	.+34     	; 0x8898 <vfprintf+0x41c>
    8876:	8e e2       	ldi	r24, 0x2E	; 46
    8878:	90 e0       	ldi	r25, 0x00	; 0
    887a:	b6 01       	movw	r22, r12
    887c:	0e 94 6b 4b 	call	0x96d6	; 0x96d6 <fputc>
    8880:	02 e0       	ldi	r16, 0x02	; 2
    8882:	f1 01       	movw	r30, r2
    8884:	e0 0f       	add	r30, r16
    8886:	f1 1d       	adc	r31, r1
    8888:	0f 5f       	subi	r16, 0xFF	; 255
    888a:	80 81       	ld	r24, Z
    888c:	90 e0       	ldi	r25, 0x00	; 0
    888e:	b6 01       	movw	r22, r12
    8890:	0e 94 6b 4b 	call	0x96d6	; 0x96d6 <fputc>
    8894:	11 50       	subi	r17, 0x01	; 1
    8896:	a9 f7       	brne	.-22     	; 0x8882 <vfprintf+0x406>
    8898:	44 fe       	sbrs	r4, 4
    889a:	03 c0       	rjmp	.+6      	; 0x88a2 <vfprintf+0x426>
    889c:	85 e4       	ldi	r24, 0x45	; 69
    889e:	90 e0       	ldi	r25, 0x00	; 0
    88a0:	02 c0       	rjmp	.+4      	; 0x88a6 <vfprintf+0x42a>
    88a2:	85 e6       	ldi	r24, 0x65	; 101
    88a4:	90 e0       	ldi	r25, 0x00	; 0
    88a6:	b6 01       	movw	r22, r12
    88a8:	0e 94 6b 4b 	call	0x96d6	; 0x96d6 <fputc>
    88ac:	b7 fc       	sbrc	r11, 7
    88ae:	05 c0       	rjmp	.+10     	; 0x88ba <vfprintf+0x43e>
    88b0:	a1 14       	cp	r10, r1
    88b2:	b1 04       	cpc	r11, r1
    88b4:	41 f4       	brne	.+16     	; 0x88c6 <vfprintf+0x44a>
    88b6:	64 fe       	sbrs	r6, 4
    88b8:	06 c0       	rjmp	.+12     	; 0x88c6 <vfprintf+0x44a>
    88ba:	b0 94       	com	r11
    88bc:	a1 94       	neg	r10
    88be:	b1 08       	sbc	r11, r1
    88c0:	b3 94       	inc	r11
    88c2:	8d e2       	ldi	r24, 0x2D	; 45
    88c4:	01 c0       	rjmp	.+2      	; 0x88c8 <vfprintf+0x44c>
    88c6:	8b e2       	ldi	r24, 0x2B	; 43
    88c8:	90 e0       	ldi	r25, 0x00	; 0
    88ca:	b6 01       	movw	r22, r12
    88cc:	0e 94 6b 4b 	call	0x96d6	; 0x96d6 <fputc>
    88d0:	80 e3       	ldi	r24, 0x30	; 48
    88d2:	05 c0       	rjmp	.+10     	; 0x88de <vfprintf+0x462>
    88d4:	8f 5f       	subi	r24, 0xFF	; 255
    88d6:	e6 ef       	ldi	r30, 0xF6	; 246
    88d8:	ff ef       	ldi	r31, 0xFF	; 255
    88da:	ae 0e       	add	r10, r30
    88dc:	bf 1e       	adc	r11, r31
    88de:	fa e0       	ldi	r31, 0x0A	; 10
    88e0:	af 16       	cp	r10, r31
    88e2:	b1 04       	cpc	r11, r1
    88e4:	bc f7       	brge	.-18     	; 0x88d4 <vfprintf+0x458>
    88e6:	90 e0       	ldi	r25, 0x00	; 0
    88e8:	b6 01       	movw	r22, r12
    88ea:	0e 94 6b 4b 	call	0x96d6	; 0x96d6 <fputc>
    88ee:	c5 01       	movw	r24, r10
    88f0:	c0 96       	adiw	r24, 0x30	; 48
    88f2:	b6 01       	movw	r22, r12
    88f4:	0e 94 6b 4b 	call	0x96d6	; 0x96d6 <fputc>
    88f8:	4d c1       	rjmp	.+666    	; 0x8b94 <vfprintf+0x718>
    88fa:	83 36       	cpi	r24, 0x63	; 99
    88fc:	31 f0       	breq	.+12     	; 0x890a <vfprintf+0x48e>
    88fe:	83 37       	cpi	r24, 0x73	; 115
    8900:	89 f0       	breq	.+34     	; 0x8924 <vfprintf+0x4a8>
    8902:	83 35       	cpi	r24, 0x53	; 83
    8904:	09 f0       	breq	.+2      	; 0x8908 <vfprintf+0x48c>
    8906:	59 c0       	rjmp	.+178    	; 0x89ba <vfprintf+0x53e>
    8908:	22 c0       	rjmp	.+68     	; 0x894e <vfprintf+0x4d2>
    890a:	9a 01       	movw	r18, r20
    890c:	2e 5f       	subi	r18, 0xFE	; 254
    890e:	3f 4f       	sbci	r19, 0xFF	; 255
    8910:	3d 87       	std	Y+13, r19	; 0x0d
    8912:	2c 87       	std	Y+12, r18	; 0x0c
    8914:	fa 01       	movw	r30, r20
    8916:	80 81       	ld	r24, Z
    8918:	89 83       	std	Y+1, r24	; 0x01
    891a:	31 01       	movw	r6, r2
    891c:	81 e0       	ldi	r24, 0x01	; 1
    891e:	a8 2e       	mov	r10, r24
    8920:	b1 2c       	mov	r11, r1
    8922:	13 c0       	rjmp	.+38     	; 0x894a <vfprintf+0x4ce>
    8924:	9a 01       	movw	r18, r20
    8926:	2e 5f       	subi	r18, 0xFE	; 254
    8928:	3f 4f       	sbci	r19, 0xFF	; 255
    892a:	3d 87       	std	Y+13, r19	; 0x0d
    892c:	2c 87       	std	Y+12, r18	; 0x0c
    892e:	fa 01       	movw	r30, r20
    8930:	60 80       	ld	r6, Z
    8932:	71 80       	ldd	r7, Z+1	; 0x01
    8934:	06 ff       	sbrs	r16, 6
    8936:	03 c0       	rjmp	.+6      	; 0x893e <vfprintf+0x4c2>
    8938:	61 2f       	mov	r22, r17
    893a:	70 e0       	ldi	r23, 0x00	; 0
    893c:	02 c0       	rjmp	.+4      	; 0x8942 <vfprintf+0x4c6>
    893e:	6f ef       	ldi	r22, 0xFF	; 255
    8940:	7f ef       	ldi	r23, 0xFF	; 255
    8942:	c3 01       	movw	r24, r6
    8944:	0e 94 d3 4a 	call	0x95a6	; 0x95a6 <strnlen>
    8948:	5c 01       	movw	r10, r24
    894a:	0f 77       	andi	r16, 0x7F	; 127
    894c:	14 c0       	rjmp	.+40     	; 0x8976 <vfprintf+0x4fa>
    894e:	9a 01       	movw	r18, r20
    8950:	2e 5f       	subi	r18, 0xFE	; 254
    8952:	3f 4f       	sbci	r19, 0xFF	; 255
    8954:	3d 87       	std	Y+13, r19	; 0x0d
    8956:	2c 87       	std	Y+12, r18	; 0x0c
    8958:	fa 01       	movw	r30, r20
    895a:	60 80       	ld	r6, Z
    895c:	71 80       	ldd	r7, Z+1	; 0x01
    895e:	06 ff       	sbrs	r16, 6
    8960:	03 c0       	rjmp	.+6      	; 0x8968 <vfprintf+0x4ec>
    8962:	61 2f       	mov	r22, r17
    8964:	70 e0       	ldi	r23, 0x00	; 0
    8966:	02 c0       	rjmp	.+4      	; 0x896c <vfprintf+0x4f0>
    8968:	6f ef       	ldi	r22, 0xFF	; 255
    896a:	7f ef       	ldi	r23, 0xFF	; 255
    896c:	c3 01       	movw	r24, r6
    896e:	0e 94 c8 4a 	call	0x9590	; 0x9590 <strnlen_P>
    8972:	5c 01       	movw	r10, r24
    8974:	00 68       	ori	r16, 0x80	; 128
    8976:	03 fd       	sbrc	r16, 3
    8978:	1c c0       	rjmp	.+56     	; 0x89b2 <vfprintf+0x536>
    897a:	06 c0       	rjmp	.+12     	; 0x8988 <vfprintf+0x50c>
    897c:	80 e2       	ldi	r24, 0x20	; 32
    897e:	90 e0       	ldi	r25, 0x00	; 0
    8980:	b6 01       	movw	r22, r12
    8982:	0e 94 6b 4b 	call	0x96d6	; 0x96d6 <fputc>
    8986:	fa 94       	dec	r15
    8988:	8f 2d       	mov	r24, r15
    898a:	90 e0       	ldi	r25, 0x00	; 0
    898c:	a8 16       	cp	r10, r24
    898e:	b9 06       	cpc	r11, r25
    8990:	a8 f3       	brcs	.-22     	; 0x897c <vfprintf+0x500>
    8992:	0f c0       	rjmp	.+30     	; 0x89b2 <vfprintf+0x536>
    8994:	f3 01       	movw	r30, r6
    8996:	07 fd       	sbrc	r16, 7
    8998:	85 91       	lpm	r24, Z+
    899a:	07 ff       	sbrs	r16, 7
    899c:	81 91       	ld	r24, Z+
    899e:	3f 01       	movw	r6, r30
    89a0:	90 e0       	ldi	r25, 0x00	; 0
    89a2:	b6 01       	movw	r22, r12
    89a4:	0e 94 6b 4b 	call	0x96d6	; 0x96d6 <fputc>
    89a8:	f1 10       	cpse	r15, r1
    89aa:	fa 94       	dec	r15
    89ac:	08 94       	sec
    89ae:	a1 08       	sbc	r10, r1
    89b0:	b1 08       	sbc	r11, r1
    89b2:	a1 14       	cp	r10, r1
    89b4:	b1 04       	cpc	r11, r1
    89b6:	71 f7       	brne	.-36     	; 0x8994 <vfprintf+0x518>
    89b8:	ed c0       	rjmp	.+474    	; 0x8b94 <vfprintf+0x718>
    89ba:	84 36       	cpi	r24, 0x64	; 100
    89bc:	11 f0       	breq	.+4      	; 0x89c2 <vfprintf+0x546>
    89be:	89 36       	cpi	r24, 0x69	; 105
    89c0:	61 f5       	brne	.+88     	; 0x8a1a <vfprintf+0x59e>
    89c2:	07 ff       	sbrs	r16, 7
    89c4:	0b c0       	rjmp	.+22     	; 0x89dc <vfprintf+0x560>
    89c6:	9a 01       	movw	r18, r20
    89c8:	2c 5f       	subi	r18, 0xFC	; 252
    89ca:	3f 4f       	sbci	r19, 0xFF	; 255
    89cc:	3d 87       	std	Y+13, r19	; 0x0d
    89ce:	2c 87       	std	Y+12, r18	; 0x0c
    89d0:	fa 01       	movw	r30, r20
    89d2:	60 81       	ld	r22, Z
    89d4:	71 81       	ldd	r23, Z+1	; 0x01
    89d6:	82 81       	ldd	r24, Z+2	; 0x02
    89d8:	93 81       	ldd	r25, Z+3	; 0x03
    89da:	0c c0       	rjmp	.+24     	; 0x89f4 <vfprintf+0x578>
    89dc:	9a 01       	movw	r18, r20
    89de:	2e 5f       	subi	r18, 0xFE	; 254
    89e0:	3f 4f       	sbci	r19, 0xFF	; 255
    89e2:	3d 87       	std	Y+13, r19	; 0x0d
    89e4:	2c 87       	std	Y+12, r18	; 0x0c
    89e6:	fa 01       	movw	r30, r20
    89e8:	60 81       	ld	r22, Z
    89ea:	71 81       	ldd	r23, Z+1	; 0x01
    89ec:	88 27       	eor	r24, r24
    89ee:	77 fd       	sbrc	r23, 7
    89f0:	80 95       	com	r24
    89f2:	98 2f       	mov	r25, r24
    89f4:	0f 76       	andi	r16, 0x6F	; 111
    89f6:	97 ff       	sbrs	r25, 7
    89f8:	08 c0       	rjmp	.+16     	; 0x8a0a <vfprintf+0x58e>
    89fa:	90 95       	com	r25
    89fc:	80 95       	com	r24
    89fe:	70 95       	com	r23
    8a00:	61 95       	neg	r22
    8a02:	7f 4f       	sbci	r23, 0xFF	; 255
    8a04:	8f 4f       	sbci	r24, 0xFF	; 255
    8a06:	9f 4f       	sbci	r25, 0xFF	; 255
    8a08:	00 68       	ori	r16, 0x80	; 128
    8a0a:	a1 01       	movw	r20, r2
    8a0c:	2a e0       	ldi	r18, 0x0A	; 10
    8a0e:	30 e0       	ldi	r19, 0x00	; 0
    8a10:	0e 94 d9 4b 	call	0x97b2	; 0x97b2 <__ultoa_invert>
    8a14:	98 2e       	mov	r9, r24
    8a16:	92 18       	sub	r9, r2
    8a18:	41 c0       	rjmp	.+130    	; 0x8a9c <vfprintf+0x620>
    8a1a:	85 37       	cpi	r24, 0x75	; 117
    8a1c:	21 f4       	brne	.+8      	; 0x8a26 <vfprintf+0x5aa>
    8a1e:	0f 7e       	andi	r16, 0xEF	; 239
    8a20:	2a e0       	ldi	r18, 0x0A	; 10
    8a22:	30 e0       	ldi	r19, 0x00	; 0
    8a24:	20 c0       	rjmp	.+64     	; 0x8a66 <vfprintf+0x5ea>
    8a26:	09 7f       	andi	r16, 0xF9	; 249
    8a28:	8f 36       	cpi	r24, 0x6F	; 111
    8a2a:	a9 f0       	breq	.+42     	; 0x8a56 <vfprintf+0x5da>
    8a2c:	80 37       	cpi	r24, 0x70	; 112
    8a2e:	20 f4       	brcc	.+8      	; 0x8a38 <vfprintf+0x5bc>
    8a30:	88 35       	cpi	r24, 0x58	; 88
    8a32:	09 f0       	breq	.+2      	; 0x8a36 <vfprintf+0x5ba>
    8a34:	b2 c0       	rjmp	.+356    	; 0x8b9a <vfprintf+0x71e>
    8a36:	0b c0       	rjmp	.+22     	; 0x8a4e <vfprintf+0x5d2>
    8a38:	80 37       	cpi	r24, 0x70	; 112
    8a3a:	21 f0       	breq	.+8      	; 0x8a44 <vfprintf+0x5c8>
    8a3c:	88 37       	cpi	r24, 0x78	; 120
    8a3e:	09 f0       	breq	.+2      	; 0x8a42 <vfprintf+0x5c6>
    8a40:	ac c0       	rjmp	.+344    	; 0x8b9a <vfprintf+0x71e>
    8a42:	01 c0       	rjmp	.+2      	; 0x8a46 <vfprintf+0x5ca>
    8a44:	00 61       	ori	r16, 0x10	; 16
    8a46:	04 ff       	sbrs	r16, 4
    8a48:	09 c0       	rjmp	.+18     	; 0x8a5c <vfprintf+0x5e0>
    8a4a:	04 60       	ori	r16, 0x04	; 4
    8a4c:	07 c0       	rjmp	.+14     	; 0x8a5c <vfprintf+0x5e0>
    8a4e:	04 ff       	sbrs	r16, 4
    8a50:	08 c0       	rjmp	.+16     	; 0x8a62 <vfprintf+0x5e6>
    8a52:	06 60       	ori	r16, 0x06	; 6
    8a54:	06 c0       	rjmp	.+12     	; 0x8a62 <vfprintf+0x5e6>
    8a56:	28 e0       	ldi	r18, 0x08	; 8
    8a58:	30 e0       	ldi	r19, 0x00	; 0
    8a5a:	05 c0       	rjmp	.+10     	; 0x8a66 <vfprintf+0x5ea>
    8a5c:	20 e1       	ldi	r18, 0x10	; 16
    8a5e:	30 e0       	ldi	r19, 0x00	; 0
    8a60:	02 c0       	rjmp	.+4      	; 0x8a66 <vfprintf+0x5ea>
    8a62:	20 e1       	ldi	r18, 0x10	; 16
    8a64:	32 e0       	ldi	r19, 0x02	; 2
    8a66:	07 ff       	sbrs	r16, 7
    8a68:	0a c0       	rjmp	.+20     	; 0x8a7e <vfprintf+0x602>
    8a6a:	ca 01       	movw	r24, r20
    8a6c:	04 96       	adiw	r24, 0x04	; 4
    8a6e:	9d 87       	std	Y+13, r25	; 0x0d
    8a70:	8c 87       	std	Y+12, r24	; 0x0c
    8a72:	fa 01       	movw	r30, r20
    8a74:	60 81       	ld	r22, Z
    8a76:	71 81       	ldd	r23, Z+1	; 0x01
    8a78:	82 81       	ldd	r24, Z+2	; 0x02
    8a7a:	93 81       	ldd	r25, Z+3	; 0x03
    8a7c:	09 c0       	rjmp	.+18     	; 0x8a90 <vfprintf+0x614>
    8a7e:	ca 01       	movw	r24, r20
    8a80:	02 96       	adiw	r24, 0x02	; 2
    8a82:	9d 87       	std	Y+13, r25	; 0x0d
    8a84:	8c 87       	std	Y+12, r24	; 0x0c
    8a86:	fa 01       	movw	r30, r20
    8a88:	60 81       	ld	r22, Z
    8a8a:	71 81       	ldd	r23, Z+1	; 0x01
    8a8c:	80 e0       	ldi	r24, 0x00	; 0
    8a8e:	90 e0       	ldi	r25, 0x00	; 0
    8a90:	a1 01       	movw	r20, r2
    8a92:	0e 94 d9 4b 	call	0x97b2	; 0x97b2 <__ultoa_invert>
    8a96:	98 2e       	mov	r9, r24
    8a98:	92 18       	sub	r9, r2
    8a9a:	0f 77       	andi	r16, 0x7F	; 127
    8a9c:	06 ff       	sbrs	r16, 6
    8a9e:	09 c0       	rjmp	.+18     	; 0x8ab2 <vfprintf+0x636>
    8aa0:	0e 7f       	andi	r16, 0xFE	; 254
    8aa2:	91 16       	cp	r9, r17
    8aa4:	30 f4       	brcc	.+12     	; 0x8ab2 <vfprintf+0x636>
    8aa6:	04 ff       	sbrs	r16, 4
    8aa8:	06 c0       	rjmp	.+12     	; 0x8ab6 <vfprintf+0x63a>
    8aaa:	02 fd       	sbrc	r16, 2
    8aac:	04 c0       	rjmp	.+8      	; 0x8ab6 <vfprintf+0x63a>
    8aae:	0f 7e       	andi	r16, 0xEF	; 239
    8ab0:	02 c0       	rjmp	.+4      	; 0x8ab6 <vfprintf+0x63a>
    8ab2:	e9 2c       	mov	r14, r9
    8ab4:	01 c0       	rjmp	.+2      	; 0x8ab8 <vfprintf+0x63c>
    8ab6:	e1 2e       	mov	r14, r17
    8ab8:	80 2f       	mov	r24, r16
    8aba:	90 e0       	ldi	r25, 0x00	; 0
    8abc:	04 ff       	sbrs	r16, 4
    8abe:	0c c0       	rjmp	.+24     	; 0x8ad8 <vfprintf+0x65c>
    8ac0:	fe 01       	movw	r30, r28
    8ac2:	e9 0d       	add	r30, r9
    8ac4:	f1 1d       	adc	r31, r1
    8ac6:	20 81       	ld	r18, Z
    8ac8:	20 33       	cpi	r18, 0x30	; 48
    8aca:	11 f4       	brne	.+4      	; 0x8ad0 <vfprintf+0x654>
    8acc:	09 7e       	andi	r16, 0xE9	; 233
    8ace:	09 c0       	rjmp	.+18     	; 0x8ae2 <vfprintf+0x666>
    8ad0:	e3 94       	inc	r14
    8ad2:	02 ff       	sbrs	r16, 2
    8ad4:	06 c0       	rjmp	.+12     	; 0x8ae2 <vfprintf+0x666>
    8ad6:	04 c0       	rjmp	.+8      	; 0x8ae0 <vfprintf+0x664>
    8ad8:	86 78       	andi	r24, 0x86	; 134
    8ada:	90 70       	andi	r25, 0x00	; 0
    8adc:	00 97       	sbiw	r24, 0x00	; 0
    8ade:	09 f0       	breq	.+2      	; 0x8ae2 <vfprintf+0x666>
    8ae0:	e3 94       	inc	r14
    8ae2:	a0 2e       	mov	r10, r16
    8ae4:	bb 24       	eor	r11, r11
    8ae6:	03 fd       	sbrc	r16, 3
    8ae8:	14 c0       	rjmp	.+40     	; 0x8b12 <vfprintf+0x696>
    8aea:	00 ff       	sbrs	r16, 0
    8aec:	0f c0       	rjmp	.+30     	; 0x8b0c <vfprintf+0x690>
    8aee:	ef 14       	cp	r14, r15
    8af0:	28 f4       	brcc	.+10     	; 0x8afc <vfprintf+0x680>
    8af2:	19 2d       	mov	r17, r9
    8af4:	1f 0d       	add	r17, r15
    8af6:	1e 19       	sub	r17, r14
    8af8:	ef 2c       	mov	r14, r15
    8afa:	08 c0       	rjmp	.+16     	; 0x8b0c <vfprintf+0x690>
    8afc:	19 2d       	mov	r17, r9
    8afe:	06 c0       	rjmp	.+12     	; 0x8b0c <vfprintf+0x690>
    8b00:	80 e2       	ldi	r24, 0x20	; 32
    8b02:	90 e0       	ldi	r25, 0x00	; 0
    8b04:	b6 01       	movw	r22, r12
    8b06:	0e 94 6b 4b 	call	0x96d6	; 0x96d6 <fputc>
    8b0a:	e3 94       	inc	r14
    8b0c:	ef 14       	cp	r14, r15
    8b0e:	c0 f3       	brcs	.-16     	; 0x8b00 <vfprintf+0x684>
    8b10:	04 c0       	rjmp	.+8      	; 0x8b1a <vfprintf+0x69e>
    8b12:	ef 14       	cp	r14, r15
    8b14:	10 f4       	brcc	.+4      	; 0x8b1a <vfprintf+0x69e>
    8b16:	fe 18       	sub	r15, r14
    8b18:	01 c0       	rjmp	.+2      	; 0x8b1c <vfprintf+0x6a0>
    8b1a:	ff 24       	eor	r15, r15
    8b1c:	a4 fe       	sbrs	r10, 4
    8b1e:	0f c0       	rjmp	.+30     	; 0x8b3e <vfprintf+0x6c2>
    8b20:	80 e3       	ldi	r24, 0x30	; 48
    8b22:	90 e0       	ldi	r25, 0x00	; 0
    8b24:	b6 01       	movw	r22, r12
    8b26:	0e 94 6b 4b 	call	0x96d6	; 0x96d6 <fputc>
    8b2a:	a2 fe       	sbrs	r10, 2
    8b2c:	1f c0       	rjmp	.+62     	; 0x8b6c <vfprintf+0x6f0>
    8b2e:	a1 fe       	sbrs	r10, 1
    8b30:	03 c0       	rjmp	.+6      	; 0x8b38 <vfprintf+0x6bc>
    8b32:	88 e5       	ldi	r24, 0x58	; 88
    8b34:	90 e0       	ldi	r25, 0x00	; 0
    8b36:	10 c0       	rjmp	.+32     	; 0x8b58 <vfprintf+0x6dc>
    8b38:	88 e7       	ldi	r24, 0x78	; 120
    8b3a:	90 e0       	ldi	r25, 0x00	; 0
    8b3c:	0d c0       	rjmp	.+26     	; 0x8b58 <vfprintf+0x6dc>
    8b3e:	c5 01       	movw	r24, r10
    8b40:	86 78       	andi	r24, 0x86	; 134
    8b42:	90 70       	andi	r25, 0x00	; 0
    8b44:	00 97       	sbiw	r24, 0x00	; 0
    8b46:	91 f0       	breq	.+36     	; 0x8b6c <vfprintf+0x6f0>
    8b48:	a1 fc       	sbrc	r10, 1
    8b4a:	02 c0       	rjmp	.+4      	; 0x8b50 <vfprintf+0x6d4>
    8b4c:	80 e2       	ldi	r24, 0x20	; 32
    8b4e:	01 c0       	rjmp	.+2      	; 0x8b52 <vfprintf+0x6d6>
    8b50:	8b e2       	ldi	r24, 0x2B	; 43
    8b52:	07 fd       	sbrc	r16, 7
    8b54:	8d e2       	ldi	r24, 0x2D	; 45
    8b56:	90 e0       	ldi	r25, 0x00	; 0
    8b58:	b6 01       	movw	r22, r12
    8b5a:	0e 94 6b 4b 	call	0x96d6	; 0x96d6 <fputc>
    8b5e:	06 c0       	rjmp	.+12     	; 0x8b6c <vfprintf+0x6f0>
    8b60:	80 e3       	ldi	r24, 0x30	; 48
    8b62:	90 e0       	ldi	r25, 0x00	; 0
    8b64:	b6 01       	movw	r22, r12
    8b66:	0e 94 6b 4b 	call	0x96d6	; 0x96d6 <fputc>
    8b6a:	11 50       	subi	r17, 0x01	; 1
    8b6c:	91 16       	cp	r9, r17
    8b6e:	c0 f3       	brcs	.-16     	; 0x8b60 <vfprintf+0x6e4>
    8b70:	9a 94       	dec	r9
    8b72:	f1 01       	movw	r30, r2
    8b74:	e9 0d       	add	r30, r9
    8b76:	f1 1d       	adc	r31, r1
    8b78:	80 81       	ld	r24, Z
    8b7a:	90 e0       	ldi	r25, 0x00	; 0
    8b7c:	b6 01       	movw	r22, r12
    8b7e:	0e 94 6b 4b 	call	0x96d6	; 0x96d6 <fputc>
    8b82:	99 20       	and	r9, r9
    8b84:	a9 f7       	brne	.-22     	; 0x8b70 <vfprintf+0x6f4>
    8b86:	06 c0       	rjmp	.+12     	; 0x8b94 <vfprintf+0x718>
    8b88:	80 e2       	ldi	r24, 0x20	; 32
    8b8a:	90 e0       	ldi	r25, 0x00	; 0
    8b8c:	b6 01       	movw	r22, r12
    8b8e:	0e 94 6b 4b 	call	0x96d6	; 0x96d6 <fputc>
    8b92:	fa 94       	dec	r15
    8b94:	ff 20       	and	r15, r15
    8b96:	c1 f7       	brne	.-16     	; 0x8b88 <vfprintf+0x70c>
    8b98:	95 cc       	rjmp	.-1750   	; 0x84c4 <vfprintf+0x48>
    8b9a:	f6 01       	movw	r30, r12
    8b9c:	26 81       	ldd	r18, Z+6	; 0x06
    8b9e:	37 81       	ldd	r19, Z+7	; 0x07
    8ba0:	02 c0       	rjmp	.+4      	; 0x8ba6 <vfprintf+0x72a>
    8ba2:	2f ef       	ldi	r18, 0xFF	; 255
    8ba4:	3f ef       	ldi	r19, 0xFF	; 255
    8ba6:	c9 01       	movw	r24, r18
    8ba8:	63 96       	adiw	r28, 0x13	; 19
    8baa:	0f b6       	in	r0, 0x3f	; 63
    8bac:	f8 94       	cli
    8bae:	de bf       	out	0x3e, r29	; 62
    8bb0:	0f be       	out	0x3f, r0	; 63
    8bb2:	cd bf       	out	0x3d, r28	; 61
    8bb4:	cf 91       	pop	r28
    8bb6:	df 91       	pop	r29
    8bb8:	1f 91       	pop	r17
    8bba:	0f 91       	pop	r16
    8bbc:	ff 90       	pop	r15
    8bbe:	ef 90       	pop	r14
    8bc0:	df 90       	pop	r13
    8bc2:	cf 90       	pop	r12
    8bc4:	bf 90       	pop	r11
    8bc6:	af 90       	pop	r10
    8bc8:	9f 90       	pop	r9
    8bca:	8f 90       	pop	r8
    8bcc:	7f 90       	pop	r7
    8bce:	6f 90       	pop	r6
    8bd0:	5f 90       	pop	r5
    8bd2:	4f 90       	pop	r4
    8bd4:	3f 90       	pop	r3
    8bd6:	2f 90       	pop	r2
    8bd8:	08 95       	ret

00008bda <__subsf3>:
    8bda:	50 58       	subi	r21, 0x80	; 128

00008bdc <__addsf3>:
    8bdc:	bb 27       	eor	r27, r27
    8bde:	aa 27       	eor	r26, r26
    8be0:	0e d0       	rcall	.+28     	; 0x8bfe <__addsf3x>
    8be2:	48 c1       	rjmp	.+656    	; 0x8e74 <__fp_round>
    8be4:	39 d1       	rcall	.+626    	; 0x8e58 <__fp_pscA>
    8be6:	30 f0       	brcs	.+12     	; 0x8bf4 <__addsf3+0x18>
    8be8:	3e d1       	rcall	.+636    	; 0x8e66 <__fp_pscB>
    8bea:	20 f0       	brcs	.+8      	; 0x8bf4 <__addsf3+0x18>
    8bec:	31 f4       	brne	.+12     	; 0x8bfa <__addsf3+0x1e>
    8bee:	9f 3f       	cpi	r25, 0xFF	; 255
    8bf0:	11 f4       	brne	.+4      	; 0x8bf6 <__addsf3+0x1a>
    8bf2:	1e f4       	brtc	.+6      	; 0x8bfa <__addsf3+0x1e>
    8bf4:	2e c1       	rjmp	.+604    	; 0x8e52 <__fp_nan>
    8bf6:	0e f4       	brtc	.+2      	; 0x8bfa <__addsf3+0x1e>
    8bf8:	e0 95       	com	r30
    8bfa:	e7 fb       	bst	r30, 7
    8bfc:	24 c1       	rjmp	.+584    	; 0x8e46 <__fp_inf>

00008bfe <__addsf3x>:
    8bfe:	e9 2f       	mov	r30, r25
    8c00:	4a d1       	rcall	.+660    	; 0x8e96 <__fp_split3>
    8c02:	80 f3       	brcs	.-32     	; 0x8be4 <__addsf3+0x8>
    8c04:	ba 17       	cp	r27, r26
    8c06:	62 07       	cpc	r22, r18
    8c08:	73 07       	cpc	r23, r19
    8c0a:	84 07       	cpc	r24, r20
    8c0c:	95 07       	cpc	r25, r21
    8c0e:	18 f0       	brcs	.+6      	; 0x8c16 <__addsf3x+0x18>
    8c10:	71 f4       	brne	.+28     	; 0x8c2e <__addsf3x+0x30>
    8c12:	9e f5       	brtc	.+102    	; 0x8c7a <__addsf3x+0x7c>
    8c14:	62 c1       	rjmp	.+708    	; 0x8eda <__fp_zero>
    8c16:	0e f4       	brtc	.+2      	; 0x8c1a <__addsf3x+0x1c>
    8c18:	e0 95       	com	r30
    8c1a:	0b 2e       	mov	r0, r27
    8c1c:	ba 2f       	mov	r27, r26
    8c1e:	a0 2d       	mov	r26, r0
    8c20:	0b 01       	movw	r0, r22
    8c22:	b9 01       	movw	r22, r18
    8c24:	90 01       	movw	r18, r0
    8c26:	0c 01       	movw	r0, r24
    8c28:	ca 01       	movw	r24, r20
    8c2a:	a0 01       	movw	r20, r0
    8c2c:	11 24       	eor	r1, r1
    8c2e:	ff 27       	eor	r31, r31
    8c30:	59 1b       	sub	r21, r25
    8c32:	99 f0       	breq	.+38     	; 0x8c5a <__addsf3x+0x5c>
    8c34:	59 3f       	cpi	r21, 0xF9	; 249
    8c36:	50 f4       	brcc	.+20     	; 0x8c4c <__addsf3x+0x4e>
    8c38:	50 3e       	cpi	r21, 0xE0	; 224
    8c3a:	68 f1       	brcs	.+90     	; 0x8c96 <__addsf3x+0x98>
    8c3c:	1a 16       	cp	r1, r26
    8c3e:	f0 40       	sbci	r31, 0x00	; 0
    8c40:	a2 2f       	mov	r26, r18
    8c42:	23 2f       	mov	r18, r19
    8c44:	34 2f       	mov	r19, r20
    8c46:	44 27       	eor	r20, r20
    8c48:	58 5f       	subi	r21, 0xF8	; 248
    8c4a:	f3 cf       	rjmp	.-26     	; 0x8c32 <__addsf3x+0x34>
    8c4c:	46 95       	lsr	r20
    8c4e:	37 95       	ror	r19
    8c50:	27 95       	ror	r18
    8c52:	a7 95       	ror	r26
    8c54:	f0 40       	sbci	r31, 0x00	; 0
    8c56:	53 95       	inc	r21
    8c58:	c9 f7       	brne	.-14     	; 0x8c4c <__addsf3x+0x4e>
    8c5a:	7e f4       	brtc	.+30     	; 0x8c7a <__addsf3x+0x7c>
    8c5c:	1f 16       	cp	r1, r31
    8c5e:	ba 0b       	sbc	r27, r26
    8c60:	62 0b       	sbc	r22, r18
    8c62:	73 0b       	sbc	r23, r19
    8c64:	84 0b       	sbc	r24, r20
    8c66:	ba f0       	brmi	.+46     	; 0x8c96 <__addsf3x+0x98>
    8c68:	91 50       	subi	r25, 0x01	; 1
    8c6a:	a1 f0       	breq	.+40     	; 0x8c94 <__addsf3x+0x96>
    8c6c:	ff 0f       	add	r31, r31
    8c6e:	bb 1f       	adc	r27, r27
    8c70:	66 1f       	adc	r22, r22
    8c72:	77 1f       	adc	r23, r23
    8c74:	88 1f       	adc	r24, r24
    8c76:	c2 f7       	brpl	.-16     	; 0x8c68 <__addsf3x+0x6a>
    8c78:	0e c0       	rjmp	.+28     	; 0x8c96 <__addsf3x+0x98>
    8c7a:	ba 0f       	add	r27, r26
    8c7c:	62 1f       	adc	r22, r18
    8c7e:	73 1f       	adc	r23, r19
    8c80:	84 1f       	adc	r24, r20
    8c82:	48 f4       	brcc	.+18     	; 0x8c96 <__addsf3x+0x98>
    8c84:	87 95       	ror	r24
    8c86:	77 95       	ror	r23
    8c88:	67 95       	ror	r22
    8c8a:	b7 95       	ror	r27
    8c8c:	f7 95       	ror	r31
    8c8e:	9e 3f       	cpi	r25, 0xFE	; 254
    8c90:	08 f0       	brcs	.+2      	; 0x8c94 <__addsf3x+0x96>
    8c92:	b3 cf       	rjmp	.-154    	; 0x8bfa <__addsf3+0x1e>
    8c94:	93 95       	inc	r25
    8c96:	88 0f       	add	r24, r24
    8c98:	08 f0       	brcs	.+2      	; 0x8c9c <__addsf3x+0x9e>
    8c9a:	99 27       	eor	r25, r25
    8c9c:	ee 0f       	add	r30, r30
    8c9e:	97 95       	ror	r25
    8ca0:	87 95       	ror	r24
    8ca2:	08 95       	ret

00008ca4 <__divsf3>:
    8ca4:	0c d0       	rcall	.+24     	; 0x8cbe <__divsf3x>
    8ca6:	e6 c0       	rjmp	.+460    	; 0x8e74 <__fp_round>
    8ca8:	de d0       	rcall	.+444    	; 0x8e66 <__fp_pscB>
    8caa:	40 f0       	brcs	.+16     	; 0x8cbc <__divsf3+0x18>
    8cac:	d5 d0       	rcall	.+426    	; 0x8e58 <__fp_pscA>
    8cae:	30 f0       	brcs	.+12     	; 0x8cbc <__divsf3+0x18>
    8cb0:	21 f4       	brne	.+8      	; 0x8cba <__divsf3+0x16>
    8cb2:	5f 3f       	cpi	r21, 0xFF	; 255
    8cb4:	19 f0       	breq	.+6      	; 0x8cbc <__divsf3+0x18>
    8cb6:	c7 c0       	rjmp	.+398    	; 0x8e46 <__fp_inf>
    8cb8:	51 11       	cpse	r21, r1
    8cba:	10 c1       	rjmp	.+544    	; 0x8edc <__fp_szero>
    8cbc:	ca c0       	rjmp	.+404    	; 0x8e52 <__fp_nan>

00008cbe <__divsf3x>:
    8cbe:	eb d0       	rcall	.+470    	; 0x8e96 <__fp_split3>
    8cc0:	98 f3       	brcs	.-26     	; 0x8ca8 <__divsf3+0x4>

00008cc2 <__divsf3_pse>:
    8cc2:	99 23       	and	r25, r25
    8cc4:	c9 f3       	breq	.-14     	; 0x8cb8 <__divsf3+0x14>
    8cc6:	55 23       	and	r21, r21
    8cc8:	b1 f3       	breq	.-20     	; 0x8cb6 <__divsf3+0x12>
    8cca:	95 1b       	sub	r25, r21
    8ccc:	55 0b       	sbc	r21, r21
    8cce:	bb 27       	eor	r27, r27
    8cd0:	aa 27       	eor	r26, r26
    8cd2:	62 17       	cp	r22, r18
    8cd4:	73 07       	cpc	r23, r19
    8cd6:	84 07       	cpc	r24, r20
    8cd8:	38 f0       	brcs	.+14     	; 0x8ce8 <__divsf3_pse+0x26>
    8cda:	9f 5f       	subi	r25, 0xFF	; 255
    8cdc:	5f 4f       	sbci	r21, 0xFF	; 255
    8cde:	22 0f       	add	r18, r18
    8ce0:	33 1f       	adc	r19, r19
    8ce2:	44 1f       	adc	r20, r20
    8ce4:	aa 1f       	adc	r26, r26
    8ce6:	a9 f3       	breq	.-22     	; 0x8cd2 <__divsf3_pse+0x10>
    8ce8:	33 d0       	rcall	.+102    	; 0x8d50 <__divsf3_pse+0x8e>
    8cea:	0e 2e       	mov	r0, r30
    8cec:	3a f0       	brmi	.+14     	; 0x8cfc <__divsf3_pse+0x3a>
    8cee:	e0 e8       	ldi	r30, 0x80	; 128
    8cf0:	30 d0       	rcall	.+96     	; 0x8d52 <__divsf3_pse+0x90>
    8cf2:	91 50       	subi	r25, 0x01	; 1
    8cf4:	50 40       	sbci	r21, 0x00	; 0
    8cf6:	e6 95       	lsr	r30
    8cf8:	00 1c       	adc	r0, r0
    8cfa:	ca f7       	brpl	.-14     	; 0x8cee <__divsf3_pse+0x2c>
    8cfc:	29 d0       	rcall	.+82     	; 0x8d50 <__divsf3_pse+0x8e>
    8cfe:	fe 2f       	mov	r31, r30
    8d00:	27 d0       	rcall	.+78     	; 0x8d50 <__divsf3_pse+0x8e>
    8d02:	66 0f       	add	r22, r22
    8d04:	77 1f       	adc	r23, r23
    8d06:	88 1f       	adc	r24, r24
    8d08:	bb 1f       	adc	r27, r27
    8d0a:	26 17       	cp	r18, r22
    8d0c:	37 07       	cpc	r19, r23
    8d0e:	48 07       	cpc	r20, r24
    8d10:	ab 07       	cpc	r26, r27
    8d12:	b0 e8       	ldi	r27, 0x80	; 128
    8d14:	09 f0       	breq	.+2      	; 0x8d18 <__divsf3_pse+0x56>
    8d16:	bb 0b       	sbc	r27, r27
    8d18:	80 2d       	mov	r24, r0
    8d1a:	bf 01       	movw	r22, r30
    8d1c:	ff 27       	eor	r31, r31
    8d1e:	93 58       	subi	r25, 0x83	; 131
    8d20:	5f 4f       	sbci	r21, 0xFF	; 255
    8d22:	2a f0       	brmi	.+10     	; 0x8d2e <__divsf3_pse+0x6c>
    8d24:	9e 3f       	cpi	r25, 0xFE	; 254
    8d26:	51 05       	cpc	r21, r1
    8d28:	68 f0       	brcs	.+26     	; 0x8d44 <__divsf3_pse+0x82>
    8d2a:	8d c0       	rjmp	.+282    	; 0x8e46 <__fp_inf>
    8d2c:	d7 c0       	rjmp	.+430    	; 0x8edc <__fp_szero>
    8d2e:	5f 3f       	cpi	r21, 0xFF	; 255
    8d30:	ec f3       	brlt	.-6      	; 0x8d2c <__divsf3_pse+0x6a>
    8d32:	98 3e       	cpi	r25, 0xE8	; 232
    8d34:	dc f3       	brlt	.-10     	; 0x8d2c <__divsf3_pse+0x6a>
    8d36:	86 95       	lsr	r24
    8d38:	77 95       	ror	r23
    8d3a:	67 95       	ror	r22
    8d3c:	b7 95       	ror	r27
    8d3e:	f7 95       	ror	r31
    8d40:	9f 5f       	subi	r25, 0xFF	; 255
    8d42:	c9 f7       	brne	.-14     	; 0x8d36 <__divsf3_pse+0x74>
    8d44:	88 0f       	add	r24, r24
    8d46:	91 1d       	adc	r25, r1
    8d48:	96 95       	lsr	r25
    8d4a:	87 95       	ror	r24
    8d4c:	97 f9       	bld	r25, 7
    8d4e:	08 95       	ret
    8d50:	e1 e0       	ldi	r30, 0x01	; 1
    8d52:	66 0f       	add	r22, r22
    8d54:	77 1f       	adc	r23, r23
    8d56:	88 1f       	adc	r24, r24
    8d58:	bb 1f       	adc	r27, r27
    8d5a:	62 17       	cp	r22, r18
    8d5c:	73 07       	cpc	r23, r19
    8d5e:	84 07       	cpc	r24, r20
    8d60:	ba 07       	cpc	r27, r26
    8d62:	20 f0       	brcs	.+8      	; 0x8d6c <__divsf3_pse+0xaa>
    8d64:	62 1b       	sub	r22, r18
    8d66:	73 0b       	sbc	r23, r19
    8d68:	84 0b       	sbc	r24, r20
    8d6a:	ba 0b       	sbc	r27, r26
    8d6c:	ee 1f       	adc	r30, r30
    8d6e:	88 f7       	brcc	.-30     	; 0x8d52 <__divsf3_pse+0x90>
    8d70:	e0 95       	com	r30
    8d72:	08 95       	ret

00008d74 <__fixunssfsi>:
    8d74:	98 d0       	rcall	.+304    	; 0x8ea6 <__fp_splitA>
    8d76:	88 f0       	brcs	.+34     	; 0x8d9a <__fixunssfsi+0x26>
    8d78:	9f 57       	subi	r25, 0x7F	; 127
    8d7a:	90 f0       	brcs	.+36     	; 0x8da0 <__fixunssfsi+0x2c>
    8d7c:	b9 2f       	mov	r27, r25
    8d7e:	99 27       	eor	r25, r25
    8d80:	b7 51       	subi	r27, 0x17	; 23
    8d82:	a0 f0       	brcs	.+40     	; 0x8dac <__fixunssfsi+0x38>
    8d84:	d1 f0       	breq	.+52     	; 0x8dba <__fixunssfsi+0x46>
    8d86:	66 0f       	add	r22, r22
    8d88:	77 1f       	adc	r23, r23
    8d8a:	88 1f       	adc	r24, r24
    8d8c:	99 1f       	adc	r25, r25
    8d8e:	1a f0       	brmi	.+6      	; 0x8d96 <__fixunssfsi+0x22>
    8d90:	ba 95       	dec	r27
    8d92:	c9 f7       	brne	.-14     	; 0x8d86 <__fixunssfsi+0x12>
    8d94:	12 c0       	rjmp	.+36     	; 0x8dba <__fixunssfsi+0x46>
    8d96:	b1 30       	cpi	r27, 0x01	; 1
    8d98:	81 f0       	breq	.+32     	; 0x8dba <__fixunssfsi+0x46>
    8d9a:	9f d0       	rcall	.+318    	; 0x8eda <__fp_zero>
    8d9c:	b1 e0       	ldi	r27, 0x01	; 1
    8d9e:	08 95       	ret
    8da0:	9c c0       	rjmp	.+312    	; 0x8eda <__fp_zero>
    8da2:	67 2f       	mov	r22, r23
    8da4:	78 2f       	mov	r23, r24
    8da6:	88 27       	eor	r24, r24
    8da8:	b8 5f       	subi	r27, 0xF8	; 248
    8daa:	39 f0       	breq	.+14     	; 0x8dba <__fixunssfsi+0x46>
    8dac:	b9 3f       	cpi	r27, 0xF9	; 249
    8dae:	cc f3       	brlt	.-14     	; 0x8da2 <__fixunssfsi+0x2e>
    8db0:	86 95       	lsr	r24
    8db2:	77 95       	ror	r23
    8db4:	67 95       	ror	r22
    8db6:	b3 95       	inc	r27
    8db8:	d9 f7       	brne	.-10     	; 0x8db0 <__fixunssfsi+0x3c>
    8dba:	3e f4       	brtc	.+14     	; 0x8dca <__fixunssfsi+0x56>
    8dbc:	90 95       	com	r25
    8dbe:	80 95       	com	r24
    8dc0:	70 95       	com	r23
    8dc2:	61 95       	neg	r22
    8dc4:	7f 4f       	sbci	r23, 0xFF	; 255
    8dc6:	8f 4f       	sbci	r24, 0xFF	; 255
    8dc8:	9f 4f       	sbci	r25, 0xFF	; 255
    8dca:	08 95       	ret

00008dcc <__floatunsisf>:
    8dcc:	e8 94       	clt
    8dce:	09 c0       	rjmp	.+18     	; 0x8de2 <__floatsisf+0x12>

00008dd0 <__floatsisf>:
    8dd0:	97 fb       	bst	r25, 7
    8dd2:	3e f4       	brtc	.+14     	; 0x8de2 <__floatsisf+0x12>
    8dd4:	90 95       	com	r25
    8dd6:	80 95       	com	r24
    8dd8:	70 95       	com	r23
    8dda:	61 95       	neg	r22
    8ddc:	7f 4f       	sbci	r23, 0xFF	; 255
    8dde:	8f 4f       	sbci	r24, 0xFF	; 255
    8de0:	9f 4f       	sbci	r25, 0xFF	; 255
    8de2:	99 23       	and	r25, r25
    8de4:	a9 f0       	breq	.+42     	; 0x8e10 <__floatsisf+0x40>
    8de6:	f9 2f       	mov	r31, r25
    8de8:	96 e9       	ldi	r25, 0x96	; 150
    8dea:	bb 27       	eor	r27, r27
    8dec:	93 95       	inc	r25
    8dee:	f6 95       	lsr	r31
    8df0:	87 95       	ror	r24
    8df2:	77 95       	ror	r23
    8df4:	67 95       	ror	r22
    8df6:	b7 95       	ror	r27
    8df8:	f1 11       	cpse	r31, r1
    8dfa:	f8 cf       	rjmp	.-16     	; 0x8dec <__floatsisf+0x1c>
    8dfc:	fa f4       	brpl	.+62     	; 0x8e3c <__floatsisf+0x6c>
    8dfe:	bb 0f       	add	r27, r27
    8e00:	11 f4       	brne	.+4      	; 0x8e06 <__floatsisf+0x36>
    8e02:	60 ff       	sbrs	r22, 0
    8e04:	1b c0       	rjmp	.+54     	; 0x8e3c <__floatsisf+0x6c>
    8e06:	6f 5f       	subi	r22, 0xFF	; 255
    8e08:	7f 4f       	sbci	r23, 0xFF	; 255
    8e0a:	8f 4f       	sbci	r24, 0xFF	; 255
    8e0c:	9f 4f       	sbci	r25, 0xFF	; 255
    8e0e:	16 c0       	rjmp	.+44     	; 0x8e3c <__floatsisf+0x6c>
    8e10:	88 23       	and	r24, r24
    8e12:	11 f0       	breq	.+4      	; 0x8e18 <__floatsisf+0x48>
    8e14:	96 e9       	ldi	r25, 0x96	; 150
    8e16:	11 c0       	rjmp	.+34     	; 0x8e3a <__floatsisf+0x6a>
    8e18:	77 23       	and	r23, r23
    8e1a:	21 f0       	breq	.+8      	; 0x8e24 <__floatsisf+0x54>
    8e1c:	9e e8       	ldi	r25, 0x8E	; 142
    8e1e:	87 2f       	mov	r24, r23
    8e20:	76 2f       	mov	r23, r22
    8e22:	05 c0       	rjmp	.+10     	; 0x8e2e <__floatsisf+0x5e>
    8e24:	66 23       	and	r22, r22
    8e26:	71 f0       	breq	.+28     	; 0x8e44 <__floatsisf+0x74>
    8e28:	96 e8       	ldi	r25, 0x86	; 134
    8e2a:	86 2f       	mov	r24, r22
    8e2c:	70 e0       	ldi	r23, 0x00	; 0
    8e2e:	60 e0       	ldi	r22, 0x00	; 0
    8e30:	2a f0       	brmi	.+10     	; 0x8e3c <__floatsisf+0x6c>
    8e32:	9a 95       	dec	r25
    8e34:	66 0f       	add	r22, r22
    8e36:	77 1f       	adc	r23, r23
    8e38:	88 1f       	adc	r24, r24
    8e3a:	da f7       	brpl	.-10     	; 0x8e32 <__floatsisf+0x62>
    8e3c:	88 0f       	add	r24, r24
    8e3e:	96 95       	lsr	r25
    8e40:	87 95       	ror	r24
    8e42:	97 f9       	bld	r25, 7
    8e44:	08 95       	ret

00008e46 <__fp_inf>:
    8e46:	97 f9       	bld	r25, 7
    8e48:	9f 67       	ori	r25, 0x7F	; 127
    8e4a:	80 e8       	ldi	r24, 0x80	; 128
    8e4c:	70 e0       	ldi	r23, 0x00	; 0
    8e4e:	60 e0       	ldi	r22, 0x00	; 0
    8e50:	08 95       	ret

00008e52 <__fp_nan>:
    8e52:	9f ef       	ldi	r25, 0xFF	; 255
    8e54:	80 ec       	ldi	r24, 0xC0	; 192
    8e56:	08 95       	ret

00008e58 <__fp_pscA>:
    8e58:	00 24       	eor	r0, r0
    8e5a:	0a 94       	dec	r0
    8e5c:	16 16       	cp	r1, r22
    8e5e:	17 06       	cpc	r1, r23
    8e60:	18 06       	cpc	r1, r24
    8e62:	09 06       	cpc	r0, r25
    8e64:	08 95       	ret

00008e66 <__fp_pscB>:
    8e66:	00 24       	eor	r0, r0
    8e68:	0a 94       	dec	r0
    8e6a:	12 16       	cp	r1, r18
    8e6c:	13 06       	cpc	r1, r19
    8e6e:	14 06       	cpc	r1, r20
    8e70:	05 06       	cpc	r0, r21
    8e72:	08 95       	ret

00008e74 <__fp_round>:
    8e74:	09 2e       	mov	r0, r25
    8e76:	03 94       	inc	r0
    8e78:	00 0c       	add	r0, r0
    8e7a:	11 f4       	brne	.+4      	; 0x8e80 <__fp_round+0xc>
    8e7c:	88 23       	and	r24, r24
    8e7e:	52 f0       	brmi	.+20     	; 0x8e94 <__fp_round+0x20>
    8e80:	bb 0f       	add	r27, r27
    8e82:	40 f4       	brcc	.+16     	; 0x8e94 <__fp_round+0x20>
    8e84:	bf 2b       	or	r27, r31
    8e86:	11 f4       	brne	.+4      	; 0x8e8c <__fp_round+0x18>
    8e88:	60 ff       	sbrs	r22, 0
    8e8a:	04 c0       	rjmp	.+8      	; 0x8e94 <__fp_round+0x20>
    8e8c:	6f 5f       	subi	r22, 0xFF	; 255
    8e8e:	7f 4f       	sbci	r23, 0xFF	; 255
    8e90:	8f 4f       	sbci	r24, 0xFF	; 255
    8e92:	9f 4f       	sbci	r25, 0xFF	; 255
    8e94:	08 95       	ret

00008e96 <__fp_split3>:
    8e96:	57 fd       	sbrc	r21, 7
    8e98:	90 58       	subi	r25, 0x80	; 128
    8e9a:	44 0f       	add	r20, r20
    8e9c:	55 1f       	adc	r21, r21
    8e9e:	59 f0       	breq	.+22     	; 0x8eb6 <__fp_splitA+0x10>
    8ea0:	5f 3f       	cpi	r21, 0xFF	; 255
    8ea2:	71 f0       	breq	.+28     	; 0x8ec0 <__fp_splitA+0x1a>
    8ea4:	47 95       	ror	r20

00008ea6 <__fp_splitA>:
    8ea6:	88 0f       	add	r24, r24
    8ea8:	97 fb       	bst	r25, 7
    8eaa:	99 1f       	adc	r25, r25
    8eac:	61 f0       	breq	.+24     	; 0x8ec6 <__fp_splitA+0x20>
    8eae:	9f 3f       	cpi	r25, 0xFF	; 255
    8eb0:	79 f0       	breq	.+30     	; 0x8ed0 <__fp_splitA+0x2a>
    8eb2:	87 95       	ror	r24
    8eb4:	08 95       	ret
    8eb6:	12 16       	cp	r1, r18
    8eb8:	13 06       	cpc	r1, r19
    8eba:	14 06       	cpc	r1, r20
    8ebc:	55 1f       	adc	r21, r21
    8ebe:	f2 cf       	rjmp	.-28     	; 0x8ea4 <__fp_split3+0xe>
    8ec0:	46 95       	lsr	r20
    8ec2:	f1 df       	rcall	.-30     	; 0x8ea6 <__fp_splitA>
    8ec4:	08 c0       	rjmp	.+16     	; 0x8ed6 <__fp_splitA+0x30>
    8ec6:	16 16       	cp	r1, r22
    8ec8:	17 06       	cpc	r1, r23
    8eca:	18 06       	cpc	r1, r24
    8ecc:	99 1f       	adc	r25, r25
    8ece:	f1 cf       	rjmp	.-30     	; 0x8eb2 <__fp_splitA+0xc>
    8ed0:	86 95       	lsr	r24
    8ed2:	71 05       	cpc	r23, r1
    8ed4:	61 05       	cpc	r22, r1
    8ed6:	08 94       	sec
    8ed8:	08 95       	ret

00008eda <__fp_zero>:
    8eda:	e8 94       	clt

00008edc <__fp_szero>:
    8edc:	bb 27       	eor	r27, r27
    8ede:	66 27       	eor	r22, r22
    8ee0:	77 27       	eor	r23, r23
    8ee2:	cb 01       	movw	r24, r22
    8ee4:	97 f9       	bld	r25, 7
    8ee6:	08 95       	ret

00008ee8 <__gesf2>:
    8ee8:	28 d1       	rcall	.+592    	; 0x913a <__fp_cmp>
    8eea:	08 f4       	brcc	.+2      	; 0x8eee <__gesf2+0x6>
    8eec:	8f ef       	ldi	r24, 0xFF	; 255
    8eee:	08 95       	ret
    8ef0:	0e f0       	brts	.+2      	; 0x8ef4 <__gesf2+0xc>
    8ef2:	47 c1       	rjmp	.+654    	; 0x9182 <__fp_mpack>
    8ef4:	ae cf       	rjmp	.-164    	; 0x8e52 <__fp_nan>
    8ef6:	68 94       	set
    8ef8:	a6 cf       	rjmp	.-180    	; 0x8e46 <__fp_inf>

00008efa <log>:
    8efa:	d5 df       	rcall	.-86     	; 0x8ea6 <__fp_splitA>
    8efc:	c8 f3       	brcs	.-14     	; 0x8ef0 <__gesf2+0x8>
    8efe:	99 23       	and	r25, r25
    8f00:	d1 f3       	breq	.-12     	; 0x8ef6 <__gesf2+0xe>
    8f02:	c6 f3       	brts	.-16     	; 0x8ef4 <__gesf2+0xc>
    8f04:	df 93       	push	r29
    8f06:	cf 93       	push	r28
    8f08:	1f 93       	push	r17
    8f0a:	0f 93       	push	r16
    8f0c:	ff 92       	push	r15
    8f0e:	c9 2f       	mov	r28, r25
    8f10:	dd 27       	eor	r29, r29
    8f12:	88 23       	and	r24, r24
    8f14:	2a f0       	brmi	.+10     	; 0x8f20 <log+0x26>
    8f16:	21 97       	sbiw	r28, 0x01	; 1
    8f18:	66 0f       	add	r22, r22
    8f1a:	77 1f       	adc	r23, r23
    8f1c:	88 1f       	adc	r24, r24
    8f1e:	da f7       	brpl	.-10     	; 0x8f16 <log+0x1c>
    8f20:	20 e0       	ldi	r18, 0x00	; 0
    8f22:	30 e0       	ldi	r19, 0x00	; 0
    8f24:	40 e8       	ldi	r20, 0x80	; 128
    8f26:	5f eb       	ldi	r21, 0xBF	; 191
    8f28:	9f e3       	ldi	r25, 0x3F	; 63
    8f2a:	88 39       	cpi	r24, 0x98	; 152
    8f2c:	20 f0       	brcs	.+8      	; 0x8f36 <log+0x3c>
    8f2e:	80 3e       	cpi	r24, 0xE0	; 224
    8f30:	30 f0       	brcs	.+12     	; 0x8f3e <log+0x44>
    8f32:	21 96       	adiw	r28, 0x01	; 1
    8f34:	8f 77       	andi	r24, 0x7F	; 127
    8f36:	52 de       	rcall	.-860    	; 0x8bdc <__addsf3>
    8f38:	e8 eb       	ldi	r30, 0xB8	; 184
    8f3a:	f0 e0       	ldi	r31, 0x00	; 0
    8f3c:	03 c0       	rjmp	.+6      	; 0x8f44 <log+0x4a>
    8f3e:	4e de       	rcall	.-868    	; 0x8bdc <__addsf3>
    8f40:	e5 ee       	ldi	r30, 0xE5	; 229
    8f42:	f0 e0       	ldi	r31, 0x00	; 0
    8f44:	2c d1       	rcall	.+600    	; 0x919e <__fp_powser>
    8f46:	8b 01       	movw	r16, r22
    8f48:	be 01       	movw	r22, r28
    8f4a:	ec 01       	movw	r28, r24
    8f4c:	fb 2e       	mov	r15, r27
    8f4e:	6f 57       	subi	r22, 0x7F	; 127
    8f50:	71 09       	sbc	r23, r1
    8f52:	75 95       	asr	r23
    8f54:	77 1f       	adc	r23, r23
    8f56:	88 0b       	sbc	r24, r24
    8f58:	99 0b       	sbc	r25, r25
    8f5a:	3a df       	rcall	.-396    	; 0x8dd0 <__floatsisf>
    8f5c:	28 e1       	ldi	r18, 0x18	; 24
    8f5e:	32 e7       	ldi	r19, 0x72	; 114
    8f60:	41 e3       	ldi	r20, 0x31	; 49
    8f62:	5f e3       	ldi	r21, 0x3F	; 63
    8f64:	16 d0       	rcall	.+44     	; 0x8f92 <__mulsf3x>
    8f66:	af 2d       	mov	r26, r15
    8f68:	98 01       	movw	r18, r16
    8f6a:	ae 01       	movw	r20, r28
    8f6c:	ff 90       	pop	r15
    8f6e:	0f 91       	pop	r16
    8f70:	1f 91       	pop	r17
    8f72:	cf 91       	pop	r28
    8f74:	df 91       	pop	r29
    8f76:	43 de       	rcall	.-890    	; 0x8bfe <__addsf3x>
    8f78:	7d cf       	rjmp	.-262    	; 0x8e74 <__fp_round>

00008f7a <__mulsf3>:
    8f7a:	0b d0       	rcall	.+22     	; 0x8f92 <__mulsf3x>
    8f7c:	7b cf       	rjmp	.-266    	; 0x8e74 <__fp_round>
    8f7e:	6c df       	rcall	.-296    	; 0x8e58 <__fp_pscA>
    8f80:	28 f0       	brcs	.+10     	; 0x8f8c <__mulsf3+0x12>
    8f82:	71 df       	rcall	.-286    	; 0x8e66 <__fp_pscB>
    8f84:	18 f0       	brcs	.+6      	; 0x8f8c <__mulsf3+0x12>
    8f86:	95 23       	and	r25, r21
    8f88:	09 f0       	breq	.+2      	; 0x8f8c <__mulsf3+0x12>
    8f8a:	5d cf       	rjmp	.-326    	; 0x8e46 <__fp_inf>
    8f8c:	62 cf       	rjmp	.-316    	; 0x8e52 <__fp_nan>
    8f8e:	11 24       	eor	r1, r1
    8f90:	a5 cf       	rjmp	.-182    	; 0x8edc <__fp_szero>

00008f92 <__mulsf3x>:
    8f92:	81 df       	rcall	.-254    	; 0x8e96 <__fp_split3>
    8f94:	a0 f3       	brcs	.-24     	; 0x8f7e <__mulsf3+0x4>

00008f96 <__mulsf3_pse>:
    8f96:	95 9f       	mul	r25, r21
    8f98:	d1 f3       	breq	.-12     	; 0x8f8e <__mulsf3+0x14>
    8f9a:	95 0f       	add	r25, r21
    8f9c:	50 e0       	ldi	r21, 0x00	; 0
    8f9e:	55 1f       	adc	r21, r21
    8fa0:	62 9f       	mul	r22, r18
    8fa2:	f0 01       	movw	r30, r0
    8fa4:	72 9f       	mul	r23, r18
    8fa6:	bb 27       	eor	r27, r27
    8fa8:	f0 0d       	add	r31, r0
    8faa:	b1 1d       	adc	r27, r1
    8fac:	63 9f       	mul	r22, r19
    8fae:	aa 27       	eor	r26, r26
    8fb0:	f0 0d       	add	r31, r0
    8fb2:	b1 1d       	adc	r27, r1
    8fb4:	aa 1f       	adc	r26, r26
    8fb6:	64 9f       	mul	r22, r20
    8fb8:	66 27       	eor	r22, r22
    8fba:	b0 0d       	add	r27, r0
    8fbc:	a1 1d       	adc	r26, r1
    8fbe:	66 1f       	adc	r22, r22
    8fc0:	82 9f       	mul	r24, r18
    8fc2:	22 27       	eor	r18, r18
    8fc4:	b0 0d       	add	r27, r0
    8fc6:	a1 1d       	adc	r26, r1
    8fc8:	62 1f       	adc	r22, r18
    8fca:	73 9f       	mul	r23, r19
    8fcc:	b0 0d       	add	r27, r0
    8fce:	a1 1d       	adc	r26, r1
    8fd0:	62 1f       	adc	r22, r18
    8fd2:	83 9f       	mul	r24, r19
    8fd4:	a0 0d       	add	r26, r0
    8fd6:	61 1d       	adc	r22, r1
    8fd8:	22 1f       	adc	r18, r18
    8fda:	74 9f       	mul	r23, r20
    8fdc:	33 27       	eor	r19, r19
    8fde:	a0 0d       	add	r26, r0
    8fe0:	61 1d       	adc	r22, r1
    8fe2:	23 1f       	adc	r18, r19
    8fe4:	84 9f       	mul	r24, r20
    8fe6:	60 0d       	add	r22, r0
    8fe8:	21 1d       	adc	r18, r1
    8fea:	82 2f       	mov	r24, r18
    8fec:	76 2f       	mov	r23, r22
    8fee:	6a 2f       	mov	r22, r26
    8ff0:	11 24       	eor	r1, r1
    8ff2:	9f 57       	subi	r25, 0x7F	; 127
    8ff4:	50 40       	sbci	r21, 0x00	; 0
    8ff6:	8a f0       	brmi	.+34     	; 0x901a <__mulsf3_pse+0x84>
    8ff8:	e1 f0       	breq	.+56     	; 0x9032 <__mulsf3_pse+0x9c>
    8ffa:	88 23       	and	r24, r24
    8ffc:	4a f0       	brmi	.+18     	; 0x9010 <__mulsf3_pse+0x7a>
    8ffe:	ee 0f       	add	r30, r30
    9000:	ff 1f       	adc	r31, r31
    9002:	bb 1f       	adc	r27, r27
    9004:	66 1f       	adc	r22, r22
    9006:	77 1f       	adc	r23, r23
    9008:	88 1f       	adc	r24, r24
    900a:	91 50       	subi	r25, 0x01	; 1
    900c:	50 40       	sbci	r21, 0x00	; 0
    900e:	a9 f7       	brne	.-22     	; 0x8ffa <__mulsf3_pse+0x64>
    9010:	9e 3f       	cpi	r25, 0xFE	; 254
    9012:	51 05       	cpc	r21, r1
    9014:	70 f0       	brcs	.+28     	; 0x9032 <__mulsf3_pse+0x9c>
    9016:	17 cf       	rjmp	.-466    	; 0x8e46 <__fp_inf>
    9018:	61 cf       	rjmp	.-318    	; 0x8edc <__fp_szero>
    901a:	5f 3f       	cpi	r21, 0xFF	; 255
    901c:	ec f3       	brlt	.-6      	; 0x9018 <__mulsf3_pse+0x82>
    901e:	98 3e       	cpi	r25, 0xE8	; 232
    9020:	dc f3       	brlt	.-10     	; 0x9018 <__mulsf3_pse+0x82>
    9022:	86 95       	lsr	r24
    9024:	77 95       	ror	r23
    9026:	67 95       	ror	r22
    9028:	b7 95       	ror	r27
    902a:	f7 95       	ror	r31
    902c:	e7 95       	ror	r30
    902e:	9f 5f       	subi	r25, 0xFF	; 255
    9030:	c1 f7       	brne	.-16     	; 0x9022 <__mulsf3_pse+0x8c>
    9032:	fe 2b       	or	r31, r30
    9034:	88 0f       	add	r24, r24
    9036:	91 1d       	adc	r25, r1
    9038:	96 95       	lsr	r25
    903a:	87 95       	ror	r24
    903c:	97 f9       	bld	r25, 7
    903e:	08 95       	ret

00009040 <pow>:
    9040:	fa 01       	movw	r30, r20
    9042:	ee 0f       	add	r30, r30
    9044:	ff 1f       	adc	r31, r31
    9046:	30 96       	adiw	r30, 0x00	; 0
    9048:	21 05       	cpc	r18, r1
    904a:	31 05       	cpc	r19, r1
    904c:	99 f1       	breq	.+102    	; 0x90b4 <pow+0x74>
    904e:	61 15       	cp	r22, r1
    9050:	71 05       	cpc	r23, r1
    9052:	61 f4       	brne	.+24     	; 0x906c <pow+0x2c>
    9054:	80 38       	cpi	r24, 0x80	; 128
    9056:	bf e3       	ldi	r27, 0x3F	; 63
    9058:	9b 07       	cpc	r25, r27
    905a:	49 f1       	breq	.+82     	; 0x90ae <pow+0x6e>
    905c:	68 94       	set
    905e:	90 38       	cpi	r25, 0x80	; 128
    9060:	81 05       	cpc	r24, r1
    9062:	61 f0       	breq	.+24     	; 0x907c <pow+0x3c>
    9064:	80 38       	cpi	r24, 0x80	; 128
    9066:	bf ef       	ldi	r27, 0xFF	; 255
    9068:	9b 07       	cpc	r25, r27
    906a:	41 f0       	breq	.+16     	; 0x907c <pow+0x3c>
    906c:	99 23       	and	r25, r25
    906e:	42 f5       	brpl	.+80     	; 0x90c0 <pow+0x80>
    9070:	ff 3f       	cpi	r31, 0xFF	; 255
    9072:	e1 05       	cpc	r30, r1
    9074:	31 05       	cpc	r19, r1
    9076:	21 05       	cpc	r18, r1
    9078:	11 f1       	breq	.+68     	; 0x90be <pow+0x7e>
    907a:	e8 94       	clt
    907c:	08 94       	sec
    907e:	e7 95       	ror	r30
    9080:	d9 01       	movw	r26, r18
    9082:	aa 23       	and	r26, r26
    9084:	29 f4       	brne	.+10     	; 0x9090 <pow+0x50>
    9086:	ab 2f       	mov	r26, r27
    9088:	be 2f       	mov	r27, r30
    908a:	f8 5f       	subi	r31, 0xF8	; 248
    908c:	d0 f3       	brcs	.-12     	; 0x9082 <pow+0x42>
    908e:	10 c0       	rjmp	.+32     	; 0x90b0 <pow+0x70>
    9090:	ff 5f       	subi	r31, 0xFF	; 255
    9092:	70 f4       	brcc	.+28     	; 0x90b0 <pow+0x70>
    9094:	a6 95       	lsr	r26
    9096:	e0 f7       	brcc	.-8      	; 0x9090 <pow+0x50>
    9098:	f7 39       	cpi	r31, 0x97	; 151
    909a:	50 f0       	brcs	.+20     	; 0x90b0 <pow+0x70>
    909c:	19 f0       	breq	.+6      	; 0x90a4 <pow+0x64>
    909e:	ff 3a       	cpi	r31, 0xAF	; 175
    90a0:	38 f4       	brcc	.+14     	; 0x90b0 <pow+0x70>
    90a2:	9f 77       	andi	r25, 0x7F	; 127
    90a4:	9f 93       	push	r25
    90a6:	0c d0       	rcall	.+24     	; 0x90c0 <pow+0x80>
    90a8:	0f 90       	pop	r0
    90aa:	07 fc       	sbrc	r0, 7
    90ac:	90 58       	subi	r25, 0x80	; 128
    90ae:	08 95       	ret
    90b0:	3e f0       	brts	.+14     	; 0x90c0 <pow+0x80>
    90b2:	cf ce       	rjmp	.-610    	; 0x8e52 <__fp_nan>
    90b4:	60 e0       	ldi	r22, 0x00	; 0
    90b6:	70 e0       	ldi	r23, 0x00	; 0
    90b8:	80 e8       	ldi	r24, 0x80	; 128
    90ba:	9f e3       	ldi	r25, 0x3F	; 63
    90bc:	08 95       	ret
    90be:	4f e7       	ldi	r20, 0x7F	; 127
    90c0:	9f 77       	andi	r25, 0x7F	; 127
    90c2:	5f 93       	push	r21
    90c4:	4f 93       	push	r20
    90c6:	3f 93       	push	r19
    90c8:	2f 93       	push	r18
    90ca:	17 df       	rcall	.-466    	; 0x8efa <log>
    90cc:	2f 91       	pop	r18
    90ce:	3f 91       	pop	r19
    90d0:	4f 91       	pop	r20
    90d2:	5f 91       	pop	r21
    90d4:	52 df       	rcall	.-348    	; 0x8f7a <__mulsf3>
    90d6:	05 c0       	rjmp	.+10     	; 0x90e2 <exp>
    90d8:	19 f4       	brne	.+6      	; 0x90e0 <pow+0xa0>
    90da:	0e f0       	brts	.+2      	; 0x90de <pow+0x9e>
    90dc:	b4 ce       	rjmp	.-664    	; 0x8e46 <__fp_inf>
    90de:	fd ce       	rjmp	.-518    	; 0x8eda <__fp_zero>
    90e0:	b8 ce       	rjmp	.-656    	; 0x8e52 <__fp_nan>

000090e2 <exp>:
    90e2:	e1 de       	rcall	.-574    	; 0x8ea6 <__fp_splitA>
    90e4:	c8 f3       	brcs	.-14     	; 0x90d8 <pow+0x98>
    90e6:	96 38       	cpi	r25, 0x86	; 134
    90e8:	c0 f7       	brcc	.-16     	; 0x90da <pow+0x9a>
    90ea:	07 f8       	bld	r0, 7
    90ec:	0f 92       	push	r0
    90ee:	e8 94       	clt
    90f0:	2b e3       	ldi	r18, 0x3B	; 59
    90f2:	3a ea       	ldi	r19, 0xAA	; 170
    90f4:	48 eb       	ldi	r20, 0xB8	; 184
    90f6:	5f e7       	ldi	r21, 0x7F	; 127
    90f8:	4e df       	rcall	.-356    	; 0x8f96 <__mulsf3_pse>
    90fa:	0f 92       	push	r0
    90fc:	0f 92       	push	r0
    90fe:	0f 92       	push	r0
    9100:	4d b7       	in	r20, 0x3d	; 61
    9102:	5e b7       	in	r21, 0x3e	; 62
    9104:	0f 92       	push	r0
    9106:	ad d0       	rcall	.+346    	; 0x9262 <modf>
    9108:	e2 e1       	ldi	r30, 0x12	; 18
    910a:	f1 e0       	ldi	r31, 0x01	; 1
    910c:	48 d0       	rcall	.+144    	; 0x919e <__fp_powser>
    910e:	4f 91       	pop	r20
    9110:	5f 91       	pop	r21
    9112:	ef 91       	pop	r30
    9114:	ff 91       	pop	r31
    9116:	e5 95       	asr	r30
    9118:	ee 1f       	adc	r30, r30
    911a:	ff 1f       	adc	r31, r31
    911c:	49 f0       	breq	.+18     	; 0x9130 <exp+0x4e>
    911e:	fe 57       	subi	r31, 0x7E	; 126
    9120:	e0 68       	ori	r30, 0x80	; 128
    9122:	44 27       	eor	r20, r20
    9124:	ee 0f       	add	r30, r30
    9126:	44 1f       	adc	r20, r20
    9128:	fa 95       	dec	r31
    912a:	e1 f7       	brne	.-8      	; 0x9124 <exp+0x42>
    912c:	41 95       	neg	r20
    912e:	55 0b       	sbc	r21, r21
    9130:	64 d0       	rcall	.+200    	; 0x91fa <ldexp>
    9132:	0f 90       	pop	r0
    9134:	07 fe       	sbrs	r0, 7
    9136:	58 c0       	rjmp	.+176    	; 0x91e8 <inverse>
    9138:	08 95       	ret

0000913a <__fp_cmp>:
    913a:	99 0f       	add	r25, r25
    913c:	00 08       	sbc	r0, r0
    913e:	55 0f       	add	r21, r21
    9140:	aa 0b       	sbc	r26, r26
    9142:	e0 e8       	ldi	r30, 0x80	; 128
    9144:	fe ef       	ldi	r31, 0xFE	; 254
    9146:	16 16       	cp	r1, r22
    9148:	17 06       	cpc	r1, r23
    914a:	e8 07       	cpc	r30, r24
    914c:	f9 07       	cpc	r31, r25
    914e:	c0 f0       	brcs	.+48     	; 0x9180 <__fp_cmp+0x46>
    9150:	12 16       	cp	r1, r18
    9152:	13 06       	cpc	r1, r19
    9154:	e4 07       	cpc	r30, r20
    9156:	f5 07       	cpc	r31, r21
    9158:	98 f0       	brcs	.+38     	; 0x9180 <__fp_cmp+0x46>
    915a:	62 1b       	sub	r22, r18
    915c:	73 0b       	sbc	r23, r19
    915e:	84 0b       	sbc	r24, r20
    9160:	95 0b       	sbc	r25, r21
    9162:	39 f4       	brne	.+14     	; 0x9172 <__fp_cmp+0x38>
    9164:	0a 26       	eor	r0, r26
    9166:	61 f0       	breq	.+24     	; 0x9180 <__fp_cmp+0x46>
    9168:	23 2b       	or	r18, r19
    916a:	24 2b       	or	r18, r20
    916c:	25 2b       	or	r18, r21
    916e:	21 f4       	brne	.+8      	; 0x9178 <__fp_cmp+0x3e>
    9170:	08 95       	ret
    9172:	0a 26       	eor	r0, r26
    9174:	09 f4       	brne	.+2      	; 0x9178 <__fp_cmp+0x3e>
    9176:	a1 40       	sbci	r26, 0x01	; 1
    9178:	a6 95       	lsr	r26
    917a:	8f ef       	ldi	r24, 0xFF	; 255
    917c:	81 1d       	adc	r24, r1
    917e:	81 1d       	adc	r24, r1
    9180:	08 95       	ret

00009182 <__fp_mpack>:
    9182:	9f 3f       	cpi	r25, 0xFF	; 255
    9184:	31 f0       	breq	.+12     	; 0x9192 <__fp_mpack_finite+0xc>

00009186 <__fp_mpack_finite>:
    9186:	91 50       	subi	r25, 0x01	; 1
    9188:	20 f4       	brcc	.+8      	; 0x9192 <__fp_mpack_finite+0xc>
    918a:	87 95       	ror	r24
    918c:	77 95       	ror	r23
    918e:	67 95       	ror	r22
    9190:	b7 95       	ror	r27
    9192:	88 0f       	add	r24, r24
    9194:	91 1d       	adc	r25, r1
    9196:	96 95       	lsr	r25
    9198:	87 95       	ror	r24
    919a:	97 f9       	bld	r25, 7
    919c:	08 95       	ret

0000919e <__fp_powser>:
    919e:	df 93       	push	r29
    91a0:	cf 93       	push	r28
    91a2:	1f 93       	push	r17
    91a4:	0f 93       	push	r16
    91a6:	ff 92       	push	r15
    91a8:	ef 92       	push	r14
    91aa:	df 92       	push	r13
    91ac:	7b 01       	movw	r14, r22
    91ae:	8c 01       	movw	r16, r24
    91b0:	68 94       	set
    91b2:	05 c0       	rjmp	.+10     	; 0x91be <__fp_powser+0x20>
    91b4:	da 2e       	mov	r13, r26
    91b6:	ef 01       	movw	r28, r30
    91b8:	ec de       	rcall	.-552    	; 0x8f92 <__mulsf3x>
    91ba:	fe 01       	movw	r30, r28
    91bc:	e8 94       	clt
    91be:	a5 91       	lpm	r26, Z+
    91c0:	25 91       	lpm	r18, Z+
    91c2:	35 91       	lpm	r19, Z+
    91c4:	45 91       	lpm	r20, Z+
    91c6:	55 91       	lpm	r21, Z+
    91c8:	ae f3       	brts	.-22     	; 0x91b4 <__fp_powser+0x16>
    91ca:	ef 01       	movw	r28, r30
    91cc:	18 dd       	rcall	.-1488   	; 0x8bfe <__addsf3x>
    91ce:	fe 01       	movw	r30, r28
    91d0:	97 01       	movw	r18, r14
    91d2:	a8 01       	movw	r20, r16
    91d4:	da 94       	dec	r13
    91d6:	79 f7       	brne	.-34     	; 0x91b6 <__fp_powser+0x18>
    91d8:	df 90       	pop	r13
    91da:	ef 90       	pop	r14
    91dc:	ff 90       	pop	r15
    91de:	0f 91       	pop	r16
    91e0:	1f 91       	pop	r17
    91e2:	cf 91       	pop	r28
    91e4:	df 91       	pop	r29
    91e6:	08 95       	ret

000091e8 <inverse>:
    91e8:	9b 01       	movw	r18, r22
    91ea:	ac 01       	movw	r20, r24
    91ec:	60 e0       	ldi	r22, 0x00	; 0
    91ee:	70 e0       	ldi	r23, 0x00	; 0
    91f0:	80 e8       	ldi	r24, 0x80	; 128
    91f2:	9f e3       	ldi	r25, 0x3F	; 63
    91f4:	57 cd       	rjmp	.-1362   	; 0x8ca4 <__divsf3>
    91f6:	27 ce       	rjmp	.-946    	; 0x8e46 <__fp_inf>
    91f8:	c4 cf       	rjmp	.-120    	; 0x9182 <__fp_mpack>

000091fa <ldexp>:
    91fa:	55 de       	rcall	.-854    	; 0x8ea6 <__fp_splitA>
    91fc:	e8 f3       	brcs	.-6      	; 0x91f8 <inverse+0x10>
    91fe:	99 23       	and	r25, r25
    9200:	d9 f3       	breq	.-10     	; 0x91f8 <inverse+0x10>
    9202:	94 0f       	add	r25, r20
    9204:	51 1d       	adc	r21, r1
    9206:	bb f3       	brvs	.-18     	; 0x91f6 <inverse+0xe>
    9208:	91 50       	subi	r25, 0x01	; 1
    920a:	50 40       	sbci	r21, 0x00	; 0
    920c:	94 f0       	brlt	.+36     	; 0x9232 <ldexp+0x38>
    920e:	59 f0       	breq	.+22     	; 0x9226 <ldexp+0x2c>
    9210:	88 23       	and	r24, r24
    9212:	32 f0       	brmi	.+12     	; 0x9220 <ldexp+0x26>
    9214:	66 0f       	add	r22, r22
    9216:	77 1f       	adc	r23, r23
    9218:	88 1f       	adc	r24, r24
    921a:	91 50       	subi	r25, 0x01	; 1
    921c:	50 40       	sbci	r21, 0x00	; 0
    921e:	c1 f7       	brne	.-16     	; 0x9210 <ldexp+0x16>
    9220:	9e 3f       	cpi	r25, 0xFE	; 254
    9222:	51 05       	cpc	r21, r1
    9224:	44 f7       	brge	.-48     	; 0x91f6 <inverse+0xe>
    9226:	88 0f       	add	r24, r24
    9228:	91 1d       	adc	r25, r1
    922a:	96 95       	lsr	r25
    922c:	87 95       	ror	r24
    922e:	97 f9       	bld	r25, 7
    9230:	08 95       	ret
    9232:	5f 3f       	cpi	r21, 0xFF	; 255
    9234:	ac f0       	brlt	.+42     	; 0x9260 <ldexp+0x66>
    9236:	98 3e       	cpi	r25, 0xE8	; 232
    9238:	9c f0       	brlt	.+38     	; 0x9260 <ldexp+0x66>
    923a:	bb 27       	eor	r27, r27
    923c:	86 95       	lsr	r24
    923e:	77 95       	ror	r23
    9240:	67 95       	ror	r22
    9242:	b7 95       	ror	r27
    9244:	08 f4       	brcc	.+2      	; 0x9248 <ldexp+0x4e>
    9246:	b1 60       	ori	r27, 0x01	; 1
    9248:	93 95       	inc	r25
    924a:	c1 f7       	brne	.-16     	; 0x923c <ldexp+0x42>
    924c:	bb 0f       	add	r27, r27
    924e:	58 f7       	brcc	.-42     	; 0x9226 <ldexp+0x2c>
    9250:	11 f4       	brne	.+4      	; 0x9256 <ldexp+0x5c>
    9252:	60 ff       	sbrs	r22, 0
    9254:	e8 cf       	rjmp	.-48     	; 0x9226 <ldexp+0x2c>
    9256:	6f 5f       	subi	r22, 0xFF	; 255
    9258:	7f 4f       	sbci	r23, 0xFF	; 255
    925a:	8f 4f       	sbci	r24, 0xFF	; 255
    925c:	9f 4f       	sbci	r25, 0xFF	; 255
    925e:	e3 cf       	rjmp	.-58     	; 0x9226 <ldexp+0x2c>
    9260:	3d ce       	rjmp	.-902    	; 0x8edc <__fp_szero>

00009262 <modf>:
    9262:	fa 01       	movw	r30, r20
    9264:	dc 01       	movw	r26, r24
    9266:	aa 0f       	add	r26, r26
    9268:	bb 1f       	adc	r27, r27
    926a:	9b 01       	movw	r18, r22
    926c:	ac 01       	movw	r20, r24
    926e:	bf 57       	subi	r27, 0x7F	; 127
    9270:	28 f4       	brcc	.+10     	; 0x927c <modf+0x1a>
    9272:	22 27       	eor	r18, r18
    9274:	33 27       	eor	r19, r19
    9276:	44 27       	eor	r20, r20
    9278:	50 78       	andi	r21, 0x80	; 128
    927a:	1f c0       	rjmp	.+62     	; 0x92ba <modf+0x58>
    927c:	b7 51       	subi	r27, 0x17	; 23
    927e:	88 f4       	brcc	.+34     	; 0x92a2 <modf+0x40>
    9280:	ab 2f       	mov	r26, r27
    9282:	00 24       	eor	r0, r0
    9284:	46 95       	lsr	r20
    9286:	37 95       	ror	r19
    9288:	27 95       	ror	r18
    928a:	01 1c       	adc	r0, r1
    928c:	a3 95       	inc	r26
    928e:	d2 f3       	brmi	.-12     	; 0x9284 <modf+0x22>
    9290:	00 20       	and	r0, r0
    9292:	69 f0       	breq	.+26     	; 0x92ae <modf+0x4c>
    9294:	22 0f       	add	r18, r18
    9296:	33 1f       	adc	r19, r19
    9298:	44 1f       	adc	r20, r20
    929a:	b3 95       	inc	r27
    929c:	da f3       	brmi	.-10     	; 0x9294 <modf+0x32>
    929e:	0d d0       	rcall	.+26     	; 0x92ba <modf+0x58>
    92a0:	9c cc       	rjmp	.-1736   	; 0x8bda <__subsf3>
    92a2:	61 30       	cpi	r22, 0x01	; 1
    92a4:	71 05       	cpc	r23, r1
    92a6:	a0 e8       	ldi	r26, 0x80	; 128
    92a8:	8a 07       	cpc	r24, r26
    92aa:	b9 46       	sbci	r27, 0x69	; 105
    92ac:	30 f4       	brcc	.+12     	; 0x92ba <modf+0x58>
    92ae:	9b 01       	movw	r18, r22
    92b0:	ac 01       	movw	r20, r24
    92b2:	66 27       	eor	r22, r22
    92b4:	77 27       	eor	r23, r23
    92b6:	88 27       	eor	r24, r24
    92b8:	90 78       	andi	r25, 0x80	; 128
    92ba:	30 96       	adiw	r30, 0x00	; 0
    92bc:	21 f0       	breq	.+8      	; 0x92c6 <modf+0x64>
    92be:	20 83       	st	Z, r18
    92c0:	31 83       	std	Z+1, r19	; 0x01
    92c2:	42 83       	std	Z+2, r20	; 0x02
    92c4:	53 83       	std	Z+3, r21	; 0x03
    92c6:	08 95       	ret

000092c8 <__mulsi3>:
    92c8:	62 9f       	mul	r22, r18
    92ca:	d0 01       	movw	r26, r0
    92cc:	73 9f       	mul	r23, r19
    92ce:	f0 01       	movw	r30, r0
    92d0:	82 9f       	mul	r24, r18
    92d2:	e0 0d       	add	r30, r0
    92d4:	f1 1d       	adc	r31, r1
    92d6:	64 9f       	mul	r22, r20
    92d8:	e0 0d       	add	r30, r0
    92da:	f1 1d       	adc	r31, r1
    92dc:	92 9f       	mul	r25, r18
    92de:	f0 0d       	add	r31, r0
    92e0:	83 9f       	mul	r24, r19
    92e2:	f0 0d       	add	r31, r0
    92e4:	74 9f       	mul	r23, r20
    92e6:	f0 0d       	add	r31, r0
    92e8:	65 9f       	mul	r22, r21
    92ea:	f0 0d       	add	r31, r0
    92ec:	99 27       	eor	r25, r25
    92ee:	72 9f       	mul	r23, r18
    92f0:	b0 0d       	add	r27, r0
    92f2:	e1 1d       	adc	r30, r1
    92f4:	f9 1f       	adc	r31, r25
    92f6:	63 9f       	mul	r22, r19
    92f8:	b0 0d       	add	r27, r0
    92fa:	e1 1d       	adc	r30, r1
    92fc:	f9 1f       	adc	r31, r25
    92fe:	bd 01       	movw	r22, r26
    9300:	cf 01       	movw	r24, r30
    9302:	11 24       	eor	r1, r1
    9304:	08 95       	ret

00009306 <__udivmodhi4>:
    9306:	aa 1b       	sub	r26, r26
    9308:	bb 1b       	sub	r27, r27
    930a:	51 e1       	ldi	r21, 0x11	; 17
    930c:	07 c0       	rjmp	.+14     	; 0x931c <__udivmodhi4_ep>

0000930e <__udivmodhi4_loop>:
    930e:	aa 1f       	adc	r26, r26
    9310:	bb 1f       	adc	r27, r27
    9312:	a6 17       	cp	r26, r22
    9314:	b7 07       	cpc	r27, r23
    9316:	10 f0       	brcs	.+4      	; 0x931c <__udivmodhi4_ep>
    9318:	a6 1b       	sub	r26, r22
    931a:	b7 0b       	sbc	r27, r23

0000931c <__udivmodhi4_ep>:
    931c:	88 1f       	adc	r24, r24
    931e:	99 1f       	adc	r25, r25
    9320:	5a 95       	dec	r21
    9322:	a9 f7       	brne	.-22     	; 0x930e <__udivmodhi4_loop>
    9324:	80 95       	com	r24
    9326:	90 95       	com	r25
    9328:	bc 01       	movw	r22, r24
    932a:	cd 01       	movw	r24, r26
    932c:	08 95       	ret

0000932e <__udivmodsi4>:
    932e:	a1 e2       	ldi	r26, 0x21	; 33
    9330:	1a 2e       	mov	r1, r26
    9332:	aa 1b       	sub	r26, r26
    9334:	bb 1b       	sub	r27, r27
    9336:	fd 01       	movw	r30, r26
    9338:	0d c0       	rjmp	.+26     	; 0x9354 <__udivmodsi4_ep>

0000933a <__udivmodsi4_loop>:
    933a:	aa 1f       	adc	r26, r26
    933c:	bb 1f       	adc	r27, r27
    933e:	ee 1f       	adc	r30, r30
    9340:	ff 1f       	adc	r31, r31
    9342:	a2 17       	cp	r26, r18
    9344:	b3 07       	cpc	r27, r19
    9346:	e4 07       	cpc	r30, r20
    9348:	f5 07       	cpc	r31, r21
    934a:	20 f0       	brcs	.+8      	; 0x9354 <__udivmodsi4_ep>
    934c:	a2 1b       	sub	r26, r18
    934e:	b3 0b       	sbc	r27, r19
    9350:	e4 0b       	sbc	r30, r20
    9352:	f5 0b       	sbc	r31, r21

00009354 <__udivmodsi4_ep>:
    9354:	66 1f       	adc	r22, r22
    9356:	77 1f       	adc	r23, r23
    9358:	88 1f       	adc	r24, r24
    935a:	99 1f       	adc	r25, r25
    935c:	1a 94       	dec	r1
    935e:	69 f7       	brne	.-38     	; 0x933a <__udivmodsi4_loop>
    9360:	60 95       	com	r22
    9362:	70 95       	com	r23
    9364:	80 95       	com	r24
    9366:	90 95       	com	r25
    9368:	9b 01       	movw	r18, r22
    936a:	ac 01       	movw	r20, r24
    936c:	bd 01       	movw	r22, r26
    936e:	cf 01       	movw	r24, r30
    9370:	08 95       	ret

00009372 <__prologue_saves__>:
    9372:	2f 92       	push	r2
    9374:	3f 92       	push	r3
    9376:	4f 92       	push	r4
    9378:	5f 92       	push	r5
    937a:	6f 92       	push	r6
    937c:	7f 92       	push	r7
    937e:	8f 92       	push	r8
    9380:	9f 92       	push	r9
    9382:	af 92       	push	r10
    9384:	bf 92       	push	r11
    9386:	cf 92       	push	r12
    9388:	df 92       	push	r13
    938a:	ef 92       	push	r14
    938c:	ff 92       	push	r15
    938e:	0f 93       	push	r16
    9390:	1f 93       	push	r17
    9392:	cf 93       	push	r28
    9394:	df 93       	push	r29
    9396:	cd b7       	in	r28, 0x3d	; 61
    9398:	de b7       	in	r29, 0x3e	; 62
    939a:	ca 1b       	sub	r28, r26
    939c:	db 0b       	sbc	r29, r27
    939e:	0f b6       	in	r0, 0x3f	; 63
    93a0:	f8 94       	cli
    93a2:	de bf       	out	0x3e, r29	; 62
    93a4:	0f be       	out	0x3f, r0	; 63
    93a6:	cd bf       	out	0x3d, r28	; 61
    93a8:	09 94       	ijmp

000093aa <__epilogue_restores__>:
    93aa:	2a 88       	ldd	r2, Y+18	; 0x12
    93ac:	39 88       	ldd	r3, Y+17	; 0x11
    93ae:	48 88       	ldd	r4, Y+16	; 0x10
    93b0:	5f 84       	ldd	r5, Y+15	; 0x0f
    93b2:	6e 84       	ldd	r6, Y+14	; 0x0e
    93b4:	7d 84       	ldd	r7, Y+13	; 0x0d
    93b6:	8c 84       	ldd	r8, Y+12	; 0x0c
    93b8:	9b 84       	ldd	r9, Y+11	; 0x0b
    93ba:	aa 84       	ldd	r10, Y+10	; 0x0a
    93bc:	b9 84       	ldd	r11, Y+9	; 0x09
    93be:	c8 84       	ldd	r12, Y+8	; 0x08
    93c0:	df 80       	ldd	r13, Y+7	; 0x07
    93c2:	ee 80       	ldd	r14, Y+6	; 0x06
    93c4:	fd 80       	ldd	r15, Y+5	; 0x05
    93c6:	0c 81       	ldd	r16, Y+4	; 0x04
    93c8:	1b 81       	ldd	r17, Y+3	; 0x03
    93ca:	aa 81       	ldd	r26, Y+2	; 0x02
    93cc:	b9 81       	ldd	r27, Y+1	; 0x01
    93ce:	ce 0f       	add	r28, r30
    93d0:	d1 1d       	adc	r29, r1
    93d2:	0f b6       	in	r0, 0x3f	; 63
    93d4:	f8 94       	cli
    93d6:	de bf       	out	0x3e, r29	; 62
    93d8:	0f be       	out	0x3f, r0	; 63
    93da:	cd bf       	out	0x3d, r28	; 61
    93dc:	ed 01       	movw	r28, r26
    93de:	08 95       	ret

000093e0 <__ftoa_engine>:
    93e0:	28 30       	cpi	r18, 0x08	; 8
    93e2:	08 f0       	brcs	.+2      	; 0x93e6 <__ftoa_engine+0x6>
    93e4:	27 e0       	ldi	r18, 0x07	; 7
    93e6:	33 27       	eor	r19, r19
    93e8:	da 01       	movw	r26, r20
    93ea:	99 0f       	add	r25, r25
    93ec:	31 1d       	adc	r19, r1
    93ee:	87 fd       	sbrc	r24, 7
    93f0:	91 60       	ori	r25, 0x01	; 1
    93f2:	00 96       	adiw	r24, 0x00	; 0
    93f4:	61 05       	cpc	r22, r1
    93f6:	71 05       	cpc	r23, r1
    93f8:	39 f4       	brne	.+14     	; 0x9408 <__ftoa_engine+0x28>
    93fa:	32 60       	ori	r19, 0x02	; 2
    93fc:	2e 5f       	subi	r18, 0xFE	; 254
    93fe:	3d 93       	st	X+, r19
    9400:	30 e3       	ldi	r19, 0x30	; 48
    9402:	2a 95       	dec	r18
    9404:	e1 f7       	brne	.-8      	; 0x93fe <__ftoa_engine+0x1e>
    9406:	08 95       	ret
    9408:	9f 3f       	cpi	r25, 0xFF	; 255
    940a:	30 f0       	brcs	.+12     	; 0x9418 <__ftoa_engine+0x38>
    940c:	80 38       	cpi	r24, 0x80	; 128
    940e:	71 05       	cpc	r23, r1
    9410:	61 05       	cpc	r22, r1
    9412:	09 f0       	breq	.+2      	; 0x9416 <__ftoa_engine+0x36>
    9414:	3c 5f       	subi	r19, 0xFC	; 252
    9416:	3c 5f       	subi	r19, 0xFC	; 252
    9418:	3d 93       	st	X+, r19
    941a:	91 30       	cpi	r25, 0x01	; 1
    941c:	08 f0       	brcs	.+2      	; 0x9420 <__ftoa_engine+0x40>
    941e:	80 68       	ori	r24, 0x80	; 128
    9420:	91 1d       	adc	r25, r1
    9422:	df 93       	push	r29
    9424:	cf 93       	push	r28
    9426:	1f 93       	push	r17
    9428:	0f 93       	push	r16
    942a:	ff 92       	push	r15
    942c:	ef 92       	push	r14
    942e:	19 2f       	mov	r17, r25
    9430:	98 7f       	andi	r25, 0xF8	; 248
    9432:	96 95       	lsr	r25
    9434:	e9 2f       	mov	r30, r25
    9436:	96 95       	lsr	r25
    9438:	96 95       	lsr	r25
    943a:	e9 0f       	add	r30, r25
    943c:	ff 27       	eor	r31, r31
    943e:	e0 52       	subi	r30, 0x20	; 32
    9440:	f6 4f       	sbci	r31, 0xF6	; 246
    9442:	99 27       	eor	r25, r25
    9444:	33 27       	eor	r19, r19
    9446:	ee 24       	eor	r14, r14
    9448:	ff 24       	eor	r15, r15
    944a:	a7 01       	movw	r20, r14
    944c:	e7 01       	movw	r28, r14
    944e:	05 90       	lpm	r0, Z+
    9450:	08 94       	sec
    9452:	07 94       	ror	r0
    9454:	28 f4       	brcc	.+10     	; 0x9460 <__ftoa_engine+0x80>
    9456:	36 0f       	add	r19, r22
    9458:	e7 1e       	adc	r14, r23
    945a:	f8 1e       	adc	r15, r24
    945c:	49 1f       	adc	r20, r25
    945e:	51 1d       	adc	r21, r1
    9460:	66 0f       	add	r22, r22
    9462:	77 1f       	adc	r23, r23
    9464:	88 1f       	adc	r24, r24
    9466:	99 1f       	adc	r25, r25
    9468:	06 94       	lsr	r0
    946a:	a1 f7       	brne	.-24     	; 0x9454 <__ftoa_engine+0x74>
    946c:	05 90       	lpm	r0, Z+
    946e:	07 94       	ror	r0
    9470:	28 f4       	brcc	.+10     	; 0x947c <__ftoa_engine+0x9c>
    9472:	e7 0e       	add	r14, r23
    9474:	f8 1e       	adc	r15, r24
    9476:	49 1f       	adc	r20, r25
    9478:	56 1f       	adc	r21, r22
    947a:	c1 1d       	adc	r28, r1
    947c:	77 0f       	add	r23, r23
    947e:	88 1f       	adc	r24, r24
    9480:	99 1f       	adc	r25, r25
    9482:	66 1f       	adc	r22, r22
    9484:	06 94       	lsr	r0
    9486:	a1 f7       	brne	.-24     	; 0x9470 <__ftoa_engine+0x90>
    9488:	05 90       	lpm	r0, Z+
    948a:	07 94       	ror	r0
    948c:	28 f4       	brcc	.+10     	; 0x9498 <__ftoa_engine+0xb8>
    948e:	f8 0e       	add	r15, r24
    9490:	49 1f       	adc	r20, r25
    9492:	56 1f       	adc	r21, r22
    9494:	c7 1f       	adc	r28, r23
    9496:	d1 1d       	adc	r29, r1
    9498:	88 0f       	add	r24, r24
    949a:	99 1f       	adc	r25, r25
    949c:	66 1f       	adc	r22, r22
    949e:	77 1f       	adc	r23, r23
    94a0:	06 94       	lsr	r0
    94a2:	a1 f7       	brne	.-24     	; 0x948c <__ftoa_engine+0xac>
    94a4:	05 90       	lpm	r0, Z+
    94a6:	07 94       	ror	r0
    94a8:	20 f4       	brcc	.+8      	; 0x94b2 <__ftoa_engine+0xd2>
    94aa:	49 0f       	add	r20, r25
    94ac:	56 1f       	adc	r21, r22
    94ae:	c7 1f       	adc	r28, r23
    94b0:	d8 1f       	adc	r29, r24
    94b2:	99 0f       	add	r25, r25
    94b4:	66 1f       	adc	r22, r22
    94b6:	77 1f       	adc	r23, r23
    94b8:	88 1f       	adc	r24, r24
    94ba:	06 94       	lsr	r0
    94bc:	a9 f7       	brne	.-22     	; 0x94a8 <__ftoa_engine+0xc8>
    94be:	84 91       	lpm	r24, Z+
    94c0:	10 95       	com	r17
    94c2:	17 70       	andi	r17, 0x07	; 7
    94c4:	41 f0       	breq	.+16     	; 0x94d6 <__ftoa_engine+0xf6>
    94c6:	d6 95       	lsr	r29
    94c8:	c7 95       	ror	r28
    94ca:	57 95       	ror	r21
    94cc:	47 95       	ror	r20
    94ce:	f7 94       	ror	r15
    94d0:	e7 94       	ror	r14
    94d2:	1a 95       	dec	r17
    94d4:	c1 f7       	brne	.-16     	; 0x94c6 <__ftoa_engine+0xe6>
    94d6:	e6 e8       	ldi	r30, 0x86	; 134
    94d8:	f9 e0       	ldi	r31, 0x09	; 9
    94da:	68 94       	set
    94dc:	15 90       	lpm	r1, Z+
    94de:	15 91       	lpm	r17, Z+
    94e0:	35 91       	lpm	r19, Z+
    94e2:	65 91       	lpm	r22, Z+
    94e4:	95 91       	lpm	r25, Z+
    94e6:	05 90       	lpm	r0, Z+
    94e8:	7f e2       	ldi	r23, 0x2F	; 47
    94ea:	73 95       	inc	r23
    94ec:	e1 18       	sub	r14, r1
    94ee:	f1 0a       	sbc	r15, r17
    94f0:	43 0b       	sbc	r20, r19
    94f2:	56 0b       	sbc	r21, r22
    94f4:	c9 0b       	sbc	r28, r25
    94f6:	d0 09       	sbc	r29, r0
    94f8:	c0 f7       	brcc	.-16     	; 0x94ea <__ftoa_engine+0x10a>
    94fa:	e1 0c       	add	r14, r1
    94fc:	f1 1e       	adc	r15, r17
    94fe:	43 1f       	adc	r20, r19
    9500:	56 1f       	adc	r21, r22
    9502:	c9 1f       	adc	r28, r25
    9504:	d0 1d       	adc	r29, r0
    9506:	7e f4       	brtc	.+30     	; 0x9526 <__ftoa_engine+0x146>
    9508:	70 33       	cpi	r23, 0x30	; 48
    950a:	11 f4       	brne	.+4      	; 0x9510 <__ftoa_engine+0x130>
    950c:	8a 95       	dec	r24
    950e:	e6 cf       	rjmp	.-52     	; 0x94dc <__ftoa_engine+0xfc>
    9510:	e8 94       	clt
    9512:	01 50       	subi	r16, 0x01	; 1
    9514:	30 f0       	brcs	.+12     	; 0x9522 <__ftoa_engine+0x142>
    9516:	08 0f       	add	r16, r24
    9518:	0a f4       	brpl	.+2      	; 0x951c <__ftoa_engine+0x13c>
    951a:	00 27       	eor	r16, r16
    951c:	02 17       	cp	r16, r18
    951e:	08 f4       	brcc	.+2      	; 0x9522 <__ftoa_engine+0x142>
    9520:	20 2f       	mov	r18, r16
    9522:	23 95       	inc	r18
    9524:	02 2f       	mov	r16, r18
    9526:	7a 33       	cpi	r23, 0x3A	; 58
    9528:	28 f0       	brcs	.+10     	; 0x9534 <__ftoa_engine+0x154>
    952a:	79 e3       	ldi	r23, 0x39	; 57
    952c:	7d 93       	st	X+, r23
    952e:	2a 95       	dec	r18
    9530:	e9 f7       	brne	.-6      	; 0x952c <__ftoa_engine+0x14c>
    9532:	10 c0       	rjmp	.+32     	; 0x9554 <__ftoa_engine+0x174>
    9534:	7d 93       	st	X+, r23
    9536:	2a 95       	dec	r18
    9538:	89 f6       	brne	.-94     	; 0x94dc <__ftoa_engine+0xfc>
    953a:	06 94       	lsr	r0
    953c:	97 95       	ror	r25
    953e:	67 95       	ror	r22
    9540:	37 95       	ror	r19
    9542:	17 95       	ror	r17
    9544:	17 94       	ror	r1
    9546:	e1 18       	sub	r14, r1
    9548:	f1 0a       	sbc	r15, r17
    954a:	43 0b       	sbc	r20, r19
    954c:	56 0b       	sbc	r21, r22
    954e:	c9 0b       	sbc	r28, r25
    9550:	d0 09       	sbc	r29, r0
    9552:	98 f0       	brcs	.+38     	; 0x957a <__ftoa_engine+0x19a>
    9554:	23 95       	inc	r18
    9556:	7e 91       	ld	r23, -X
    9558:	73 95       	inc	r23
    955a:	7a 33       	cpi	r23, 0x3A	; 58
    955c:	08 f0       	brcs	.+2      	; 0x9560 <__ftoa_engine+0x180>
    955e:	70 e3       	ldi	r23, 0x30	; 48
    9560:	7c 93       	st	X, r23
    9562:	20 13       	cpse	r18, r16
    9564:	b8 f7       	brcc	.-18     	; 0x9554 <__ftoa_engine+0x174>
    9566:	7e 91       	ld	r23, -X
    9568:	70 61       	ori	r23, 0x10	; 16
    956a:	7d 93       	st	X+, r23
    956c:	30 f0       	brcs	.+12     	; 0x957a <__ftoa_engine+0x19a>
    956e:	83 95       	inc	r24
    9570:	71 e3       	ldi	r23, 0x31	; 49
    9572:	7d 93       	st	X+, r23
    9574:	70 e3       	ldi	r23, 0x30	; 48
    9576:	2a 95       	dec	r18
    9578:	e1 f7       	brne	.-8      	; 0x9572 <__ftoa_engine+0x192>
    957a:	11 24       	eor	r1, r1
    957c:	ef 90       	pop	r14
    957e:	ff 90       	pop	r15
    9580:	0f 91       	pop	r16
    9582:	1f 91       	pop	r17
    9584:	cf 91       	pop	r28
    9586:	df 91       	pop	r29
    9588:	99 27       	eor	r25, r25
    958a:	87 fd       	sbrc	r24, 7
    958c:	90 95       	com	r25
    958e:	08 95       	ret

00009590 <strnlen_P>:
    9590:	fc 01       	movw	r30, r24
    9592:	05 90       	lpm	r0, Z+
    9594:	61 50       	subi	r22, 0x01	; 1
    9596:	70 40       	sbci	r23, 0x00	; 0
    9598:	01 10       	cpse	r0, r1
    959a:	d8 f7       	brcc	.-10     	; 0x9592 <strnlen_P+0x2>
    959c:	80 95       	com	r24
    959e:	90 95       	com	r25
    95a0:	8e 0f       	add	r24, r30
    95a2:	9f 1f       	adc	r25, r31
    95a4:	08 95       	ret

000095a6 <strnlen>:
    95a6:	fc 01       	movw	r30, r24
    95a8:	61 50       	subi	r22, 0x01	; 1
    95aa:	70 40       	sbci	r23, 0x00	; 0
    95ac:	01 90       	ld	r0, Z+
    95ae:	01 10       	cpse	r0, r1
    95b0:	d8 f7       	brcc	.-10     	; 0x95a8 <strnlen+0x2>
    95b2:	80 95       	com	r24
    95b4:	90 95       	com	r25
    95b6:	8e 0f       	add	r24, r30
    95b8:	9f 1f       	adc	r25, r31
    95ba:	08 95       	ret

000095bc <fdevopen>:
    95bc:	0f 93       	push	r16
    95be:	1f 93       	push	r17
    95c0:	cf 93       	push	r28
    95c2:	df 93       	push	r29
    95c4:	8c 01       	movw	r16, r24
    95c6:	eb 01       	movw	r28, r22
    95c8:	00 97       	sbiw	r24, 0x00	; 0
    95ca:	11 f4       	brne	.+4      	; 0x95d0 <fdevopen+0x14>
    95cc:	20 97       	sbiw	r28, 0x00	; 0
    95ce:	c9 f1       	breq	.+114    	; 0x9642 <fdevopen+0x86>
    95d0:	81 e0       	ldi	r24, 0x01	; 1
    95d2:	90 e0       	ldi	r25, 0x00	; 0
    95d4:	6e e0       	ldi	r22, 0x0E	; 14
    95d6:	70 e0       	ldi	r23, 0x00	; 0
    95d8:	0e 94 4c 4c 	call	0x9898	; 0x9898 <calloc>
    95dc:	fc 01       	movw	r30, r24
    95de:	9c 01       	movw	r18, r24
    95e0:	00 97       	sbiw	r24, 0x00	; 0
    95e2:	89 f1       	breq	.+98     	; 0x9646 <fdevopen+0x8a>
    95e4:	80 e8       	ldi	r24, 0x80	; 128
    95e6:	83 83       	std	Z+3, r24	; 0x03
    95e8:	20 97       	sbiw	r28, 0x00	; 0
    95ea:	71 f0       	breq	.+28     	; 0x9608 <fdevopen+0x4c>
    95ec:	d3 87       	std	Z+11, r29	; 0x0b
    95ee:	c2 87       	std	Z+10, r28	; 0x0a
    95f0:	81 e8       	ldi	r24, 0x81	; 129
    95f2:	83 83       	std	Z+3, r24	; 0x03
    95f4:	80 91 7f 08 	lds	r24, 0x087F
    95f8:	90 91 80 08 	lds	r25, 0x0880
    95fc:	00 97       	sbiw	r24, 0x00	; 0
    95fe:	21 f4       	brne	.+8      	; 0x9608 <fdevopen+0x4c>
    9600:	f0 93 80 08 	sts	0x0880, r31
    9604:	e0 93 7f 08 	sts	0x087F, r30
    9608:	01 15       	cp	r16, r1
    960a:	11 05       	cpc	r17, r1
    960c:	e1 f0       	breq	.+56     	; 0x9646 <fdevopen+0x8a>
    960e:	11 87       	std	Z+9, r17	; 0x09
    9610:	00 87       	std	Z+8, r16	; 0x08
    9612:	83 81       	ldd	r24, Z+3	; 0x03
    9614:	82 60       	ori	r24, 0x02	; 2
    9616:	83 83       	std	Z+3, r24	; 0x03
    9618:	80 91 81 08 	lds	r24, 0x0881
    961c:	90 91 82 08 	lds	r25, 0x0882
    9620:	00 97       	sbiw	r24, 0x00	; 0
    9622:	89 f4       	brne	.+34     	; 0x9646 <fdevopen+0x8a>
    9624:	f0 93 82 08 	sts	0x0882, r31
    9628:	e0 93 81 08 	sts	0x0881, r30
    962c:	80 91 83 08 	lds	r24, 0x0883
    9630:	90 91 84 08 	lds	r25, 0x0884
    9634:	00 97       	sbiw	r24, 0x00	; 0
    9636:	39 f4       	brne	.+14     	; 0x9646 <fdevopen+0x8a>
    9638:	f0 93 84 08 	sts	0x0884, r31
    963c:	e0 93 83 08 	sts	0x0883, r30
    9640:	02 c0       	rjmp	.+4      	; 0x9646 <fdevopen+0x8a>
    9642:	20 e0       	ldi	r18, 0x00	; 0
    9644:	30 e0       	ldi	r19, 0x00	; 0
    9646:	c9 01       	movw	r24, r18
    9648:	df 91       	pop	r29
    964a:	cf 91       	pop	r28
    964c:	1f 91       	pop	r17
    964e:	0f 91       	pop	r16
    9650:	08 95       	ret

00009652 <fgetc>:
    9652:	cf 93       	push	r28
    9654:	df 93       	push	r29
    9656:	ec 01       	movw	r28, r24
    9658:	3b 81       	ldd	r19, Y+3	; 0x03
    965a:	30 ff       	sbrs	r19, 0
    965c:	36 c0       	rjmp	.+108    	; 0x96ca <fgetc+0x78>
    965e:	36 ff       	sbrs	r19, 6
    9660:	09 c0       	rjmp	.+18     	; 0x9674 <fgetc+0x22>
    9662:	3f 7b       	andi	r19, 0xBF	; 191
    9664:	3b 83       	std	Y+3, r19	; 0x03
    9666:	8e 81       	ldd	r24, Y+6	; 0x06
    9668:	9f 81       	ldd	r25, Y+7	; 0x07
    966a:	01 96       	adiw	r24, 0x01	; 1
    966c:	9f 83       	std	Y+7, r25	; 0x07
    966e:	8e 83       	std	Y+6, r24	; 0x06
    9670:	2a 81       	ldd	r18, Y+2	; 0x02
    9672:	29 c0       	rjmp	.+82     	; 0x96c6 <fgetc+0x74>
    9674:	32 ff       	sbrs	r19, 2
    9676:	0f c0       	rjmp	.+30     	; 0x9696 <fgetc+0x44>
    9678:	e8 81       	ld	r30, Y
    967a:	f9 81       	ldd	r31, Y+1	; 0x01
    967c:	80 81       	ld	r24, Z
    967e:	99 27       	eor	r25, r25
    9680:	87 fd       	sbrc	r24, 7
    9682:	90 95       	com	r25
    9684:	00 97       	sbiw	r24, 0x00	; 0
    9686:	19 f4       	brne	.+6      	; 0x968e <fgetc+0x3c>
    9688:	30 62       	ori	r19, 0x20	; 32
    968a:	3b 83       	std	Y+3, r19	; 0x03
    968c:	1e c0       	rjmp	.+60     	; 0x96ca <fgetc+0x78>
    968e:	31 96       	adiw	r30, 0x01	; 1
    9690:	f9 83       	std	Y+1, r31	; 0x01
    9692:	e8 83       	st	Y, r30
    9694:	11 c0       	rjmp	.+34     	; 0x96b8 <fgetc+0x66>
    9696:	ea 85       	ldd	r30, Y+10	; 0x0a
    9698:	fb 85       	ldd	r31, Y+11	; 0x0b
    969a:	ce 01       	movw	r24, r28
    969c:	09 95       	icall
    969e:	97 ff       	sbrs	r25, 7
    96a0:	0b c0       	rjmp	.+22     	; 0x96b8 <fgetc+0x66>
    96a2:	2b 81       	ldd	r18, Y+3	; 0x03
    96a4:	3f ef       	ldi	r19, 0xFF	; 255
    96a6:	8f 3f       	cpi	r24, 0xFF	; 255
    96a8:	93 07       	cpc	r25, r19
    96aa:	11 f4       	brne	.+4      	; 0x96b0 <fgetc+0x5e>
    96ac:	80 e1       	ldi	r24, 0x10	; 16
    96ae:	01 c0       	rjmp	.+2      	; 0x96b2 <fgetc+0x60>
    96b0:	80 e2       	ldi	r24, 0x20	; 32
    96b2:	82 2b       	or	r24, r18
    96b4:	8b 83       	std	Y+3, r24	; 0x03
    96b6:	09 c0       	rjmp	.+18     	; 0x96ca <fgetc+0x78>
    96b8:	2e 81       	ldd	r18, Y+6	; 0x06
    96ba:	3f 81       	ldd	r19, Y+7	; 0x07
    96bc:	2f 5f       	subi	r18, 0xFF	; 255
    96be:	3f 4f       	sbci	r19, 0xFF	; 255
    96c0:	3f 83       	std	Y+7, r19	; 0x07
    96c2:	2e 83       	std	Y+6, r18	; 0x06
    96c4:	28 2f       	mov	r18, r24
    96c6:	30 e0       	ldi	r19, 0x00	; 0
    96c8:	02 c0       	rjmp	.+4      	; 0x96ce <fgetc+0x7c>
    96ca:	2f ef       	ldi	r18, 0xFF	; 255
    96cc:	3f ef       	ldi	r19, 0xFF	; 255
    96ce:	c9 01       	movw	r24, r18
    96d0:	df 91       	pop	r29
    96d2:	cf 91       	pop	r28
    96d4:	08 95       	ret

000096d6 <fputc>:
    96d6:	0f 93       	push	r16
    96d8:	1f 93       	push	r17
    96da:	cf 93       	push	r28
    96dc:	df 93       	push	r29
    96de:	8c 01       	movw	r16, r24
    96e0:	eb 01       	movw	r28, r22
    96e2:	8b 81       	ldd	r24, Y+3	; 0x03
    96e4:	81 ff       	sbrs	r24, 1
    96e6:	1b c0       	rjmp	.+54     	; 0x971e <fputc+0x48>
    96e8:	82 ff       	sbrs	r24, 2
    96ea:	0d c0       	rjmp	.+26     	; 0x9706 <fputc+0x30>
    96ec:	2e 81       	ldd	r18, Y+6	; 0x06
    96ee:	3f 81       	ldd	r19, Y+7	; 0x07
    96f0:	8c 81       	ldd	r24, Y+4	; 0x04
    96f2:	9d 81       	ldd	r25, Y+5	; 0x05
    96f4:	28 17       	cp	r18, r24
    96f6:	39 07       	cpc	r19, r25
    96f8:	64 f4       	brge	.+24     	; 0x9712 <fputc+0x3c>
    96fa:	e8 81       	ld	r30, Y
    96fc:	f9 81       	ldd	r31, Y+1	; 0x01
    96fe:	01 93       	st	Z+, r16
    9700:	f9 83       	std	Y+1, r31	; 0x01
    9702:	e8 83       	st	Y, r30
    9704:	06 c0       	rjmp	.+12     	; 0x9712 <fputc+0x3c>
    9706:	e8 85       	ldd	r30, Y+8	; 0x08
    9708:	f9 85       	ldd	r31, Y+9	; 0x09
    970a:	80 2f       	mov	r24, r16
    970c:	09 95       	icall
    970e:	00 97       	sbiw	r24, 0x00	; 0
    9710:	31 f4       	brne	.+12     	; 0x971e <fputc+0x48>
    9712:	8e 81       	ldd	r24, Y+6	; 0x06
    9714:	9f 81       	ldd	r25, Y+7	; 0x07
    9716:	01 96       	adiw	r24, 0x01	; 1
    9718:	9f 83       	std	Y+7, r25	; 0x07
    971a:	8e 83       	std	Y+6, r24	; 0x06
    971c:	02 c0       	rjmp	.+4      	; 0x9722 <fputc+0x4c>
    971e:	0f ef       	ldi	r16, 0xFF	; 255
    9720:	1f ef       	ldi	r17, 0xFF	; 255
    9722:	c8 01       	movw	r24, r16
    9724:	df 91       	pop	r29
    9726:	cf 91       	pop	r28
    9728:	1f 91       	pop	r17
    972a:	0f 91       	pop	r16
    972c:	08 95       	ret

0000972e <printf>:
    972e:	df 93       	push	r29
    9730:	cf 93       	push	r28
    9732:	cd b7       	in	r28, 0x3d	; 61
    9734:	de b7       	in	r29, 0x3e	; 62
    9736:	fe 01       	movw	r30, r28
    9738:	35 96       	adiw	r30, 0x05	; 5
    973a:	61 91       	ld	r22, Z+
    973c:	71 91       	ld	r23, Z+
    973e:	80 91 81 08 	lds	r24, 0x0881
    9742:	90 91 82 08 	lds	r25, 0x0882
    9746:	af 01       	movw	r20, r30
    9748:	0e 94 3e 42 	call	0x847c	; 0x847c <vfprintf>
    974c:	cf 91       	pop	r28
    974e:	df 91       	pop	r29
    9750:	08 95       	ret

00009752 <sprintf>:
    9752:	0f 93       	push	r16
    9754:	1f 93       	push	r17
    9756:	df 93       	push	r29
    9758:	cf 93       	push	r28
    975a:	cd b7       	in	r28, 0x3d	; 61
    975c:	de b7       	in	r29, 0x3e	; 62
    975e:	2e 97       	sbiw	r28, 0x0e	; 14
    9760:	0f b6       	in	r0, 0x3f	; 63
    9762:	f8 94       	cli
    9764:	de bf       	out	0x3e, r29	; 62
    9766:	0f be       	out	0x3f, r0	; 63
    9768:	cd bf       	out	0x3d, r28	; 61
    976a:	0d 89       	ldd	r16, Y+21	; 0x15
    976c:	1e 89       	ldd	r17, Y+22	; 0x16
    976e:	86 e0       	ldi	r24, 0x06	; 6
    9770:	8c 83       	std	Y+4, r24	; 0x04
    9772:	1a 83       	std	Y+2, r17	; 0x02
    9774:	09 83       	std	Y+1, r16	; 0x01
    9776:	8f ef       	ldi	r24, 0xFF	; 255
    9778:	9f e7       	ldi	r25, 0x7F	; 127
    977a:	9e 83       	std	Y+6, r25	; 0x06
    977c:	8d 83       	std	Y+5, r24	; 0x05
    977e:	9e 01       	movw	r18, r28
    9780:	27 5e       	subi	r18, 0xE7	; 231
    9782:	3f 4f       	sbci	r19, 0xFF	; 255
    9784:	ce 01       	movw	r24, r28
    9786:	01 96       	adiw	r24, 0x01	; 1
    9788:	6f 89       	ldd	r22, Y+23	; 0x17
    978a:	78 8d       	ldd	r23, Y+24	; 0x18
    978c:	a9 01       	movw	r20, r18
    978e:	0e 94 3e 42 	call	0x847c	; 0x847c <vfprintf>
    9792:	ef 81       	ldd	r30, Y+7	; 0x07
    9794:	f8 85       	ldd	r31, Y+8	; 0x08
    9796:	e0 0f       	add	r30, r16
    9798:	f1 1f       	adc	r31, r17
    979a:	10 82       	st	Z, r1
    979c:	2e 96       	adiw	r28, 0x0e	; 14
    979e:	0f b6       	in	r0, 0x3f	; 63
    97a0:	f8 94       	cli
    97a2:	de bf       	out	0x3e, r29	; 62
    97a4:	0f be       	out	0x3f, r0	; 63
    97a6:	cd bf       	out	0x3d, r28	; 61
    97a8:	cf 91       	pop	r28
    97aa:	df 91       	pop	r29
    97ac:	1f 91       	pop	r17
    97ae:	0f 91       	pop	r16
    97b0:	08 95       	ret

000097b2 <__ultoa_invert>:
    97b2:	fa 01       	movw	r30, r20
    97b4:	aa 27       	eor	r26, r26
    97b6:	28 30       	cpi	r18, 0x08	; 8
    97b8:	51 f1       	breq	.+84     	; 0x980e <__ultoa_invert+0x5c>
    97ba:	20 31       	cpi	r18, 0x10	; 16
    97bc:	81 f1       	breq	.+96     	; 0x981e <__ultoa_invert+0x6c>
    97be:	e8 94       	clt
    97c0:	6f 93       	push	r22
    97c2:	6e 7f       	andi	r22, 0xFE	; 254
    97c4:	6e 5f       	subi	r22, 0xFE	; 254
    97c6:	7f 4f       	sbci	r23, 0xFF	; 255
    97c8:	8f 4f       	sbci	r24, 0xFF	; 255
    97ca:	9f 4f       	sbci	r25, 0xFF	; 255
    97cc:	af 4f       	sbci	r26, 0xFF	; 255
    97ce:	b1 e0       	ldi	r27, 0x01	; 1
    97d0:	3e d0       	rcall	.+124    	; 0x984e <__ultoa_invert+0x9c>
    97d2:	b4 e0       	ldi	r27, 0x04	; 4
    97d4:	3c d0       	rcall	.+120    	; 0x984e <__ultoa_invert+0x9c>
    97d6:	67 0f       	add	r22, r23
    97d8:	78 1f       	adc	r23, r24
    97da:	89 1f       	adc	r24, r25
    97dc:	9a 1f       	adc	r25, r26
    97de:	a1 1d       	adc	r26, r1
    97e0:	68 0f       	add	r22, r24
    97e2:	79 1f       	adc	r23, r25
    97e4:	8a 1f       	adc	r24, r26
    97e6:	91 1d       	adc	r25, r1
    97e8:	a1 1d       	adc	r26, r1
    97ea:	6a 0f       	add	r22, r26
    97ec:	71 1d       	adc	r23, r1
    97ee:	81 1d       	adc	r24, r1
    97f0:	91 1d       	adc	r25, r1
    97f2:	a1 1d       	adc	r26, r1
    97f4:	20 d0       	rcall	.+64     	; 0x9836 <__ultoa_invert+0x84>
    97f6:	09 f4       	brne	.+2      	; 0x97fa <__ultoa_invert+0x48>
    97f8:	68 94       	set
    97fa:	3f 91       	pop	r19
    97fc:	2a e0       	ldi	r18, 0x0A	; 10
    97fe:	26 9f       	mul	r18, r22
    9800:	11 24       	eor	r1, r1
    9802:	30 19       	sub	r19, r0
    9804:	30 5d       	subi	r19, 0xD0	; 208
    9806:	31 93       	st	Z+, r19
    9808:	de f6       	brtc	.-74     	; 0x97c0 <__ultoa_invert+0xe>
    980a:	cf 01       	movw	r24, r30
    980c:	08 95       	ret
    980e:	46 2f       	mov	r20, r22
    9810:	47 70       	andi	r20, 0x07	; 7
    9812:	40 5d       	subi	r20, 0xD0	; 208
    9814:	41 93       	st	Z+, r20
    9816:	b3 e0       	ldi	r27, 0x03	; 3
    9818:	0f d0       	rcall	.+30     	; 0x9838 <__ultoa_invert+0x86>
    981a:	c9 f7       	brne	.-14     	; 0x980e <__ultoa_invert+0x5c>
    981c:	f6 cf       	rjmp	.-20     	; 0x980a <__ultoa_invert+0x58>
    981e:	46 2f       	mov	r20, r22
    9820:	4f 70       	andi	r20, 0x0F	; 15
    9822:	40 5d       	subi	r20, 0xD0	; 208
    9824:	4a 33       	cpi	r20, 0x3A	; 58
    9826:	18 f0       	brcs	.+6      	; 0x982e <__ultoa_invert+0x7c>
    9828:	49 5d       	subi	r20, 0xD9	; 217
    982a:	31 fd       	sbrc	r19, 1
    982c:	40 52       	subi	r20, 0x20	; 32
    982e:	41 93       	st	Z+, r20
    9830:	02 d0       	rcall	.+4      	; 0x9836 <__ultoa_invert+0x84>
    9832:	a9 f7       	brne	.-22     	; 0x981e <__ultoa_invert+0x6c>
    9834:	ea cf       	rjmp	.-44     	; 0x980a <__ultoa_invert+0x58>
    9836:	b4 e0       	ldi	r27, 0x04	; 4
    9838:	a6 95       	lsr	r26
    983a:	97 95       	ror	r25
    983c:	87 95       	ror	r24
    983e:	77 95       	ror	r23
    9840:	67 95       	ror	r22
    9842:	ba 95       	dec	r27
    9844:	c9 f7       	brne	.-14     	; 0x9838 <__ultoa_invert+0x86>
    9846:	00 97       	sbiw	r24, 0x00	; 0
    9848:	61 05       	cpc	r22, r1
    984a:	71 05       	cpc	r23, r1
    984c:	08 95       	ret
    984e:	9b 01       	movw	r18, r22
    9850:	ac 01       	movw	r20, r24
    9852:	0a 2e       	mov	r0, r26
    9854:	06 94       	lsr	r0
    9856:	57 95       	ror	r21
    9858:	47 95       	ror	r20
    985a:	37 95       	ror	r19
    985c:	27 95       	ror	r18
    985e:	ba 95       	dec	r27
    9860:	c9 f7       	brne	.-14     	; 0x9854 <__ultoa_invert+0xa2>
    9862:	62 0f       	add	r22, r18
    9864:	73 1f       	adc	r23, r19
    9866:	84 1f       	adc	r24, r20
    9868:	95 1f       	adc	r25, r21
    986a:	a0 1d       	adc	r26, r0
    986c:	08 95       	ret

0000986e <__eerd_byte_m128>:
    986e:	e1 99       	sbic	0x1c, 1	; 28
    9870:	fe cf       	rjmp	.-4      	; 0x986e <__eerd_byte_m128>
    9872:	9f bb       	out	0x1f, r25	; 31
    9874:	8e bb       	out	0x1e, r24	; 30
    9876:	e0 9a       	sbi	0x1c, 0	; 28
    9878:	99 27       	eor	r25, r25
    987a:	8d b3       	in	r24, 0x1d	; 29
    987c:	08 95       	ret

0000987e <__eewr_byte_m128>:
    987e:	26 2f       	mov	r18, r22

00009880 <__eewr_r18_m128>:
    9880:	e1 99       	sbic	0x1c, 1	; 28
    9882:	fe cf       	rjmp	.-4      	; 0x9880 <__eewr_r18_m128>
    9884:	9f bb       	out	0x1f, r25	; 31
    9886:	8e bb       	out	0x1e, r24	; 30
    9888:	2d bb       	out	0x1d, r18	; 29
    988a:	0f b6       	in	r0, 0x3f	; 63
    988c:	f8 94       	cli
    988e:	e2 9a       	sbi	0x1c, 2	; 28
    9890:	e1 9a       	sbi	0x1c, 1	; 28
    9892:	0f be       	out	0x3f, r0	; 63
    9894:	01 96       	adiw	r24, 0x01	; 1
    9896:	08 95       	ret

00009898 <calloc>:
    9898:	ef 92       	push	r14
    989a:	ff 92       	push	r15
    989c:	0f 93       	push	r16
    989e:	1f 93       	push	r17
    98a0:	cf 93       	push	r28
    98a2:	df 93       	push	r29
    98a4:	68 9f       	mul	r22, r24
    98a6:	80 01       	movw	r16, r0
    98a8:	69 9f       	mul	r22, r25
    98aa:	10 0d       	add	r17, r0
    98ac:	78 9f       	mul	r23, r24
    98ae:	10 0d       	add	r17, r0
    98b0:	11 24       	eor	r1, r1
    98b2:	c8 01       	movw	r24, r16
    98b4:	0e 94 71 4c 	call	0x98e2	; 0x98e2 <malloc>
    98b8:	e8 2e       	mov	r14, r24
    98ba:	e7 01       	movw	r28, r14
    98bc:	7e 01       	movw	r14, r28
    98be:	f9 2e       	mov	r15, r25
    98c0:	e7 01       	movw	r28, r14
    98c2:	20 97       	sbiw	r28, 0x00	; 0
    98c4:	31 f0       	breq	.+12     	; 0x98d2 <calloc+0x3a>
    98c6:	8e 2d       	mov	r24, r14
    98c8:	60 e0       	ldi	r22, 0x00	; 0
    98ca:	70 e0       	ldi	r23, 0x00	; 0
    98cc:	a8 01       	movw	r20, r16
    98ce:	0e 94 a4 4d 	call	0x9b48	; 0x9b48 <memset>
    98d2:	ce 01       	movw	r24, r28
    98d4:	df 91       	pop	r29
    98d6:	cf 91       	pop	r28
    98d8:	1f 91       	pop	r17
    98da:	0f 91       	pop	r16
    98dc:	ff 90       	pop	r15
    98de:	ef 90       	pop	r14
    98e0:	08 95       	ret

000098e2 <malloc>:
    98e2:	cf 93       	push	r28
    98e4:	df 93       	push	r29
    98e6:	82 30       	cpi	r24, 0x02	; 2
    98e8:	91 05       	cpc	r25, r1
    98ea:	10 f4       	brcc	.+4      	; 0x98f0 <malloc+0xe>
    98ec:	82 e0       	ldi	r24, 0x02	; 2
    98ee:	90 e0       	ldi	r25, 0x00	; 0
    98f0:	e0 91 87 08 	lds	r30, 0x0887
    98f4:	f0 91 88 08 	lds	r31, 0x0888
    98f8:	40 e0       	ldi	r20, 0x00	; 0
    98fa:	50 e0       	ldi	r21, 0x00	; 0
    98fc:	20 e0       	ldi	r18, 0x00	; 0
    98fe:	30 e0       	ldi	r19, 0x00	; 0
    9900:	26 c0       	rjmp	.+76     	; 0x994e <malloc+0x6c>
    9902:	60 81       	ld	r22, Z
    9904:	71 81       	ldd	r23, Z+1	; 0x01
    9906:	68 17       	cp	r22, r24
    9908:	79 07       	cpc	r23, r25
    990a:	e0 f0       	brcs	.+56     	; 0x9944 <malloc+0x62>
    990c:	68 17       	cp	r22, r24
    990e:	79 07       	cpc	r23, r25
    9910:	81 f4       	brne	.+32     	; 0x9932 <malloc+0x50>
    9912:	82 81       	ldd	r24, Z+2	; 0x02
    9914:	93 81       	ldd	r25, Z+3	; 0x03
    9916:	21 15       	cp	r18, r1
    9918:	31 05       	cpc	r19, r1
    991a:	31 f0       	breq	.+12     	; 0x9928 <malloc+0x46>
    991c:	d9 01       	movw	r26, r18
    991e:	13 96       	adiw	r26, 0x03	; 3
    9920:	9c 93       	st	X, r25
    9922:	8e 93       	st	-X, r24
    9924:	12 97       	sbiw	r26, 0x02	; 2
    9926:	2b c0       	rjmp	.+86     	; 0x997e <malloc+0x9c>
    9928:	90 93 88 08 	sts	0x0888, r25
    992c:	80 93 87 08 	sts	0x0887, r24
    9930:	26 c0       	rjmp	.+76     	; 0x997e <malloc+0x9c>
    9932:	41 15       	cp	r20, r1
    9934:	51 05       	cpc	r21, r1
    9936:	19 f0       	breq	.+6      	; 0x993e <malloc+0x5c>
    9938:	64 17       	cp	r22, r20
    993a:	75 07       	cpc	r23, r21
    993c:	18 f4       	brcc	.+6      	; 0x9944 <malloc+0x62>
    993e:	ab 01       	movw	r20, r22
    9940:	e9 01       	movw	r28, r18
    9942:	df 01       	movw	r26, r30
    9944:	9f 01       	movw	r18, r30
    9946:	72 81       	ldd	r23, Z+2	; 0x02
    9948:	63 81       	ldd	r22, Z+3	; 0x03
    994a:	e7 2f       	mov	r30, r23
    994c:	f6 2f       	mov	r31, r22
    994e:	30 97       	sbiw	r30, 0x00	; 0
    9950:	c1 f6       	brne	.-80     	; 0x9902 <malloc+0x20>
    9952:	41 15       	cp	r20, r1
    9954:	51 05       	cpc	r21, r1
    9956:	01 f1       	breq	.+64     	; 0x9998 <malloc+0xb6>
    9958:	48 1b       	sub	r20, r24
    995a:	59 0b       	sbc	r21, r25
    995c:	44 30       	cpi	r20, 0x04	; 4
    995e:	51 05       	cpc	r21, r1
    9960:	80 f4       	brcc	.+32     	; 0x9982 <malloc+0xa0>
    9962:	12 96       	adiw	r26, 0x02	; 2
    9964:	8d 91       	ld	r24, X+
    9966:	9c 91       	ld	r25, X
    9968:	13 97       	sbiw	r26, 0x03	; 3
    996a:	20 97       	sbiw	r28, 0x00	; 0
    996c:	19 f0       	breq	.+6      	; 0x9974 <malloc+0x92>
    996e:	9b 83       	std	Y+3, r25	; 0x03
    9970:	8a 83       	std	Y+2, r24	; 0x02
    9972:	04 c0       	rjmp	.+8      	; 0x997c <malloc+0x9a>
    9974:	90 93 88 08 	sts	0x0888, r25
    9978:	80 93 87 08 	sts	0x0887, r24
    997c:	fd 01       	movw	r30, r26
    997e:	32 96       	adiw	r30, 0x02	; 2
    9980:	46 c0       	rjmp	.+140    	; 0x9a0e <malloc+0x12c>
    9982:	fd 01       	movw	r30, r26
    9984:	e4 0f       	add	r30, r20
    9986:	f5 1f       	adc	r31, r21
    9988:	81 93       	st	Z+, r24
    998a:	91 93       	st	Z+, r25
    998c:	42 50       	subi	r20, 0x02	; 2
    998e:	50 40       	sbci	r21, 0x00	; 0
    9990:	11 96       	adiw	r26, 0x01	; 1
    9992:	5c 93       	st	X, r21
    9994:	4e 93       	st	-X, r20
    9996:	3b c0       	rjmp	.+118    	; 0x9a0e <malloc+0x12c>
    9998:	20 91 85 08 	lds	r18, 0x0885
    999c:	30 91 86 08 	lds	r19, 0x0886
    99a0:	21 15       	cp	r18, r1
    99a2:	31 05       	cpc	r19, r1
    99a4:	41 f4       	brne	.+16     	; 0x99b6 <malloc+0xd4>
    99a6:	20 91 73 03 	lds	r18, 0x0373
    99aa:	30 91 74 03 	lds	r19, 0x0374
    99ae:	30 93 86 08 	sts	0x0886, r19
    99b2:	20 93 85 08 	sts	0x0885, r18
    99b6:	20 91 75 03 	lds	r18, 0x0375
    99ba:	30 91 76 03 	lds	r19, 0x0376
    99be:	21 15       	cp	r18, r1
    99c0:	31 05       	cpc	r19, r1
    99c2:	41 f4       	brne	.+16     	; 0x99d4 <malloc+0xf2>
    99c4:	2d b7       	in	r18, 0x3d	; 61
    99c6:	3e b7       	in	r19, 0x3e	; 62
    99c8:	40 91 71 03 	lds	r20, 0x0371
    99cc:	50 91 72 03 	lds	r21, 0x0372
    99d0:	24 1b       	sub	r18, r20
    99d2:	35 0b       	sbc	r19, r21
    99d4:	e0 91 85 08 	lds	r30, 0x0885
    99d8:	f0 91 86 08 	lds	r31, 0x0886
    99dc:	e2 17       	cp	r30, r18
    99de:	f3 07       	cpc	r31, r19
    99e0:	a0 f4       	brcc	.+40     	; 0x9a0a <malloc+0x128>
    99e2:	2e 1b       	sub	r18, r30
    99e4:	3f 0b       	sbc	r19, r31
    99e6:	28 17       	cp	r18, r24
    99e8:	39 07       	cpc	r19, r25
    99ea:	78 f0       	brcs	.+30     	; 0x9a0a <malloc+0x128>
    99ec:	ac 01       	movw	r20, r24
    99ee:	4e 5f       	subi	r20, 0xFE	; 254
    99f0:	5f 4f       	sbci	r21, 0xFF	; 255
    99f2:	24 17       	cp	r18, r20
    99f4:	35 07       	cpc	r19, r21
    99f6:	48 f0       	brcs	.+18     	; 0x9a0a <malloc+0x128>
    99f8:	4e 0f       	add	r20, r30
    99fa:	5f 1f       	adc	r21, r31
    99fc:	50 93 86 08 	sts	0x0886, r21
    9a00:	40 93 85 08 	sts	0x0885, r20
    9a04:	81 93       	st	Z+, r24
    9a06:	91 93       	st	Z+, r25
    9a08:	02 c0       	rjmp	.+4      	; 0x9a0e <malloc+0x12c>
    9a0a:	e0 e0       	ldi	r30, 0x00	; 0
    9a0c:	f0 e0       	ldi	r31, 0x00	; 0
    9a0e:	cf 01       	movw	r24, r30
    9a10:	df 91       	pop	r29
    9a12:	cf 91       	pop	r28
    9a14:	08 95       	ret

00009a16 <free>:
    9a16:	cf 93       	push	r28
    9a18:	df 93       	push	r29
    9a1a:	00 97       	sbiw	r24, 0x00	; 0
    9a1c:	09 f4       	brne	.+2      	; 0x9a20 <free+0xa>
    9a1e:	91 c0       	rjmp	.+290    	; 0x9b42 <free+0x12c>
    9a20:	fc 01       	movw	r30, r24
    9a22:	32 97       	sbiw	r30, 0x02	; 2
    9a24:	13 82       	std	Z+3, r1	; 0x03
    9a26:	12 82       	std	Z+2, r1	; 0x02
    9a28:	60 91 87 08 	lds	r22, 0x0887
    9a2c:	70 91 88 08 	lds	r23, 0x0888
    9a30:	61 15       	cp	r22, r1
    9a32:	71 05       	cpc	r23, r1
    9a34:	81 f4       	brne	.+32     	; 0x9a56 <free+0x40>
    9a36:	20 81       	ld	r18, Z
    9a38:	31 81       	ldd	r19, Z+1	; 0x01
    9a3a:	28 0f       	add	r18, r24
    9a3c:	39 1f       	adc	r19, r25
    9a3e:	80 91 85 08 	lds	r24, 0x0885
    9a42:	90 91 86 08 	lds	r25, 0x0886
    9a46:	82 17       	cp	r24, r18
    9a48:	93 07       	cpc	r25, r19
    9a4a:	99 f5       	brne	.+102    	; 0x9ab2 <free+0x9c>
    9a4c:	f0 93 86 08 	sts	0x0886, r31
    9a50:	e0 93 85 08 	sts	0x0885, r30
    9a54:	76 c0       	rjmp	.+236    	; 0x9b42 <free+0x12c>
    9a56:	db 01       	movw	r26, r22
    9a58:	80 e0       	ldi	r24, 0x00	; 0
    9a5a:	90 e0       	ldi	r25, 0x00	; 0
    9a5c:	02 c0       	rjmp	.+4      	; 0x9a62 <free+0x4c>
    9a5e:	cd 01       	movw	r24, r26
    9a60:	d9 01       	movw	r26, r18
    9a62:	ae 17       	cp	r26, r30
    9a64:	bf 07       	cpc	r27, r31
    9a66:	48 f4       	brcc	.+18     	; 0x9a7a <free+0x64>
    9a68:	12 96       	adiw	r26, 0x02	; 2
    9a6a:	2d 91       	ld	r18, X+
    9a6c:	3c 91       	ld	r19, X
    9a6e:	13 97       	sbiw	r26, 0x03	; 3
    9a70:	21 15       	cp	r18, r1
    9a72:	31 05       	cpc	r19, r1
    9a74:	a1 f7       	brne	.-24     	; 0x9a5e <free+0x48>
    9a76:	cd 01       	movw	r24, r26
    9a78:	21 c0       	rjmp	.+66     	; 0x9abc <free+0xa6>
    9a7a:	b3 83       	std	Z+3, r27	; 0x03
    9a7c:	a2 83       	std	Z+2, r26	; 0x02
    9a7e:	ef 01       	movw	r28, r30
    9a80:	49 91       	ld	r20, Y+
    9a82:	59 91       	ld	r21, Y+
    9a84:	9e 01       	movw	r18, r28
    9a86:	24 0f       	add	r18, r20
    9a88:	35 1f       	adc	r19, r21
    9a8a:	a2 17       	cp	r26, r18
    9a8c:	b3 07       	cpc	r27, r19
    9a8e:	79 f4       	brne	.+30     	; 0x9aae <free+0x98>
    9a90:	2d 91       	ld	r18, X+
    9a92:	3c 91       	ld	r19, X
    9a94:	11 97       	sbiw	r26, 0x01	; 1
    9a96:	24 0f       	add	r18, r20
    9a98:	35 1f       	adc	r19, r21
    9a9a:	2e 5f       	subi	r18, 0xFE	; 254
    9a9c:	3f 4f       	sbci	r19, 0xFF	; 255
    9a9e:	31 83       	std	Z+1, r19	; 0x01
    9aa0:	20 83       	st	Z, r18
    9aa2:	12 96       	adiw	r26, 0x02	; 2
    9aa4:	2d 91       	ld	r18, X+
    9aa6:	3c 91       	ld	r19, X
    9aa8:	13 97       	sbiw	r26, 0x03	; 3
    9aaa:	33 83       	std	Z+3, r19	; 0x03
    9aac:	22 83       	std	Z+2, r18	; 0x02
    9aae:	00 97       	sbiw	r24, 0x00	; 0
    9ab0:	29 f4       	brne	.+10     	; 0x9abc <free+0xa6>
    9ab2:	f0 93 88 08 	sts	0x0888, r31
    9ab6:	e0 93 87 08 	sts	0x0887, r30
    9aba:	43 c0       	rjmp	.+134    	; 0x9b42 <free+0x12c>
    9abc:	dc 01       	movw	r26, r24
    9abe:	13 96       	adiw	r26, 0x03	; 3
    9ac0:	fc 93       	st	X, r31
    9ac2:	ee 93       	st	-X, r30
    9ac4:	12 97       	sbiw	r26, 0x02	; 2
    9ac6:	4d 91       	ld	r20, X+
    9ac8:	5d 91       	ld	r21, X+
    9aca:	a4 0f       	add	r26, r20
    9acc:	b5 1f       	adc	r27, r21
    9ace:	ea 17       	cp	r30, r26
    9ad0:	fb 07       	cpc	r31, r27
    9ad2:	69 f4       	brne	.+26     	; 0x9aee <free+0xd8>
    9ad4:	20 81       	ld	r18, Z
    9ad6:	31 81       	ldd	r19, Z+1	; 0x01
    9ad8:	24 0f       	add	r18, r20
    9ada:	35 1f       	adc	r19, r21
    9adc:	2e 5f       	subi	r18, 0xFE	; 254
    9ade:	3f 4f       	sbci	r19, 0xFF	; 255
    9ae0:	ec 01       	movw	r28, r24
    9ae2:	39 83       	std	Y+1, r19	; 0x01
    9ae4:	28 83       	st	Y, r18
    9ae6:	22 81       	ldd	r18, Z+2	; 0x02
    9ae8:	33 81       	ldd	r19, Z+3	; 0x03
    9aea:	3b 83       	std	Y+3, r19	; 0x03
    9aec:	2a 83       	std	Y+2, r18	; 0x02
    9aee:	e0 e0       	ldi	r30, 0x00	; 0
    9af0:	f0 e0       	ldi	r31, 0x00	; 0
    9af2:	02 c0       	rjmp	.+4      	; 0x9af8 <free+0xe2>
    9af4:	fb 01       	movw	r30, r22
    9af6:	bc 01       	movw	r22, r24
    9af8:	db 01       	movw	r26, r22
    9afa:	12 96       	adiw	r26, 0x02	; 2
    9afc:	8d 91       	ld	r24, X+
    9afe:	9c 91       	ld	r25, X
    9b00:	13 97       	sbiw	r26, 0x03	; 3
    9b02:	00 97       	sbiw	r24, 0x00	; 0
    9b04:	b9 f7       	brne	.-18     	; 0x9af4 <free+0xde>
    9b06:	9b 01       	movw	r18, r22
    9b08:	2e 5f       	subi	r18, 0xFE	; 254
    9b0a:	3f 4f       	sbci	r19, 0xFF	; 255
    9b0c:	8d 91       	ld	r24, X+
    9b0e:	9c 91       	ld	r25, X
    9b10:	11 97       	sbiw	r26, 0x01	; 1
    9b12:	82 0f       	add	r24, r18
    9b14:	93 1f       	adc	r25, r19
    9b16:	40 91 85 08 	lds	r20, 0x0885
    9b1a:	50 91 86 08 	lds	r21, 0x0886
    9b1e:	48 17       	cp	r20, r24
    9b20:	59 07       	cpc	r21, r25
    9b22:	79 f4       	brne	.+30     	; 0x9b42 <free+0x12c>
    9b24:	30 97       	sbiw	r30, 0x00	; 0
    9b26:	29 f4       	brne	.+10     	; 0x9b32 <free+0x11c>
    9b28:	10 92 88 08 	sts	0x0888, r1
    9b2c:	10 92 87 08 	sts	0x0887, r1
    9b30:	02 c0       	rjmp	.+4      	; 0x9b36 <free+0x120>
    9b32:	13 82       	std	Z+3, r1	; 0x03
    9b34:	12 82       	std	Z+2, r1	; 0x02
    9b36:	22 50       	subi	r18, 0x02	; 2
    9b38:	30 40       	sbci	r19, 0x00	; 0
    9b3a:	30 93 86 08 	sts	0x0886, r19
    9b3e:	20 93 85 08 	sts	0x0885, r18
    9b42:	df 91       	pop	r29
    9b44:	cf 91       	pop	r28
    9b46:	08 95       	ret

00009b48 <memset>:
    9b48:	dc 01       	movw	r26, r24
    9b4a:	01 c0       	rjmp	.+2      	; 0x9b4e <memset+0x6>
    9b4c:	6d 93       	st	X+, r22
    9b4e:	41 50       	subi	r20, 0x01	; 1
    9b50:	50 40       	sbci	r21, 0x00	; 0
    9b52:	e0 f7       	brcc	.-8      	; 0x9b4c <memset+0x4>
    9b54:	08 95       	ret

00009b56 <_exit>:
    9b56:	f8 94       	cli

00009b58 <__stop_program>:
    9b58:	ff cf       	rjmp	.-2      	; 0x9b58 <__stop_program>
