#
#
# Linked PDK packages in /home/student14/lab1/.xkit/20220305_233608
#
# This file can be used to recreate the PDK setup with the defined package versions,
# using the following command:
#
# xkit --setversion /home/student14/lab1/.xkit/20220305_233608.setup
#
# The PDK packages are installed at the following X_DIR location ($X_DIR):
# /usr/pack/xfab-180-mp
#
$X_DIR/xx018/mentor/v3_0/calibre_MIMANT/v3_0_1
$X_DIR/x_all/cadence/xenv/v1_2_30
$X_DIR/x_all/utilities/XOCV/v1_0/bin/v1_0_4
$X_DIR/x_all/utilities/xpincheck/v1_0/bin/v1_0_1
$X_DIR/xp018/analoglibs/A_CELLS_1V8/v2_0/data_book/v2_0_1
$X_DIR/xp018/analoglibs/A_CELLS_5V/v2_0/data_book/v2_0_1
$X_DIR/xp018/analoglibs/GATES_PCELL/v2_1/cadence_IC61/v2_1_0
$X_DIR/xp018/cadence/v6_1/PDK/IC61/v6_1_1
$X_DIR/xp018/cadence/v6_1/QRC_pvs/v6_1_1
$X_DIR/xp018/cadence/v6_1/spectre/v6_1_5
$X_DIR/xp018/cadence/v6_1/techLEF/v6_1_1
$X_DIR/xp018/diglibs/D_CELLS_5V/v3_0/LEF/v3_0_1
$X_DIR/xp018/diglibs/D_CELLS_5V/v3_0/cadence_IC61/v3_0_0
$X_DIR/xp018/diglibs/D_CELLS_5V/v3_0/data_book/v3_0_1
$X_DIR/xp018/diglibs/D_CELLS_5V/v3_0/data_sheet/v3_0_1
$X_DIR/xp018/diglibs/D_CELLS_5V/v3_0/dc_shell_symb/v3_0_0
$X_DIR/xp018/diglibs/D_CELLS_5V/v3_0/gds_cdl/v3_0_1
$X_DIR/xp018/diglibs/D_CELLS_5V/v3_0/leonardo_LP5MOS_MOS5/v3_0_0
$X_DIR/xp018/diglibs/D_CELLS_5V/v3_0/liberty_LP5MOS_MOS5/v3_0_1
$X_DIR/xp018/diglibs/D_CELLS_5V/v3_0/power_grid_voltus/v3_0_1
$X_DIR/xp018/diglibs/D_CELLS_5V/v3_0/synopsys_CC/v3_0_0
$X_DIR/xp018/diglibs/D_CELLS_5V/v3_0/synopsys_ICC/v3_0_0
$X_DIR/xp018/diglibs/D_CELLS_5V/v3_0/verilog/v3_0_0
$X_DIR/xp018/diglibs/D_CELLS_HD/v2_0/LEF/v2_0_1
$X_DIR/xp018/diglibs/D_CELLS_HD/v2_0/cadence_IC61/v2_0_1
$X_DIR/xp018/diglibs/D_CELLS_HD/v2_0/data_book/v2_0_1
$X_DIR/xp018/diglibs/D_CELLS_HD/v2_0/data_sheet/v2_0_1
$X_DIR/xp018/diglibs/D_CELLS_HD/v2_0/dc_shell_symb/v2_0_0
$X_DIR/xp018/diglibs/D_CELLS_HD/v2_0/gds_cdl/v2_0_1
$X_DIR/xp018/diglibs/D_CELLS_HD/v2_0/leonardo_LP5MOS/v2_0_0
$X_DIR/xp018/diglibs/D_CELLS_HD/v2_0/liberty_LP5MOS/v2_0_1
$X_DIR/xp018/diglibs/D_CELLS_HD/v2_0/power_grid_voltus/v2_0_1
$X_DIR/xp018/diglibs/D_CELLS_HD/v2_0/synopsys_CC/v2_0_0_1
$X_DIR/xp018/diglibs/D_CELLS_HD/v2_0/synopsys_ICC/v2_0_0
$X_DIR/xp018/diglibs/D_CELLS_HD/v2_0/verilog/v2_0_0
$X_DIR/xp018/diglibs/D_CELLS_HDLL/v1_0/LEF/v1_0_1
$X_DIR/xp018/diglibs/D_CELLS_HDLL/v1_0/cadence_IC61/v1_0_0
$X_DIR/xp018/diglibs/D_CELLS_HDLL/v1_0/data_book/v1_0_1
$X_DIR/xp018/diglibs/D_CELLS_HDLL/v1_0/data_sheet/v1_0_1
$X_DIR/xp018/diglibs/D_CELLS_HDLL/v1_0/dc_shell_symb/v1_0_0
$X_DIR/xp018/diglibs/D_CELLS_HDLL/v1_0/gds_cdl/v1_0_0
$X_DIR/xp018/diglibs/D_CELLS_HDLL/v1_0/leonardo_LP5MOS/v1_0_0
$X_DIR/xp018/diglibs/D_CELLS_HDLL/v1_0/liberty_LP5MOS/v1_0_1
$X_DIR/xp018/diglibs/D_CELLS_HDLL/v1_0/power_grid_voltus/v1_0_1
$X_DIR/xp018/diglibs/D_CELLS_HDLL/v1_0/synopsys_CC/v1_0_0
$X_DIR/xp018/diglibs/D_CELLS_HDLL/v1_0/synopsys_ICC/v1_0_0
$X_DIR/xp018/diglibs/D_CELLS_HDLL/v1_0/verilog/v1_0_0
$X_DIR/xp018/diglibs/D_CELLS_HDMV/v2_0/LEF/v2_0_0
$X_DIR/xp018/diglibs/D_CELLS_HDMV/v2_0/cadence_IC61/v2_0_0
$X_DIR/xp018/diglibs/D_CELLS_HDMV/v2_0/data_book/v2_0_1
$X_DIR/xp018/diglibs/D_CELLS_HDMV/v2_0/data_sheet/v2_0_1
$X_DIR/xp018/diglibs/D_CELLS_HDMV/v2_0/dc_shell_symb/v2_0_0
$X_DIR/xp018/diglibs/D_CELLS_HDMV/v2_0/gds_cdl/v2_0_0
$X_DIR/xp018/diglibs/D_CELLS_HDMV/v2_0/liberty_LP5MOS/v2_0_1
$X_DIR/xp018/diglibs/D_CELLS_HDMV/v2_0/liberty_db_LP5MOS/v2_0_1
$X_DIR/xp018/diglibs/D_CELLS_HDMV/v2_0/synopsys_CC/v2_0_0
$X_DIR/xp018/diglibs/D_CELLS_HDMV/v2_0/synopsys_ICC/v2_0_0
$X_DIR/xp018/diglibs/D_CELLS_HDMV/v2_0/verilog/v2_0_0
$X_DIR/xp018/diglibs/D_CELLS_JI5V/v3_0/data_book/v3_0_1
$X_DIR/xp018/diglibs/D_CELLS_JI5V/v3_0/data_sheet/v3_0_1
$X_DIR/xp018/diglibs/D_CELLS_JIHD/v2_1/data_book/v2_1_0
$X_DIR/xp018/diglibs/D_CELLS_JIHD/v2_1/data_sheet/v2_1_0
$X_DIR/xp018/diglibs/D_CELLS_JIHDLL/v2_0/data_book/v2_0_1
$X_DIR/xp018/diglibs/D_CELLS_JIHDLL/v2_0/data_sheet/v2_0_1
$X_DIR/xp018/diglibs/D_CELLS_JIHDMV/v2_0/data_book/v2_0_1
$X_DIR/xp018/diglibs/D_CELLS_JIHDMV/v2_0/data_sheet/v2_0_1
$X_DIR/xp018/diglibs/D_CELLS_JIM5V/v4_0/data_book/v4_0_1
$X_DIR/xp018/diglibs/D_CELLS_JIM5V/v4_0/data_sheet/v4_0_1
$X_DIR/xp018/diglibs/D_CELLS_M5V/v3_0/LEF/v3_0_0
$X_DIR/xp018/diglibs/D_CELLS_M5V/v3_0/cadence_IC61/v3_0_0
$X_DIR/xp018/diglibs/D_CELLS_M5V/v3_0/data_book/v3_0_1
$X_DIR/xp018/diglibs/D_CELLS_M5V/v3_0/data_sheet/v3_0_1
$X_DIR/xp018/diglibs/D_CELLS_M5V/v3_0/dc_shell_symb/v3_0_0
$X_DIR/xp018/diglibs/D_CELLS_M5V/v3_0/gds_cdl/v3_0_0
$X_DIR/xp018/diglibs/D_CELLS_M5V/v3_0/liberty_LP5MOS_MOS5/v3_0_1
$X_DIR/xp018/diglibs/D_CELLS_M5V/v3_0/synopsys_CC/v3_0_0
$X_DIR/xp018/diglibs/D_CELLS_M5V/v3_0/synopsys_ICC/v3_0_0
$X_DIR/xp018/diglibs/D_CELLS_M5V/v3_0/verilog/v3_0_0
$X_DIR/xp018/diglibs/GATES/v1_1/cadence_IC61/v1_1_1
$X_DIR/xp018/diglibs/GATES_5V/v3_0/cadence_IC61/v3_0_0
$X_DIR/xp018/diglibs/GATES_H5V/v2_0/cadence_IC61/v2_0_0
$X_DIR/xp018/diglibs/GATES_HD/v1_0/cadence_IC61/v1_0_0
$X_DIR/xp018/diglibs/GATES_HV/v1_1/cadence_IC61/v1_1_1
$X_DIR/xp018/diglibs/GATES_JI5V/v1_0/cadence_IC61/v1_0_0
$X_DIR/xp018/diglibs/GATES_JIHD/v1_0/cadence_IC61/v1_0_1
$X_DIR/xp018/diglibs/IO_CELLS_5V/v2_1/LEF/v2_1_0
$X_DIR/xp018/diglibs/IO_CELLS_5V/v2_1/cadence_IC61/v2_1_0
$X_DIR/xp018/diglibs/IO_CELLS_5V/v2_1/data_book/v2_1_0
$X_DIR/xp018/diglibs/IO_CELLS_5V/v2_1/dc_shell_symb/v2_1_0
$X_DIR/xp018/diglibs/IO_CELLS_5V/v2_1/gds_cdl/v2_1_0
$X_DIR/xp018/diglibs/IO_CELLS_5V/v2_1/liberty_CPF_LP5MOS/v2_1_0
$X_DIR/xp018/diglibs/IO_CELLS_5V/v2_1/liberty_LP5MOS/v2_1_0
$X_DIR/xp018/diglibs/IO_CELLS_5V/v2_1/liberty_UPF_LP5MOS/v2_1_0
$X_DIR/xp018/diglibs/IO_CELLS_5V/v2_1/synopsys_CC/v2_1_0
$X_DIR/xp018/diglibs/IO_CELLS_5V/v2_1/synopsys_ICC/v2_1_0
$X_DIR/xp018/diglibs/IO_CELLS_5V/v2_1/verilog/v2_1_0
$X_DIR/xp018/diglibs/IO_CELLS_C1V8/v1_1/LEF/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_C1V8/v1_1/cadence_IC61/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_C1V8/v1_1/data_book/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_C1V8/v1_1/dc_shell_symb/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_C1V8/v1_1/gds_cdl/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_C1V8/v1_1/liberty_CPF_LP5MOS/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_C1V8/v1_1/liberty_LP5MOS/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_C1V8/v1_1/liberty_UPF_LP5MOS/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_C1V8/v1_1/mentor_pyxis/v1_1_0_1
$X_DIR/xp018/diglibs/IO_CELLS_C1V8/v1_1/synopsys_CC/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_C1V8/v1_1/synopsys_ICC/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_C1V8/v1_1/tanner_V2018_3/v1_1_0_1
$X_DIR/xp018/diglibs/IO_CELLS_C1V8/v1_1/verilog/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_C5V/v1_1/LEF/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_C5V/v1_1/cadence_IC61/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_C5V/v1_1/data_book/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_C5V/v1_1/dc_shell_symb/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_C5V/v1_1/gds_cdl/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_C5V/v1_1/liberty_CPF_LP5MOS_MOS5/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_C5V/v1_1/liberty_LP5MOS_MOS5/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_C5V/v1_1/liberty_UPF_LP5MOS_MOS5/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_C5V/v1_1/synopsys_CC/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_C5V/v1_1/synopsys_ICC/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_C5V/v1_1/tanner_V2018_3/v1_1_0_1
$X_DIR/xp018/diglibs/IO_CELLS_C5V/v1_1/verilog/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_F5V/v2_1/LEF/v2_1_0
$X_DIR/xp018/diglibs/IO_CELLS_F5V/v2_1/cadence_IC61/v2_1_0
$X_DIR/xp018/diglibs/IO_CELLS_F5V/v2_1/data_book/v2_1_0
$X_DIR/xp018/diglibs/IO_CELLS_F5V/v2_1/dc_shell_symb/v2_1_0
$X_DIR/xp018/diglibs/IO_CELLS_F5V/v2_1/gds_cdl/v2_1_0
$X_DIR/xp018/diglibs/IO_CELLS_F5V/v2_1/liberty_CPF_LP5MOS/v2_1_0
$X_DIR/xp018/diglibs/IO_CELLS_F5V/v2_1/liberty_LP5MOS/v2_1_0
$X_DIR/xp018/diglibs/IO_CELLS_F5V/v2_1/liberty_UPF_LP5MOS/v2_1_0
$X_DIR/xp018/diglibs/IO_CELLS_F5V/v2_1/mentor_pyxis/v2_1_0_3
$X_DIR/xp018/diglibs/IO_CELLS_F5V/v2_1/synopsys_CC/v2_1_0
$X_DIR/xp018/diglibs/IO_CELLS_F5V/v2_1/synopsys_ICC/v2_1_0
$X_DIR/xp018/diglibs/IO_CELLS_F5V/v2_1/tanner_V2018_3/v2_1_0_1
$X_DIR/xp018/diglibs/IO_CELLS_F5V/v2_1/verilog/v2_1_0
$X_DIR/xp018/diglibs/IO_CELLS_FC1V8/v1_1/LEF/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_FC1V8/v1_1/cadence_IC61/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_FC1V8/v1_1/data_book/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_FC1V8/v1_1/dc_shell_symb/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_FC1V8/v1_1/gds_cdl/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_FC1V8/v1_1/liberty_CPF_LP5MOS/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_FC1V8/v1_1/liberty_LP5MOS/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_FC1V8/v1_1/liberty_UPF_LP5MOS/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_FC1V8/v1_1/synopsys_CC/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_FC1V8/v1_1/synopsys_ICC/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_FC1V8/v1_1/tanner_V2018_3/v1_1_0_1
$X_DIR/xp018/diglibs/IO_CELLS_FC1V8/v1_1/verilog/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_FC5V/v1_1/LEF/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_FC5V/v1_1/cadence_IC61/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_FC5V/v1_1/data_book/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_FC5V/v1_1/dc_shell_symb/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_FC5V/v1_1/gds_cdl/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_FC5V/v1_1/liberty_CPF_LP5MOS_MOS5/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_FC5V/v1_1/liberty_LP5MOS_MOS5/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_FC5V/v1_1/liberty_UPF_LP5MOS_MOS5/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_FC5V/v1_1/mentor_pyxis/v1_1_0_1
$X_DIR/xp018/diglibs/IO_CELLS_FC5V/v1_1/synopsys_CC/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_FC5V/v1_1/synopsys_ICC/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_FC5V/v1_1/tanner_V2018_3/v1_1_0_1
$X_DIR/xp018/diglibs/IO_CELLS_FC5V/v1_1/verilog/v1_1_0
$X_DIR/xp018/diglibs/IO_CELLS_JI5V/v2_2/LEF/v2_2_1
$X_DIR/xp018/diglibs/IO_CELLS_JI5V/v2_2/cadence_IC61/v2_2_1
$X_DIR/xp018/diglibs/IO_CELLS_JI5V/v2_2/data_book/v2_2_0
$X_DIR/xp018/diglibs/IO_CELLS_JI5V/v2_2/dc_shell_symb/v2_2_0
$X_DIR/xp018/diglibs/IO_CELLS_JI5V/v2_2/gds_cdl/v2_2_1
$X_DIR/xp018/diglibs/IO_CELLS_JI5V/v2_2/liberty_CPF_LP5MOS/v2_2_0
$X_DIR/xp018/diglibs/IO_CELLS_JI5V/v2_2/liberty_LP5MOS/v2_2_0
$X_DIR/xp018/diglibs/IO_CELLS_JI5V/v2_2/liberty_UPF_LP5MOS/v2_2_0
$X_DIR/xp018/diglibs/IO_CELLS_JI5V/v2_2/synopsys_CC/v2_2_1
$X_DIR/xp018/diglibs/IO_CELLS_JI5V/v2_2/synopsys_ICC/v2_2_1
$X_DIR/xp018/diglibs/IO_CELLS_JI5V/v2_2/tanner_V2018_3/v2_2_1
$X_DIR/xp018/diglibs/IO_CELLS_JI5V/v2_2/verilog/v2_2_0
$X_DIR/xp018/diglibs/IO_CELLS_NVM_F5V/v1_6/cadence_IC61/v1_6_0
$X_DIR/xp018/diglibs/IO_CELLS_NVM_F5V/v1_6/gds_cdl/v1_6_0
$X_DIR/xp018/diglibs/IO_CELLS_NVM_FC5V/v1_6/cadence_IC61/v1_6_0
$X_DIR/xp018/diglibs/IO_CELLS_NVM_FC5V/v1_6/gds_cdl/v1_6_0
$X_DIR/xp018/documents/DataSheets/v6_1/PrimitiveDevices/v6_1_1
$X_DIR/xp018/klayout/v6_1/PDK/v6_1_1_1
$X_DIR/xp018/mentor/v6_1/PEX_calibre/v6_1_1
$X_DIR/xp018/mentor/v6_1/calibre/v6_1_2
