<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: async_fifo1</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div name='tag_async_fifo1'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_async_fifo1')">async_fifo1</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.40</td>
<td class="s10 cl rt"><a href="mod1.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1.html#Cond" >100.00</a></td>
<td class="s3 cl rt"><a href="mod1.html#Toggle" > 33.61</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1.html#Branch" >100.00</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/ray/git/chaoslogic/verification/submodule/fifo_0612_161144_success/./ref_model/async_fifo.v')">/home/ray/git/chaoslogic/verification/submodule/fifo_0612_161144_success/./ref_model/async_fifo.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1.html#inst_tag_1"  onclick="showContent('inst_tag_1')">tb.ref_inst.u_async_fifo</a></td>
<td class="s8 cl rt"> 83.40</td>
<td class="s10 cl rt"><a href="mod1.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1.html#Cond" >100.00</a></td>
<td class="s3 cl rt"><a href="mod1.html#Toggle" > 33.61</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1.html#Branch" >100.00</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_async_fifo1'>
<hr>
<a name="inst_tag_1"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_1" >tb.ref_inst.u_async_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.40</td>
<td class="s10 cl rt"><a href="mod1.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1.html#Cond" >100.00</a></td>
<td class="s3 cl rt"><a href="mod1.html#Toggle" > 33.61</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1.html#Branch" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.40</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 33.61</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 24.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 24.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod0.html#inst_tag_0" >ref_inst</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_async_fifo1'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1.html" >async_fifo1</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>39</td><td>39</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>90</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>100</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>130</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>149</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>161</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>181</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>189</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>219</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
89                          always @(posedge wrclk or negedge wrrst_n)begin 
90         1/1                  if(!wrrst_n)begin
91         1/1                      wr_ptr &lt;= 'd0;
92                              end 
93         1/1                  else if(wren &amp;&amp; ~wrfull)begin 
94         1/1                      wr_ptr &lt;= wr_ptr + 1'b1;
95                              end 
                        MISSING_ELSE
96                          end
97                       
98                          //读指针
99                          always @(posedge rdclk or negedge rdrst_n)begin 
100        1/1                  if(!rdrst_n)begin
101        1/1                      rd_ptr &lt;= 'd0;
102                             end 
103        1/1                  else if(rden &amp;&amp; ~rdempty)begin 
104        1/1                      rd_ptr &lt;= rd_ptr + 1'b1;
105                             end 
                        MISSING_ELSE
106                         end
107                      
108                     //****************************************************************
109                     //--wr_addr、rd_addr
110                     //****************************************************************
111                         assign wr_addr = wr_ptr[ADDR_W-1:0];//数据写入地址
112                         assign rd_addr = rd_ptr[ADDR_W-1:0];//数据读出地址
113                      
114                     //****************************************************************
115                     //--写入数据、读出数据
116                     //****************************************************************
117                         //写入数据
118                         always @(posedge wrclk or negedge wrrst_n)begin 
119        1/1                  if(!wrrst_n)begin
120        1/1                      for (i=0;i&lt;(1'b1&lt;&lt;ADDR_W);i=i+1) begin  //利用for循环循环清零fifo_ram
121        1/1                          fifo_mem[i] &lt;= 'd0;
122                                 end
123                             end 
124        1/1                  else if(wren &amp;&amp; ~wrfull)begin              //只要写使能有效就一直写入数据，数据数据量超过fifo深度，则会重新覆盖
125        1/1                      fifo_mem[wr_addr] &lt;= wrdata;
126                             end  
                        MISSING_ELSE
127                         end
128                         //读出数据
129                         always @(posedge rdclk or negedge rdrst_n)begin 
130        1/1                  if(!rdrst_n)begin
131        1/1                      rd_data_r &lt;= 'd0;
132                             end 
133        1/1                  else if(rden &amp; !rdempty)begin 
134        1/1                      rd_data_r &lt;= fifo_mem[rd_addr];
135                             end 
                        MISSING_ELSE
136                         end
137                      
138                     //****************************************************************
139                     //--二进制转格雷码
140                     //****************************************************************
141                         assign wr_ptr_gray = wr_ptr^(wr_ptr&gt;&gt;1);//写指针格雷码
142                         assign rd_ptr_gray = rd_ptr^(rd_ptr&gt;&gt;1);//读指针格雷码
143                      
144                     //****************************************************************
145                     //--格雷码同步
146                     //****************************************************************
147                         //将写指针格雷码同步到读时钟域 
148                         always @(posedge rdclk or negedge rdrst_n)begin 
149        1/1                  if(!rdrst_n)begin
150        1/1                      wr_ptr_gray1 &lt;= 'd0;
151        1/1                      wr_ptr_gray2 &lt;= 'd0;
152                             end 
153                             else begin 
154        1/1                      wr_ptr_gray1 &lt;= wr_ptr_gray;
155        1/1                      wr_ptr_gray2 &lt;= wr_ptr_gray1;
156                             end 
157                         end
158                      
159                         //将读指针格雷码同步到写时钟域
160                         always @(posedge wrclk or negedge wrrst_n)begin 
161        1/1                  if(!wrrst_n)begin
162        1/1                      rd_ptr_gray1 &lt;= 'd0;
163        1/1                      rd_ptr_gray2 &lt;= 'd0;
164                             end 
165                             else begin 
166        1/1                      rd_ptr_gray1 &lt;= rd_ptr_gray;
167        1/1                      rd_ptr_gray2 &lt;= rd_ptr_gray1;
168                             end 
169                         end
170                      
171                     //****************************************************************
172                     //--格雷码转二进制
173                     //****************************************************************
174                         /*
175                         格雷码转二进制：格雷码的最高位作为二进制的最高位，二进制次高位产生过程是
176                         使用二进制的高位和格雷码次高位相异或得到
177                         */
178                      
179                         //将同步至读时钟域的写指针格雷码转换为二进制
180                         always @(*)begin 
181        1/1                  wr_gray2_bin[ADDR_W] = wr_ptr_gray2[ADDR_W];
182        1/1                  for (i=ADDR_W-1;i&gt;=0;i=i-1) begin
183        1/1                      wr_gray2_bin[i] = wr_gray2_bin[i+1]^wr_ptr_gray2[i];
184                             end
185                         end
186                      
187                         //将同步至写时钟域的格雷码读指针转换为二进制
188                         always @(*)begin 
189        1/1                  rd_gray2_bin[ADDR_W] = rd_ptr_gray2[ADDR_W];
190        1/1                  for (i=ADDR_W-1;i&gt;=0;i=i-1) begin
191        1/1                      rd_gray2_bin[i] = rd_gray2_bin[i+1]^rd_ptr_gray2[i];
192                             end
193                         end
194                      
195                     //****************************************************************
196                     //--输出
197                     //****************************************************************
198                         //空标志
199                         assign wrempty = wr_ptr == rd_gray2_bin;
200                         assign rdempty = rd_ptr == wr_gray2_bin;
201                      
202                         //满标志
203                         assign wrfull = (wr_ptr != rd_gray2_bin) &amp;&amp; (wr_ptr[ADDR_W-1:0] == rd_gray2_bin[ADDR_W-1:0]);
204                         assign rdfull = (rd_ptr != wr_gray2_bin) &amp;&amp; (rd_ptr[ADDR_W-1:0] == wr_gray2_bin[ADDR_W-1:0]);
205                      
206                         //读出数据
207                         assign rddata = rdempty?0:fifo_mem[rd_addr];
208                      
209                         //可读数据量
210                         always @(posedge wrclk or negedge wrrst_n)begin 
211        1/1                  if(!wrrst_n)begin
212        1/1                      wr_usedw_r &lt;= 'd0;
213                             end 
214                             else begin 
215        1/1                      wr_usedw_r &lt;= wr_ptr - rd_gray2_bin;
216                             end 
217                         end
218                         always @(posedge rdclk or negedge rdrst_n)begin 
219        1/1                  if(!rdrst_n)begin
220        1/1                      rd_usedw_r &lt;= 'd0;
221                             end 
222                             else begin 
223        1/1                      rd_usedw_r &lt;= wr_gray2_bin - rd_ptr;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1.html" >async_fifo1</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       93
 EXPRESSION (wren &amp;&amp; ((~wrfull)))
             --1-    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       103
 EXPRESSION (rden &amp;&amp; ((~rdempty)))
             --1-    ------2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       124
 EXPRESSION (wren &amp;&amp; ((~wrfull)))
             --1-    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203
 EXPRESSION ((wr_ptr != rd_gray2_bin) &amp;&amp; (wr_ptr[(ADDR_W - 1):0] == rd_gray2_bin[(ADDR_W - 1):0]))
             ------------1-----------    ----------------------------2---------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       204
 EXPRESSION ((rd_ptr != wr_gray2_bin) &amp;&amp; (rd_ptr[(ADDR_W - 1):0] == wr_gray2_bin[(ADDR_W - 1):0]))
             ------------1-----------    ----------------------------2---------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       207
 EXPRESSION (rdempty ? 0 : fifo_mem[rd_addr])
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1.html" >async_fifo1</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">976</td>
<td class="rt">328</td>
<td class="rt">33.61 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">488</td>
<td class="rt">164</td>
<td class="rt">33.61 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">488</td>
<td class="rt">164</td>
<td class="rt">33.61 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">592</td>
<td class="rt">160</td>
<td class="rt">27.03 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">296</td>
<td class="rt">80</td>
<td class="rt">27.03 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">296</td>
<td class="rt">80</td>
<td class="rt">27.03 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Signals</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s4">
<td>Signal Bits</td>
<td class="rt">384</td>
<td class="rt">168</td>
<td class="rt">43.75 </td>
</tr><tr class="s4">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">192</td>
<td class="rt">84</td>
<td class="rt">43.75 </td>
</tr><tr class="s4">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">192</td>
<td class="rt">84</td>
<td class="rt">43.75 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>wrclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wrrst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wren</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wrdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wrdata[139:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wrempty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wrfull</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wrusedw[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rdrst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rden</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rddata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rddata[139:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdempty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdfull</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdusedw[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_ptr_gray[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_ptr_gray1[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_ptr_gray2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr_gray[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr_gray1[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr_gray2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_gray2_bin[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_gray2_bin[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_data_r[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_data_r[139:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wr_usedw_r[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_usedw_r[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1.html" >async_fifo1</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">207</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">90</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">100</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">130</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">149</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">161</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">219</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207            assign rddata = rdempty?0:fifo_mem[rd_addr];
                                      <font color = "green">-1-</font>  
                                      <font color = "green">==></font>  
                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
90                 if(!wrrst_n)begin
                   <font color = "green">-1-</font>  
91                     wr_ptr <= 'd0;
           <font color = "green">            ==></font>
92                 end 
93                 else if(wren && ~wrfull)begin 
                        <font color = "green">-2-</font>  
94                     wr_ptr <= wr_ptr + 1'b1;
           <font color = "green">            ==></font>
95                 end 
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
100                if(!rdrst_n)begin
                   <font color = "green">-1-</font>  
101                    rd_ptr <= 'd0;
           <font color = "green">            ==></font>
102                end 
103                else if(rden && ~rdempty)begin 
                        <font color = "green">-2-</font>  
104                    rd_ptr <= rd_ptr + 1'b1;
           <font color = "green">            ==></font>
105                end 
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119                if(!wrrst_n)begin
                   <font color = "green">-1-</font>  
120                    for (i=0;i<(1'b1<<ADDR_W);i=i+1) begin  //利用for循环循环清零fifo_ram
           <font color = "green">            ==></font>
121                        fifo_mem[i] <= 'd0;
122                    end
123                end 
124                else if(wren && ~wrfull)begin              //只要写使能有效就一直写入数据，数据数据量超过fifo深度，则会重新覆盖
                        <font color = "green">-2-</font>  
125                    fifo_mem[wr_addr] <= wrdata;
           <font color = "green">            ==></font>
126                end  
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
130                if(!rdrst_n)begin
                   <font color = "green">-1-</font>  
131                    rd_data_r <= 'd0;
           <font color = "green">            ==></font>
132                end 
133                else if(rden & !rdempty)begin 
                        <font color = "green">-2-</font>  
134                    rd_data_r <= fifo_mem[rd_addr];
           <font color = "green">            ==></font>
135                end 
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
149                if(!rdrst_n)begin
                   <font color = "green">-1-</font>  
150                    wr_ptr_gray1 <= 'd0;
           <font color = "green">            ==></font>
151                    wr_ptr_gray2 <= 'd0;
152                end 
153                else begin 
154                    wr_ptr_gray1 <= wr_ptr_gray;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
161                if(!wrrst_n)begin
                   <font color = "green">-1-</font>  
162                    rd_ptr_gray1 <= 'd0;
           <font color = "green">            ==></font>
163                    rd_ptr_gray2 <= 'd0;
164                end 
165                else begin 
166                    rd_ptr_gray1 <= rd_ptr_gray;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
211                if(!wrrst_n)begin
                   <font color = "green">-1-</font>  
212                    wr_usedw_r <= 'd0;
           <font color = "green">            ==></font>
213                end 
214                else begin 
215                    wr_usedw_r <= wr_ptr - rd_gray2_bin;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
219                if(!rdrst_n)begin
                   <font color = "green">-1-</font>  
220                    rd_usedw_r <= 'd0;
           <font color = "green">            ==></font>
221                end 
222                else begin 
223                    rd_usedw_r <= wr_gray2_bin - rd_ptr;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_1">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_async_fifo1">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
