{
  "performance": {
    "max_number_of_threads": "half",
    "minimize_probing_sets": "aggressive"
  },
  "simulation": {
    "groups": [
      "2'b$$",
      "2'b11"
    ],
    "number_of_clock_cycles": 3,
    "output_shares": [
      "port_c[0]",
      "port_c[1]"
    ],
    "expected_output": [
      "1'b$",
      "1'b1"
    ],
    "always_random_inputs": [
      "port_r[0]"
    ],
    "input_sequence": [
      {
        "signals": [
          {
            "name": "port_a[0]",
            "value": "group_in0[0]"
          },
          {
            "name": "port_b[0]",
            "value": "group_in0[1]"
          },
          {
            "name": "port_a[1]",
            "value": "group_in1[0]"
          },
          {
            "name": "port_b[1]",
            "value": "group_in1[1]"
          }
        ]
      }
    ],
    "fault_detection_flags": [
      {
        "name": "port_f",
        "value": "1'b1"
      }
    ],
    "number_of_simulations": 16384,
    "number_of_simulations_per_step": 1024
  },
  "hardware": {
    "clock_signal_name": "clk"
  },
  "side_channel_analysis": {
    "order": 1,
    "transitional_leakage": false,
    "clock_cycles": [
      "3"
    ],
    "probe_placement": {
      "exclude": {
        "signals": ".*",
        "paths": "(?!)"
      },
      "include": {
        "signals": "port_c\\[[0]\\]",
        "paths": "(?!)"
      }
    },
    "extension_routes": {
      "exclude": {
        "signals": ".*",
        "paths": "(?!)"
      },
      "include": {
        "signals": "(?!)",
        "paths": "(?!)"
      }
    },
    "observed_extensions": {
      "exclude": {
        "signals": ".*"
      },
      "include": {
        "signals": "port_c\\[[0]\\]"
      }
    }
  },
  "fault_injection": {
    "type": "StuckAt0",
    "simulations_to_analyze": "OnlyFaulty",
    "minimum_number_of_faults_per_run": 1,
    "maximum_number_of_faults_per_run": 1,
    "minimum_number_of_faults_per_cycle": 1,
    "maximum_number_of_faults_per_cycle": 1,
    
    "clock_cycles": [
      "3"
    ],
    "fault_locations": {
      "include": {
        "signals": "port_c1"
      },
      "exclude": {
        "signals": "(?!)"
      }
    }
  }
}