
PiLOT_sb_MSS_CM3_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .vector_table 00000190  00000000  00000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .boot_code    00000330  00000190  00000190  00008190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0000ac80  000004c0  000004c0  000084c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         00000350  20000000  0000b140  00018000  2**4
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000012c0  20000350  0000b490  00018350  2**4
                  ALLOC
  5 .heap         000059f0  20001610  0000b490  00019610  2**4
                  ALLOC
  6 .stack        00001000  20007000  0000b490  0001f000  2**4
                  ALLOC
  7 .comment      00000433  00000000  00000000  00018350  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000de0  00000000  00000000  00018783  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 0000267b  00000000  00000000  00019563  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00015e09  00000000  00000000  0001bbde  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000027f9  00000000  00000000  000319e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000ed0e  00000000  00000000  000341e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00002ed4  00000000  00000000  00042ef0  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00005714  00000000  00000000  00045dc4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00004fc1  00000000  00000000  0004b4d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macinfo 000bbb08  00000000  00000000  00050499  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .ARM.attributes 00000025  00000000  00000000  0010bfa1  2**0
                  CONTENTS, READONLY
 18 .debug_ranges 00000dd0  00000000  00000000  0010bfc6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .vector_table:

00000000 <__vector_table_start>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   0:	20008000 	.word	0x20008000

uint8_t cmd_cntr = 0;
//uint16_t data_test[256] = {0};

void timer_intr_dis(){
	NVIC_DisableIRQ(FabricIrq4_IRQn);
   4:	00000191 	.word	0x00000191
void timer_intr_en(){
	NVIC_EnableIRQ(FabricIrq4_IRQn);
}

void store_pkt(){
	uint16_t i = 0;
   8:	0000037f 	.word	0x0000037f
uint8_t cmd_cntr = 0;
//uint16_t data_test[256] = {0};

void timer_intr_dis(){
	NVIC_DisableIRQ(FabricIrq4_IRQn);
}
   c:	00000381 	.word	0x00000381
}


void vGetPktStruct(pkt_name_t pktname, void* pktdata, uint8_t pktsize){

	uint8_t i =0;
  10:	00000383 	.word	0x00000383
  14:	00000385 	.word	0x00000385
	uint8_t* pkt_data;
	pkt_data = (uint8_t* )pktdata;
  18:	00000387 	.word	0x00000387
	...
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
}
  2c:	00000389 	.word	0x00000389
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
}
  30:	0000038b 	.word	0x0000038b
  34:	00000000 	.word	0x00000000

uint8_t vc_write_reg(i2c_instance_t* I2C, uint8_t vc_addr, uint8_t reg_addr,uint8_t *tx,uint8_t tx_size) {
    if((vc_write(I2C, vc_addr,&reg_addr,sizeof(reg_addr))) >= 10) {
        return 1;
    }
    if((vc_write(I2C, vc_addr,(uint8_t*)tx,tx_size)) >= 10) {
  38:	0000038d 	.word	0x0000038d
  3c:	0000038f 	.word	0x0000038f
  40:	00000391 	.word	0x00000391
  44:	00000393 	.word	0x00000393
        return 1;
  48:	00007869 	.word	0x00007869
    }

    return 0;
  4c:	0000788d 	.word	0x0000788d
}
  50:	00000399 	.word	0x00000399
  54:	0000039b 	.word	0x0000039b
  58:	0000039d 	.word	0x0000039d
//		send_pkt_flg = 1;
		active_blck += 1;
		store_pkt();
//		MSS_GPIO_set_output(MSS_GPIO_8, 1);
		wri_ptr = 0;
		if(active_blck == 4){
  5c:	0000039f 	.word	0x0000039f
        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_temp_L,1,rx_buffer,
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_temp_H,1,rx_buffer_2,
  60:	000003a1 	.word	0x000003a1
  64:	000003a3 	.word	0x000003a3
  68:	00005ee9 	.word	0x00005ee9
  6c:	00005f0d 	.word	0x00005f0d
  70:	000003a9 	.word	0x000003a9
  74:	000003ab 	.word	0x000003ab
  78:	000003ad 	.word	0x000003ad
    uint8_t result = 0,status;


    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,write_CTRL_REG6_XL,2,rx_buffer,
                    1,I2C_RELEASE_BUS);
    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
  7c:	000003af 	.word	0x000003af
  80:	000003b1 	.word	0x000003b1
        uint8_t result = 0,status;


        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,write_CTRL_REG1_G,2,rx_buffer,
                        1,I2C_RELEASE_BUS);
        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
  84:	000003b3 	.word	0x000003b3
        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_temp_H,1,rx_buffer_2,
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
  88:	000003b5 	.word	0x000003b5
  8c:	0000a7a5 	.word	0x0000a7a5


    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,write_CTRL_REG6_XL,2,rx_buffer,
                    1,I2C_RELEASE_BUS);
    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    result+=status;
  90:	000003b9 	.word	0x000003b9
  94:	000003bb 	.word	0x000003bb


        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,write_CTRL_REG1_G,2,rx_buffer,
                        1,I2C_RELEASE_BUS);
        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
        result+=status;
  98:	000003bd 	.word	0x000003bd
        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_temp_H,1,rx_buffer_2,
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);

        *temp = (rx_buffer[0]) | (rx_buffer_2[0] << 8);
  9c:	000003bf 	.word	0x000003bf
    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,write_CTRL_REG6_XL,2,rx_buffer,
                    1,I2C_RELEASE_BUS);
    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    result+=status;

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_Z_L,1,rx_buffer,
  a0:	000003c1 	.word	0x000003c1
  a4:	000003c3 	.word	0x000003c3
        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,write_CTRL_REG1_G,2,rx_buffer,
                        1,I2C_RELEASE_BUS);
        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
        result+=status;

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_Z_L,1,rx_buffer,
  a8:	000003c5 	.word	0x000003c5
  ac:	000003c7 	.word	0x000003c7
  b0:	000003c9 	.word	0x000003c9

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);

        *temp = (rx_buffer[0]) | (rx_buffer_2[0] << 8);

        return 0;
  b4:	000003cb 	.word	0x000003cb

}
  b8:	000003cd 	.word	0x000003cd
  bc:	000003cf 	.word	0x000003cf
	}

	// Storing the packets

	for(;i<pktsize;i++){
		blck_pkt[active_blck][wri_ptr + i] = pkt_data[i] | (pkt_data[i] << 8);
  c0:	000003d1 	.word	0x000003d1
  c4:	000003d3 	.word	0x000003d3
		}
	}

	// Storing the packets

	for(;i<pktsize;i++){
  c8:	00003631 	.word	0x00003631
    result+=status;

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_Z_L,1,rx_buffer,
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
  cc:	00003645 	.word	0x00003645
  d0:	00003659 	.word	0x00003659
        result+=status;

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_Z_L,1,rx_buffer,
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
  d4:	0000366d 	.word	0x0000366d
  d8:	00003681 	.word	0x00003681
  dc:	0000368d 	.word	0x0000368d

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_Z_L,1,rx_buffer,
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    result+=status;
  e0:	00003699 	.word	0x00003699
  e4:	000036a5 	.word	0x000036a5
  e8:	000036b1 	.word	0x000036b1

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_Z_L,1,rx_buffer,
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
        result+=status;
  ec:	000003e7 	.word	0x000003e7
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    result+=status;

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_Z_H,1,rx_buffer_2,
  f0:	000003e9 	.word	0x000003e9
  f4:	000003eb 	.word	0x000003eb
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
        result+=status;

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_Z_H,1,rx_buffer_2,
  f8:	000003ed 	.word	0x000003ed
  fc:	000003ef 	.word	0x000003ef
 100:	000003f1 	.word	0x000003f1
 104:	000003f3 	.word	0x000003f3
 108:	000003f5 	.word	0x000003f5
 10c:	00003ca5 	.word	0x00003ca5
 110:	000003f9 	.word	0x000003f9
 114:	00003cfd 	.word	0x00003cfd
 118:	000003fd 	.word	0x000003fd
    result+=status;

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_Z_H,1,rx_buffer_2,
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
 11c:	000003ff 	.word	0x000003ff
 120:	00000401 	.word	0x00000401
 124:	00000403 	.word	0x00000403
        result+=status;

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_Z_H,1,rx_buffer_2,
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
 128:	00000405 	.word	0x00000405
 12c:	00000407 	.word	0x00000407

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_Z_H,1,rx_buffer_2,
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    result+=status;
 130:	00000409 	.word	0x00000409
 134:	0000040b 	.word	0x0000040b
 138:	0000040d 	.word	0x0000040d

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_Z_H,1,rx_buffer_2,
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
        result+=status;
 13c:	0000040f 	.word	0x0000040f
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    result+=status;

    *a_z = ((rx_buffer_2[0] << 8) | rx_buffer[0]);
 140:	00000411 	.word	0x00000411
 144:	00000413 	.word	0x00000413
 148:	00000415 	.word	0x00000415
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
        result+=status;

        *roll_rate = ((rx_buffer_2[0] << 8) | rx_buffer[0]);
 14c:	00000417 	.word	0x00000417
 150:	00000419 	.word	0x00000419

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    result+=status;

    *a_z = ((rx_buffer_2[0] << 8) | rx_buffer[0]);
    if((*a_z) > 32768) {
 154:	0000041b 	.word	0x0000041b
 158:	0000041d 	.word	0x0000041d
 15c:	0000041f 	.word	0x0000041f
        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
        result+=status;

        *roll_rate = ((rx_buffer_2[0] << 8) | rx_buffer[0]);

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_Y_L,1,rx_buffer,
 160:	00000421 	.word	0x00000421
 164:	00000423 	.word	0x00000423
 168:	00000425 	.word	0x00000425
    *a_z = ((rx_buffer_2[0] << 8) | rx_buffer[0]);
    if((*a_z) > 32768) {
        *a_z = 65535-*a_z;
    }

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_Y_L,1,rx_buffer,
 16c:	00000427 	.word	0x00000427
 170:	00000429 	.word	0x00000429
 174:	0000042b 	.word	0x0000042b
 178:	0000042d 	.word	0x0000042d
 17c:	0000042f 	.word	0x0000042f
 180:	00000431 	.word	0x00000431
 184:	00000433 	.word	0x00000433
	...

Disassembly of section .boot_code:

00000190 <Reset_Handler>:
        *roll_rate = ((rx_buffer_2[0] << 8) | rx_buffer[0]);

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_Y_L,1,rx_buffer,
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
 190:	f04f 0b00 	mov.w	fp, #0
 194:	f8df 02be 	ldr.w	r0, [pc, #702]	; 456 <SF2_MDDR_MODE_CR>
    }

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_Y_L,1,rx_buffer,
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
 198:	6800      	ldr	r0, [r0, #0]
 19a:	f8df 12b6 	ldr.w	r1, [pc, #694]	; 452 <SF2_EDAC_CR>
 19e:	6809      	ldr	r1, [r1, #0]
 1a0:	f001 0103 	and.w	r1, r1, #3

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_Y_L,1,rx_buffer,
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
        result+=status;
 1a4:	f000 001c 	and.w	r0, r0, #28
 1a8:	2814      	cmp	r0, #20
 1aa:	d101      	bne.n	1b0 <check_esram_edac>
 1ac:	f04b 0b02 	orr.w	fp, fp, #2

000001b0 <check_esram_edac>:

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_Y_L,1,rx_buffer,
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    result+=status;
 1b0:	2900      	cmp	r1, #0
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
        result+=status;

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_Y_H,1,rx_buffer_2,
 1b2:	d001      	beq.n	1b8 <check_stack_init>
 1b4:	f04b 0b01 	orr.w	fp, fp, #1

000001b8 <check_stack_init>:
 1b8:	f1bb 0f00 	cmp.w	fp, #0
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    result+=status;

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_Y_H,1,rx_buffer_2,
 1bc:	d005      	beq.n	1ca <system_init>

000001be <clear_stack>:
 1be:	48a7      	ldr	r0, [pc, #668]	; (45c <SF2_MDDR_MODE_CR+0x6>)
 1c0:	49a7      	ldr	r1, [pc, #668]	; (460 <SF2_MDDR_MODE_CR+0xa>)
 1c2:	f8df 2272 	ldr.w	r2, [pc, #626]	; 436 <RAM_INIT_PATTERN>
 1c6:	f000 f89f 	bl	308 <fill_memory>

000001ca <system_init>:
 1ca:	48a6      	ldr	r0, [pc, #664]	; (464 <SF2_MDDR_MODE_CR+0xe>)
 1cc:	4780      	blx	r0
 1ce:	f00b 0a02 	and.w	sl, fp, #2
 1d2:	f1ba 0f00 	cmp.w	sl, #0
 1d6:	d00c      	beq.n	1f2 <remap_memory>
 1d8:	f8df 026e 	ldr.w	r0, [pc, #622]	; 44a <SF2_DDRB_NB_SIZE>
 1dc:	f8df 126e 	ldr.w	r1, [pc, #622]	; 44e <SF2_DDRB_CR>
        result+=status;

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_Y_H,1,rx_buffer_2,
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
 1e0:	6802      	ldr	r2, [r0, #0]
 1e2:	680b      	ldr	r3, [r1, #0]
 1e4:	b40f      	push	{r0, r1, r2, r3}
 1e6:	f04f 0200 	mov.w	r2, #0
    result+=status;

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_Y_H,1,rx_buffer_2,
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
 1ea:	f04f 03ff 	mov.w	r3, #255	; 0xff
 1ee:	6002      	str	r2, [r0, #0]
 1f0:	600b      	str	r3, [r1, #0]

000001f2 <remap_memory>:
 1f2:	489d      	ldr	r0, [pc, #628]	; (468 <SF2_MDDR_MODE_CR+0x12>)
 1f4:	4a9d      	ldr	r2, [pc, #628]	; (46c <SF2_MDDR_MODE_CR+0x16>)

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_Y_H,1,rx_buffer_2,
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
        result+=status;
 1f6:	4b9e      	ldr	r3, [pc, #632]	; (470 <SF2_MDDR_MODE_CR+0x1a>)
 1f8:	2802      	cmp	r0, #2
 1fa:	d108      	bne.n	20e <check_esram_remap>
 1fc:	f8df 123e 	ldr.w	r1, [pc, #574]	; 43e <SF2_ESRAM_CR>

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_Y_H,1,rx_buffer_2,
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    result+=status;
 200:	600a      	str	r2, [r1, #0]
 202:	f8df 1242 	ldr.w	r1, [pc, #578]	; 446 <SF2_ENVM_REMAP_CR>
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
        result+=status;

        *pitch_rate = ((rx_buffer_2[0] << 8) | rx_buffer[0]);
 206:	600a      	str	r2, [r1, #0]
 208:	f8df 1236 	ldr.w	r1, [pc, #566]	; 442 <SF2_DDR_CR>
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    result+=status;

    *a_y = ((rx_buffer_2[0] << 8) | rx_buffer[0]);
 20c:	600b      	str	r3, [r1, #0]

0000020e <check_esram_remap>:
 20e:	2801      	cmp	r0, #1
 210:	d108      	bne.n	224 <check_mirrored_nvm>
 212:	f8df 122e 	ldr.w	r1, [pc, #558]	; 442 <SF2_DDR_CR>
 216:	600a      	str	r2, [r1, #0]
 218:	f8df 122a 	ldr.w	r1, [pc, #554]	; 446 <SF2_ENVM_REMAP_CR>
        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
        result+=status;

        *pitch_rate = ((rx_buffer_2[0] << 8) | rx_buffer[0]);

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_X_L,1,rx_buffer,
 21c:	600a      	str	r2, [r1, #0]
 21e:	f8df 121e 	ldr.w	r1, [pc, #542]	; 43e <SF2_ESRAM_CR>

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    result+=status;

    *a_y = ((rx_buffer_2[0] << 8) | rx_buffer[0]);
    if((*a_y) > 32768) {
 222:	600b      	str	r3, [r1, #0]

00000224 <check_mirrored_nvm>:
 224:	4893      	ldr	r0, [pc, #588]	; (474 <SF2_MDDR_MODE_CR+0x1e>)
 226:	2800      	cmp	r0, #0
 228:	d109      	bne.n	23e <copy_data>
 22a:	4893      	ldr	r0, [pc, #588]	; (478 <SF2_MDDR_MODE_CR+0x22>)
        *a_y = 65535-*a_y;
 22c:	4993      	ldr	r1, [pc, #588]	; (47c <SF2_MDDR_MODE_CR+0x26>)
 22e:	4a94      	ldr	r2, [pc, #592]	; (480 <SF2_MDDR_MODE_CR+0x2a>)
 230:	f000 f832 	bl	298 <block_copy>

00000234 <copy_text>:
 234:	4893      	ldr	r0, [pc, #588]	; (484 <SF2_MDDR_MODE_CR+0x2e>)
 236:	4994      	ldr	r1, [pc, #592]	; (488 <SF2_MDDR_MODE_CR+0x32>)
 238:	4a94      	ldr	r2, [pc, #592]	; (48c <SF2_MDDR_MODE_CR+0x36>)
    }

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_X_L,1,rx_buffer,
 23a:	f000 f82d 	bl	298 <block_copy>

0000023e <copy_data>:
 23e:	4894      	ldr	r0, [pc, #592]	; (490 <SF2_MDDR_MODE_CR+0x3a>)
 240:	4994      	ldr	r1, [pc, #592]	; (494 <SF2_MDDR_MODE_CR+0x3e>)
 242:	4a95      	ldr	r2, [pc, #596]	; (498 <SF2_MDDR_MODE_CR+0x42>)
 244:	f000 f828 	bl	298 <block_copy>

00000248 <clear_bss>:
        *pitch_rate = ((rx_buffer_2[0] << 8) | rx_buffer[0]);

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_X_L,1,rx_buffer,
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
 248:	4894      	ldr	r0, [pc, #592]	; (49c <SF2_MDDR_MODE_CR+0x46>)
 24a:	4995      	ldr	r1, [pc, #596]	; (4a0 <SF2_MDDR_MODE_CR+0x4a>)
 24c:	f8df 21e6 	ldr.w	r2, [pc, #486]	; 436 <RAM_INIT_PATTERN>
 250:	f000 f85a 	bl	308 <fill_memory>

00000254 <clear_heap>:
 254:	f1bb 0f00 	cmp.w	fp, #0
 258:	d012      	beq.n	280 <call_glob_ctor>
 25a:	4892      	ldr	r0, [pc, #584]	; (4a4 <SF2_MDDR_MODE_CR+0x4e>)
 25c:	4992      	ldr	r1, [pc, #584]	; (4a8 <SF2_MDDR_MODE_CR+0x52>)
        result+=status;
 25e:	f8df 21da 	ldr.w	r2, [pc, #474]	; 43a <HEAP_INIT_PATTERN>
 262:	f000 f851 	bl	308 <fill_memory>
    }

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_X_L,1,rx_buffer,
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
 266:	f00b 0a02 	and.w	sl, fp, #2
 26a:	f1ba 0f00 	cmp.w	sl, #0
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
        result+=status;

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_X_H,1,rx_buffer_2,
 26e:	d007      	beq.n	280 <call_glob_ctor>
 270:	bc0f      	pop	{r0, r1, r2, r3}
 272:	6002      	str	r2, [r0, #0]
 274:	600b      	str	r3, [r1, #0]
 276:	bf00      	nop
 278:	f3af 8000 	nop.w

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_X_L,1,rx_buffer,
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    result+=status;
 27c:	f3af 8000 	nop.w

00000280 <call_glob_ctor>:
 280:	f8df 0228 	ldr.w	r0, [pc, #552]	; 4ac <SF2_MDDR_MODE_CR+0x56>
 284:	f20f 0e03 	addw	lr, pc, #3
 288:	4700      	bx	r0

0000028a <branch_to_main>:

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_X_H,1,rx_buffer_2,
 28a:	f04f 0000 	mov.w	r0, #0
 28e:	f04f 0100 	mov.w	r1, #0
 292:	f8df f21c 	ldr.w	pc, [pc, #540]	; 4b0 <SF2_MDDR_MODE_CR+0x5a>

00000296 <ExitLoop>:
 296:	e7fe      	b.n	296 <ExitLoop>

00000298 <block_copy>:
 298:	e92d 41f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, lr}
        result+=status;

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_X_H,1,rx_buffer_2,
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
 29c:	4288      	cmp	r0, r1
 29e:	d025      	beq.n	2ec <block_copy_exit>
 2a0:	ebb2 0201 	subs.w	r2, r2, r1
 2a4:	d500      	bpl.n	2a8 <block_copy_address_ok>
 2a6:	e7fe      	b.n	2a6 <block_copy+0xe>

000002a8 <block_copy_address_ok>:
 2a8:	ea40 0301 	orr.w	r3, r0, r1
 2ac:	f013 0303 	ands.w	r3, r3, #3
        result+=status;
 2b0:	d002      	beq.n	2b8 <block_copy_continue>

000002b2 <block_copy_byte_copy>:
 2b2:	f000 f81d 	bl	2f0 <block_copy_byte>
    result+=status;

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_X_H,1,rx_buffer_2,
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
 2b6:	e019      	b.n	2ec <block_copy_exit>

000002b8 <block_copy_continue>:
 2b8:	f04f 0300 	mov.w	r3, #0
 2bc:	4690      	mov	r8, r2
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
        result+=status;

        *yaw_rate = ((rx_buffer_2[0] << 8) | rx_buffer[0]);
 2be:	1112      	asrs	r2, r2, #4
 2c0:	d0f7      	beq.n	2b2 <block_copy_byte_copy>

000002c2 <block_copy_loop>:
 2c2:	429a      	cmp	r2, r3
 2c4:	bf1c      	itt	ne
 2c6:	c8f0      	ldmiane	r0!, {r4, r5, r6, r7}
 2c8:	c1f0      	stmiane	r1!, {r4, r5, r6, r7}
 2ca:	f103 0301 	add.w	r3, r3, #1

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_X_H,1,rx_buffer_2,
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    result+=status;
 2ce:	d1f8      	bne.n	2c2 <block_copy_loop>
 2d0:	f008 080f 	and.w	r8, r8, #15
        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
        result+=status;

        *yaw_rate = ((rx_buffer_2[0] << 8) | rx_buffer[0]);

        return status;
 2d4:	f1b8 0f00 	cmp.w	r8, #0
}
 2d8:	d008      	beq.n	2ec <block_copy_exit>

000002da <copy_spare_bytes>:
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    result+=status;

    *a_x = ((rx_buffer_2[0] << 8) | rx_buffer[0]);
 2da:	7804      	ldrb	r4, [r0, #0]
 2dc:	700c      	strb	r4, [r1, #0]
 2de:	f100 0001 	add.w	r0, r0, #1
		adf_write_to_memory(WMODE_1, IRQ_CTRL_STATUS0, clr_tx, 4);
	}


	return 0;
}
 2e2:	f101 0101 	add.w	r1, r1, #1
        SYSREG->MSSDDR_FACC1_CR = SYSREG->MSSDDR_FACC1_CR | 0x00001000u;
        
        status = CLOCK_SWITCHING_SUCCESS;
    }
    /* For 060 devices */
    else if(0xF808u == device_version)
 2e6:	f1b8 0801 	subs.w	r8, r8, #1
    {
        /* The divisor setting should be such that all the divisor should be 
         * equal to each other and set to divide by 1,2,4,8, and 16 (but not 32)
         */
        divisor[0] = ((g_mssddr_facc1_cr >> 2) & 0x00000007);
 2ea:	d1f6      	bne.n	2da <copy_spare_bytes>

000002ec <block_copy_exit>:
 2ec:	e8bd 81f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, pc}

000002f0 <block_copy_byte>:
 2f0:	b508      	push	{r3, lr}
 2f2:	f04f 0300 	mov.w	r3, #0

000002f6 <block_copy_byte_loop>:
 2f6:	7803      	ldrb	r3, [r0, #0]
 2f8:	700b      	strb	r3, [r1, #0]
 2fa:	f100 0001 	add.w	r0, r0, #1
        divisor[1] = ((g_mssddr_facc1_cr >> 5) & 0x00000007);
 2fe:	f101 0101 	add.w	r1, r1, #1
 302:	3a01      	subs	r2, #1
 304:	d1f7      	bne.n	2f6 <block_copy_byte_loop>
 306:	bd08      	pop	{r3, pc}

00000308 <fill_memory>:
 308:	4288      	cmp	r0, r1
 30a:	d037      	beq.n	37c <fill_memory_exit>
 30c:	f000 0603 	and.w	r6, r0, #3
        divisor[2] = ((g_mssddr_facc1_cr >> 9) & 0x00000007);
 310:	2e00      	cmp	r6, #0
 312:	d014      	beq.n	33e <fill_memory_end_start>
 314:	f04f 0504 	mov.w	r5, #4
 318:	eba5 0406 	sub.w	r4, r5, r6
 31c:	f04f 0708 	mov.w	r7, #8
 320:	fb07 f806 	mul.w	r8, r7, r6
        divisor[3] = ((g_mssddr_facc1_cr >> 19) & 0x00000007);
 324:	4691      	mov	r9, r2
 326:	fa69 f908 	ror.w	r9, r9, r8

0000032a <fill_memory_spare_bytes_start>:
 32a:	2c00      	cmp	r4, #0
 32c:	d007      	beq.n	33e <fill_memory_end_start>
 32e:	f880 9000 	strb.w	r9, [r0]
 332:	fa69 f907 	ror.w	r9, r9, r7
 336:	f100 0001 	add.w	r0, r0, #1
       
        for(var = 1; var < 4; var++)
 33a:	3c01      	subs	r4, #1
 33c:	e7f5      	b.n	32a <fill_memory_spare_bytes_start>

0000033e <fill_memory_end_start>:
 33e:	f04f 0600 	mov.w	r6, #0
        {
            if((divisor[var] != divisor[0]) || \
 342:	460f      	mov	r7, r1
 344:	1a09      	subs	r1, r1, r0
 346:	4688      	mov	r8, r1
 348:	1109      	asrs	r1, r1, #4
 34a:	4691      	mov	r9, r2
 34c:	4614      	mov	r4, r2
 34e:	4615      	mov	r5, r2
 350:	42b1      	cmp	r1, r6
 352:	d006      	beq.n	362 <fill_memory_spare_bytes_end>

00000354 <fill_memory_loop>:
 354:	bf18      	it	ne
 356:	e8a0 0234 	stmiane.w	r0!, {r2, r4, r5, r9}
 35a:	f106 0601 	add.w	r6, r6, #1
               (divisor[0] > 5) || (divisor[var] > 5))
 35e:	42b1      	cmp	r1, r6
 360:	d1f8      	bne.n	354 <fill_memory_loop>

00000362 <fill_memory_spare_bytes_end>:
 362:	f008 080f 	and.w	r8, r8, #15

00000366 <fill_memory_spare_end_loop>:
        divisor[2] = ((g_mssddr_facc1_cr >> 9) & 0x00000007);
        divisor[3] = ((g_mssddr_facc1_cr >> 19) & 0x00000007);
       
        for(var = 1; var < 4; var++)
        {
            if((divisor[var] != divisor[0]) || \
 366:	f1b8 0f00 	cmp.w	r8, #0
               (divisor[0] > 5) || (divisor[var] > 5))
 36a:	d007      	beq.n	37c <fill_memory_exit>
 36c:	7002      	strb	r2, [r0, #0]
 36e:	ea4f 2232 	mov.w	r2, r2, ror #8
 372:	f100 0001 	add.w	r0, r0, #1
 376:	f1b8 0801 	subs.w	r8, r8, #1
        divisor[2] = ((g_mssddr_facc1_cr >> 9) & 0x00000007);
        divisor[3] = ((g_mssddr_facc1_cr >> 19) & 0x00000007);
       
        for(var = 1; var < 4; var++)
        {
            if((divisor[var] != divisor[0]) || \
 37a:	e7f4      	b.n	366 <fill_memory_spare_end_loop>

0000037c <fill_memory_exit>:
               (divisor[0] > 5) || (divisor[var] > 5))
            {
                /* If the divisor value does meet the criteria, log the clock 
                 * switching error.
                 */
                status = CLOCK_SWITCHING_ERROR;
 37c:	4770      	bx	lr

0000037e <NMI_Handler>:
 37e:	e7fe      	b.n	37e <NMI_Handler>

00000380 <HardFault_Handler>:
 380:	e7fe      	b.n	380 <HardFault_Handler>

00000382 <MemManage_Handler>:
                break;
 382:	e7fe      	b.n	382 <MemManage_Handler>

00000384 <BusFault_Handler>:
        divisor[0] = ((g_mssddr_facc1_cr >> 2) & 0x00000007);
        divisor[1] = ((g_mssddr_facc1_cr >> 5) & 0x00000007);
        divisor[2] = ((g_mssddr_facc1_cr >> 9) & 0x00000007);
        divisor[3] = ((g_mssddr_facc1_cr >> 19) & 0x00000007);
       
        for(var = 1; var < 4; var++)
 384:	e7fe      	b.n	384 <BusFault_Handler>

00000386 <UsageFault_Handler>:
 386:	e7fe      	b.n	386 <UsageFault_Handler>

00000388 <SVC_Handler>:
 388:	e7fe      	b.n	388 <SVC_Handler>

0000038a <DebugMon_Handler>:
 38a:	e7fe      	b.n	38a <DebugMon_Handler>

0000038c <PendSV_Handler>:
 38c:	e7fe      	b.n	38c <PendSV_Handler>

0000038e <SysTick_Handler>:
 38e:	e7fe      	b.n	38e <SysTick_Handler>

00000390 <WdogWakeup_IRQHandler>:
 390:	e7fe      	b.n	390 <WdogWakeup_IRQHandler>

00000392 <RTC_Wakeup_IRQHandler>:
    else
    {
         /* Do Nothing. */
    }
    
    return status;
 392:	e7fe      	b.n	392 <RTC_Wakeup_IRQHandler>
}
 394:	e7fe      	b.n	394 <RTC_Wakeup_IRQHandler+0x2>
 396:	e7fe      	b.n	396 <RTC_Wakeup_IRQHandler+0x4>

00000398 <I2C0_IRQHandler>:
 398:	e7fe      	b.n	398 <I2C0_IRQHandler>

0000039a <I2C0_SMBAlert_IRQHandler>:
 39a:	e7fe      	b.n	39a <I2C0_SMBAlert_IRQHandler>

0000039c <I2C0_SMBus_IRQHandler>:
 39c:	e7fe      	b.n	39c <I2C0_SMBus_IRQHandler>

0000039e <I2C1_IRQHandler>:
            {
                this_spi->cmd_handler( this_spi->slave_rx_buffer, this_spi->slave_rx_idx );
            }
            this_spi->cmd_done = 1u;
            /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL2_INTCMD, DISABLE );
 39e:	e7fe      	b.n	39e <I2C1_IRQHandler>

000003a0 <I2C1_SMBAlert_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <I2C1_SMBAlert_IRQHandler>

000003a2 <I2C1_SMBus_IRQHandler>:
 3a2:	e7fe      	b.n	3a2 <I2C1_SMBus_IRQHandler>
 3a4:	e7fe      	b.n	3a4 <I2C1_SMBus_IRQHandler+0x2>
 3a6:	e7fe      	b.n	3a6 <I2C1_SMBus_IRQHandler+0x4>

000003a8 <EthernetMAC_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <EthernetMAC_IRQHandler>

000003aa <DMA_IRQHandler>:
 3aa:	e7fe      	b.n	3aa <DMA_IRQHandler>

000003ac <Timer1_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <Timer1_IRQHandler>

000003ae <Timer2_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <Timer2_IRQHandler>

000003b0 <CAN_IRQHandler>:
            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_CMDINT, ENABLE );
 3b0:	e7fe      	b.n	3b0 <CAN_IRQHandler>

000003b2 <ENVM0_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ENVM0_IRQHandler>

000003b4 <ENVM1_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ENVM1_IRQHandler>
 3b6:	e7fe      	b.n	3b6 <ENVM1_IRQHandler+0x2>

000003b8 <USB_IRQHandler>:
 3b8:	e7fe      	b.n	3b8 <USB_IRQHandler>

000003ba <USB_DMA_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <USB_DMA_IRQHandler>

000003bc <PLL_Lock_IRQHandler>:
 3bc:	e7fe      	b.n	3bc <PLL_Lock_IRQHandler>

000003be <PLL_LockLost_IRQHandler>:
 3be:	e7fe      	b.n	3be <PLL_LockLost_IRQHandler>

000003c0 <CommSwitchError_IRQHandler>:
 3c0:	e7fe      	b.n	3c0 <CommSwitchError_IRQHandler>

000003c2 <CacheError_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <CacheError_IRQHandler>

000003c4 <DDR_IRQHandler>:
 3c4:	e7fe      	b.n	3c4 <DDR_IRQHandler>

000003c6 <HPDMA_Complete_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <HPDMA_Complete_IRQHandler>

000003c8 <HPDMA_Error_IRQHandler>:
 3c8:	e7fe      	b.n	3c8 <HPDMA_Error_IRQHandler>

000003ca <ECC_Error_IRQHandler>:
        }

        /* Handle slave select becoming de-asserted. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_SSEND) )
 3ca:	e7fe      	b.n	3ca <ECC_Error_IRQHandler>

000003cc <MDDR_IOCalib_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <MDDR_IOCalib_IRQHandler>

000003ce <FAB_PLL_Lock_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <FAB_PLL_Lock_IRQHandler>

000003d0 <FAB_PLL_LockLost_IRQHandler>:
 3d0:	e7fe      	b.n	3d0 <FAB_PLL_LockLost_IRQHandler>

000003d2 <FIC64_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <FIC64_IRQHandler>
 3d4:	e7fe      	b.n	3d4 <FIC64_IRQHandler+0x2>
 3d6:	e7fe      	b.n	3d6 <FIC64_IRQHandler+0x4>
 3d8:	e7fe      	b.n	3d8 <FIC64_IRQHandler+0x6>
 3da:	e7fe      	b.n	3da <FIC64_IRQHandler+0x8>
 3dc:	e7fe      	b.n	3dc <FIC64_IRQHandler+0xa>
 3de:	e7fe      	b.n	3de <FIC64_IRQHandler+0xc>
 3e0:	e7fe      	b.n	3e0 <FIC64_IRQHandler+0xe>
 3e2:	e7fe      	b.n	3e2 <FIC64_IRQHandler+0x10>
 3e4:	e7fe      	b.n	3e4 <FIC64_IRQHandler+0x12>

000003e6 <FabricIrq9_IRQHandler>:
        {
            /* Only supposed to do all this if transferring blocks... */
            if(SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
 3e6:	e7fe      	b.n	3e6 <FabricIrq9_IRQHandler>

000003e8 <FabricIrq10_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <FabricIrq10_IRQHandler>

000003ea <FabricIrq11_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <FabricIrq11_IRQHandler>

000003ec <FabricIrq12_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <FabricIrq12_IRQHandler>

000003ee <FabricIrq13_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <FabricIrq13_IRQHandler>

000003f0 <FabricIrq14_IRQHandler>:
            {
                uint32_t rx_size;

                /* Empty any remaining bytes in RX FIFO */
                read_slave_rx_fifo( this_spi );
 3f0:	e7fe      	b.n	3f0 <FabricIrq14_IRQHandler>

000003f2 <FabricIrq15_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <FabricIrq15_IRQHandler>

000003f4 <GPIO0_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <GPIO0_IRQHandler>
                rx_size = this_spi->slave_rx_idx;
 3f6:	e7fe      	b.n	3f6 <GPIO0_IRQHandler+0x2>

000003f8 <GPIO2_IRQHandler>:
 3f8:	e7fe      	b.n	3f8 <GPIO2_IRQHandler>
 3fa:	e7fe      	b.n	3fa <GPIO2_IRQHandler+0x2>

000003fc <GPIO4_IRQHandler>:
                /*
                 * Re-enable command interrupt if required. 
                 * Must be done before re loading FIFO to ensure stale response
                 * data is not pushed into the FIFO.
                 */
                if(NULL_SLAVE_CMD_HANDLER != this_spi->cmd_handler)
 3fc:	e7fe      	b.n	3fc <GPIO4_IRQHandler>

000003fe <GPIO5_IRQHandler>:
 3fe:	e7fe      	b.n	3fe <GPIO5_IRQHandler>

00000400 <GPIO6_IRQHandler>:
 400:	e7fe      	b.n	400 <GPIO6_IRQHandler>

00000402 <GPIO7_IRQHandler>:
 402:	e7fe      	b.n	402 <GPIO7_IRQHandler>

00000404 <GPIO8_IRQHandler>:
                {
                    this_spi->cmd_done = 0u;
 404:	e7fe      	b.n	404 <GPIO8_IRQHandler>

00000406 <GPIO9_IRQHandler>:
 406:	e7fe      	b.n	406 <GPIO9_IRQHandler>

00000408 <GPIO10_IRQHandler>:
 408:	e7fe      	b.n	408 <GPIO10_IRQHandler>

0000040a <GPIO11_IRQHandler>:
 40a:	e7fe      	b.n	40a <GPIO11_IRQHandler>

0000040c <GPIO12_IRQHandler>:
                    this_spi->resp_tx_buffer = 0u;
 40c:	e7fe      	b.n	40c <GPIO12_IRQHandler>

0000040e <GPIO13_IRQHandler>:
 40e:	e7fe      	b.n	40e <GPIO13_IRQHandler>

00000410 <GPIO14_IRQHandler>:
 410:	e7fe      	b.n	410 <GPIO14_IRQHandler>

00000412 <GPIO15_IRQHandler>:
 412:	e7fe      	b.n	412 <GPIO15_IRQHandler>

00000414 <GPIO16_IRQHandler>:
                    this_spi->resp_buff_size = 0u;
 414:	e7fe      	b.n	414 <GPIO16_IRQHandler>

00000416 <GPIO17_IRQHandler>:
 416:	e7fe      	b.n	416 <GPIO17_IRQHandler>

00000418 <GPIO18_IRQHandler>:
 418:	e7fe      	b.n	418 <GPIO18_IRQHandler>

0000041a <GPIO19_IRQHandler>:
 41a:	e7fe      	b.n	41a <GPIO19_IRQHandler>

0000041c <GPIO20_IRQHandler>:
                    this_spi->resp_buff_tx_idx = 0u;
 41c:	e7fe      	b.n	41c <GPIO20_IRQHandler>

0000041e <GPIO21_IRQHandler>:
 41e:	e7fe      	b.n	41e <GPIO21_IRQHandler>

00000420 <GPIO22_IRQHandler>:
 420:	e7fe      	b.n	420 <GPIO22_IRQHandler>

00000422 <GPIO23_IRQHandler>:
 422:	e7fe      	b.n	422 <GPIO23_IRQHandler>

00000424 <GPIO24_IRQHandler>:
                    HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_CMDINT, ENABLE );
 424:	e7fe      	b.n	424 <GPIO24_IRQHandler>

00000426 <GPIO25_IRQHandler>:
 426:	e7fe      	b.n	426 <GPIO25_IRQHandler>

00000428 <GPIO26_IRQHandler>:
 428:	e7fe      	b.n	428 <GPIO26_IRQHandler>

0000042a <GPIO27_IRQHandler>:
 42a:	e7fe      	b.n	42a <GPIO27_IRQHandler>

0000042c <GPIO28_IRQHandler>:
 42c:	e7fe      	b.n	42c <GPIO28_IRQHandler>

0000042e <GPIO29_IRQHandler>:
 42e:	e7fe      	b.n	42e <GPIO29_IRQHandler>

00000430 <GPIO30_IRQHandler>:
 430:	e7fe      	b.n	430 <GPIO30_IRQHandler>

00000432 <GPIO31_IRQHandler>:
 432:	e7fe      	b.n	432 <GPIO31_IRQHandler>

00000434 <mscc_post_hw_cfg_init>:
 434:	4770      	bx	lr

00000436 <RAM_INIT_PATTERN>:
 436:	0000      	.short	0x0000
	...

0000043a <HEAP_INIT_PATTERN>:
 43a:	a2a2      	.short	0xa2a2
 43c:	a2a2      	.short	0xa2a2

0000043e <SF2_ESRAM_CR>:
                    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL2_INTCMD, ENABLE );
 43e:	8000      	.short	0x8000
 440:	4003      	.short	0x4003

00000442 <SF2_DDR_CR>:
 442:	8008      	.short	0x8008
 444:	4003      	.short	0x4003

00000446 <SF2_ENVM_REMAP_CR>:
 446:	8010      	.short	0x8010
 448:	4003      	.short	0x4003

0000044a <SF2_DDRB_NB_SIZE>:
 44a:	8030      	.short	0x8030
 44c:	4003      	.short	0x4003

0000044e <SF2_DDRB_CR>:
 44e:	8034      	.short	0x8034
 450:	4003      	.short	0x4003

00000452 <SF2_EDAC_CR>:
 452:	8038      	.short	0x8038
 454:	4003      	.short	0x4003

00000456 <SF2_MDDR_MODE_CR>:
 456:	0818      	.short	0x0818
                /*
                 * Reset the transmit index to 0 to restart transmit at the start of the
                 * transmit buffer in the next transaction. This also requires flushing
                 * the Tx FIFO and refilling it with the start of Tx data buffer.
                 */
                this_spi->slave_tx_idx = 0u;
 458:	00004002 	.word	0x00004002
 45c:	20007000 	.word	0x20007000
                HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
 460:	20008000 	.word	0x20008000
 464:	0000a2d1 	.word	0x0000a2d1
	...
 470:	00000001 	.word	0x00000001
	...
                /* Prepare to receive next packet. */
                this_spi->slave_rx_idx = 0u;
                /*
                 * Call the receive handler if one exists.
                 */
                if( NULL_BLOCK_HANDLER != this_spi->block_rx_handler )
 480:	00000190 	.word	0x00000190
 484:	000004c0 	.word	0x000004c0
                {
                    this_spi->block_rx_handler( this_spi->slave_rx_buffer, rx_size );
 488:	000004c0 	.word	0x000004c0
 48c:	0000b140 	.word	0x0000b140
 490:	0000b140 	.word	0x0000b140
 494:	20000000 	.word	0x20000000
                }

                HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_RXDATA, ENABLE );
 498:	20000350 	.word	0x20000350
 49c:	20000350 	.word	0x20000350
 4a0:	20001610 	.word	0x20001610
 4a4:	20001610 	.word	0x20001610
 4a8:	20007000 	.word	0x20007000
 4ac:	0000af1d 	.word	0x0000af1d
            }

            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_SSEND, ENABLE );
 4b0:	00003241 	.word	0x00003241
 4b4:	f3af 8000 	nop.w
 4b8:	f3af 8000 	nop.w
 4bc:	f3af 8000 	nop.w

Disassembly of section .text:

000004c0 <__do_global_dtors_aux>:
     4c0:	f240 3350 	movw	r3, #848	; 0x350
     4c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4c8:	781a      	ldrb	r2, [r3, #0]
        }
    }
}
     4ca:	b90a      	cbnz	r2, 4d0 <__do_global_dtors_aux+0x10>
     4cc:	2001      	movs	r0, #1
     4ce:	7018      	strb	r0, [r3, #0]
     4d0:	4770      	bx	lr
     4d2:	bf00      	nop

000004d4 <frame_dummy>:
     4d4:	f240 0000 	movw	r0, #0
     4d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
     4dc:	b508      	push	{r3, lr}
     4de:	6803      	ldr	r3, [r0, #0]
     4e0:	b12b      	cbz	r3, 4ee <frame_dummy+0x1a>
     4e2:	f240 0300 	movw	r3, #0
     4e6:	f2c0 0300 	movt	r3, #0
     4ea:	b103      	cbz	r3, 4ee <frame_dummy+0x1a>
     4ec:	4798      	blx	r3
     4ee:	bd08      	pop	{r3, pc}

000004f0 <MSS_TIM64_get_current_value>:
static __INLINE void MSS_TIM64_get_current_value
(
    uint32_t * load_value_u,
    uint32_t * load_value_l
)
{
     4f0:	b480      	push	{r7}
     4f2:	b083      	sub	sp, #12
     4f4:	af00      	add	r7, sp, #0
     4f6:	6078      	str	r0, [r7, #4]
     4f8:	6039      	str	r1, [r7, #0]
    *load_value_l = TIMER->TIM64_VAL_L;
     4fa:	f244 0300 	movw	r3, #16384	; 0x4000
     4fe:	f2c4 0300 	movt	r3, #16384	; 0x4000
     502:	6b5a      	ldr	r2, [r3, #52]	; 0x34
     504:	683b      	ldr	r3, [r7, #0]
     506:	601a      	str	r2, [r3, #0]
    *load_value_u = TIMER->TIM64_VAL_U;
     508:	f244 0300 	movw	r3, #16384	; 0x4000
     50c:	f2c4 0300 	movt	r3, #16384	; 0x4000
     510:	6b1a      	ldr	r2, [r3, #48]	; 0x30
     512:	687b      	ldr	r3, [r7, #4]
     514:	601a      	str	r2, [r3, #0]
}
     516:	f107 070c 	add.w	r7, r7, #12
     51a:	46bd      	mov	sp, r7
     51c:	bc80      	pop	{r7}
     51e:	4770      	bx	lr

00000520 <MSS_WD_current_value>:
  @return
    This function returns the current value of the watchdog’s down-counter as
    a 32-bit unsigned integer.
 */
static __INLINE uint32_t MSS_WD_current_value(void)
{
     520:	b480      	push	{r7}
     522:	af00      	add	r7, sp, #0
    return WATCHDOG->WDOGVALUE;
     524:	f245 0300 	movw	r3, #20480	; 0x5000
     528:	f2c4 0300 	movt	r3, #16384	; 0x4000
     52c:	681b      	ldr	r3, [r3, #0]
}
     52e:	4618      	mov	r0, r3
     530:	46bd      	mov	sp, r7
     532:	bc80      	pop	{r7}
     534:	4770      	bx	lr
     536:	bf00      	nop

00000538 <p1_init>:


}


void p1_init(){
     538:	b580      	push	{r7, lr}
     53a:	af00      	add	r7, sp, #0
	I2C_init(VC_SENSOR_I2C, COREI2C_0_0, VC1, I2C_PCLK_DIV_256);	//VC_Sensor
     53c:	f240 4034 	movw	r0, #1076	; 0x434
     540:	f2c2 0000 	movt	r0, #8192	; 0x2000
     544:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
     548:	f04f 0240 	mov.w	r2, #64	; 0x40
     54c:	f04f 0300 	mov.w	r3, #0
     550:	f008 fe80 	bl	9254 <I2C_init>
	I2C_init(IMU_CORE_I2C, COREI2C_3_0, IMU_ADDR, I2C_PCLK_DIV_256);	//IMU_Sensor
     554:	f240 50c4 	movw	r0, #1476	; 0x5c4
     558:	f2c2 0000 	movt	r0, #8192	; 0x2000
     55c:	f243 0100 	movw	r1, #12288	; 0x3000
     560:	f2c5 0100 	movt	r1, #20480	; 0x5000
     564:	f04f 026a 	mov.w	r2, #106	; 0x6a
     568:	f04f 0300 	mov.w	r3, #0
     56c:	f008 fe72 	bl	9254 <I2C_init>
	I2C_init(TEMP_ADC_CORE_I2C, COREI2C_1_0, ADC_ADDR, I2C_BCLK_DIV_8);	//Temp_ADC_Sensor
     570:	f240 40a0 	movw	r0, #1184	; 0x4a0
     574:	f2c2 0000 	movt	r0, #8192	; 0x2000
     578:	f241 0100 	movw	r1, #4096	; 0x1000
     57c:	f2c5 0100 	movt	r1, #20480	; 0x5000
     580:	f04f 0223 	mov.w	r2, #35	; 0x23
     584:	f04f 0307 	mov.w	r3, #7
     588:	f008 fe64 	bl	9254 <I2C_init>
}
     58c:	bd80      	pop	{r7, pc}
     58e:	bf00      	nop

00000590 <make_FLetcher>:
//
//	vGetPktStruct(pld, (void*) data_test, sizeof(data_test));
//}


uint16_t make_FLetcher(uint8_t *data,uint16_t len) {
     590:	b480      	push	{r7}
     592:	b085      	sub	sp, #20
     594:	af00      	add	r7, sp, #0
     596:	6078      	str	r0, [r7, #4]
     598:	460b      	mov	r3, r1
     59a:	807b      	strh	r3, [r7, #2]
	uint8_t sumA = 0,sumB = 0,temp = 0;
     59c:	f04f 0300 	mov.w	r3, #0
     5a0:	733b      	strb	r3, [r7, #12]
     5a2:	f04f 0300 	mov.w	r3, #0
     5a6:	737b      	strb	r3, [r7, #13]
     5a8:	f04f 0300 	mov.w	r3, #0
     5ac:	73bb      	strb	r3, [r7, #14]
	uint8_t i = 0;
     5ae:	f04f 0300 	mov.w	r3, #0
     5b2:	73fb      	strb	r3, [r7, #15]
	for(i = 0;i<len;i++) {
     5b4:	f04f 0300 	mov.w	r3, #0
     5b8:	73fb      	strb	r3, [r7, #15]
     5ba:	e03a      	b.n	632 <make_FLetcher+0xa2>
		sumA = (sumA + data[i]) % 255;
     5bc:	7b3a      	ldrb	r2, [r7, #12]
     5be:	7bf9      	ldrb	r1, [r7, #15]
     5c0:	687b      	ldr	r3, [r7, #4]
     5c2:	440b      	add	r3, r1
     5c4:	781b      	ldrb	r3, [r3, #0]
     5c6:	eb02 0103 	add.w	r1, r2, r3
     5ca:	f248 0381 	movw	r3, #32897	; 0x8081
     5ce:	f2c8 0380 	movt	r3, #32896	; 0x8080
     5d2:	fb83 2301 	smull	r2, r3, r3, r1
     5d6:	440b      	add	r3, r1
     5d8:	ea4f 12e3 	mov.w	r2, r3, asr #7
     5dc:	ea4f 73e1 	mov.w	r3, r1, asr #31
     5e0:	ebc3 0202 	rsb	r2, r3, r2
     5e4:	4613      	mov	r3, r2
     5e6:	ea4f 2303 	mov.w	r3, r3, lsl #8
     5ea:	ebc2 0303 	rsb	r3, r2, r3
     5ee:	ebc3 0201 	rsb	r2, r3, r1
     5f2:	4613      	mov	r3, r2
     5f4:	733b      	strb	r3, [r7, #12]
		sumB = (sumB + sumA) % 255;
     5f6:	7b7a      	ldrb	r2, [r7, #13]
     5f8:	7b3b      	ldrb	r3, [r7, #12]
     5fa:	eb02 0103 	add.w	r1, r2, r3
     5fe:	f248 0381 	movw	r3, #32897	; 0x8081
     602:	f2c8 0380 	movt	r3, #32896	; 0x8080
     606:	fb83 2301 	smull	r2, r3, r3, r1
     60a:	440b      	add	r3, r1
     60c:	ea4f 12e3 	mov.w	r2, r3, asr #7
     610:	ea4f 73e1 	mov.w	r3, r1, asr #31
     614:	ebc3 0202 	rsb	r2, r3, r2
     618:	4613      	mov	r3, r2
     61a:	ea4f 2303 	mov.w	r3, r3, lsl #8
     61e:	ebc2 0303 	rsb	r3, r2, r3
     622:	ebc3 0201 	rsb	r2, r3, r1
     626:	4613      	mov	r3, r2
     628:	737b      	strb	r3, [r7, #13]


uint16_t make_FLetcher(uint8_t *data,uint16_t len) {
	uint8_t sumA = 0,sumB = 0,temp = 0;
	uint8_t i = 0;
	for(i = 0;i<len;i++) {
     62a:	7bfb      	ldrb	r3, [r7, #15]
     62c:	f103 0301 	add.w	r3, r3, #1
     630:	73fb      	strb	r3, [r7, #15]
     632:	7bfb      	ldrb	r3, [r7, #15]
     634:	887a      	ldrh	r2, [r7, #2]
     636:	429a      	cmp	r2, r3
     638:	d8c0      	bhi.n	5bc <make_FLetcher+0x2c>
		sumA = (sumA + data[i]) % 255;
		sumB = (sumB + sumA) % 255;
	}
	temp = 255 - ((sumA + sumB) % 255);
     63a:	7b3a      	ldrb	r2, [r7, #12]
     63c:	7b7b      	ldrb	r3, [r7, #13]
     63e:	eb02 0103 	add.w	r1, r2, r3
     642:	f248 0381 	movw	r3, #32897	; 0x8081
     646:	f2c8 0380 	movt	r3, #32896	; 0x8080
     64a:	fb83 2301 	smull	r2, r3, r3, r1
     64e:	440b      	add	r3, r1
     650:	ea4f 12e3 	mov.w	r2, r3, asr #7
     654:	ea4f 73e1 	mov.w	r3, r1, asr #31
     658:	ebc3 0202 	rsb	r2, r3, r2
     65c:	4613      	mov	r3, r2
     65e:	ea4f 2303 	mov.w	r3, r3, lsl #8
     662:	ebc2 0303 	rsb	r3, r2, r3
     666:	ebc3 0201 	rsb	r2, r3, r1
     66a:	b2d3      	uxtb	r3, r2
     66c:	ea6f 0303 	mvn.w	r3, r3
     670:	73bb      	strb	r3, [r7, #14]
	sumB = 255 - ((sumA + temp) % 255);
     672:	7b3a      	ldrb	r2, [r7, #12]
     674:	7bbb      	ldrb	r3, [r7, #14]
     676:	eb02 0103 	add.w	r1, r2, r3
     67a:	f248 0381 	movw	r3, #32897	; 0x8081
     67e:	f2c8 0380 	movt	r3, #32896	; 0x8080
     682:	fb83 2301 	smull	r2, r3, r3, r1
     686:	440b      	add	r3, r1
     688:	ea4f 12e3 	mov.w	r2, r3, asr #7
     68c:	ea4f 73e1 	mov.w	r3, r1, asr #31
     690:	ebc3 0202 	rsb	r2, r3, r2
     694:	4613      	mov	r3, r2
     696:	ea4f 2303 	mov.w	r3, r3, lsl #8
     69a:	ebc2 0303 	rsb	r3, r2, r3
     69e:	ebc3 0201 	rsb	r2, r3, r1
     6a2:	b2d3      	uxtb	r3, r2
     6a4:	ea6f 0303 	mvn.w	r3, r3
     6a8:	737b      	strb	r3, [r7, #13]

	return ((sumB << 8) | temp);
     6aa:	7b7b      	ldrb	r3, [r7, #13]
     6ac:	ea4f 2303 	mov.w	r3, r3, lsl #8
     6b0:	b29a      	uxth	r2, r3
     6b2:	7bbb      	ldrb	r3, [r7, #14]
     6b4:	ea42 0303 	orr.w	r3, r2, r3
     6b8:	b29b      	uxth	r3, r3
     6ba:	b29b      	uxth	r3, r3

}
     6bc:	4618      	mov	r0, r3
     6be:	f107 0714 	add.w	r7, r7, #20
     6c2:	46bd      	mov	sp, r7
     6c4:	bc80      	pop	{r7}
     6c6:	4770      	bx	lr

000006c8 <get_hk>:

uint16_t get_hk(){
     6c8:	b590      	push	{r4, r7, lr}
     6ca:	b08d      	sub	sp, #52	; 0x34
     6cc:	af00      	add	r7, sp, #0
	hk_pkt = (hk_pkt_t* )data;
     6ce:	f240 6234 	movw	r2, #1588	; 0x634
     6d2:	f2c2 0200 	movt	r2, #8192	; 0x2000
     6d6:	f240 530c 	movw	r3, #1292	; 0x50c
     6da:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6de:	601a      	str	r2, [r3, #0]
	uint16_t ax, ay, az;
	uint16_t roll_rate, pitch_rate, yaw_rate;
	uint16_t CDH_VC[2];
	uint16_t PIS_VC[2];
	uint16_t imu_temp;
	uint16_t result=0;
     6e0:	f04f 0300 	mov.w	r3, #0
     6e4:	857b      	strh	r3, [r7, #42]	; 0x2a
	uint8_t flag;
	uint8_t i = 0 ;
     6e6:	f04f 0300 	mov.w	r3, #0
     6ea:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	uint8_t msg[18] = "\n\rGot HK Readings\0";
     6ee:	f24b 0340 	movw	r3, #45120	; 0xb040
     6f2:	f2c0 0300 	movt	r3, #0
     6f6:	46bc      	mov	ip, r7
     6f8:	469e      	mov	lr, r3
     6fa:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
     6fe:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
     702:	f8de 3000 	ldr.w	r3, [lr]
     706:	f8ac 3000 	strh.w	r3, [ip]
	uint16_t hk_status;

	MSS_TIM64_get_current_value(&current_time_upper,&current_time_lower);
     70a:	f241 32d8 	movw	r2, #5080	; 0x13d8
     70e:	f2c2 0200 	movt	r2, #8192	; 0x2000
     712:	f241 33c8 	movw	r3, #5064	; 0x13c8
     716:	f2c2 0300 	movt	r3, #8192	; 0x2000
     71a:	4610      	mov	r0, r2
     71c:	4619      	mov	r1, r3
     71e:	f7ff fee7 	bl	4f0 <MSS_TIM64_get_current_value>
//	CDH_VC[0] = read_bus_voltage( VC1,  2, &flag);
//	PIS_VC[0] = read_bus_voltage(VC1, 3, &flag);
//	CDH_VC[1] = read_shunt_voltage(VC1, 2, &flag);
//	PIS_VC[1] = read_shunt_voltage(VC1, 3, &flag);

	hk_pkt->IMG_ID = IMG_ID;
     722:	f240 530c 	movw	r3, #1292	; 0x50c
     726:	f2c2 0300 	movt	r3, #8192	; 0x2000
     72a:	681a      	ldr	r2, [r3, #0]
     72c:	f240 0304 	movw	r3, #4
     730:	f2c2 0300 	movt	r3, #8192	; 0x2000
     734:	781b      	ldrb	r3, [r3, #0]
     736:	7453      	strb	r3, [r2, #17]
	hk_pkt->CLK_RATE = MSS_SYS_M3_CLK_FREQ / 1000;
     738:	f240 530c 	movw	r3, #1292	; 0x50c
     73c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     740:	681a      	ldr	r2, [r3, #0]
     742:	f04f 0300 	mov.w	r3, #0
     746:	f043 0350 	orr.w	r3, r3, #80	; 0x50
     74a:	7493      	strb	r3, [r2, #18]
     74c:	f04f 0300 	mov.w	r3, #0
     750:	ea6f 0303 	mvn.w	r3, r3
     754:	f003 033c 	and.w	r3, r3, #60	; 0x3c
     758:	ea6f 0303 	mvn.w	r3, r3
     75c:	74d3      	strb	r3, [r2, #19]
	hk_pkt->Command_Loss_Timer = MSS_WD_current_value();
     75e:	f240 530c 	movw	r3, #1292	; 0x50c
     762:	f2c2 0300 	movt	r3, #8192	; 0x2000
     766:	681c      	ldr	r4, [r3, #0]
     768:	f7ff feda 	bl	520 <MSS_WD_current_value>
     76c:	4603      	mov	r3, r0
     76e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     772:	f04f 0100 	mov.w	r1, #0
     776:	ea41 0202 	orr.w	r2, r1, r2
     77a:	7522      	strb	r2, [r4, #20]
     77c:	ea4f 2213 	mov.w	r2, r3, lsr #8
     780:	f002 02ff 	and.w	r2, r2, #255	; 0xff
     784:	f04f 0100 	mov.w	r1, #0
     788:	ea41 0202 	orr.w	r2, r1, r2
     78c:	7562      	strb	r2, [r4, #21]
     78e:	ea4f 4213 	mov.w	r2, r3, lsr #16
     792:	f002 02ff 	and.w	r2, r2, #255	; 0xff
     796:	f04f 0100 	mov.w	r1, #0
     79a:	ea41 0202 	orr.w	r2, r1, r2
     79e:	75a2      	strb	r2, [r4, #22]
     7a0:	ea4f 6313 	mov.w	r3, r3, lsr #24
     7a4:	f04f 0200 	mov.w	r2, #0
     7a8:	ea42 0303 	orr.w	r3, r2, r3
     7ac:	75e3      	strb	r3, [r4, #23]
	hk_pkt->Reset_Counts = reset_counts[0];
     7ae:	f240 530c 	movw	r3, #1292	; 0x50c
     7b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7b6:	681a      	ldr	r2, [r3, #0]
     7b8:	f240 336c 	movw	r3, #876	; 0x36c
     7bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7c0:	781b      	ldrb	r3, [r3, #0]
     7c2:	7693      	strb	r3, [r2, #26]
	hk_pkt->PREV_CMD_RX = rx_cmd_pkt->cmd_id;
     7c4:	f240 530c 	movw	r3, #1292	; 0x50c
     7c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7cc:	681a      	ldr	r2, [r3, #0]
     7ce:	f241 33e0 	movw	r3, #5088	; 0x13e0
     7d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7d6:	681b      	ldr	r3, [r3, #0]
     7d8:	781b      	ldrb	r3, [r3, #0]
     7da:	7613      	strb	r3, [r2, #24]
	hk_pkt->Cmd_ADF_counts = cmd_rx_count;
     7dc:	f240 530c 	movw	r3, #1292	; 0x50c
     7e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7e4:	681a      	ldr	r2, [r3, #0]
     7e6:	f240 3365 	movw	r3, #869	; 0x365
     7ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7ee:	781b      	ldrb	r3, [r3, #0]
     7f0:	7393      	strb	r3, [r2, #14]

	for(;i<16;i++){
     7f2:	e016      	b.n	822 <get_hk+0x15a>
		hk_pkt->RTM[i] = RTM[i];
     7f4:	f240 530c 	movw	r3, #1292	; 0x50c
     7f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7fc:	6819      	ldr	r1, [r3, #0]
     7fe:	f897 002d 	ldrb.w	r0, [r7, #45]	; 0x2d
     802:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
     806:	f241 03b4 	movw	r3, #4276	; 0x10b4
     80a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     80e:	5c9a      	ldrb	r2, [r3, r2]
     810:	eb00 0301 	add.w	r3, r0, r1
     814:	76da      	strb	r2, [r3, #27]
	hk_pkt->Command_Loss_Timer = MSS_WD_current_value();
	hk_pkt->Reset_Counts = reset_counts[0];
	hk_pkt->PREV_CMD_RX = rx_cmd_pkt->cmd_id;
	hk_pkt->Cmd_ADF_counts = cmd_rx_count;

	for(;i<16;i++){
     816:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
     81a:	f103 0301 	add.w	r3, r3, #1
     81e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
     822:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
     826:	2b0f      	cmp	r3, #15
     828:	d9e4      	bls.n	7f4 <get_hk+0x12c>
		hk_pkt->RTM[i] = RTM[i];
	}

	hk_pkt->Cmd_RS485_Succ_counts = cmd_rs485_succ_count;
     82a:	f240 530c 	movw	r3, #1292	; 0x50c
     82e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     832:	681a      	ldr	r2, [r3, #0]
     834:	f240 3368 	movw	r3, #872	; 0x368
     838:	f2c2 0300 	movt	r3, #8192	; 0x2000
     83c:	781b      	ldrb	r3, [r3, #0]
     83e:	73d3      	strb	r3, [r2, #15]
	hk_pkt->Cmd_RS485_Fail_counts = cmd_rs485_fail_count;
     840:	f240 530c 	movw	r3, #1292	; 0x50c
     844:	f2c2 0300 	movt	r3, #8192	; 0x2000
     848:	681a      	ldr	r2, [r3, #0]
     84a:	f240 3369 	movw	r3, #873	; 0x369
     84e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     852:	781b      	ldrb	r3, [r3, #0]
     854:	7413      	strb	r3, [r2, #16]
	hk_pkt->Acc[0] = ((ax));
     856:	f240 530c 	movw	r3, #1292	; 0x50c
     85a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     85e:	681b      	ldr	r3, [r3, #0]
     860:	7f3a      	ldrb	r2, [r7, #28]
     862:	f04f 0100 	mov.w	r1, #0
     866:	ea41 0202 	orr.w	r2, r1, r2
     86a:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
     86e:	7f7a      	ldrb	r2, [r7, #29]
     870:	f04f 0100 	mov.w	r1, #0
     874:	ea41 0202 	orr.w	r2, r1, r2
     878:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	hk_pkt->Acc[1] = ((ay));
     87c:	f240 530c 	movw	r3, #1292	; 0x50c
     880:	f2c2 0300 	movt	r3, #8192	; 0x2000
     884:	681b      	ldr	r3, [r3, #0]
     886:	7fba      	ldrb	r2, [r7, #30]
     888:	f04f 0100 	mov.w	r1, #0
     88c:	ea41 0202 	orr.w	r2, r1, r2
     890:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
     894:	7ffa      	ldrb	r2, [r7, #31]
     896:	f04f 0100 	mov.w	r1, #0
     89a:	ea41 0202 	orr.w	r2, r1, r2
     89e:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	hk_pkt->Acc[2] = ((az));
     8a2:	f240 530c 	movw	r3, #1292	; 0x50c
     8a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8aa:	681b      	ldr	r3, [r3, #0]
     8ac:	f897 2020 	ldrb.w	r2, [r7, #32]
     8b0:	f04f 0100 	mov.w	r1, #0
     8b4:	ea41 0202 	orr.w	r2, r1, r2
     8b8:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
     8bc:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
     8c0:	f04f 0100 	mov.w	r1, #0
     8c4:	ea41 0202 	orr.w	r2, r1, r2
     8c8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hk_pkt->Angular_Rate[0] = roll_rate;
     8cc:	f240 530c 	movw	r3, #1292	; 0x50c
     8d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8d4:	681b      	ldr	r3, [r3, #0]
     8d6:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
     8da:	f04f 0100 	mov.w	r1, #0
     8de:	ea41 0202 	orr.w	r2, r1, r2
     8e2:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
     8e6:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
     8ea:	f04f 0100 	mov.w	r1, #0
     8ee:	ea41 0202 	orr.w	r2, r1, r2
     8f2:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
	hk_pkt->Angular_Rate[1] = pitch_rate;
     8f6:	f240 530c 	movw	r3, #1292	; 0x50c
     8fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8fe:	681b      	ldr	r3, [r3, #0]
     900:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
     904:	f04f 0100 	mov.w	r1, #0
     908:	ea41 0202 	orr.w	r2, r1, r2
     90c:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
     910:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
     914:	f04f 0100 	mov.w	r1, #0
     918:	ea41 0202 	orr.w	r2, r1, r2
     91c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	hk_pkt->Angular_Rate[2] = yaw_rate;
     920:	f240 530c 	movw	r3, #1292	; 0x50c
     924:	f2c2 0300 	movt	r3, #8192	; 0x2000
     928:	681b      	ldr	r3, [r3, #0]
     92a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
     92e:	f04f 0100 	mov.w	r1, #0
     932:	ea41 0202 	orr.w	r2, r1, r2
     936:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
     93a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
     93e:	f04f 0100 	mov.w	r1, #0
     942:	ea41 0202 	orr.w	r2, r1, r2
     946:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	hk_pkt->imu_temp = imu_temp;
     94a:	f240 530c 	movw	r3, #1292	; 0x50c
     94e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     952:	681b      	ldr	r3, [r3, #0]
     954:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
     958:	f04f 0100 	mov.w	r1, #0
     95c:	ea41 0202 	orr.w	r2, r1, r2
     960:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
     964:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
     968:	f04f 0100 	mov.w	r1, #0
     96c:	ea41 0202 	orr.w	r2, r1, r2
     970:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

//	hk_pkt->Sensor_Board_VC[0] = read_bus_voltage(VC1, 1, &flag);
//	hk_pkt->CDH_VC[0] = read_bus_voltage( VC1,  2, &flag);
//	hk_pkt->PIS_VC[0] = read_bus_voltage( VC1,  3, &flag);
	hk_pkt->Voltages[0] = read_bus_voltage(VC_SENSOR_I2C, VC1, 2, &flag);
     974:	f240 530c 	movw	r3, #1292	; 0x50c
     978:	f2c2 0300 	movt	r3, #8192	; 0x2000
     97c:	681c      	ldr	r4, [r3, #0]
     97e:	f107 0313 	add.w	r3, r7, #19
     982:	f240 4034 	movw	r0, #1076	; 0x434
     986:	f2c2 0000 	movt	r0, #8192	; 0x2000
     98a:	f04f 0140 	mov.w	r1, #64	; 0x40
     98e:	f04f 0202 	mov.w	r2, #2
     992:	f003 fbe7 	bl	4164 <read_bus_voltage>
     996:	4603      	mov	r3, r0
     998:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     99c:	f04f 0100 	mov.w	r1, #0
     9a0:	ea41 0202 	orr.w	r2, r1, r2
     9a4:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
     9a8:	ea4f 2313 	mov.w	r3, r3, lsr #8
     9ac:	b29b      	uxth	r3, r3
     9ae:	f04f 0200 	mov.w	r2, #0
     9b2:	ea42 0303 	orr.w	r3, r2, r3
     9b6:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	result |= flag << 3;
     9ba:	7cfb      	ldrb	r3, [r7, #19]
     9bc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     9c0:	b29a      	uxth	r2, r3
     9c2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
     9c4:	ea42 0303 	orr.w	r3, r2, r3
     9c8:	b29b      	uxth	r3, r3
     9ca:	857b      	strh	r3, [r7, #42]	; 0x2a
	hk_pkt->Voltages[1] = read_bus_voltage(VC_SENSOR_I2C, VC1, 3, &flag);
     9cc:	f240 530c 	movw	r3, #1292	; 0x50c
     9d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9d4:	681c      	ldr	r4, [r3, #0]
     9d6:	f107 0313 	add.w	r3, r7, #19
     9da:	f240 4034 	movw	r0, #1076	; 0x434
     9de:	f2c2 0000 	movt	r0, #8192	; 0x2000
     9e2:	f04f 0140 	mov.w	r1, #64	; 0x40
     9e6:	f04f 0203 	mov.w	r2, #3
     9ea:	f003 fbbb 	bl	4164 <read_bus_voltage>
     9ee:	4603      	mov	r3, r0
     9f0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     9f4:	f04f 0100 	mov.w	r1, #0
     9f8:	ea41 0202 	orr.w	r2, r1, r2
     9fc:	f884 203b 	strb.w	r2, [r4, #59]	; 0x3b
     a00:	ea4f 2313 	mov.w	r3, r3, lsr #8
     a04:	b29b      	uxth	r3, r3
     a06:	f04f 0200 	mov.w	r2, #0
     a0a:	ea42 0303 	orr.w	r3, r2, r3
     a0e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
	result |= flag << 4;
     a12:	7cfb      	ldrb	r3, [r7, #19]
     a14:	ea4f 1303 	mov.w	r3, r3, lsl #4
     a18:	b29a      	uxth	r2, r3
     a1a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
     a1c:	ea42 0303 	orr.w	r3, r2, r3
     a20:	b29b      	uxth	r3, r3
     a22:	857b      	strh	r3, [r7, #42]	; 0x2a
	hk_pkt->Voltages[2] = read_bus_voltage(TEMP_ADC_CORE_I2C, VC1, 1, &flag);
     a24:	f240 530c 	movw	r3, #1292	; 0x50c
     a28:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a2c:	681c      	ldr	r4, [r3, #0]
     a2e:	f107 0313 	add.w	r3, r7, #19
     a32:	f240 40a0 	movw	r0, #1184	; 0x4a0
     a36:	f2c2 0000 	movt	r0, #8192	; 0x2000
     a3a:	f04f 0140 	mov.w	r1, #64	; 0x40
     a3e:	f04f 0201 	mov.w	r2, #1
     a42:	f003 fb8f 	bl	4164 <read_bus_voltage>
     a46:	4603      	mov	r3, r0
     a48:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     a4c:	f04f 0100 	mov.w	r1, #0
     a50:	ea41 0202 	orr.w	r2, r1, r2
     a54:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
     a58:	ea4f 2313 	mov.w	r3, r3, lsr #8
     a5c:	b29b      	uxth	r3, r3
     a5e:	f04f 0200 	mov.w	r2, #0
     a62:	ea42 0303 	orr.w	r3, r2, r3
     a66:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
//	result |= flag << 5;
	hk_pkt->Voltages[3] = read_bus_voltage(TEMP_ADC_CORE_I2C, VC1, 2, &flag);
     a6a:	f240 530c 	movw	r3, #1292	; 0x50c
     a6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a72:	681c      	ldr	r4, [r3, #0]
     a74:	f107 0313 	add.w	r3, r7, #19
     a78:	f240 40a0 	movw	r0, #1184	; 0x4a0
     a7c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     a80:	f04f 0140 	mov.w	r1, #64	; 0x40
     a84:	f04f 0202 	mov.w	r2, #2
     a88:	f003 fb6c 	bl	4164 <read_bus_voltage>
     a8c:	4603      	mov	r3, r0
     a8e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     a92:	f04f 0100 	mov.w	r1, #0
     a96:	ea41 0202 	orr.w	r2, r1, r2
     a9a:	f884 203f 	strb.w	r2, [r4, #63]	; 0x3f
     a9e:	ea4f 2313 	mov.w	r3, r3, lsr #8
     aa2:	b29b      	uxth	r3, r3
     aa4:	f04f 0200 	mov.w	r2, #0
     aa8:	ea42 0303 	orr.w	r3, r2, r3
     aac:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
//	result |= flag << 6;
	hk_pkt->Voltages[4] = read_bus_voltage(TEMP_ADC_CORE_I2C, VC1, 3, &flag);
     ab0:	f240 530c 	movw	r3, #1292	; 0x50c
     ab4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ab8:	681c      	ldr	r4, [r3, #0]
     aba:	f107 0313 	add.w	r3, r7, #19
     abe:	f240 40a0 	movw	r0, #1184	; 0x4a0
     ac2:	f2c2 0000 	movt	r0, #8192	; 0x2000
     ac6:	f04f 0140 	mov.w	r1, #64	; 0x40
     aca:	f04f 0203 	mov.w	r2, #3
     ace:	f003 fb49 	bl	4164 <read_bus_voltage>
     ad2:	4603      	mov	r3, r0
     ad4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     ad8:	f04f 0100 	mov.w	r1, #0
     adc:	ea41 0202 	orr.w	r2, r1, r2
     ae0:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
     ae4:	ea4f 2313 	mov.w	r3, r3, lsr #8
     ae8:	b29b      	uxth	r3, r3
     aea:	f04f 0200 	mov.w	r2, #0
     aee:	ea42 0303 	orr.w	r3, r2, r3
     af2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42

//	hk_pkt->Sensor_Board_VC[1] = read_shunt_voltage(VC1, 1, &flag);
//	hk_pkt->CDH_VC[1] = read_shunt_voltage( VC1,  2, &flag);
//	hk_pkt->PIS_VC[1] = read_shunt_voltage( VC1,  3, &flag);

	hk_pkt->HK_Write_Pointer = hk_partition.write_pointer;
     af6:	f240 530c 	movw	r3, #1292	; 0x50c
     afa:	f2c2 0300 	movt	r3, #8192	; 0x2000
     afe:	681b      	ldr	r3, [r3, #0]
     b00:	f241 420c 	movw	r2, #5132	; 0x140c
     b04:	f2c2 0200 	movt	r2, #8192	; 0x2000
     b08:	68d2      	ldr	r2, [r2, #12]
     b0a:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     b0e:	f04f 0000 	mov.w	r0, #0
     b12:	ea40 0101 	orr.w	r1, r0, r1
     b16:	f883 1051 	strb.w	r1, [r3, #81]	; 0x51
     b1a:	ea4f 2112 	mov.w	r1, r2, lsr #8
     b1e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     b22:	f04f 0000 	mov.w	r0, #0
     b26:	ea40 0101 	orr.w	r1, r0, r1
     b2a:	f883 1052 	strb.w	r1, [r3, #82]	; 0x52
     b2e:	ea4f 4112 	mov.w	r1, r2, lsr #16
     b32:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     b36:	f04f 0000 	mov.w	r0, #0
     b3a:	ea40 0101 	orr.w	r1, r0, r1
     b3e:	f883 1053 	strb.w	r1, [r3, #83]	; 0x53
     b42:	ea4f 6212 	mov.w	r2, r2, lsr #24
     b46:	f04f 0100 	mov.w	r1, #0
     b4a:	ea41 0202 	orr.w	r2, r1, r2
     b4e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	hk_pkt->HK_Read_Pointer = hk_partition.read_pointer;
     b52:	f240 530c 	movw	r3, #1292	; 0x50c
     b56:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b5a:	681b      	ldr	r3, [r3, #0]
     b5c:	f241 420c 	movw	r2, #5132	; 0x140c
     b60:	f2c2 0200 	movt	r2, #8192	; 0x2000
     b64:	6892      	ldr	r2, [r2, #8]
     b66:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     b6a:	f04f 0000 	mov.w	r0, #0
     b6e:	ea40 0101 	orr.w	r1, r0, r1
     b72:	f883 104d 	strb.w	r1, [r3, #77]	; 0x4d
     b76:	ea4f 2112 	mov.w	r1, r2, lsr #8
     b7a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     b7e:	f04f 0000 	mov.w	r0, #0
     b82:	ea40 0101 	orr.w	r1, r0, r1
     b86:	f883 104e 	strb.w	r1, [r3, #78]	; 0x4e
     b8a:	ea4f 4112 	mov.w	r1, r2, lsr #16
     b8e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     b92:	f04f 0000 	mov.w	r0, #0
     b96:	ea40 0101 	orr.w	r1, r0, r1
     b9a:	f883 104f 	strb.w	r1, [r3, #79]	; 0x4f
     b9e:	ea4f 6212 	mov.w	r2, r2, lsr #24
     ba2:	f04f 0100 	mov.w	r1, #0
     ba6:	ea41 0202 	orr.w	r2, r1, r2
     baa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	hk_pkt->COMMS_Write_Pointer = comms_partition.write_pointer;
     bae:	f240 530c 	movw	r3, #1292	; 0x50c
     bb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bb6:	681b      	ldr	r3, [r3, #0]
     bb8:	f241 32fc 	movw	r2, #5116	; 0x13fc
     bbc:	f2c2 0200 	movt	r2, #8192	; 0x2000
     bc0:	68d2      	ldr	r2, [r2, #12]
     bc2:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     bc6:	f04f 0000 	mov.w	r0, #0
     bca:	ea40 0101 	orr.w	r1, r0, r1
     bce:	f883 1061 	strb.w	r1, [r3, #97]	; 0x61
     bd2:	ea4f 2112 	mov.w	r1, r2, lsr #8
     bd6:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     bda:	f04f 0000 	mov.w	r0, #0
     bde:	ea40 0101 	orr.w	r1, r0, r1
     be2:	f883 1062 	strb.w	r1, [r3, #98]	; 0x62
     be6:	ea4f 4112 	mov.w	r1, r2, lsr #16
     bea:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     bee:	f04f 0000 	mov.w	r0, #0
     bf2:	ea40 0101 	orr.w	r1, r0, r1
     bf6:	f883 1063 	strb.w	r1, [r3, #99]	; 0x63
     bfa:	ea4f 6212 	mov.w	r2, r2, lsr #24
     bfe:	f04f 0100 	mov.w	r1, #0
     c02:	ea41 0202 	orr.w	r2, r1, r2
     c06:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	hk_pkt->COMMS_Read_Pointer = comms_partition.read_pointer;
     c0a:	f240 530c 	movw	r3, #1292	; 0x50c
     c0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c12:	681b      	ldr	r3, [r3, #0]
     c14:	f241 32fc 	movw	r2, #5116	; 0x13fc
     c18:	f2c2 0200 	movt	r2, #8192	; 0x2000
     c1c:	6892      	ldr	r2, [r2, #8]
     c1e:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     c22:	f04f 0000 	mov.w	r0, #0
     c26:	ea40 0101 	orr.w	r1, r0, r1
     c2a:	f883 105d 	strb.w	r1, [r3, #93]	; 0x5d
     c2e:	ea4f 2112 	mov.w	r1, r2, lsr #8
     c32:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     c36:	f04f 0000 	mov.w	r0, #0
     c3a:	ea40 0101 	orr.w	r1, r0, r1
     c3e:	f883 105e 	strb.w	r1, [r3, #94]	; 0x5e
     c42:	ea4f 4112 	mov.w	r1, r2, lsr #16
     c46:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     c4a:	f04f 0000 	mov.w	r0, #0
     c4e:	ea40 0101 	orr.w	r1, r0, r1
     c52:	f883 105f 	strb.w	r1, [r3, #95]	; 0x5f
     c56:	ea4f 6212 	mov.w	r2, r2, lsr #24
     c5a:	f04f 0100 	mov.w	r1, #0
     c5e:	ea41 0202 	orr.w	r2, r1, r2
     c62:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
	hk_pkt->Thermistor_Write_Pointer = thermistor_partition.write_pointer;
     c66:	f240 530c 	movw	r3, #1292	; 0x50c
     c6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c6e:	681b      	ldr	r3, [r3, #0]
     c70:	f241 32e8 	movw	r2, #5096	; 0x13e8
     c74:	f2c2 0200 	movt	r2, #8192	; 0x2000
     c78:	68d2      	ldr	r2, [r2, #12]
     c7a:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     c7e:	f04f 0000 	mov.w	r0, #0
     c82:	ea40 0101 	orr.w	r1, r0, r1
     c86:	f883 1059 	strb.w	r1, [r3, #89]	; 0x59
     c8a:	ea4f 2112 	mov.w	r1, r2, lsr #8
     c8e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     c92:	f04f 0000 	mov.w	r0, #0
     c96:	ea40 0101 	orr.w	r1, r0, r1
     c9a:	f883 105a 	strb.w	r1, [r3, #90]	; 0x5a
     c9e:	ea4f 4112 	mov.w	r1, r2, lsr #16
     ca2:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     ca6:	f04f 0000 	mov.w	r0, #0
     caa:	ea40 0101 	orr.w	r1, r0, r1
     cae:	f883 105b 	strb.w	r1, [r3, #91]	; 0x5b
     cb2:	ea4f 6212 	mov.w	r2, r2, lsr #24
     cb6:	f04f 0100 	mov.w	r1, #0
     cba:	ea41 0202 	orr.w	r2, r1, r2
     cbe:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	hk_pkt->Thermistor_Read_Pointer = thermistor_partition.read_pointer;
     cc2:	f240 530c 	movw	r3, #1292	; 0x50c
     cc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cca:	681b      	ldr	r3, [r3, #0]
     ccc:	f241 32e8 	movw	r2, #5096	; 0x13e8
     cd0:	f2c2 0200 	movt	r2, #8192	; 0x2000
     cd4:	6892      	ldr	r2, [r2, #8]
     cd6:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     cda:	f04f 0000 	mov.w	r0, #0
     cde:	ea40 0101 	orr.w	r1, r0, r1
     ce2:	f883 1055 	strb.w	r1, [r3, #85]	; 0x55
     ce6:	ea4f 2112 	mov.w	r1, r2, lsr #8
     cea:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     cee:	f04f 0000 	mov.w	r0, #0
     cf2:	ea40 0101 	orr.w	r1, r0, r1
     cf6:	f883 1056 	strb.w	r1, [r3, #86]	; 0x56
     cfa:	ea4f 4112 	mov.w	r1, r2, lsr #16
     cfe:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     d02:	f04f 0000 	mov.w	r0, #0
     d06:	ea40 0101 	orr.w	r1, r0, r1
     d0a:	f883 1057 	strb.w	r1, [r3, #87]	; 0x57
     d0e:	ea4f 6212 	mov.w	r2, r2, lsr #24
     d12:	f04f 0100 	mov.w	r1, #0
     d16:	ea41 0202 	orr.w	r2, r1, r2
     d1a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

	hk_pkt->Currents[0] = read_shunt_voltage(VC_SENSOR_I2C, VC1,  2, &flag);
     d1e:	f240 530c 	movw	r3, #1292	; 0x50c
     d22:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d26:	681c      	ldr	r4, [r3, #0]
     d28:	f107 0313 	add.w	r3, r7, #19
     d2c:	f240 4034 	movw	r0, #1076	; 0x434
     d30:	f2c2 0000 	movt	r0, #8192	; 0x2000
     d34:	f04f 0140 	mov.w	r1, #64	; 0x40
     d38:	f04f 0202 	mov.w	r2, #2
     d3c:	f003 fa72 	bl	4224 <read_shunt_voltage>
     d40:	4603      	mov	r3, r0
     d42:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     d46:	f04f 0100 	mov.w	r1, #0
     d4a:	ea41 0202 	orr.w	r2, r1, r2
     d4e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
     d52:	ea4f 2313 	mov.w	r3, r3, lsr #8
     d56:	b29b      	uxth	r3, r3
     d58:	f04f 0200 	mov.w	r2, #0
     d5c:	ea42 0303 	orr.w	r3, r2, r3
     d60:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	result |= flag << 5;
     d64:	7cfb      	ldrb	r3, [r7, #19]
     d66:	ea4f 1343 	mov.w	r3, r3, lsl #5
     d6a:	b29a      	uxth	r2, r3
     d6c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
     d6e:	ea42 0303 	orr.w	r3, r2, r3
     d72:	b29b      	uxth	r3, r3
     d74:	857b      	strh	r3, [r7, #42]	; 0x2a
	hk_pkt->Currents[1] = read_shunt_voltage(VC_SENSOR_I2C, VC1,  3, &flag);
     d76:	f240 530c 	movw	r3, #1292	; 0x50c
     d7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d7e:	681c      	ldr	r4, [r3, #0]
     d80:	f107 0313 	add.w	r3, r7, #19
     d84:	f240 4034 	movw	r0, #1076	; 0x434
     d88:	f2c2 0000 	movt	r0, #8192	; 0x2000
     d8c:	f04f 0140 	mov.w	r1, #64	; 0x40
     d90:	f04f 0203 	mov.w	r2, #3
     d94:	f003 fa46 	bl	4224 <read_shunt_voltage>
     d98:	4603      	mov	r3, r0
     d9a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     d9e:	f04f 0100 	mov.w	r1, #0
     da2:	ea41 0202 	orr.w	r2, r1, r2
     da6:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
     daa:	ea4f 2313 	mov.w	r3, r3, lsr #8
     dae:	b29b      	uxth	r3, r3
     db0:	f04f 0200 	mov.w	r2, #0
     db4:	ea42 0303 	orr.w	r3, r2, r3
     db8:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
	result |= flag << 6;
     dbc:	7cfb      	ldrb	r3, [r7, #19]
     dbe:	ea4f 1383 	mov.w	r3, r3, lsl #6
     dc2:	b29a      	uxth	r2, r3
     dc4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
     dc6:	ea42 0303 	orr.w	r3, r2, r3
     dca:	b29b      	uxth	r3, r3
     dcc:	857b      	strh	r3, [r7, #42]	; 0x2a
	hk_pkt->Currents[2] = read_shunt_voltage(TEMP_ADC_CORE_I2C, VC1,  1, &flag);
     dce:	f240 530c 	movw	r3, #1292	; 0x50c
     dd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     dd6:	681c      	ldr	r4, [r3, #0]
     dd8:	f107 0313 	add.w	r3, r7, #19
     ddc:	f240 40a0 	movw	r0, #1184	; 0x4a0
     de0:	f2c2 0000 	movt	r0, #8192	; 0x2000
     de4:	f04f 0140 	mov.w	r1, #64	; 0x40
     de8:	f04f 0201 	mov.w	r2, #1
     dec:	f003 fa1a 	bl	4224 <read_shunt_voltage>
     df0:	4603      	mov	r3, r0
     df2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     df6:	f04f 0100 	mov.w	r1, #0
     dfa:	ea41 0202 	orr.w	r2, r1, r2
     dfe:	f884 2047 	strb.w	r2, [r4, #71]	; 0x47
     e02:	ea4f 2313 	mov.w	r3, r3, lsr #8
     e06:	b29b      	uxth	r3, r3
     e08:	f04f 0200 	mov.w	r2, #0
     e0c:	ea42 0303 	orr.w	r3, r2, r3
     e10:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
//	result |= flag << 9;
	hk_pkt->Currents[3] = read_shunt_voltage(TEMP_ADC_CORE_I2C, VC1,  2, &flag);
     e14:	f240 530c 	movw	r3, #1292	; 0x50c
     e18:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e1c:	681c      	ldr	r4, [r3, #0]
     e1e:	f107 0313 	add.w	r3, r7, #19
     e22:	f240 40a0 	movw	r0, #1184	; 0x4a0
     e26:	f2c2 0000 	movt	r0, #8192	; 0x2000
     e2a:	f04f 0140 	mov.w	r1, #64	; 0x40
     e2e:	f04f 0202 	mov.w	r2, #2
     e32:	f003 f9f7 	bl	4224 <read_shunt_voltage>
     e36:	4603      	mov	r3, r0
     e38:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     e3c:	f04f 0100 	mov.w	r1, #0
     e40:	ea41 0202 	orr.w	r2, r1, r2
     e44:	f884 2049 	strb.w	r2, [r4, #73]	; 0x49
     e48:	ea4f 2313 	mov.w	r3, r3, lsr #8
     e4c:	b29b      	uxth	r3, r3
     e4e:	f04f 0200 	mov.w	r2, #0
     e52:	ea42 0303 	orr.w	r3, r2, r3
     e56:	f884 304a 	strb.w	r3, [r4, #74]	; 0x4a
//	result |= flag << 10;
	hk_pkt->Currents[4] = read_shunt_voltage(TEMP_ADC_CORE_I2C, VC1,  3, &flag);
     e5a:	f240 530c 	movw	r3, #1292	; 0x50c
     e5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e62:	681c      	ldr	r4, [r3, #0]
     e64:	f107 0313 	add.w	r3, r7, #19
     e68:	f240 40a0 	movw	r0, #1184	; 0x4a0
     e6c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     e70:	f04f 0140 	mov.w	r1, #64	; 0x40
     e74:	f04f 0203 	mov.w	r2, #3
     e78:	f003 f9d4 	bl	4224 <read_shunt_voltage>
     e7c:	4603      	mov	r3, r0
     e7e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     e82:	f04f 0100 	mov.w	r1, #0
     e86:	ea41 0202 	orr.w	r2, r1, r2
     e8a:	f884 204b 	strb.w	r2, [r4, #75]	; 0x4b
     e8e:	ea4f 2313 	mov.w	r3, r3, lsr #8
     e92:	b29b      	uxth	r3, r3
     e94:	f04f 0200 	mov.w	r2, #0
     e98:	ea42 0303 	orr.w	r3, r2, r3
     e9c:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
//	result |= flag << 10;

	hk_pkt->latest_codeword_rx = latest_codeword;
     ea0:	f240 530c 	movw	r3, #1292	; 0x50c
     ea4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ea8:	681a      	ldr	r2, [r3, #0]
     eaa:	f240 3356 	movw	r3, #854	; 0x356
     eae:	f2c2 0300 	movt	r3, #8192	; 0x2000
     eb2:	781b      	ldrb	r3, [r3, #0]
     eb4:	7653      	strb	r3, [r2, #25]

	i = 0;
     eb6:	f04f 0300 	mov.w	r3, #0
     eba:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	get_time_vector();
     ebe:	f002 ff4f 	bl	3d60 <get_time_vector>
	for(;i<32;i++){
     ec2:	e017      	b.n	ef4 <get_hk+0x82c>
		hk_pkt->HKGTime_SVector[i] = Time_Vector[i];
     ec4:	f240 530c 	movw	r3, #1292	; 0x50c
     ec8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ecc:	6819      	ldr	r1, [r3, #0]
     ece:	f897 002d 	ldrb.w	r0, [r7, #45]	; 0x2d
     ed2:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
     ed6:	f241 4320 	movw	r3, #5152	; 0x1420
     eda:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ede:	5c9a      	ldrb	r2, [r3, r2]
     ee0:	eb00 0301 	add.w	r3, r0, r1
     ee4:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66

	hk_pkt->latest_codeword_rx = latest_codeword;

	i = 0;
	get_time_vector();
	for(;i<32;i++){
     ee8:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
     eec:	f103 0301 	add.w	r3, r3, #1
     ef0:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
     ef4:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
     ef8:	2b1f      	cmp	r3, #31
     efa:	d9e3      	bls.n	ec4 <get_hk+0x7fc>
		hk_pkt->HKGTime_SVector[i] = Time_Vector[i];
	}

	hk_pkt->ccsds_p1 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p1(tlm_pkt_type, HK_API_ID))));
     efc:	f240 530c 	movw	r3, #1292	; 0x50c
     f00:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f04:	681b      	ldr	r3, [r3, #0]
     f06:	f04f 0200 	mov.w	r2, #0
     f0a:	f042 0208 	orr.w	r2, r2, #8
     f0e:	701a      	strb	r2, [r3, #0]
     f10:	f04f 0200 	mov.w	r2, #0
     f14:	f042 0201 	orr.w	r2, r2, #1
     f18:	705a      	strb	r2, [r3, #1]
	hk_pkt->ccsds_p2 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p2((hk_seq_num++)))));
     f1a:	f240 530c 	movw	r3, #1292	; 0x50c
     f1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f22:	6818      	ldr	r0, [r3, #0]
     f24:	f240 3352 	movw	r3, #850	; 0x352
     f28:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f2c:	8819      	ldrh	r1, [r3, #0]
     f2e:	460b      	mov	r3, r1
     f30:	ea6f 4383 	mvn.w	r3, r3, lsl #18
     f34:	ea6f 4393 	mvn.w	r3, r3, lsr #18
     f38:	b29b      	uxth	r3, r3
     f3a:	b29b      	uxth	r3, r3
     f3c:	ea4f 2303 	mov.w	r3, r3, lsl #8
     f40:	fa1f fc83 	uxth.w	ip, r3
     f44:	f240 3352 	movw	r3, #850	; 0x352
     f48:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f4c:	881a      	ldrh	r2, [r3, #0]
     f4e:	4613      	mov	r3, r2
     f50:	ea6f 4383 	mvn.w	r3, r3, lsl #18
     f54:	ea6f 4393 	mvn.w	r3, r3, lsr #18
     f58:	b29b      	uxth	r3, r3
     f5a:	b29b      	uxth	r3, r3
     f5c:	ea4f 2313 	mov.w	r3, r3, lsr #8
     f60:	b29b      	uxth	r3, r3
     f62:	ea4c 0303 	orr.w	r3, ip, r3
     f66:	b29b      	uxth	r3, r3
     f68:	b29b      	uxth	r3, r3
     f6a:	f003 0cff 	and.w	ip, r3, #255	; 0xff
     f6e:	f04f 0e00 	mov.w	lr, #0
     f72:	ea4e 0c0c 	orr.w	ip, lr, ip
     f76:	f880 c002 	strb.w	ip, [r0, #2]
     f7a:	ea4f 2313 	mov.w	r3, r3, lsr #8
     f7e:	b29b      	uxth	r3, r3
     f80:	f04f 0c00 	mov.w	ip, #0
     f84:	ea4c 0303 	orr.w	r3, ip, r3
     f88:	70c3      	strb	r3, [r0, #3]
     f8a:	f101 0301 	add.w	r3, r1, #1
     f8e:	b299      	uxth	r1, r3
     f90:	f240 3352 	movw	r3, #850	; 0x352
     f94:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f98:	8019      	strh	r1, [r3, #0]
     f9a:	f102 0301 	add.w	r3, r2, #1
     f9e:	b29a      	uxth	r2, r3
     fa0:	f240 3352 	movw	r3, #850	; 0x352
     fa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fa8:	801a      	strh	r2, [r3, #0]
	hk_pkt->ccsds_p3 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p3(HK_PKT_LENGTH))));
     faa:	f240 530c 	movw	r3, #1292	; 0x50c
     fae:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fb2:	681a      	ldr	r2, [r3, #0]
     fb4:	f04f 0300 	mov.w	r3, #0
     fb8:	7113      	strb	r3, [r2, #4]
     fba:	f04f 0300 	mov.w	r3, #0
     fbe:	ea6f 0303 	mvn.w	r3, r3
     fc2:	f003 0377 	and.w	r3, r3, #119	; 0x77
     fc6:	ea6f 0303 	mvn.w	r3, r3
     fca:	7153      	strb	r3, [r2, #5]
	hk_pkt->ccsds_s2 = current_time_lower;
     fcc:	f240 530c 	movw	r3, #1292	; 0x50c
     fd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fd4:	681b      	ldr	r3, [r3, #0]
     fd6:	f241 32c8 	movw	r2, #5064	; 0x13c8
     fda:	f2c2 0200 	movt	r2, #8192	; 0x2000
     fde:	e9d2 0100 	ldrd	r0, r1, [r2]
     fe2:	4602      	mov	r2, r0
     fe4:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     fe8:	f04f 0000 	mov.w	r0, #0
     fec:	ea40 0101 	orr.w	r1, r0, r1
     ff0:	7299      	strb	r1, [r3, #10]
     ff2:	ea4f 2112 	mov.w	r1, r2, lsr #8
     ff6:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     ffa:	f04f 0000 	mov.w	r0, #0
     ffe:	ea40 0101 	orr.w	r1, r0, r1
    1002:	72d9      	strb	r1, [r3, #11]
    1004:	ea4f 4112 	mov.w	r1, r2, lsr #16
    1008:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    100c:	f04f 0000 	mov.w	r0, #0
    1010:	ea40 0101 	orr.w	r1, r0, r1
    1014:	7319      	strb	r1, [r3, #12]
    1016:	ea4f 6212 	mov.w	r2, r2, lsr #24
    101a:	f04f 0100 	mov.w	r1, #0
    101e:	ea41 0202 	orr.w	r2, r1, r2
    1022:	735a      	strb	r2, [r3, #13]
	hk_pkt->ccsds_s1 = current_time_upper;
    1024:	f240 530c 	movw	r3, #1292	; 0x50c
    1028:	f2c2 0300 	movt	r3, #8192	; 0x2000
    102c:	681b      	ldr	r3, [r3, #0]
    102e:	f241 32d8 	movw	r2, #5080	; 0x13d8
    1032:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1036:	e9d2 0100 	ldrd	r0, r1, [r2]
    103a:	4602      	mov	r2, r0
    103c:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    1040:	f04f 0000 	mov.w	r0, #0
    1044:	ea40 0101 	orr.w	r1, r0, r1
    1048:	7199      	strb	r1, [r3, #6]
    104a:	ea4f 2112 	mov.w	r1, r2, lsr #8
    104e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1052:	f04f 0000 	mov.w	r0, #0
    1056:	ea40 0101 	orr.w	r1, r0, r1
    105a:	71d9      	strb	r1, [r3, #7]
    105c:	ea4f 4112 	mov.w	r1, r2, lsr #16
    1060:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1064:	f04f 0000 	mov.w	r0, #0
    1068:	ea40 0101 	orr.w	r1, r0, r1
    106c:	7219      	strb	r1, [r3, #8]
    106e:	ea4f 6212 	mov.w	r2, r2, lsr #24
    1072:	f04f 0100 	mov.w	r1, #0
    1076:	ea41 0202 	orr.w	r2, r1, r2
    107a:	725a      	strb	r2, [r3, #9]

	if(cmd_cntr == 20){
    107c:	f240 3358 	movw	r3, #856	; 0x358
    1080:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1084:	781b      	ldrb	r3, [r3, #0]
    1086:	2b14      	cmp	r3, #20
    1088:	d10e      	bne.n	10a8 <MAIN_STACK_SIZE+0xa8>
		cmd_cntr = 1;
    108a:	f240 3358 	movw	r3, #856	; 0x358
    108e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1092:	f04f 0201 	mov.w	r2, #1
    1096:	701a      	strb	r2, [r3, #0]
		CHK_CMD = 0;
    1098:	f240 3372 	movw	r3, #882	; 0x372
    109c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10a0:	f04f 0200 	mov.w	r2, #0
    10a4:	701a      	strb	r2, [r3, #0]
    10a6:	e00c      	b.n	10c2 <MAIN_STACK_SIZE+0xc2>
	}
	else{
		cmd_cntr++ ;
    10a8:	f240 3358 	movw	r3, #856	; 0x358
    10ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10b0:	781b      	ldrb	r3, [r3, #0]
    10b2:	f103 0301 	add.w	r3, r3, #1
    10b6:	b2da      	uxtb	r2, r3
    10b8:	f240 3358 	movw	r3, #856	; 0x358
    10bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10c0:	701a      	strb	r2, [r3, #0]
	}

	if(store_in_sd_card){
    10c2:	f240 3357 	movw	r3, #855	; 0x357
    10c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10ca:	781b      	ldrb	r3, [r3, #0]
    10cc:	2b00      	cmp	r3, #0
    10ce:	d055      	beq.n	117c <MAIN_STACK_SIZE+0x17c>
		sd_dump = 1;
    10d0:	f240 336a 	movw	r3, #874	; 0x36a
    10d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10d8:	f04f 0201 	mov.w	r2, #1
    10dc:	701a      	strb	r2, [r3, #0]
		hk_pkt->sd_dump = sd_dump;
    10de:	f240 530c 	movw	r3, #1292	; 0x50c
    10e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10e6:	681a      	ldr	r2, [r3, #0]
    10e8:	f240 336a 	movw	r3, #874	; 0x36a
    10ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10f0:	781b      	ldrb	r3, [r3, #0]
    10f2:	f882 3065 	strb.w	r3, [r2, #101]	; 0x65
		hk_pkt->Fletcher_Code = make_FLetcher(data, sizeof(hk_pkt_t) - 2);
    10f6:	f240 530c 	movw	r3, #1292	; 0x50c
    10fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10fe:	681c      	ldr	r4, [r3, #0]
    1100:	f240 6034 	movw	r0, #1588	; 0x634
    1104:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1108:	f04f 0186 	mov.w	r1, #134	; 0x86
    110c:	f7ff fa40 	bl	590 <make_FLetcher>
    1110:	4603      	mov	r3, r0
    1112:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    1116:	f04f 0100 	mov.w	r1, #0
    111a:	ea41 0202 	orr.w	r2, r1, r2
    111e:	f884 2086 	strb.w	r2, [r4, #134]	; 0x86
    1122:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1126:	b29b      	uxth	r3, r3
    1128:	f04f 0200 	mov.w	r2, #0
    112c:	ea42 0303 	orr.w	r3, r2, r3
    1130:	f884 3087 	strb.w	r3, [r4, #135]	; 0x87
		result |= ((store_data(&hk_partition, data) == 0 ? 0 : 1) << 7);
    1134:	f241 400c 	movw	r0, #5132	; 0x140c
    1138:	f2c2 0000 	movt	r0, #8192	; 0x2000
    113c:	f240 6134 	movw	r1, #1588	; 0x634
    1140:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1144:	f003 fdea 	bl	4d1c <store_data>
    1148:	4603      	mov	r3, r0
    114a:	2b00      	cmp	r3, #0
    114c:	d002      	beq.n	1154 <MAIN_STACK_SIZE+0x154>
    114e:	f04f 0380 	mov.w	r3, #128	; 0x80
    1152:	e001      	b.n	1158 <MAIN_STACK_SIZE+0x158>
    1154:	f04f 0300 	mov.w	r3, #0
    1158:	8d79      	ldrh	r1, [r7, #42]	; 0x2a
    115a:	461a      	mov	r2, r3
    115c:	460b      	mov	r3, r1
    115e:	ea42 0303 	orr.w	r3, r2, r3
    1162:	b29b      	uxth	r3, r3
    1164:	857b      	strh	r3, [r7, #42]	; 0x2a
		store_data(&hk_partition, data);
    1166:	f241 400c 	movw	r0, #5132	; 0x140c
    116a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    116e:	f240 6134 	movw	r1, #1588	; 0x634
    1172:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1176:	f003 fdd1 	bl	4d1c <store_data>
    117a:	e03d      	b.n	11f8 <MAIN_STACK_SIZE+0x1f8>
	}
	else{
		sd_dump = 0;
    117c:	f240 336a 	movw	r3, #874	; 0x36a
    1180:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1184:	f04f 0200 	mov.w	r2, #0
    1188:	701a      	strb	r2, [r3, #0]
		hk_pkt->sd_dump = sd_dump;
    118a:	f240 530c 	movw	r3, #1292	; 0x50c
    118e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1192:	681a      	ldr	r2, [r3, #0]
    1194:	f240 336a 	movw	r3, #874	; 0x36a
    1198:	f2c2 0300 	movt	r3, #8192	; 0x2000
    119c:	781b      	ldrb	r3, [r3, #0]
    119e:	f882 3065 	strb.w	r3, [r2, #101]	; 0x65
		hk_pkt->Fletcher_Code = make_FLetcher(data, sizeof(hk_pkt_t) - 2);
    11a2:	f240 530c 	movw	r3, #1292	; 0x50c
    11a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11aa:	681c      	ldr	r4, [r3, #0]
    11ac:	f240 6034 	movw	r0, #1588	; 0x634
    11b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11b4:	f04f 0186 	mov.w	r1, #134	; 0x86
    11b8:	f7ff f9ea 	bl	590 <make_FLetcher>
    11bc:	4603      	mov	r3, r0
    11be:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    11c2:	f04f 0100 	mov.w	r1, #0
    11c6:	ea41 0202 	orr.w	r2, r1, r2
    11ca:	f884 2086 	strb.w	r2, [r4, #134]	; 0x86
    11ce:	ea4f 2313 	mov.w	r3, r3, lsr #8
    11d2:	b29b      	uxth	r3, r3
    11d4:	f04f 0200 	mov.w	r2, #0
    11d8:	ea42 0303 	orr.w	r3, r2, r3
    11dc:	f884 3087 	strb.w	r3, [r4, #135]	; 0x87
//		vGetPktStruct(hk, (void*) hk_pkt, sizeof(hk_pkt_t));
		MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(hk_pkt_t));
    11e0:	f241 40c0 	movw	r0, #5312	; 0x14c0
    11e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11e8:	f240 6134 	movw	r1, #1588	; 0x634
    11ec:	f2c2 0100 	movt	r1, #8192	; 0x2000
    11f0:	f04f 0288 	mov.w	r2, #136	; 0x88
    11f4:	f004 fe06 	bl	5e04 <MSS_UART_polled_tx>
	}

	return result;
    11f8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a


//	MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(hk_pkt_t));
//	MSS_UART_polled_tx_string(&g_mss_uart0, msg);
}
    11fa:	4618      	mov	r0, r3
    11fc:	f107 0734 	add.w	r7, r7, #52	; 0x34
    1200:	46bd      	mov	sp, r7
    1202:	bd90      	pop	{r4, r7, pc}

00001204 <get_temp>:


uint16_t get_temp(){
    1204:	b5b0      	push	{r4, r5, r7, lr}
    1206:	b082      	sub	sp, #8
    1208:	af00      	add	r7, sp, #0
	uint8_t i = 0;
    120a:	f04f 0300 	mov.w	r3, #0
    120e:	713b      	strb	r3, [r7, #4]
	uint8_t flag;
	uint8_t sd_dump_thermistor = 0;
    1210:	f04f 0300 	mov.w	r3, #0
    1214:	717b      	strb	r3, [r7, #5]
	uint16_t res = 0;
    1216:	f04f 0300 	mov.w	r3, #0
    121a:	80fb      	strh	r3, [r7, #6]
	thermistor_pkt = (thermistor_pkt_t*) data;
    121c:	f240 6234 	movw	r2, #1588	; 0x634
    1220:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1224:	f240 6330 	movw	r3, #1584	; 0x630
    1228:	f2c2 0300 	movt	r3, #8192	; 0x2000
    122c:	601a      	str	r2, [r3, #0]

	MSS_TIM64_get_current_value(&current_time_upper,&current_time_lower);
    122e:	f241 32d8 	movw	r2, #5080	; 0x13d8
    1232:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1236:	f241 33c8 	movw	r3, #5064	; 0x13c8
    123a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    123e:	4610      	mov	r0, r2
    1240:	4619      	mov	r1, r3
    1242:	f7ff f955 	bl	4f0 <MSS_TIM64_get_current_value>

	thermistor_pkt->ccsds_p1 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p1(tlm_pkt_type, THERMISTOR_API_ID))));
    1246:	f240 6330 	movw	r3, #1584	; 0x630
    124a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    124e:	681b      	ldr	r3, [r3, #0]
    1250:	f04f 0200 	mov.w	r2, #0
    1254:	f042 0208 	orr.w	r2, r2, #8
    1258:	701a      	strb	r2, [r3, #0]
    125a:	f04f 0200 	mov.w	r2, #0
    125e:	f042 0204 	orr.w	r2, r2, #4
    1262:	705a      	strb	r2, [r3, #1]
	thermistor_pkt->ccsds_p2 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p2((temp_seq_num++)))));
    1264:	f240 6330 	movw	r3, #1584	; 0x630
    1268:	f2c2 0300 	movt	r3, #8192	; 0x2000
    126c:	6818      	ldr	r0, [r3, #0]
    126e:	f240 3354 	movw	r3, #852	; 0x354
    1272:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1276:	8819      	ldrh	r1, [r3, #0]
    1278:	460b      	mov	r3, r1
    127a:	ea6f 4383 	mvn.w	r3, r3, lsl #18
    127e:	ea6f 4393 	mvn.w	r3, r3, lsr #18
    1282:	b29b      	uxth	r3, r3
    1284:	b29b      	uxth	r3, r3
    1286:	ea4f 2303 	mov.w	r3, r3, lsl #8
    128a:	fa1f fc83 	uxth.w	ip, r3
    128e:	f240 3354 	movw	r3, #852	; 0x354
    1292:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1296:	881a      	ldrh	r2, [r3, #0]
    1298:	4613      	mov	r3, r2
    129a:	ea6f 4383 	mvn.w	r3, r3, lsl #18
    129e:	ea6f 4393 	mvn.w	r3, r3, lsr #18
    12a2:	b29b      	uxth	r3, r3
    12a4:	b29b      	uxth	r3, r3
    12a6:	ea4f 2313 	mov.w	r3, r3, lsr #8
    12aa:	b29b      	uxth	r3, r3
    12ac:	ea4c 0303 	orr.w	r3, ip, r3
    12b0:	b29b      	uxth	r3, r3
    12b2:	b29b      	uxth	r3, r3
    12b4:	f003 0cff 	and.w	ip, r3, #255	; 0xff
    12b8:	f04f 0e00 	mov.w	lr, #0
    12bc:	ea4e 0c0c 	orr.w	ip, lr, ip
    12c0:	f880 c002 	strb.w	ip, [r0, #2]
    12c4:	ea4f 2313 	mov.w	r3, r3, lsr #8
    12c8:	b29b      	uxth	r3, r3
    12ca:	f04f 0c00 	mov.w	ip, #0
    12ce:	ea4c 0303 	orr.w	r3, ip, r3
    12d2:	70c3      	strb	r3, [r0, #3]
    12d4:	f101 0301 	add.w	r3, r1, #1
    12d8:	b299      	uxth	r1, r3
    12da:	f240 3354 	movw	r3, #852	; 0x354
    12de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12e2:	8019      	strh	r1, [r3, #0]
    12e4:	f102 0301 	add.w	r3, r2, #1
    12e8:	b29a      	uxth	r2, r3
    12ea:	f240 3354 	movw	r3, #852	; 0x354
    12ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12f2:	801a      	strh	r2, [r3, #0]
	thermistor_pkt->ccsds_p3 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p3(THERMISTOR_PKT_LENGTH))));
    12f4:	f240 6330 	movw	r3, #1584	; 0x630
    12f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12fc:	681b      	ldr	r3, [r3, #0]
    12fe:	f04f 0200 	mov.w	r2, #0
    1302:	711a      	strb	r2, [r3, #4]
    1304:	f04f 0200 	mov.w	r2, #0
    1308:	f042 0241 	orr.w	r2, r2, #65	; 0x41
    130c:	715a      	strb	r2, [r3, #5]
	thermistor_pkt->ccsds_s2 = current_time_lower;
    130e:	f240 6330 	movw	r3, #1584	; 0x630
    1312:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1316:	681b      	ldr	r3, [r3, #0]
    1318:	f241 32c8 	movw	r2, #5064	; 0x13c8
    131c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1320:	e9d2 0100 	ldrd	r0, r1, [r2]
    1324:	4602      	mov	r2, r0
    1326:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    132a:	f04f 0000 	mov.w	r0, #0
    132e:	ea40 0101 	orr.w	r1, r0, r1
    1332:	7299      	strb	r1, [r3, #10]
    1334:	ea4f 2112 	mov.w	r1, r2, lsr #8
    1338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    133c:	f04f 0000 	mov.w	r0, #0
    1340:	ea40 0101 	orr.w	r1, r0, r1
    1344:	72d9      	strb	r1, [r3, #11]
    1346:	ea4f 4112 	mov.w	r1, r2, lsr #16
    134a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    134e:	f04f 0000 	mov.w	r0, #0
    1352:	ea40 0101 	orr.w	r1, r0, r1
    1356:	7319      	strb	r1, [r3, #12]
    1358:	ea4f 6212 	mov.w	r2, r2, lsr #24
    135c:	f04f 0100 	mov.w	r1, #0
    1360:	ea41 0202 	orr.w	r2, r1, r2
    1364:	735a      	strb	r2, [r3, #13]
	thermistor_pkt->ccsds_s1 = current_time_upper;
    1366:	f240 6330 	movw	r3, #1584	; 0x630
    136a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    136e:	681b      	ldr	r3, [r3, #0]
    1370:	f241 32d8 	movw	r2, #5080	; 0x13d8
    1374:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1378:	e9d2 0100 	ldrd	r0, r1, [r2]
    137c:	4602      	mov	r2, r0
    137e:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    1382:	f04f 0000 	mov.w	r0, #0
    1386:	ea40 0101 	orr.w	r1, r0, r1
    138a:	7199      	strb	r1, [r3, #6]
    138c:	ea4f 2112 	mov.w	r1, r2, lsr #8
    1390:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1394:	f04f 0000 	mov.w	r0, #0
    1398:	ea40 0101 	orr.w	r1, r0, r1
    139c:	71d9      	strb	r1, [r3, #7]
    139e:	ea4f 4112 	mov.w	r1, r2, lsr #16
    13a2:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    13a6:	f04f 0000 	mov.w	r0, #0
    13aa:	ea40 0101 	orr.w	r1, r0, r1
    13ae:	7219      	strb	r1, [r3, #8]
    13b0:	ea4f 6212 	mov.w	r2, r2, lsr #24
    13b4:	f04f 0100 	mov.w	r1, #0
    13b8:	ea41 0202 	orr.w	r2, r1, r2
    13bc:	725a      	strb	r2, [r3, #9]

	for(;i<8;i++){
    13be:	e03a      	b.n	1436 <get_temp+0x232>
		thermistor_pkt->Temperature_Values[i] = get_ADC_value(TEMP_ADC_CORE_I2C, ADC_ADDR, i, &flag);
    13c0:	f240 6330 	movw	r3, #1584	; 0x630
    13c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13c8:	681c      	ldr	r4, [r3, #0]
    13ca:	793d      	ldrb	r5, [r7, #4]
    13cc:	793a      	ldrb	r2, [r7, #4]
    13ce:	f107 0303 	add.w	r3, r7, #3
    13d2:	f240 40a0 	movw	r0, #1184	; 0x4a0
    13d6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13da:	f04f 0123 	mov.w	r1, #35	; 0x23
    13de:	f002 fffb 	bl	43d8 <get_ADC_value>
    13e2:	4603      	mov	r3, r0
    13e4:	4619      	mov	r1, r3
    13e6:	f105 0204 	add.w	r2, r5, #4
    13ea:	f001 00ff 	and.w	r0, r1, #255	; 0xff
    13ee:	ea4f 0342 	mov.w	r3, r2, lsl #1
    13f2:	4423      	add	r3, r4
    13f4:	f04f 0c00 	mov.w	ip, #0
    13f8:	ea4c 0000 	orr.w	r0, ip, r0
    13fc:	7198      	strb	r0, [r3, #6]
    13fe:	ea4f 2311 	mov.w	r3, r1, lsr #8
    1402:	b298      	uxth	r0, r3
    1404:	ea4f 0342 	mov.w	r3, r2, lsl #1
    1408:	4423      	add	r3, r4
    140a:	f04f 0200 	mov.w	r2, #0
    140e:	4611      	mov	r1, r2
    1410:	4602      	mov	r2, r0
    1412:	ea41 0202 	orr.w	r2, r1, r2
    1416:	71da      	strb	r2, [r3, #7]
		res |= (flag << i);
    1418:	78fb      	ldrb	r3, [r7, #3]
    141a:	461a      	mov	r2, r3
    141c:	793b      	ldrb	r3, [r7, #4]
    141e:	fa02 f303 	lsl.w	r3, r2, r3
    1422:	b29a      	uxth	r2, r3
    1424:	88fb      	ldrh	r3, [r7, #6]
    1426:	ea42 0303 	orr.w	r3, r2, r3
    142a:	b29b      	uxth	r3, r3
    142c:	80fb      	strh	r3, [r7, #6]
	thermistor_pkt->ccsds_p2 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p2((temp_seq_num++)))));
	thermistor_pkt->ccsds_p3 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p3(THERMISTOR_PKT_LENGTH))));
	thermistor_pkt->ccsds_s2 = current_time_lower;
	thermistor_pkt->ccsds_s1 = current_time_upper;

	for(;i<8;i++){
    142e:	793b      	ldrb	r3, [r7, #4]
    1430:	f103 0301 	add.w	r3, r3, #1
    1434:	713b      	strb	r3, [r7, #4]
    1436:	793b      	ldrb	r3, [r7, #4]
    1438:	2b07      	cmp	r3, #7
    143a:	d9c1      	bls.n	13c0 <get_temp+0x1bc>
		thermistor_pkt->Temperature_Values[i] = get_ADC_value(TEMP_ADC_CORE_I2C, ADC_ADDR, i, &flag);
		res |= (flag << i);
	}

	i = 0;
    143c:	f04f 0300 	mov.w	r3, #0
    1440:	713b      	strb	r3, [r7, #4]
	get_time_vector();
    1442:	f002 fc8d 	bl	3d60 <get_time_vector>
	for(;i<32;i++){
    1446:	e012      	b.n	146e <get_temp+0x26a>
		thermistor_pkt->TempGTime_SVector[i] = Time_Vector[i];
    1448:	f240 6330 	movw	r3, #1584	; 0x630
    144c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1450:	6819      	ldr	r1, [r3, #0]
    1452:	7938      	ldrb	r0, [r7, #4]
    1454:	793a      	ldrb	r2, [r7, #4]
    1456:	f241 4320 	movw	r3, #5152	; 0x1420
    145a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    145e:	5c9a      	ldrb	r2, [r3, r2]
    1460:	eb00 0301 	add.w	r3, r0, r1
    1464:	77da      	strb	r2, [r3, #31]
		res |= (flag << i);
	}

	i = 0;
	get_time_vector();
	for(;i<32;i++){
    1466:	793b      	ldrb	r3, [r7, #4]
    1468:	f103 0301 	add.w	r3, r3, #1
    146c:	713b      	strb	r3, [r7, #4]
    146e:	793b      	ldrb	r3, [r7, #4]
    1470:	2b1f      	cmp	r3, #31
    1472:	d9e9      	bls.n	1448 <get_temp+0x244>
		thermistor_pkt->TempGTime_SVector[i] = Time_Vector[i];
	}


	if(store_in_sd_card){
    1474:	f240 3357 	movw	r3, #855	; 0x357
    1478:	f2c2 0300 	movt	r3, #8192	; 0x2000
    147c:	781b      	ldrb	r3, [r3, #0]
    147e:	2b00      	cmp	r3, #0
    1480:	d033      	beq.n	14ea <get_temp+0x2e6>
		sd_dump_thermistor = 1;
    1482:	f04f 0301 	mov.w	r3, #1
    1486:	717b      	strb	r3, [r7, #5]
		thermistor_pkt->sd_dump = sd_dump_thermistor;
    1488:	f240 6330 	movw	r3, #1584	; 0x630
    148c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1490:	681b      	ldr	r3, [r3, #0]
    1492:	797a      	ldrb	r2, [r7, #5]
    1494:	779a      	strb	r2, [r3, #30]
		thermistor_pkt->Fletcher_Code = make_FLetcher(data, sizeof(thermistor_pkt_t) - 2);
    1496:	f240 6330 	movw	r3, #1584	; 0x630
    149a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    149e:	681c      	ldr	r4, [r3, #0]
    14a0:	f240 6034 	movw	r0, #1588	; 0x634
    14a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14a8:	f04f 013f 	mov.w	r1, #63	; 0x3f
    14ac:	f7ff f870 	bl	590 <make_FLetcher>
    14b0:	4603      	mov	r3, r0
    14b2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    14b6:	f04f 0100 	mov.w	r1, #0
    14ba:	ea41 0202 	orr.w	r2, r1, r2
    14be:	f884 203f 	strb.w	r2, [r4, #63]	; 0x3f
    14c2:	ea4f 2313 	mov.w	r3, r3, lsr #8
    14c6:	b29b      	uxth	r3, r3
    14c8:	f04f 0200 	mov.w	r2, #0
    14cc:	ea42 0303 	orr.w	r3, r2, r3
    14d0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
		store_data(&thermistor_partition, data);
    14d4:	f241 30e8 	movw	r0, #5096	; 0x13e8
    14d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14dc:	f240 6134 	movw	r1, #1588	; 0x634
    14e0:	f2c2 0100 	movt	r1, #8192	; 0x2000
    14e4:	f003 fc1a 	bl	4d1c <store_data>
    14e8:	e034      	b.n	1554 <get_temp+0x350>
	}
	else{
		sd_dump_thermistor = 0;
    14ea:	f04f 0300 	mov.w	r3, #0
    14ee:	717b      	strb	r3, [r7, #5]
		thermistor_pkt->sd_dump = sd_dump_thermistor;
    14f0:	f240 6330 	movw	r3, #1584	; 0x630
    14f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14f8:	681b      	ldr	r3, [r3, #0]
    14fa:	797a      	ldrb	r2, [r7, #5]
    14fc:	779a      	strb	r2, [r3, #30]
		thermistor_pkt->Fletcher_Code = make_FLetcher(data, sizeof(thermistor_pkt_t) - 2);
    14fe:	f240 6330 	movw	r3, #1584	; 0x630
    1502:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1506:	681c      	ldr	r4, [r3, #0]
    1508:	f240 6034 	movw	r0, #1588	; 0x634
    150c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1510:	f04f 013f 	mov.w	r1, #63	; 0x3f
    1514:	f7ff f83c 	bl	590 <make_FLetcher>
    1518:	4603      	mov	r3, r0
    151a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    151e:	f04f 0100 	mov.w	r1, #0
    1522:	ea41 0202 	orr.w	r2, r1, r2
    1526:	f884 203f 	strb.w	r2, [r4, #63]	; 0x3f
    152a:	ea4f 2313 	mov.w	r3, r3, lsr #8
    152e:	b29b      	uxth	r3, r3
    1530:	f04f 0200 	mov.w	r2, #0
    1534:	ea42 0303 	orr.w	r3, r2, r3
    1538:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
//		vGetPktStruct(thermistor, (void*) thermistor_pkt, sizeof(thermistor_pkt_t));
		MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(thermistor_pkt_t));
    153c:	f241 40c0 	movw	r0, #5312	; 0x14c0
    1540:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1544:	f240 6134 	movw	r1, #1588	; 0x634
    1548:	f2c2 0100 	movt	r1, #8192	; 0x2000
    154c:	f04f 0241 	mov.w	r2, #65	; 0x41
    1550:	f004 fc58 	bl	5e04 <MSS_UART_polled_tx>
	}

	return res;
    1554:	88fb      	ldrh	r3, [r7, #6]
}
    1556:	4618      	mov	r0, r3
    1558:	f107 0708 	add.w	r7, r7, #8
    155c:	46bd      	mov	sp, r7
    155e:	bdb0      	pop	{r4, r5, r7, pc}

00001560 <get_sd_data>:

void get_sd_data(){
    1560:	b580      	push	{r7, lr}
    1562:	af00      	add	r7, sp, #0
	read_data(&hk_partition, data);
    1564:	f241 400c 	movw	r0, #5132	; 0x140c
    1568:	f2c2 0000 	movt	r0, #8192	; 0x2000
    156c:	f240 6134 	movw	r1, #1588	; 0x634
    1570:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1574:	f003 fc00 	bl	4d78 <read_data>
	MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(hk_pkt_t));
    1578:	f241 40c0 	movw	r0, #5312	; 0x14c0
    157c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1580:	f240 6134 	movw	r1, #1588	; 0x634
    1584:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1588:	f04f 0288 	mov.w	r2, #136	; 0x88
    158c:	f004 fc3a 	bl	5e04 <MSS_UART_polled_tx>
}
    1590:	bd80      	pop	{r7, pc}
    1592:	bf00      	nop

00001594 <MSS_TIM64_get_current_value>:
static __INLINE void MSS_TIM64_get_current_value
(
    uint32_t * load_value_u,
    uint32_t * load_value_l
)
{
    1594:	b480      	push	{r7}
    1596:	b083      	sub	sp, #12
    1598:	af00      	add	r7, sp, #0
    159a:	6078      	str	r0, [r7, #4]
    159c:	6039      	str	r1, [r7, #0]
    *load_value_l = TIMER->TIM64_VAL_L;
    159e:	f244 0300 	movw	r3, #16384	; 0x4000
    15a2:	f2c4 0300 	movt	r3, #16384	; 0x4000
    15a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    15a8:	683b      	ldr	r3, [r7, #0]
    15aa:	601a      	str	r2, [r3, #0]
    *load_value_u = TIMER->TIM64_VAL_U;
    15ac:	f244 0300 	movw	r3, #16384	; 0x4000
    15b0:	f2c4 0300 	movt	r3, #16384	; 0x4000
    15b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    15b6:	687b      	ldr	r3, [r7, #4]
    15b8:	601a      	str	r2, [r3, #0]
}
    15ba:	f107 070c 	add.w	r7, r7, #12
    15be:	46bd      	mov	sp, r7
    15c0:	bc80      	pop	{r7}
    15c2:	4770      	bx	lr

000015c4 <get_gmc>:

uint8_t status;
uint16_t ADC_voltages[8];


uint8_t get_gmc(){
    15c4:	b590      	push	{r4, r7, lr}
    15c6:	b083      	sub	sp, #12
    15c8:	af00      	add	r7, sp, #0
	uint16_t i = 0;
    15ca:	f04f 0300 	mov.w	r3, #0
    15ce:	80fb      	strh	r3, [r7, #6]
	gmc_pkt = (gmc_pkt_t*) data;
    15d0:	f240 6234 	movw	r2, #1588	; 0x634
    15d4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    15d8:	f241 1330 	movw	r3, #4400	; 0x1130
    15dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15e0:	601a      	str	r2, [r3, #0]
	status = get_count(&counter_i2c, count_val);
    15e2:	f241 0048 	movw	r0, #4168	; 0x1048
    15e6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    15ea:	f241 114c 	movw	r1, #4428	; 0x114c
    15ee:	f2c2 0100 	movt	r1, #8192	; 0x2000
    15f2:	f003 fc21 	bl	4e38 <get_count>
    15f6:	4603      	mov	r3, r0
    15f8:	461a      	mov	r2, r3
    15fa:	f241 1378 	movw	r3, #4472	; 0x1178
    15fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1602:	701a      	strb	r2, [r3, #0]
	status = status << 1;
    1604:	f241 1378 	movw	r3, #4472	; 0x1178
    1608:	f2c2 0300 	movt	r3, #8192	; 0x2000
    160c:	781b      	ldrb	r3, [r3, #0]
    160e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    1612:	b2da      	uxtb	r2, r3
    1614:	f241 1378 	movw	r3, #4472	; 0x1178
    1618:	f2c2 0300 	movt	r3, #8192	; 0x2000
    161c:	701a      	strb	r2, [r3, #0]
	gmc_radiation_count = count_val[0];
    161e:	f241 134c 	movw	r3, #4428	; 0x114c
    1622:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1626:	781b      	ldrb	r3, [r3, #0]
    1628:	461a      	mov	r2, r3
    162a:	f241 1348 	movw	r3, #4424	; 0x1148
    162e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1632:	601a      	str	r2, [r3, #0]
	gmc_radiation_count = gmc_radiation_count << 8;
    1634:	f241 1348 	movw	r3, #4424	; 0x1148
    1638:	f2c2 0300 	movt	r3, #8192	; 0x2000
    163c:	681b      	ldr	r3, [r3, #0]
    163e:	ea4f 2203 	mov.w	r2, r3, lsl #8
    1642:	f241 1348 	movw	r3, #4424	; 0x1148
    1646:	f2c2 0300 	movt	r3, #8192	; 0x2000
    164a:	601a      	str	r2, [r3, #0]
	gmc_radiation_count = gmc_radiation_count | count_val[1];
    164c:	f241 134c 	movw	r3, #4428	; 0x114c
    1650:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1654:	785b      	ldrb	r3, [r3, #1]
    1656:	461a      	mov	r2, r3
    1658:	f241 1348 	movw	r3, #4424	; 0x1148
    165c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1660:	681b      	ldr	r3, [r3, #0]
    1662:	ea42 0203 	orr.w	r2, r2, r3
    1666:	f241 1348 	movw	r3, #4424	; 0x1148
    166a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    166e:	601a      	str	r2, [r3, #0]
	gmc_radiation_count = gmc_radiation_count << 8;
    1670:	f241 1348 	movw	r3, #4424	; 0x1148
    1674:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1678:	681b      	ldr	r3, [r3, #0]
    167a:	ea4f 2203 	mov.w	r2, r3, lsl #8
    167e:	f241 1348 	movw	r3, #4424	; 0x1148
    1682:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1686:	601a      	str	r2, [r3, #0]
	gmc_radiation_count = gmc_radiation_count | count_val[2];
    1688:	f241 134c 	movw	r3, #4428	; 0x114c
    168c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1690:	789b      	ldrb	r3, [r3, #2]
    1692:	461a      	mov	r2, r3
    1694:	f241 1348 	movw	r3, #4424	; 0x1148
    1698:	f2c2 0300 	movt	r3, #8192	; 0x2000
    169c:	681b      	ldr	r3, [r3, #0]
    169e:	ea42 0203 	orr.w	r2, r2, r3
    16a2:	f241 1348 	movw	r3, #4424	; 0x1148
    16a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16aa:	601a      	str	r2, [r3, #0]



	status = get_free_res(&counter_i2c, free_res);
    16ac:	f241 0048 	movw	r0, #4168	; 0x1048
    16b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    16b4:	f241 1150 	movw	r1, #4432	; 0x1150
    16b8:	f2c2 0100 	movt	r1, #8192	; 0x2000
    16bc:	f003 fbe6 	bl	4e8c <get_free_res>
    16c0:	4603      	mov	r3, r0
    16c2:	461a      	mov	r2, r3
    16c4:	f241 1378 	movw	r3, #4472	; 0x1178
    16c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16cc:	701a      	strb	r2, [r3, #0]
	status = status << 1;
    16ce:	f241 1378 	movw	r3, #4472	; 0x1178
    16d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16d6:	781b      	ldrb	r3, [r3, #0]
    16d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    16dc:	b2da      	uxtb	r2, r3
    16de:	f241 1378 	movw	r3, #4472	; 0x1178
    16e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16e6:	701a      	strb	r2, [r3, #0]
	gmc_free_res_value = count_val[0];
    16e8:	f241 134c 	movw	r3, #4428	; 0x114c
    16ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16f0:	781b      	ldrb	r3, [r3, #0]
    16f2:	461a      	mov	r2, r3
    16f4:	f241 1374 	movw	r3, #4468	; 0x1174
    16f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16fc:	601a      	str	r2, [r3, #0]
	gmc_free_res_value = gmc_free_res_value << 8;
    16fe:	f241 1374 	movw	r3, #4468	; 0x1174
    1702:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1706:	681b      	ldr	r3, [r3, #0]
    1708:	ea4f 2203 	mov.w	r2, r3, lsl #8
    170c:	f241 1374 	movw	r3, #4468	; 0x1174
    1710:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1714:	601a      	str	r2, [r3, #0]
	gmc_free_res_value = gmc_free_res_value | count_val[1];
    1716:	f241 134c 	movw	r3, #4428	; 0x114c
    171a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    171e:	785b      	ldrb	r3, [r3, #1]
    1720:	461a      	mov	r2, r3
    1722:	f241 1374 	movw	r3, #4468	; 0x1174
    1726:	f2c2 0300 	movt	r3, #8192	; 0x2000
    172a:	681b      	ldr	r3, [r3, #0]
    172c:	ea42 0203 	orr.w	r2, r2, r3
    1730:	f241 1374 	movw	r3, #4468	; 0x1174
    1734:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1738:	601a      	str	r2, [r3, #0]
	gmc_free_res_value = gmc_free_res_value << 8;
    173a:	f241 1374 	movw	r3, #4468	; 0x1174
    173e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1742:	681b      	ldr	r3, [r3, #0]
    1744:	ea4f 2203 	mov.w	r2, r3, lsl #8
    1748:	f241 1374 	movw	r3, #4468	; 0x1174
    174c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1750:	601a      	str	r2, [r3, #0]
	gmc_free_res_value = gmc_free_res_value | count_val[2];
    1752:	f241 134c 	movw	r3, #4428	; 0x114c
    1756:	f2c2 0300 	movt	r3, #8192	; 0x2000
    175a:	789b      	ldrb	r3, [r3, #2]
    175c:	461a      	mov	r2, r3
    175e:	f241 1374 	movw	r3, #4468	; 0x1174
    1762:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1766:	681b      	ldr	r3, [r3, #0]
    1768:	ea42 0203 	orr.w	r2, r2, r3
    176c:	f241 1374 	movw	r3, #4468	; 0x1174
    1770:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1774:	601a      	str	r2, [r3, #0]

	get_gmc_voltages(&counter_i2c, ADC_voltages);
    1776:	f241 1334 	movw	r3, #4404	; 0x1134
    177a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    177e:	f241 0048 	movw	r0, #4168	; 0x1048
    1782:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1786:	4619      	mov	r1, r3
    1788:	f003 fbc6 	bl	4f18 <get_gmc_voltages>

	gmc_pkt->IMG_ID = IMG_ID;
    178c:	f241 1330 	movw	r3, #4400	; 0x1130
    1790:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1794:	681a      	ldr	r2, [r3, #0]
    1796:	f240 0304 	movw	r3, #4
    179a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    179e:	781b      	ldrb	r3, [r3, #0]
    17a0:	7393      	strb	r3, [r2, #14]
	gmc_pkt->Radiation_Counts = gmc_radiation_count;
    17a2:	f241 1330 	movw	r3, #4400	; 0x1130
    17a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17aa:	681b      	ldr	r3, [r3, #0]
    17ac:	f241 1248 	movw	r2, #4424	; 0x1148
    17b0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    17b4:	6812      	ldr	r2, [r2, #0]
    17b6:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    17ba:	f04f 0000 	mov.w	r0, #0
    17be:	ea40 0101 	orr.w	r1, r0, r1
    17c2:	73d9      	strb	r1, [r3, #15]
    17c4:	ea4f 2112 	mov.w	r1, r2, lsr #8
    17c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    17cc:	f04f 0000 	mov.w	r0, #0
    17d0:	ea40 0101 	orr.w	r1, r0, r1
    17d4:	7419      	strb	r1, [r3, #16]
    17d6:	ea4f 4112 	mov.w	r1, r2, lsr #16
    17da:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    17de:	f04f 0000 	mov.w	r0, #0
    17e2:	ea40 0101 	orr.w	r1, r0, r1
    17e6:	7459      	strb	r1, [r3, #17]
    17e8:	ea4f 6212 	mov.w	r2, r2, lsr #24
    17ec:	f04f 0100 	mov.w	r1, #0
    17f0:	ea41 0202 	orr.w	r2, r1, r2
    17f4:	749a      	strb	r2, [r3, #18]
	gmc_pkt->Counter_Free_Register = gmc_free_res_value;
    17f6:	f241 1330 	movw	r3, #4400	; 0x1130
    17fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17fe:	681b      	ldr	r3, [r3, #0]
    1800:	f241 1274 	movw	r2, #4468	; 0x1174
    1804:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1808:	6812      	ldr	r2, [r2, #0]
    180a:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    180e:	f04f 0000 	mov.w	r0, #0
    1812:	ea40 0101 	orr.w	r1, r0, r1
    1816:	74d9      	strb	r1, [r3, #19]
    1818:	ea4f 2112 	mov.w	r1, r2, lsr #8
    181c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1820:	f04f 0000 	mov.w	r0, #0
    1824:	ea40 0101 	orr.w	r1, r0, r1
    1828:	7519      	strb	r1, [r3, #20]
    182a:	ea4f 4112 	mov.w	r1, r2, lsr #16
    182e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1832:	f04f 0000 	mov.w	r0, #0
    1836:	ea40 0101 	orr.w	r1, r0, r1
    183a:	7559      	strb	r1, [r3, #21]
    183c:	ea4f 6212 	mov.w	r2, r2, lsr #24
    1840:	f04f 0100 	mov.w	r1, #0
    1844:	ea41 0202 	orr.w	r2, r1, r2
    1848:	759a      	strb	r2, [r3, #22]
	for (i=0; i<8; i++){
    184a:	f04f 0300 	mov.w	r3, #0
    184e:	80fb      	strh	r3, [r7, #6]
    1850:	e02a      	b.n	18a8 <get_gmc+0x2e4>
	gmc_pkt->GMC_Voltage_ADC[i] = ADC_voltages[i];
    1852:	f241 1330 	movw	r3, #4400	; 0x1130
    1856:	f2c2 0300 	movt	r3, #8192	; 0x2000
    185a:	681a      	ldr	r2, [r3, #0]
    185c:	88f9      	ldrh	r1, [r7, #6]
    185e:	88f8      	ldrh	r0, [r7, #6]
    1860:	f241 1334 	movw	r3, #4404	; 0x1134
    1864:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1868:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
    186c:	f101 0108 	add.w	r1, r1, #8
    1870:	f000 0cff 	and.w	ip, r0, #255	; 0xff
    1874:	ea4f 0341 	mov.w	r3, r1, lsl #1
    1878:	4413      	add	r3, r2
    187a:	f04f 0e00 	mov.w	lr, #0
    187e:	ea4e 0c0c 	orr.w	ip, lr, ip
    1882:	f883 c007 	strb.w	ip, [r3, #7]
    1886:	ea4f 2310 	mov.w	r3, r0, lsr #8
    188a:	b298      	uxth	r0, r3
    188c:	ea4f 0341 	mov.w	r3, r1, lsl #1
    1890:	4413      	add	r3, r2
    1892:	f04f 0200 	mov.w	r2, #0
    1896:	4611      	mov	r1, r2
    1898:	4602      	mov	r2, r0
    189a:	ea41 0202 	orr.w	r2, r1, r2
    189e:	721a      	strb	r2, [r3, #8]
	get_gmc_voltages(&counter_i2c, ADC_voltages);

	gmc_pkt->IMG_ID = IMG_ID;
	gmc_pkt->Radiation_Counts = gmc_radiation_count;
	gmc_pkt->Counter_Free_Register = gmc_free_res_value;
	for (i=0; i<8; i++){
    18a0:	88fb      	ldrh	r3, [r7, #6]
    18a2:	f103 0301 	add.w	r3, r3, #1
    18a6:	80fb      	strh	r3, [r7, #6]
    18a8:	88fb      	ldrh	r3, [r7, #6]
    18aa:	2b07      	cmp	r3, #7
    18ac:	d9d1      	bls.n	1852 <get_gmc+0x28e>
	gmc_pkt->GMC_Voltage_ADC[i] = ADC_voltages[i];
	}

	get_time_vector();
    18ae:	f002 fa57 	bl	3d60 <get_time_vector>

	i = 0;
    18b2:	f04f 0300 	mov.w	r3, #0
    18b6:	80fb      	strh	r3, [r7, #6]
	for(;i<32;i++){
    18b8:	e013      	b.n	18e2 <get_gmc+0x31e>
		gmc_pkt->GMC_GTime_SVector[i] = Time_Vector[i];
    18ba:	f241 1330 	movw	r3, #4400	; 0x1130
    18be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18c2:	6819      	ldr	r1, [r3, #0]
    18c4:	88f8      	ldrh	r0, [r7, #6]
    18c6:	88fa      	ldrh	r2, [r7, #6]
    18c8:	f241 4320 	movw	r3, #5152	; 0x1420
    18cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18d0:	5c9a      	ldrb	r2, [r3, r2]
    18d2:	eb00 0301 	add.w	r3, r0, r1
    18d6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	}

	get_time_vector();

	i = 0;
	for(;i<32;i++){
    18da:	88fb      	ldrh	r3, [r7, #6]
    18dc:	f103 0301 	add.w	r3, r3, #1
    18e0:	80fb      	strh	r3, [r7, #6]
    18e2:	88fb      	ldrh	r3, [r7, #6]
    18e4:	2b1f      	cmp	r3, #31
    18e6:	d9e8      	bls.n	18ba <get_gmc+0x2f6>
		gmc_pkt->GMC_GTime_SVector[i] = Time_Vector[i];
	}

	MSS_TIM64_get_current_value(&current_time_upper,&current_time_lower);
    18e8:	f241 32d8 	movw	r2, #5080	; 0x13d8
    18ec:	f2c2 0200 	movt	r2, #8192	; 0x2000
    18f0:	f241 33c8 	movw	r3, #5064	; 0x13c8
    18f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18f8:	4610      	mov	r0, r2
    18fa:	4619      	mov	r1, r3
    18fc:	f7ff fe4a 	bl	1594 <MSS_TIM64_get_current_value>

	gmc_pkt->ccsds_p1 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p1(tlm_pkt_type, GMC_API_ID))));
    1900:	f241 1330 	movw	r3, #4400	; 0x1130
    1904:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1908:	681b      	ldr	r3, [r3, #0]
    190a:	f04f 0200 	mov.w	r2, #0
    190e:	f042 0208 	orr.w	r2, r2, #8
    1912:	701a      	strb	r2, [r3, #0]
    1914:	f04f 0200 	mov.w	r2, #0
    1918:	f042 0202 	orr.w	r2, r2, #2
    191c:	705a      	strb	r2, [r3, #1]
	gmc_pkt->ccsds_p2 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p2((gmc_seq_num++)))));
    191e:	f241 1330 	movw	r3, #4400	; 0x1130
    1922:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1926:	6818      	ldr	r0, [r3, #0]
    1928:	f240 335e 	movw	r3, #862	; 0x35e
    192c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1930:	8819      	ldrh	r1, [r3, #0]
    1932:	460b      	mov	r3, r1
    1934:	ea6f 4383 	mvn.w	r3, r3, lsl #18
    1938:	ea6f 4393 	mvn.w	r3, r3, lsr #18
    193c:	b29b      	uxth	r3, r3
    193e:	b29b      	uxth	r3, r3
    1940:	ea4f 2303 	mov.w	r3, r3, lsl #8
    1944:	fa1f fc83 	uxth.w	ip, r3
    1948:	f240 335e 	movw	r3, #862	; 0x35e
    194c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1950:	881a      	ldrh	r2, [r3, #0]
    1952:	4613      	mov	r3, r2
    1954:	ea6f 4383 	mvn.w	r3, r3, lsl #18
    1958:	ea6f 4393 	mvn.w	r3, r3, lsr #18
    195c:	b29b      	uxth	r3, r3
    195e:	b29b      	uxth	r3, r3
    1960:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1964:	b29b      	uxth	r3, r3
    1966:	ea4c 0303 	orr.w	r3, ip, r3
    196a:	b29b      	uxth	r3, r3
    196c:	b29b      	uxth	r3, r3
    196e:	f003 0cff 	and.w	ip, r3, #255	; 0xff
    1972:	f04f 0e00 	mov.w	lr, #0
    1976:	ea4e 0c0c 	orr.w	ip, lr, ip
    197a:	f880 c002 	strb.w	ip, [r0, #2]
    197e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1982:	b29b      	uxth	r3, r3
    1984:	f04f 0c00 	mov.w	ip, #0
    1988:	ea4c 0303 	orr.w	r3, ip, r3
    198c:	70c3      	strb	r3, [r0, #3]
    198e:	f101 0301 	add.w	r3, r1, #1
    1992:	b299      	uxth	r1, r3
    1994:	f240 335e 	movw	r3, #862	; 0x35e
    1998:	f2c2 0300 	movt	r3, #8192	; 0x2000
    199c:	8019      	strh	r1, [r3, #0]
    199e:	f102 0301 	add.w	r3, r2, #1
    19a2:	b29a      	uxth	r2, r3
    19a4:	f240 335e 	movw	r3, #862	; 0x35e
    19a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19ac:	801a      	strh	r2, [r3, #0]
	gmc_pkt->ccsds_p3 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p3(GMC_PKT_LENGTH))));
    19ae:	f241 1330 	movw	r3, #4400	; 0x1130
    19b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19b6:	681b      	ldr	r3, [r3, #0]
    19b8:	f04f 0200 	mov.w	r2, #0
    19bc:	711a      	strb	r2, [r3, #4]
    19be:	f04f 0200 	mov.w	r2, #0
    19c2:	f042 024a 	orr.w	r2, r2, #74	; 0x4a
    19c6:	715a      	strb	r2, [r3, #5]
	gmc_pkt->ccsds_s1 = current_time_upper;
    19c8:	f241 1330 	movw	r3, #4400	; 0x1130
    19cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19d0:	681b      	ldr	r3, [r3, #0]
    19d2:	f241 32d8 	movw	r2, #5080	; 0x13d8
    19d6:	f2c2 0200 	movt	r2, #8192	; 0x2000
    19da:	e9d2 0100 	ldrd	r0, r1, [r2]
    19de:	4602      	mov	r2, r0
    19e0:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    19e4:	f04f 0000 	mov.w	r0, #0
    19e8:	ea40 0101 	orr.w	r1, r0, r1
    19ec:	7199      	strb	r1, [r3, #6]
    19ee:	ea4f 2112 	mov.w	r1, r2, lsr #8
    19f2:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    19f6:	f04f 0000 	mov.w	r0, #0
    19fa:	ea40 0101 	orr.w	r1, r0, r1
    19fe:	71d9      	strb	r1, [r3, #7]
    1a00:	ea4f 4112 	mov.w	r1, r2, lsr #16
    1a04:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1a08:	f04f 0000 	mov.w	r0, #0
    1a0c:	ea40 0101 	orr.w	r1, r0, r1
    1a10:	7219      	strb	r1, [r3, #8]
    1a12:	ea4f 6212 	mov.w	r2, r2, lsr #24
    1a16:	f04f 0100 	mov.w	r1, #0
    1a1a:	ea41 0202 	orr.w	r2, r1, r2
    1a1e:	725a      	strb	r2, [r3, #9]

	gmc_pkt->ccsds_s2 = current_time_lower;
    1a20:	f241 1330 	movw	r3, #4400	; 0x1130
    1a24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a28:	681b      	ldr	r3, [r3, #0]
    1a2a:	f241 32c8 	movw	r2, #5064	; 0x13c8
    1a2e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1a32:	e9d2 0100 	ldrd	r0, r1, [r2]
    1a36:	4602      	mov	r2, r0
    1a38:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    1a3c:	f04f 0000 	mov.w	r0, #0
    1a40:	ea40 0101 	orr.w	r1, r0, r1
    1a44:	7299      	strb	r1, [r3, #10]
    1a46:	ea4f 2112 	mov.w	r1, r2, lsr #8
    1a4a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1a4e:	f04f 0000 	mov.w	r0, #0
    1a52:	ea40 0101 	orr.w	r1, r0, r1
    1a56:	72d9      	strb	r1, [r3, #11]
    1a58:	ea4f 4112 	mov.w	r1, r2, lsr #16
    1a5c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1a60:	f04f 0000 	mov.w	r0, #0
    1a64:	ea40 0101 	orr.w	r1, r0, r1
    1a68:	7319      	strb	r1, [r3, #12]
    1a6a:	ea4f 6212 	mov.w	r2, r2, lsr #24
    1a6e:	f04f 0100 	mov.w	r1, #0
    1a72:	ea41 0202 	orr.w	r2, r1, r2
    1a76:	735a      	strb	r2, [r3, #13]

	if(store_in_sd_card){
    1a78:	f240 3357 	movw	r3, #855	; 0x357
    1a7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a80:	781b      	ldrb	r3, [r3, #0]
    1a82:	2b00      	cmp	r3, #0
    1a84:	d03c      	beq.n	1b00 <get_gmc+0x53c>
			sd_dump_gmc = 1;
    1a86:	f240 335a 	movw	r3, #858	; 0x35a
    1a8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a8e:	f04f 0201 	mov.w	r2, #1
    1a92:	701a      	strb	r2, [r3, #0]
			gmc_pkt->GMC_sd_dump = sd_dump_gmc;
    1a94:	f241 1330 	movw	r3, #4400	; 0x1130
    1a98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a9c:	681a      	ldr	r2, [r3, #0]
    1a9e:	f240 335a 	movw	r3, #858	; 0x35a
    1aa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1aa6:	781b      	ldrb	r3, [r3, #0]
    1aa8:	f882 3027 	strb.w	r3, [r2, #39]	; 0x27
			gmc_pkt->Fletcher_Code = make_FLetcher(data, sizeof(gmc_pkt_t) - 2);
    1aac:	f241 1330 	movw	r3, #4400	; 0x1130
    1ab0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ab4:	681c      	ldr	r4, [r3, #0]
    1ab6:	f240 6034 	movw	r0, #1588	; 0x634
    1aba:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1abe:	f04f 0148 	mov.w	r1, #72	; 0x48
    1ac2:	f7fe fd65 	bl	590 <make_FLetcher>
    1ac6:	4603      	mov	r3, r0
    1ac8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    1acc:	f04f 0100 	mov.w	r1, #0
    1ad0:	ea41 0202 	orr.w	r2, r1, r2
    1ad4:	f884 2048 	strb.w	r2, [r4, #72]	; 0x48
    1ad8:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1adc:	b29b      	uxth	r3, r3
    1ade:	f04f 0200 	mov.w	r2, #0
    1ae2:	ea42 0303 	orr.w	r3, r2, r3
    1ae6:	f884 3049 	strb.w	r3, [r4, #73]	; 0x49
			store_data(&gmc_partition, data);
    1aea:	f241 10a0 	movw	r0, #4512	; 0x11a0
    1aee:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1af2:	f240 6134 	movw	r1, #1588	; 0x634
    1af6:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1afa:	f003 f90f 	bl	4d1c <store_data>
    1afe:	e03d      	b.n	1b7c <get_gmc+0x5b8>
		}
		else{
			sd_dump_gmc = 0;
    1b00:	f240 335a 	movw	r3, #858	; 0x35a
    1b04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b08:	f04f 0200 	mov.w	r2, #0
    1b0c:	701a      	strb	r2, [r3, #0]
			gmc_pkt->GMC_sd_dump = sd_dump_gmc;
    1b0e:	f241 1330 	movw	r3, #4400	; 0x1130
    1b12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b16:	681a      	ldr	r2, [r3, #0]
    1b18:	f240 335a 	movw	r3, #858	; 0x35a
    1b1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b20:	781b      	ldrb	r3, [r3, #0]
    1b22:	f882 3027 	strb.w	r3, [r2, #39]	; 0x27
			gmc_pkt->Fletcher_Code = make_FLetcher(data, sizeof(gmc_pkt_t) - 2);
    1b26:	f241 1330 	movw	r3, #4400	; 0x1130
    1b2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b2e:	681c      	ldr	r4, [r3, #0]
    1b30:	f240 6034 	movw	r0, #1588	; 0x634
    1b34:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b38:	f04f 0148 	mov.w	r1, #72	; 0x48
    1b3c:	f7fe fd28 	bl	590 <make_FLetcher>
    1b40:	4603      	mov	r3, r0
    1b42:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    1b46:	f04f 0100 	mov.w	r1, #0
    1b4a:	ea41 0202 	orr.w	r2, r1, r2
    1b4e:	f884 2048 	strb.w	r2, [r4, #72]	; 0x48
    1b52:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1b56:	b29b      	uxth	r3, r3
    1b58:	f04f 0200 	mov.w	r2, #0
    1b5c:	ea42 0303 	orr.w	r3, r2, r3
    1b60:	f884 3049 	strb.w	r3, [r4, #73]	; 0x49
//			vGetPktStruct(gmc, (void*) gmc_pkt, sizeof(gmc_pkt_t));
			MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(gmc_pkt_t));
    1b64:	f241 40c0 	movw	r0, #5312	; 0x14c0
    1b68:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b6c:	f240 6134 	movw	r1, #1588	; 0x634
    1b70:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1b74:	f04f 024a 	mov.w	r2, #74	; 0x4a
    1b78:	f004 f944 	bl	5e04 <MSS_UART_polled_tx>
		}


	return status;
    1b7c:	f241 1378 	movw	r3, #4472	; 0x1178
    1b80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b84:	781b      	ldrb	r3, [r3, #0]
}
    1b86:	4618      	mov	r0, r3
    1b88:	f107 070c 	add.w	r7, r7, #12
    1b8c:	46bd      	mov	sp, r7
    1b8e:	bd90      	pop	{r4, r7, pc}

00001b90 <get_comms>:

uint16_t get_comms(){
    1b90:	b590      	push	{r4, r7, lr}
    1b92:	b083      	sub	sp, #12
    1b94:	af00      	add	r7, sp, #0
	uint16_t i = 0;
    1b96:	f04f 0300 	mov.w	r3, #0
    1b9a:	80fb      	strh	r3, [r7, #6]
	comms_pkt = (comms_pkt_t*) data;
    1b9c:	f240 6234 	movw	r2, #1588	; 0x634
    1ba0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1ba4:	f241 1344 	movw	r3, #4420	; 0x1144
    1ba8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bac:	601a      	str	r2, [r3, #0]
//	data_test[0]++;
	MSS_TIM64_get_current_value(&current_time_upper,&current_time_lower);
    1bae:	f241 32d8 	movw	r2, #5080	; 0x13d8
    1bb2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1bb6:	f241 33c8 	movw	r3, #5064	; 0x13c8
    1bba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bbe:	4610      	mov	r0, r2
    1bc0:	4619      	mov	r1, r3
    1bc2:	f7ff fce7 	bl	1594 <MSS_TIM64_get_current_value>
	for(;i<8;i++){
    1bc6:	e00c      	b.n	1be2 <get_comms+0x52>
		cmd_adf_data[i] = 0;
    1bc8:	88fa      	ldrh	r2, [r7, #6]
    1bca:	f241 1354 	movw	r3, #4436	; 0x1154
    1bce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bd2:	f04f 0100 	mov.w	r1, #0
    1bd6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
uint16_t get_comms(){
	uint16_t i = 0;
	comms_pkt = (comms_pkt_t*) data;
//	data_test[0]++;
	MSS_TIM64_get_current_value(&current_time_upper,&current_time_lower);
	for(;i<8;i++){
    1bda:	88fb      	ldrh	r3, [r7, #6]
    1bdc:	f103 0301 	add.w	r3, r3, #1
    1be0:	80fb      	strh	r3, [r7, #6]
    1be2:	88fb      	ldrh	r3, [r7, #6]
    1be4:	2b07      	cmp	r3, #7
    1be6:	d9ef      	bls.n	1bc8 <get_comms+0x38>
		cmd_adf_data[i] = 0;
	}
	i = 0;
    1be8:	f04f 0300 	mov.w	r3, #0
    1bec:	80fb      	strh	r3, [r7, #6]
	get_rssi_data(&rssi);
    1bee:	f241 30f8 	movw	r0, #5112	; 0x13f8
    1bf2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1bf6:	f003 fec3 	bl	5980 <get_rssi_data>
	comms_pkt->IMG_ID = IMG_ID;
    1bfa:	f241 1344 	movw	r3, #4420	; 0x1144
    1bfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c02:	681a      	ldr	r2, [r3, #0]
    1c04:	f240 0304 	movw	r3, #4
    1c08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c0c:	781b      	ldrb	r3, [r3, #0]
    1c0e:	7393      	strb	r3, [r2, #14]
	comms_pkt->comms_adf_rssi = rssi;
    1c10:	f241 1344 	movw	r3, #4420	; 0x1144
    1c14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c18:	681a      	ldr	r2, [r3, #0]
    1c1a:	f241 33f8 	movw	r3, #5112	; 0x13f8
    1c1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c22:	881b      	ldrh	r3, [r3, #0]
    1c24:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    1c28:	f04f 0000 	mov.w	r0, #0
    1c2c:	ea40 0101 	orr.w	r1, r0, r1
    1c30:	7511      	strb	r1, [r2, #20]
    1c32:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1c36:	b29b      	uxth	r3, r3
    1c38:	f04f 0100 	mov.w	r1, #0
    1c3c:	ea41 0303 	orr.w	r3, r1, r3
    1c40:	7553      	strb	r3, [r2, #21]
	comms_pkt->comms_adf_cmd_rx = cmd_rx_count;
    1c42:	f241 1344 	movw	r3, #4420	; 0x1144
    1c46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c4a:	681a      	ldr	r2, [r3, #0]
    1c4c:	f240 3365 	movw	r3, #869	; 0x365
    1c50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c54:	781b      	ldrb	r3, [r3, #0]
    1c56:	73d3      	strb	r3, [r2, #15]
	comms_pkt->comms_adf_cmd_succ = cmd_succ_count;
    1c58:	f241 1344 	movw	r3, #4420	; 0x1144
    1c5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c60:	681a      	ldr	r2, [r3, #0]
    1c62:	f240 3366 	movw	r3, #870	; 0x366
    1c66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c6a:	781b      	ldrb	r3, [r3, #0]
    1c6c:	7413      	strb	r3, [r2, #16]
	comms_pkt->comms_adf_cmd_reject = cmd_reject_count;
    1c6e:	f241 1344 	movw	r3, #4420	; 0x1144
    1c72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c76:	681a      	ldr	r2, [r3, #0]
    1c78:	f240 3367 	movw	r3, #871	; 0x367
    1c7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c80:	781b      	ldrb	r3, [r3, #0]
    1c82:	7453      	strb	r3, [r2, #17]
	comms_pkt->comms_adf_rssi_cca = rssi_cca;
    1c84:	f241 1344 	movw	r3, #4420	; 0x1144
    1c88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c8c:	681a      	ldr	r2, [r3, #0]
    1c8e:	f241 33e4 	movw	r3, #5092	; 0x13e4
    1c92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c96:	881b      	ldrh	r3, [r3, #0]
    1c98:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    1c9c:	f04f 0000 	mov.w	r0, #0
    1ca0:	ea40 0101 	orr.w	r1, r0, r1
    1ca4:	7491      	strb	r1, [r2, #18]
    1ca6:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1caa:	b29b      	uxth	r3, r3
    1cac:	f04f 0100 	mov.w	r1, #0
    1cb0:	ea41 0303 	orr.w	r3, r1, r3
    1cb4:	74d3      	strb	r3, [r2, #19]
	comms_pkt->comms_adf_preamble_patt = get_preamble_pkt();
    1cb6:	f241 1344 	movw	r3, #4420	; 0x1144
    1cba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cbe:	681c      	ldr	r4, [r3, #0]
    1cc0:	f003 ff30 	bl	5b24 <get_preamble_pkt>
    1cc4:	4603      	mov	r3, r0
    1cc6:	75a3      	strb	r3, [r4, #22]
	comms_pkt->comms_adf_sync_word = get_sync_word();
    1cc8:	f241 1344 	movw	r3, #4420	; 0x1144
    1ccc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cd0:	681c      	ldr	r4, [r3, #0]
    1cd2:	f003 ff3f 	bl	5b54 <get_sync_word>
    1cd6:	4603      	mov	r3, r0
    1cd8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    1cdc:	f04f 0100 	mov.w	r1, #0
    1ce0:	ea41 0202 	orr.w	r2, r1, r2
    1ce4:	75e2      	strb	r2, [r4, #23]
    1ce6:	ea4f 2213 	mov.w	r2, r3, lsr #8
    1cea:	f002 02ff 	and.w	r2, r2, #255	; 0xff
    1cee:	f04f 0100 	mov.w	r1, #0
    1cf2:	ea41 0202 	orr.w	r2, r1, r2
    1cf6:	7622      	strb	r2, [r4, #24]
    1cf8:	ea4f 4213 	mov.w	r2, r3, lsr #16
    1cfc:	f002 02ff 	and.w	r2, r2, #255	; 0xff
    1d00:	f04f 0100 	mov.w	r1, #0
    1d04:	ea41 0202 	orr.w	r2, r1, r2
    1d08:	7662      	strb	r2, [r4, #25]
    1d0a:	ea4f 6313 	mov.w	r3, r3, lsr #24
    1d0e:	f04f 0200 	mov.w	r2, #0
    1d12:	ea42 0303 	orr.w	r3, r2, r3
    1d16:	76a3      	strb	r3, [r4, #26]
	comms_pkt->comms_adf_freq = get_freq();
    1d18:	f241 1344 	movw	r3, #4420	; 0x1144
    1d1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d20:	681c      	ldr	r4, [r3, #0]
    1d22:	f003 ff3f 	bl	5ba4 <get_freq>
    1d26:	4603      	mov	r3, r0
    1d28:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    1d2c:	f04f 0100 	mov.w	r1, #0
    1d30:	ea41 0202 	orr.w	r2, r1, r2
    1d34:	76e2      	strb	r2, [r4, #27]
    1d36:	ea4f 2213 	mov.w	r2, r3, lsr #8
    1d3a:	f002 02ff 	and.w	r2, r2, #255	; 0xff
    1d3e:	f04f 0100 	mov.w	r1, #0
    1d42:	ea41 0202 	orr.w	r2, r1, r2
    1d46:	7722      	strb	r2, [r4, #28]
    1d48:	ea4f 4213 	mov.w	r2, r3, lsr #16
    1d4c:	f002 02ff 	and.w	r2, r2, #255	; 0xff
    1d50:	f04f 0100 	mov.w	r1, #0
    1d54:	ea41 0202 	orr.w	r2, r1, r2
    1d58:	7762      	strb	r2, [r4, #29]
    1d5a:	ea4f 6313 	mov.w	r3, r3, lsr #24
    1d5e:	f04f 0200 	mov.w	r2, #0
    1d62:	ea42 0303 	orr.w	r3, r2, r3
    1d66:	77a3      	strb	r3, [r4, #30]
	comms_pkt->comms_adf_read_reg_addr = cmd_adf_read_addr;
    1d68:	f241 1344 	movw	r3, #4420	; 0x1144
    1d6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d70:	681b      	ldr	r3, [r3, #0]
    1d72:	f240 3260 	movw	r2, #864	; 0x360
    1d76:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1d7a:	6812      	ldr	r2, [r2, #0]
    1d7c:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    1d80:	f04f 0000 	mov.w	r0, #0
    1d84:	ea40 0101 	orr.w	r1, r0, r1
    1d88:	77d9      	strb	r1, [r3, #31]
    1d8a:	ea4f 2112 	mov.w	r1, r2, lsr #8
    1d8e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1d92:	f04f 0000 	mov.w	r0, #0
    1d96:	ea40 0101 	orr.w	r1, r0, r1
    1d9a:	f883 1020 	strb.w	r1, [r3, #32]
    1d9e:	ea4f 4112 	mov.w	r1, r2, lsr #16
    1da2:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1da6:	f04f 0000 	mov.w	r0, #0
    1daa:	ea40 0101 	orr.w	r1, r0, r1
    1dae:	f883 1021 	strb.w	r1, [r3, #33]	; 0x21
    1db2:	ea4f 6212 	mov.w	r2, r2, lsr #24
    1db6:	f04f 0100 	mov.w	r1, #0
    1dba:	ea41 0202 	orr.w	r2, r1, r2
    1dbe:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	comms_pkt->comms_adf_read_No_double_words = cmd_adf_read_No_double_words;
    1dc2:	f241 1344 	movw	r3, #4420	; 0x1144
    1dc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1dca:	681a      	ldr	r2, [r3, #0]
    1dcc:	f240 3364 	movw	r3, #868	; 0x364
    1dd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1dd4:	781b      	ldrb	r3, [r3, #0]
    1dd6:	f882 3023 	strb.w	r3, [r2, #35]	; 0x23
	comms_pkt->comms_adf_state = adf_get_state();
    1dda:	f241 1344 	movw	r3, #4420	; 0x1144
    1dde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1de2:	681c      	ldr	r4, [r3, #0]
    1de4:	f003 fd7e 	bl	58e4 <adf_get_state>
    1de8:	4603      	mov	r3, r0
    1dea:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44

	for(;i<cmd_adf_read_No_double_words;i++){
    1dee:	e043      	b.n	1e78 <get_comms+0x2e8>
		comms_pkt->comms_adf_data[i] =	cmd_adf_data[i];
    1df0:	f241 1344 	movw	r3, #4420	; 0x1144
    1df4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1df8:	681b      	ldr	r3, [r3, #0]
    1dfa:	88f8      	ldrh	r0, [r7, #6]
    1dfc:	88f9      	ldrh	r1, [r7, #6]
    1dfe:	f241 1254 	movw	r2, #4436	; 0x1154
    1e02:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1e06:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    1e0a:	f100 0208 	add.w	r2, r0, #8
    1e0e:	f001 0cff 	and.w	ip, r1, #255	; 0xff
    1e12:	ea4f 0082 	mov.w	r0, r2, lsl #2
    1e16:	4418      	add	r0, r3
    1e18:	f04f 0e00 	mov.w	lr, #0
    1e1c:	ea4e 0c0c 	orr.w	ip, lr, ip
    1e20:	f880 c004 	strb.w	ip, [r0, #4]
    1e24:	ea4f 2011 	mov.w	r0, r1, lsr #8
    1e28:	f000 0cff 	and.w	ip, r0, #255	; 0xff
    1e2c:	ea4f 0082 	mov.w	r0, r2, lsl #2
    1e30:	4418      	add	r0, r3
    1e32:	f04f 0e00 	mov.w	lr, #0
    1e36:	ea4e 0c0c 	orr.w	ip, lr, ip
    1e3a:	f880 c005 	strb.w	ip, [r0, #5]
    1e3e:	ea4f 4011 	mov.w	r0, r1, lsr #16
    1e42:	f000 0cff 	and.w	ip, r0, #255	; 0xff
    1e46:	ea4f 0082 	mov.w	r0, r2, lsl #2
    1e4a:	4418      	add	r0, r3
    1e4c:	f04f 0e00 	mov.w	lr, #0
    1e50:	ea4e 0c0c 	orr.w	ip, lr, ip
    1e54:	f880 c006 	strb.w	ip, [r0, #6]
    1e58:	ea4f 6011 	mov.w	r0, r1, lsr #24
    1e5c:	ea4f 0282 	mov.w	r2, r2, lsl #2
    1e60:	441a      	add	r2, r3
    1e62:	f04f 0300 	mov.w	r3, #0
    1e66:	4619      	mov	r1, r3
    1e68:	4603      	mov	r3, r0
    1e6a:	ea41 0303 	orr.w	r3, r1, r3
    1e6e:	71d3      	strb	r3, [r2, #7]
	comms_pkt->comms_adf_freq = get_freq();
	comms_pkt->comms_adf_read_reg_addr = cmd_adf_read_addr;
	comms_pkt->comms_adf_read_No_double_words = cmd_adf_read_No_double_words;
	comms_pkt->comms_adf_state = adf_get_state();

	for(;i<cmd_adf_read_No_double_words;i++){
    1e70:	88fb      	ldrh	r3, [r7, #6]
    1e72:	f103 0301 	add.w	r3, r3, #1
    1e76:	80fb      	strh	r3, [r7, #6]
    1e78:	f240 3364 	movw	r3, #868	; 0x364
    1e7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e80:	781b      	ldrb	r3, [r3, #0]
    1e82:	88fa      	ldrh	r2, [r7, #6]
    1e84:	429a      	cmp	r2, r3
    1e86:	d3b3      	bcc.n	1df0 <get_comms+0x260>
		comms_pkt->comms_adf_data[i] =	cmd_adf_data[i];
	}
	i = 0;
    1e88:	f04f 0300 	mov.w	r3, #0
    1e8c:	80fb      	strh	r3, [r7, #6]


//	comms_pkt->comms_adf_state = adf_get_state();

	comms_pkt->ccsds_p1 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p1(tlm_pkt_type, COMMS_API_ID))));
    1e8e:	f241 1344 	movw	r3, #4420	; 0x1144
    1e92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e96:	681b      	ldr	r3, [r3, #0]
    1e98:	f04f 0200 	mov.w	r2, #0
    1e9c:	f042 0208 	orr.w	r2, r2, #8
    1ea0:	701a      	strb	r2, [r3, #0]
    1ea2:	f04f 0200 	mov.w	r2, #0
    1ea6:	f042 0203 	orr.w	r2, r2, #3
    1eaa:	705a      	strb	r2, [r3, #1]
	comms_pkt->ccsds_p2 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p2((comms_seq_num++)))));
    1eac:	f241 1344 	movw	r3, #4420	; 0x1144
    1eb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1eb4:	6818      	ldr	r0, [r3, #0]
    1eb6:	f240 335c 	movw	r3, #860	; 0x35c
    1eba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ebe:	8819      	ldrh	r1, [r3, #0]
    1ec0:	460b      	mov	r3, r1
    1ec2:	ea6f 4383 	mvn.w	r3, r3, lsl #18
    1ec6:	ea6f 4393 	mvn.w	r3, r3, lsr #18
    1eca:	b29b      	uxth	r3, r3
    1ecc:	b29b      	uxth	r3, r3
    1ece:	ea4f 2303 	mov.w	r3, r3, lsl #8
    1ed2:	fa1f fc83 	uxth.w	ip, r3
    1ed6:	f240 335c 	movw	r3, #860	; 0x35c
    1eda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ede:	881a      	ldrh	r2, [r3, #0]
    1ee0:	4613      	mov	r3, r2
    1ee2:	ea6f 4383 	mvn.w	r3, r3, lsl #18
    1ee6:	ea6f 4393 	mvn.w	r3, r3, lsr #18
    1eea:	b29b      	uxth	r3, r3
    1eec:	b29b      	uxth	r3, r3
    1eee:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1ef2:	b29b      	uxth	r3, r3
    1ef4:	ea4c 0303 	orr.w	r3, ip, r3
    1ef8:	b29b      	uxth	r3, r3
    1efa:	b29b      	uxth	r3, r3
    1efc:	f003 0cff 	and.w	ip, r3, #255	; 0xff
    1f00:	f04f 0e00 	mov.w	lr, #0
    1f04:	ea4e 0c0c 	orr.w	ip, lr, ip
    1f08:	f880 c002 	strb.w	ip, [r0, #2]
    1f0c:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1f10:	b29b      	uxth	r3, r3
    1f12:	f04f 0c00 	mov.w	ip, #0
    1f16:	ea4c 0303 	orr.w	r3, ip, r3
    1f1a:	70c3      	strb	r3, [r0, #3]
    1f1c:	f101 0301 	add.w	r3, r1, #1
    1f20:	b299      	uxth	r1, r3
    1f22:	f240 335c 	movw	r3, #860	; 0x35c
    1f26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f2a:	8019      	strh	r1, [r3, #0]
    1f2c:	f102 0301 	add.w	r3, r2, #1
    1f30:	b29a      	uxth	r2, r3
    1f32:	f240 335c 	movw	r3, #860	; 0x35c
    1f36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f3a:	801a      	strh	r2, [r3, #0]
	comms_pkt->ccsds_p3 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p3(COMMS_PKT_LENGTH))));
    1f3c:	f241 1344 	movw	r3, #4420	; 0x1144
    1f40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f44:	681b      	ldr	r3, [r3, #0]
    1f46:	f04f 0200 	mov.w	r2, #0
    1f4a:	711a      	strb	r2, [r3, #4]
    1f4c:	f04f 0200 	mov.w	r2, #0
    1f50:	f042 0268 	orr.w	r2, r2, #104	; 0x68
    1f54:	715a      	strb	r2, [r3, #5]
	comms_pkt->ccsds_s1 = current_time_upper;
    1f56:	f241 1344 	movw	r3, #4420	; 0x1144
    1f5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f5e:	681b      	ldr	r3, [r3, #0]
    1f60:	f241 32d8 	movw	r2, #5080	; 0x13d8
    1f64:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1f68:	e9d2 0100 	ldrd	r0, r1, [r2]
    1f6c:	4602      	mov	r2, r0
    1f6e:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    1f72:	f04f 0000 	mov.w	r0, #0
    1f76:	ea40 0101 	orr.w	r1, r0, r1
    1f7a:	7199      	strb	r1, [r3, #6]
    1f7c:	ea4f 2112 	mov.w	r1, r2, lsr #8
    1f80:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1f84:	f04f 0000 	mov.w	r0, #0
    1f88:	ea40 0101 	orr.w	r1, r0, r1
    1f8c:	71d9      	strb	r1, [r3, #7]
    1f8e:	ea4f 4112 	mov.w	r1, r2, lsr #16
    1f92:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1f96:	f04f 0000 	mov.w	r0, #0
    1f9a:	ea40 0101 	orr.w	r1, r0, r1
    1f9e:	7219      	strb	r1, [r3, #8]
    1fa0:	ea4f 6212 	mov.w	r2, r2, lsr #24
    1fa4:	f04f 0100 	mov.w	r1, #0
    1fa8:	ea41 0202 	orr.w	r2, r1, r2
    1fac:	725a      	strb	r2, [r3, #9]

	comms_pkt->ccsds_s2 = current_time_lower;
    1fae:	f241 1344 	movw	r3, #4420	; 0x1144
    1fb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fb6:	681b      	ldr	r3, [r3, #0]
    1fb8:	f241 32c8 	movw	r2, #5064	; 0x13c8
    1fbc:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1fc0:	e9d2 0100 	ldrd	r0, r1, [r2]
    1fc4:	4602      	mov	r2, r0
    1fc6:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    1fca:	f04f 0000 	mov.w	r0, #0
    1fce:	ea40 0101 	orr.w	r1, r0, r1
    1fd2:	7299      	strb	r1, [r3, #10]
    1fd4:	ea4f 2112 	mov.w	r1, r2, lsr #8
    1fd8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1fdc:	f04f 0000 	mov.w	r0, #0
    1fe0:	ea40 0101 	orr.w	r1, r0, r1
    1fe4:	72d9      	strb	r1, [r3, #11]
    1fe6:	ea4f 4112 	mov.w	r1, r2, lsr #16
    1fea:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1fee:	f04f 0000 	mov.w	r0, #0
    1ff2:	ea40 0101 	orr.w	r1, r0, r1
    1ff6:	7319      	strb	r1, [r3, #12]
    1ff8:	ea4f 6212 	mov.w	r2, r2, lsr #24
    1ffc:	f04f 0100 	mov.w	r1, #0
    2000:	ea41 0202 	orr.w	r2, r1, r2
    2004:	735a      	strb	r2, [r3, #13]

	get_time_vector();
    2006:	f001 feab 	bl	3d60 <get_time_vector>
	for(;i<32;i++){
    200a:	e013      	b.n	2034 <get_comms+0x4a4>
		comms_pkt->comms_GTime_SVector[i] = Time_Vector[i];
    200c:	f241 1344 	movw	r3, #4420	; 0x1144
    2010:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2014:	6819      	ldr	r1, [r3, #0]
    2016:	88f8      	ldrh	r0, [r7, #6]
    2018:	88fa      	ldrh	r2, [r7, #6]
    201a:	f241 4320 	movw	r3, #5152	; 0x1420
    201e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2022:	5c9a      	ldrb	r2, [r3, r2]
    2024:	eb00 0301 	add.w	r3, r0, r1
    2028:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
	comms_pkt->ccsds_s1 = current_time_upper;

	comms_pkt->ccsds_s2 = current_time_lower;

	get_time_vector();
	for(;i<32;i++){
    202c:	88fb      	ldrh	r3, [r7, #6]
    202e:	f103 0301 	add.w	r3, r3, #1
    2032:	80fb      	strh	r3, [r7, #6]
    2034:	88fb      	ldrh	r3, [r7, #6]
    2036:	2b1f      	cmp	r3, #31
    2038:	d9e8      	bls.n	200c <get_comms+0x47c>
		comms_pkt->comms_GTime_SVector[i] = Time_Vector[i];
	}

	if(store_in_sd_card){
    203a:	f240 3357 	movw	r3, #855	; 0x357
    203e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2042:	781b      	ldrb	r3, [r3, #0]
    2044:	2b00      	cmp	r3, #0
    2046:	d03c      	beq.n	20c2 <get_comms+0x532>
		sd_dump_comms = 1;
    2048:	f240 3359 	movw	r3, #857	; 0x359
    204c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2050:	f04f 0201 	mov.w	r2, #1
    2054:	701a      	strb	r2, [r3, #0]
		comms_pkt->comms_sd_dump = sd_dump_comms;
    2056:	f241 1344 	movw	r3, #4420	; 0x1144
    205a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    205e:	681a      	ldr	r2, [r3, #0]
    2060:	f240 3359 	movw	r3, #857	; 0x359
    2064:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2068:	781b      	ldrb	r3, [r3, #0]
    206a:	f882 3045 	strb.w	r3, [r2, #69]	; 0x45
		comms_pkt->Fletcher_Code = make_FLetcher(data, sizeof(comms_pkt_t) - 2);
    206e:	f241 1344 	movw	r3, #4420	; 0x1144
    2072:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2076:	681c      	ldr	r4, [r3, #0]
    2078:	f240 6034 	movw	r0, #1588	; 0x634
    207c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2080:	f04f 0166 	mov.w	r1, #102	; 0x66
    2084:	f7fe fa84 	bl	590 <make_FLetcher>
    2088:	4603      	mov	r3, r0
    208a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    208e:	f04f 0100 	mov.w	r1, #0
    2092:	ea41 0202 	orr.w	r2, r1, r2
    2096:	f884 2066 	strb.w	r2, [r4, #102]	; 0x66
    209a:	ea4f 2313 	mov.w	r3, r3, lsr #8
    209e:	b29b      	uxth	r3, r3
    20a0:	f04f 0200 	mov.w	r2, #0
    20a4:	ea42 0303 	orr.w	r3, r2, r3
    20a8:	f884 3067 	strb.w	r3, [r4, #103]	; 0x67
		store_data(&comms_partition, data);
    20ac:	f241 30fc 	movw	r0, #5116	; 0x13fc
    20b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    20b4:	f240 6134 	movw	r1, #1588	; 0x634
    20b8:	f2c2 0100 	movt	r1, #8192	; 0x2000
    20bc:	f002 fe2e 	bl	4d1c <store_data>
    20c0:	e03d      	b.n	213e <get_comms+0x5ae>
	}
	else{
		sd_dump_comms = 0;
    20c2:	f240 3359 	movw	r3, #857	; 0x359
    20c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20ca:	f04f 0200 	mov.w	r2, #0
    20ce:	701a      	strb	r2, [r3, #0]
		comms_pkt->comms_sd_dump = sd_dump_comms;
    20d0:	f241 1344 	movw	r3, #4420	; 0x1144
    20d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20d8:	681a      	ldr	r2, [r3, #0]
    20da:	f240 3359 	movw	r3, #857	; 0x359
    20de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20e2:	781b      	ldrb	r3, [r3, #0]
    20e4:	f882 3045 	strb.w	r3, [r2, #69]	; 0x45
		comms_pkt->Fletcher_Code = make_FLetcher(data, sizeof(comms_pkt_t) - 2);
    20e8:	f241 1344 	movw	r3, #4420	; 0x1144
    20ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20f0:	681c      	ldr	r4, [r3, #0]
    20f2:	f240 6034 	movw	r0, #1588	; 0x634
    20f6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    20fa:	f04f 0166 	mov.w	r1, #102	; 0x66
    20fe:	f7fe fa47 	bl	590 <make_FLetcher>
    2102:	4603      	mov	r3, r0
    2104:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    2108:	f04f 0100 	mov.w	r1, #0
    210c:	ea41 0202 	orr.w	r2, r1, r2
    2110:	f884 2066 	strb.w	r2, [r4, #102]	; 0x66
    2114:	ea4f 2313 	mov.w	r3, r3, lsr #8
    2118:	b29b      	uxth	r3, r3
    211a:	f04f 0200 	mov.w	r2, #0
    211e:	ea42 0303 	orr.w	r3, r2, r3
    2122:	f884 3067 	strb.w	r3, [r4, #103]	; 0x67
//		vGetPktStruct(comms, (void*) comms_pkt, sizeof(comms_pkt_t));
		MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(comms_pkt_t));
    2126:	f241 40c0 	movw	r0, #5312	; 0x14c0
    212a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    212e:	f240 6134 	movw	r1, #1588	; 0x634
    2132:	f2c2 0100 	movt	r1, #8192	; 0x2000
    2136:	f04f 0268 	mov.w	r2, #104	; 0x68
    213a:	f003 fe63 	bl	5e04 <MSS_UART_polled_tx>
	}

//	MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(comms_pkt_t));
//	vGetPktStruct(comms, (void*) data_test, sizeof(data_test));
}
    213e:	f107 070c 	add.w	r7, r7, #12
    2142:	46bd      	mov	sp, r7
    2144:	bd90      	pop	{r4, r7, pc}
    2146:	bf00      	nop

00002148 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    2148:	b480      	push	{r7}
    214a:	b083      	sub	sp, #12
    214c:	af00      	add	r7, sp, #0
    214e:	4603      	mov	r3, r0
    2150:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2152:	f24e 1300 	movw	r3, #57600	; 0xe100
    2156:	f2ce 0300 	movt	r3, #57344	; 0xe000
    215a:	f997 2007 	ldrsb.w	r2, [r7, #7]
    215e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2162:	79f9      	ldrb	r1, [r7, #7]
    2164:	f001 011f 	and.w	r1, r1, #31
    2168:	f04f 0001 	mov.w	r0, #1
    216c:	fa00 f101 	lsl.w	r1, r0, r1
    2170:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2174:	f107 070c 	add.w	r7, r7, #12
    2178:	46bd      	mov	sp, r7
    217a:	bc80      	pop	{r7}
    217c:	4770      	bx	lr
    217e:	bf00      	nop

00002180 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    2180:	b480      	push	{r7}
    2182:	b083      	sub	sp, #12
    2184:	af00      	add	r7, sp, #0
    2186:	4603      	mov	r3, r0
    2188:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    218a:	f24e 1300 	movw	r3, #57600	; 0xe100
    218e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2192:	f997 2007 	ldrsb.w	r2, [r7, #7]
    2196:	ea4f 1252 	mov.w	r2, r2, lsr #5
    219a:	79f9      	ldrb	r1, [r7, #7]
    219c:	f001 011f 	and.w	r1, r1, #31
    21a0:	f04f 0001 	mov.w	r0, #1
    21a4:	fa00 f101 	lsl.w	r1, r0, r1
    21a8:	f102 0220 	add.w	r2, r2, #32
    21ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    21b0:	f107 070c 	add.w	r7, r7, #12
    21b4:	46bd      	mov	sp, r7
    21b6:	bc80      	pop	{r7}
    21b8:	4770      	bx	lr
    21ba:	bf00      	nop

000021bc <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    21bc:	b480      	push	{r7}
    21be:	b083      	sub	sp, #12
    21c0:	af00      	add	r7, sp, #0
    21c2:	4603      	mov	r3, r0
    21c4:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    21c6:	f24e 1300 	movw	r3, #57600	; 0xe100
    21ca:	f2ce 0300 	movt	r3, #57344	; 0xe000
    21ce:	f997 2007 	ldrsb.w	r2, [r7, #7]
    21d2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    21d6:	79f9      	ldrb	r1, [r7, #7]
    21d8:	f001 011f 	and.w	r1, r1, #31
    21dc:	f04f 0001 	mov.w	r0, #1
    21e0:	fa00 f101 	lsl.w	r1, r0, r1
    21e4:	f102 0260 	add.w	r2, r2, #96	; 0x60
    21e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    21ec:	f107 070c 	add.w	r7, r7, #12
    21f0:	46bd      	mov	sp, r7
    21f2:	bc80      	pop	{r7}
    21f4:	4770      	bx	lr
    21f6:	bf00      	nop

000021f8 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number. 
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
    21f8:	b480      	push	{r7}
    21fa:	b083      	sub	sp, #12
    21fc:	af00      	add	r7, sp, #0
    21fe:	4603      	mov	r3, r0
    2200:	6039      	str	r1, [r7, #0]
    2202:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
    2204:	f997 3007 	ldrsb.w	r3, [r7, #7]
    2208:	2b00      	cmp	r3, #0
    220a:	da10      	bge.n	222e <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
    220c:	f64e 5300 	movw	r3, #60672	; 0xed00
    2210:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2214:	79fa      	ldrb	r2, [r7, #7]
    2216:	f002 020f 	and.w	r2, r2, #15
    221a:	f1a2 0104 	sub.w	r1, r2, #4
    221e:	683a      	ldr	r2, [r7, #0]
    2220:	b2d2      	uxtb	r2, r2
    2222:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2226:	b2d2      	uxtb	r2, r2
    2228:	440b      	add	r3, r1
    222a:	761a      	strb	r2, [r3, #24]
    222c:	e00d      	b.n	224a <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
    222e:	f24e 1300 	movw	r3, #57600	; 0xe100
    2232:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2236:	f997 1007 	ldrsb.w	r1, [r7, #7]
    223a:	683a      	ldr	r2, [r7, #0]
    223c:	b2d2      	uxtb	r2, r2
    223e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2242:	b2d2      	uxtb	r2, r2
    2244:	440b      	add	r3, r1
    2246:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
    224a:	f107 070c 	add.w	r7, r7, #12
    224e:	46bd      	mov	sp, r7
    2250:	bc80      	pop	{r7}
    2252:	4770      	bx	lr

00002254 <MSS_TIM64_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE 
 */
static __INLINE void MSS_TIM64_init(mss_timer_mode_t mode)
{
    2254:	b580      	push	{r7, lr}
    2256:	b082      	sub	sp, #8
    2258:	af00      	add	r7, sp, #0
    225a:	4603      	mov	r3, r0
    225c:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ(Timer1_IRQn);         /* disable timer 1 interrupt within NVIC */
    225e:	f04f 000e 	mov.w	r0, #14
    2262:	f7ff ff8d 	bl	2180 <NVIC_DisableIRQ>
    NVIC_DisableIRQ(Timer2_IRQn);         /* disable timer 2 interrupt within NVIC */
    2266:	f04f 000f 	mov.w	r0, #15
    226a:	f7ff ff89 	bl	2180 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
    226e:	f248 0300 	movw	r3, #32768	; 0x8000
    2272:	f2c4 0303 	movt	r3, #16387	; 0x4003
    2276:	f248 0200 	movw	r2, #32768	; 0x8000
    227a:	f2c4 0203 	movt	r2, #16387	; 0x4003
    227e:	6c92      	ldr	r2, [r2, #72]	; 0x48
    2280:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    2284:	649a      	str	r2, [r3, #72]	; 0x48
    
    TIMER->TIM64_MODE = 1u;                     /* switch to 64 bits mode */
    2286:	f244 0300 	movw	r3, #16384	; 0x4000
    228a:	f2c4 0300 	movt	r3, #16384	; 0x4000
    228e:	f04f 0201 	mov.w	r2, #1
    2292:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM64ENABLE = 0u;            /* disable timer */
    2294:	f240 0300 	movw	r3, #0
    2298:	f2c4 2308 	movt	r3, #16904	; 0x4208
    229c:	f04f 0200 	mov.w	r2, #0
    22a0:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
    TIMER_BITBAND->TIM64INTEN = 0u;             /* disable interrupt */
    22a4:	f240 0300 	movw	r3, #0
    22a8:	f2c4 2308 	movt	r3, #16904	; 0x4208
    22ac:	f04f 0200 	mov.w	r2, #0
    22b0:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
    TIMER_BITBAND->TIM64MODE = (uint32_t)mode;  /* set mode (continuous/one-shot) */
    22b4:	f240 0300 	movw	r3, #0
    22b8:	f2c4 2308 	movt	r3, #16904	; 0x4208
    22bc:	79fa      	ldrb	r2, [r7, #7]
    22be:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
    
    TIMER->TIM1_RIS = 1u;                   /* clear timer 1 interrupt */
    22c2:	f244 0300 	movw	r3, #16384	; 0x4000
    22c6:	f2c4 0300 	movt	r3, #16384	; 0x4000
    22ca:	f04f 0201 	mov.w	r2, #1
    22ce:	611a      	str	r2, [r3, #16]
    TIMER->TIM2_RIS = 1u;                   /* clear timer 2 interrupt */
    22d0:	f244 0300 	movw	r3, #16384	; 0x4000
    22d4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    22d8:	f04f 0201 	mov.w	r2, #1
    22dc:	629a      	str	r2, [r3, #40]	; 0x28
    NVIC_ClearPendingIRQ(Timer1_IRQn);    /* clear timer 1 interrupt within NVIC */
    22de:	f04f 000e 	mov.w	r0, #14
    22e2:	f7ff ff6b 	bl	21bc <NVIC_ClearPendingIRQ>
    NVIC_ClearPendingIRQ(Timer2_IRQn);    /* clear timer 2 interrupt within NVIC */
    22e6:	f04f 000f 	mov.w	r0, #15
    22ea:	f7ff ff67 	bl	21bc <NVIC_ClearPendingIRQ>
}
    22ee:	f107 0708 	add.w	r7, r7, #8
    22f2:	46bd      	mov	sp, r7
    22f4:	bd80      	pop	{r7, pc}
    22f6:	bf00      	nop

000022f8 <MSS_TIM64_start>:
  the MSS_TIM64_load_immediate() or MSS_TIM64_load_background() functions.
  Note: The MSS_TIM64_start() function is also used to resume the down-counter
        if previously stopped using the MSS_TIM64_stop() function.
 */
static __INLINE void MSS_TIM64_start(void)
{
    22f8:	b480      	push	{r7}
    22fa:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM64ENABLE = 1u;    /* enable timer */
    22fc:	f240 0300 	movw	r3, #0
    2300:	f2c4 2308 	movt	r3, #16904	; 0x4208
    2304:	f04f 0201 	mov.w	r2, #1
    2308:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
}
    230c:	46bd      	mov	sp, r7
    230e:	bc80      	pop	{r7}
    2310:	4770      	bx	lr
    2312:	bf00      	nop

00002314 <MSS_TIM64_get_current_value>:
static __INLINE void MSS_TIM64_get_current_value
(
    uint32_t * load_value_u,
    uint32_t * load_value_l
)
{
    2314:	b480      	push	{r7}
    2316:	b083      	sub	sp, #12
    2318:	af00      	add	r7, sp, #0
    231a:	6078      	str	r0, [r7, #4]
    231c:	6039      	str	r1, [r7, #0]
    *load_value_l = TIMER->TIM64_VAL_L;
    231e:	f244 0300 	movw	r3, #16384	; 0x4000
    2322:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2326:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    2328:	683b      	ldr	r3, [r7, #0]
    232a:	601a      	str	r2, [r3, #0]
    *load_value_u = TIMER->TIM64_VAL_U;
    232c:	f244 0300 	movw	r3, #16384	; 0x4000
    2330:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2334:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    2336:	687b      	ldr	r3, [r7, #4]
    2338:	601a      	str	r2, [r3, #0]
}
    233a:	f107 070c 	add.w	r7, r7, #12
    233e:	46bd      	mov	sp, r7
    2340:	bc80      	pop	{r7}
    2342:	4770      	bx	lr

00002344 <MSS_TIM64_load_immediate>:
static __INLINE void MSS_TIM64_load_immediate
(
    uint32_t load_value_u,
    uint32_t load_value_l
)
{
    2344:	b480      	push	{r7}
    2346:	b083      	sub	sp, #12
    2348:	af00      	add	r7, sp, #0
    234a:	6078      	str	r0, [r7, #4]
    234c:	6039      	str	r1, [r7, #0]
    TIMER->TIM64_LOADVAL_U = load_value_u;
    234e:	f244 0300 	movw	r3, #16384	; 0x4000
    2352:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2356:	687a      	ldr	r2, [r7, #4]
    2358:	639a      	str	r2, [r3, #56]	; 0x38
    TIMER->TIM64_LOADVAL_L = load_value_l;
    235a:	f244 0300 	movw	r3, #16384	; 0x4000
    235e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2362:	683a      	ldr	r2, [r7, #0]
    2364:	63da      	str	r2, [r3, #60]	; 0x3c
}
    2366:	f107 070c 	add.w	r7, r7, #12
    236a:	46bd      	mov	sp, r7
    236c:	bc80      	pop	{r7}
    236e:	4770      	bx	lr

00002370 <MSS_WD_init>:
        
  @return
    This function does not return a value.
 */
static __INLINE void MSS_WD_init(void)
{
    2370:	b580      	push	{r7, lr}
    2372:	b082      	sub	sp, #8
    2374:	af00      	add	r7, sp, #0
    uint32_t wdg_value;
    
    /* Disable interrupts. */
    WATCHDOG->WDOGCONTROL &= ~(MSS_WDOG_TIMEOUT_IRQ_ENABLE_BIT_MASK | MSS_WDOG_WAKEUP_IRQ_CLEAR_BIT_MASK);
    2376:	f245 0300 	movw	r3, #20480	; 0x5000
    237a:	f2c4 0300 	movt	r3, #16384	; 0x4000
    237e:	f245 0200 	movw	r2, #20480	; 0x5000
    2382:	f2c4 0200 	movt	r2, #16384	; 0x4000
    2386:	6952      	ldr	r2, [r2, #20]
    2388:	f022 0203 	bic.w	r2, r2, #3
    238c:	615a      	str	r2, [r3, #20]
    
    /* Clear any existing interrupts. */
    WATCHDOG->WDOGRIS = MSS_WDOG_TIMEOUT_IRQ_CLEAR_BIT_MASK | MSS_WDOG_WAKEUP_IRQ_CLEAR_BIT_MASK;
    238e:	f245 0300 	movw	r3, #20480	; 0x5000
    2392:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2396:	f04f 0203 	mov.w	r2, #3
    239a:	61da      	str	r2, [r3, #28]
    
    /* Clear any pending wakeup interrupt from Cortex-M3 NVIC */
    NVIC_ClearPendingIRQ(WdogWakeup_IRQn);
    239c:	f04f 0000 	mov.w	r0, #0
    23a0:	f7ff ff0c 	bl	21bc <NVIC_ClearPendingIRQ>
    
    /* Reload watchdog with new load value if in allowed window. */
    wdg_value = WATCHDOG->WDOGVALUE;
    23a4:	f245 0300 	movw	r3, #20480	; 0x5000
    23a8:	f2c4 0300 	movt	r3, #16384	; 0x4000
    23ac:	681b      	ldr	r3, [r3, #0]
    23ae:	607b      	str	r3, [r7, #4]
    if(wdg_value < WATCHDOG->WDOGMVRP)
    23b0:	f245 0300 	movw	r3, #20480	; 0x5000
    23b4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    23b8:	689a      	ldr	r2, [r3, #8]
    23ba:	687b      	ldr	r3, [r7, #4]
    23bc:	429a      	cmp	r2, r3
    23be:	d908      	bls.n	23d2 <MSS_WD_init+0x62>
    {
        WATCHDOG->WDOGREFRESH = MSS_WDOG_REFRESH_KEY;
    23c0:	f245 0300 	movw	r3, #20480	; 0x5000
    23c4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    23c8:	f64d 6242 	movw	r2, #56898	; 0xde42
    23cc:	f6ca 4215 	movt	r2, #44053	; 0xac15
    23d0:	60da      	str	r2, [r3, #12]
    }
}
    23d2:	f107 0708 	add.w	r7, r7, #8
    23d6:	46bd      	mov	sp, r7
    23d8:	bd80      	pop	{r7, pc}
    23da:	bf00      	nop

000023dc <MSS_WD_reload>:
 
  @return
    This function does not return a value.
 */
static __INLINE void MSS_WD_reload(void)
{
    23dc:	b480      	push	{r7}
    23de:	af00      	add	r7, sp, #0
    WATCHDOG->WDOGREFRESH = MSS_WDOG_REFRESH_KEY;
    23e0:	f245 0300 	movw	r3, #20480	; 0x5000
    23e4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    23e8:	f64d 6242 	movw	r2, #56898	; 0xde42
    23ec:	f6ca 4215 	movt	r2, #44053	; 0xac15
    23f0:	60da      	str	r2, [r3, #12]
}
    23f2:	46bd      	mov	sp, r7
    23f4:	bc80      	pop	{r7}
    23f6:	4770      	bx	lr

000023f8 <form_log_packet>:

//Declare variable for status for each packet
uint16_t hk_status,gmc_status,comms_status,therm_status;

//Function to form Log packet
void form_log_packet() {
    23f8:	b598      	push	{r3, r4, r7, lr}
    23fa:	af00      	add	r7, sp, #0
	MSS_TIM64_get_current_value(&current_time_upper,&current_time_lower);
    23fc:	f241 32d8 	movw	r2, #5080	; 0x13d8
    2400:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2404:	f241 33c8 	movw	r3, #5064	; 0x13c8
    2408:	f2c2 0300 	movt	r3, #8192	; 0x2000
    240c:	4610      	mov	r0, r2
    240e:	4619      	mov	r1, r3
    2410:	f7ff ff80 	bl	2314 <MSS_TIM64_get_current_value>
	log_packet_ptr->ccsds_p1 = PILOT_REVERSE_BYTE_ORDER(ccsds_p1(tlm_pkt_type,LOGS_API_ID));
    2414:	f241 139c 	movw	r3, #4508	; 0x119c
    2418:	f2c2 0300 	movt	r3, #8192	; 0x2000
    241c:	681b      	ldr	r3, [r3, #0]
    241e:	f04f 0200 	mov.w	r2, #0
    2422:	f042 0208 	orr.w	r2, r2, #8
    2426:	701a      	strb	r2, [r3, #0]
    2428:	f04f 0200 	mov.w	r2, #0
    242c:	f042 0206 	orr.w	r2, r2, #6
    2430:	705a      	strb	r2, [r3, #1]
	log_packet_ptr->ccsds_p2 = PILOT_REVERSE_BYTE_ORDER(ccsds_p2((logs_seq_no)));
    2432:	f241 139c 	movw	r3, #4508	; 0x119c
    2436:	f2c2 0300 	movt	r3, #8192	; 0x2000
    243a:	681a      	ldr	r2, [r3, #0]
    243c:	f241 33bc 	movw	r3, #5052	; 0x13bc
    2440:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2444:	881b      	ldrh	r3, [r3, #0]
    2446:	ea6f 4383 	mvn.w	r3, r3, lsl #18
    244a:	ea6f 4393 	mvn.w	r3, r3, lsr #18
    244e:	b29b      	uxth	r3, r3
    2450:	b29b      	uxth	r3, r3
    2452:	ea4f 2303 	mov.w	r3, r3, lsl #8
    2456:	b299      	uxth	r1, r3
    2458:	f241 33bc 	movw	r3, #5052	; 0x13bc
    245c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2460:	881b      	ldrh	r3, [r3, #0]
    2462:	ea6f 4383 	mvn.w	r3, r3, lsl #18
    2466:	ea6f 4393 	mvn.w	r3, r3, lsr #18
    246a:	b29b      	uxth	r3, r3
    246c:	b29b      	uxth	r3, r3
    246e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    2472:	b29b      	uxth	r3, r3
    2474:	ea41 0303 	orr.w	r3, r1, r3
    2478:	b29b      	uxth	r3, r3
    247a:	b29b      	uxth	r3, r3
    247c:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    2480:	f04f 0000 	mov.w	r0, #0
    2484:	ea40 0101 	orr.w	r1, r0, r1
    2488:	7091      	strb	r1, [r2, #2]
    248a:	ea4f 2313 	mov.w	r3, r3, lsr #8
    248e:	b29b      	uxth	r3, r3
    2490:	f04f 0100 	mov.w	r1, #0
    2494:	ea41 0303 	orr.w	r3, r1, r3
    2498:	70d3      	strb	r3, [r2, #3]
	log_packet_ptr->ccsds_p3 = PILOT_REVERSE_BYTE_ORDER(ccsds_p3(LOGS_PKT_LENGTH));
    249a:	f241 139c 	movw	r3, #4508	; 0x119c
    249e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24a2:	681b      	ldr	r3, [r3, #0]
    24a4:	f04f 0200 	mov.w	r2, #0
    24a8:	711a      	strb	r2, [r3, #4]
    24aa:	f04f 0200 	mov.w	r2, #0
    24ae:	f042 027e 	orr.w	r2, r2, #126	; 0x7e
    24b2:	715a      	strb	r2, [r3, #5]
	log_packet_ptr->ccsds_s2 = current_time_lower;
    24b4:	f241 139c 	movw	r3, #4508	; 0x119c
    24b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24bc:	681b      	ldr	r3, [r3, #0]
    24be:	f241 32c8 	movw	r2, #5064	; 0x13c8
    24c2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    24c6:	e9d2 0100 	ldrd	r0, r1, [r2]
    24ca:	4602      	mov	r2, r0
    24cc:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    24d0:	f04f 0000 	mov.w	r0, #0
    24d4:	ea40 0101 	orr.w	r1, r0, r1
    24d8:	7299      	strb	r1, [r3, #10]
    24da:	ea4f 2112 	mov.w	r1, r2, lsr #8
    24de:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    24e2:	f04f 0000 	mov.w	r0, #0
    24e6:	ea40 0101 	orr.w	r1, r0, r1
    24ea:	72d9      	strb	r1, [r3, #11]
    24ec:	ea4f 4112 	mov.w	r1, r2, lsr #16
    24f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    24f4:	f04f 0000 	mov.w	r0, #0
    24f8:	ea40 0101 	orr.w	r1, r0, r1
    24fc:	7319      	strb	r1, [r3, #12]
    24fe:	ea4f 6212 	mov.w	r2, r2, lsr #24
    2502:	f04f 0100 	mov.w	r1, #0
    2506:	ea41 0202 	orr.w	r2, r1, r2
    250a:	735a      	strb	r2, [r3, #13]
	log_packet_ptr->ccsds_s1 = current_time_upper;
    250c:	f241 139c 	movw	r3, #4508	; 0x119c
    2510:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2514:	681b      	ldr	r3, [r3, #0]
    2516:	f241 32d8 	movw	r2, #5080	; 0x13d8
    251a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    251e:	e9d2 0100 	ldrd	r0, r1, [r2]
    2522:	4602      	mov	r2, r0
    2524:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    2528:	f04f 0000 	mov.w	r0, #0
    252c:	ea40 0101 	orr.w	r1, r0, r1
    2530:	7199      	strb	r1, [r3, #6]
    2532:	ea4f 2112 	mov.w	r1, r2, lsr #8
    2536:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    253a:	f04f 0000 	mov.w	r0, #0
    253e:	ea40 0101 	orr.w	r1, r0, r1
    2542:	71d9      	strb	r1, [r3, #7]
    2544:	ea4f 4112 	mov.w	r1, r2, lsr #16
    2548:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    254c:	f04f 0000 	mov.w	r0, #0
    2550:	ea40 0101 	orr.w	r1, r0, r1
    2554:	7219      	strb	r1, [r3, #8]
    2556:	ea4f 6212 	mov.w	r2, r2, lsr #24
    255a:	f04f 0100 	mov.w	r1, #0
    255e:	ea41 0202 	orr.w	r2, r1, r2
    2562:	725a      	strb	r2, [r3, #9]
	log_packet_ptr->Fletcher_Code = make_FLetcher(log_data,LOGS_PKT_LENGTH-2);
    2564:	f241 139c 	movw	r3, #4508	; 0x119c
    2568:	f2c2 0300 	movt	r3, #8192	; 0x2000
    256c:	681c      	ldr	r4, [r3, #0]
    256e:	f241 10b8 	movw	r0, #4536	; 0x11b8
    2572:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2576:	f04f 017c 	mov.w	r1, #124	; 0x7c
    257a:	f7fe f809 	bl	590 <make_FLetcher>
    257e:	4603      	mov	r3, r0
    2580:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    2584:	f04f 0100 	mov.w	r1, #0
    2588:	ea41 0202 	orr.w	r2, r1, r2
    258c:	f884 207c 	strb.w	r2, [r4, #124]	; 0x7c
    2590:	ea4f 2313 	mov.w	r3, r3, lsr #8
    2594:	b29b      	uxth	r3, r3
    2596:	f04f 0200 	mov.w	r2, #0
    259a:	ea42 0303 	orr.w	r3, r2, r3
    259e:	f884 307d 	strb.w	r3, [r4, #125]	; 0x7d
	//Need to replace the below l
	// add_to_queue(LOGS_PKT_LENGTH,&log_p,log_data,&logs_miss,LOGS_TASK_ID);
	if(store_in_sd_card){
    25a2:	f240 3357 	movw	r3, #855	; 0x357
    25a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25aa:	781b      	ldrb	r3, [r3, #0]
    25ac:	2b00      	cmp	r3, #0
    25ae:	d00a      	beq.n	25c6 <form_log_packet+0x1ce>
		store_data(&log_partiton, log_data);
    25b0:	f241 1084 	movw	r0, #4484	; 0x1184
    25b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    25b8:	f241 11b8 	movw	r1, #4536	; 0x11b8
    25bc:	f2c2 0100 	movt	r1, #8192	; 0x2000
    25c0:	f002 fbac 	bl	4d1c <store_data>
    25c4:	e00b      	b.n	25de <form_log_packet+0x1e6>
	}
	else{
//		vGetPktStruct(logs, (void*) log_packet_ptr, sizeof(log_packet_t));
		MSS_UART_polled_tx(&g_mss_uart0, log_data, sizeof(log_packet_t));
    25c6:	f241 40c0 	movw	r0, #5312	; 0x14c0
    25ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
    25ce:	f241 11b8 	movw	r1, #4536	; 0x11b8
    25d2:	f2c2 0100 	movt	r1, #8192	; 0x2000
    25d6:	f04f 027e 	mov.w	r2, #126	; 0x7e
    25da:	f003 fc13 	bl	5e04 <MSS_UART_polled_tx>
	}
	log_counter = 0;
    25de:	f241 1380 	movw	r3, #4480	; 0x1180
    25e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25e6:	f04f 0200 	mov.w	r2, #0
    25ea:	701a      	strb	r2, [r3, #0]
	logs_seq_no++;
    25ec:	f241 33bc 	movw	r3, #5052	; 0x13bc
    25f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25f4:	881b      	ldrh	r3, [r3, #0]
    25f6:	f103 0301 	add.w	r3, r3, #1
    25fa:	b29a      	uxth	r2, r3
    25fc:	f241 33bc 	movw	r3, #5052	; 0x13bc
    2600:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2604:	801a      	strh	r2, [r3, #0]
}
    2606:	bd98      	pop	{r3, r4, r7, pc}

00002608 <HK_ISR>:
void HK_ISR(){
    2608:	b580      	push	{r7, lr}
    260a:	af00      	add	r7, sp, #0
	MSS_TIM64_get_current_value(&current_time_upper,&current_time_lower);
    260c:	f241 32d8 	movw	r2, #5080	; 0x13d8
    2610:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2614:	f241 33c8 	movw	r3, #5064	; 0x13c8
    2618:	f2c2 0300 	movt	r3, #8192	; 0x2000
    261c:	4610      	mov	r0, r2
    261e:	4619      	mov	r1, r3
    2620:	f7ff fe78 	bl	2314 <MSS_TIM64_get_current_value>

	hk_status = get_hk();
    2624:	f7fe f850 	bl	6c8 <get_hk>
    2628:	4603      	mov	r3, r0
    262a:	461a      	mov	r2, r3
    262c:	f241 33d4 	movw	r3, #5076	; 0x13d4
    2630:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2634:	801a      	strh	r2, [r3, #0]
	if(log_counter >= 10) {
    2636:	f241 1380 	movw	r3, #4480	; 0x1180
    263a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    263e:	781b      	ldrb	r3, [r3, #0]
    2640:	2b09      	cmp	r3, #9
    2642:	d901      	bls.n	2648 <HK_ISR+0x40>
		form_log_packet();
    2644:	f7ff fed8 	bl	23f8 <form_log_packet>
	}
	log_packet_ptr->logs[log_counter].task_id = HK_TASK_ID;
    2648:	f241 139c 	movw	r3, #4508	; 0x119c
    264c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2650:	6819      	ldr	r1, [r3, #0]
    2652:	f241 1380 	movw	r3, #4480	; 0x1180
    2656:	f2c2 0300 	movt	r3, #8192	; 0x2000
    265a:	781b      	ldrb	r3, [r3, #0]
    265c:	461a      	mov	r2, r3
    265e:	4613      	mov	r3, r2
    2660:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2664:	4413      	add	r3, r2
    2666:	ea4f 0343 	mov.w	r3, r3, lsl #1
    266a:	4413      	add	r3, r2
    266c:	440b      	add	r3, r1
    266e:	f103 0316 	add.w	r3, r3, #22
    2672:	f04f 0202 	mov.w	r2, #2
    2676:	701a      	strb	r2, [r3, #0]
	log_packet_ptr->logs[log_counter].time_H = current_time_upper;
    2678:	f241 139c 	movw	r3, #4508	; 0x119c
    267c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2680:	6818      	ldr	r0, [r3, #0]
    2682:	f241 1380 	movw	r3, #4480	; 0x1180
    2686:	f2c2 0300 	movt	r3, #8192	; 0x2000
    268a:	781b      	ldrb	r3, [r3, #0]
    268c:	4619      	mov	r1, r3
    268e:	f241 33d8 	movw	r3, #5080	; 0x13d8
    2692:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2696:	e9d3 2300 	ldrd	r2, r3, [r3]
    269a:	460b      	mov	r3, r1
    269c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    26a0:	440b      	add	r3, r1
    26a2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    26a6:	440b      	add	r3, r1
    26a8:	4403      	add	r3, r0
    26aa:	f103 0308 	add.w	r3, r3, #8
    26ae:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    26b2:	f04f 0000 	mov.w	r0, #0
    26b6:	ea40 0101 	orr.w	r1, r0, r1
    26ba:	7299      	strb	r1, [r3, #10]
    26bc:	ea4f 2112 	mov.w	r1, r2, lsr #8
    26c0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    26c4:	f04f 0000 	mov.w	r0, #0
    26c8:	ea40 0101 	orr.w	r1, r0, r1
    26cc:	72d9      	strb	r1, [r3, #11]
    26ce:	ea4f 4112 	mov.w	r1, r2, lsr #16
    26d2:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    26d6:	f04f 0000 	mov.w	r0, #0
    26da:	ea40 0101 	orr.w	r1, r0, r1
    26de:	7319      	strb	r1, [r3, #12]
    26e0:	ea4f 6212 	mov.w	r2, r2, lsr #24
    26e4:	f04f 0100 	mov.w	r1, #0
    26e8:	ea41 0202 	orr.w	r2, r1, r2
    26ec:	735a      	strb	r2, [r3, #13]
	log_packet_ptr->logs[log_counter].time_L = current_time_lower;
    26ee:	f241 139c 	movw	r3, #4508	; 0x119c
    26f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26f6:	6818      	ldr	r0, [r3, #0]
    26f8:	f241 1380 	movw	r3, #4480	; 0x1180
    26fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2700:	781b      	ldrb	r3, [r3, #0]
    2702:	4619      	mov	r1, r3
    2704:	f241 33c8 	movw	r3, #5064	; 0x13c8
    2708:	f2c2 0300 	movt	r3, #8192	; 0x2000
    270c:	e9d3 2300 	ldrd	r2, r3, [r3]
    2710:	460b      	mov	r3, r1
    2712:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2716:	440b      	add	r3, r1
    2718:	ea4f 0343 	mov.w	r3, r3, lsl #1
    271c:	440b      	add	r3, r1
    271e:	4403      	add	r3, r0
    2720:	f103 0308 	add.w	r3, r3, #8
    2724:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    2728:	f04f 0000 	mov.w	r0, #0
    272c:	ea40 0101 	orr.w	r1, r0, r1
    2730:	7199      	strb	r1, [r3, #6]
    2732:	ea4f 2112 	mov.w	r1, r2, lsr #8
    2736:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    273a:	f04f 0000 	mov.w	r0, #0
    273e:	ea40 0101 	orr.w	r1, r0, r1
    2742:	71d9      	strb	r1, [r3, #7]
    2744:	ea4f 4112 	mov.w	r1, r2, lsr #16
    2748:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    274c:	f04f 0000 	mov.w	r0, #0
    2750:	ea40 0101 	orr.w	r1, r0, r1
    2754:	7219      	strb	r1, [r3, #8]
    2756:	ea4f 6212 	mov.w	r2, r2, lsr #24
    275a:	f04f 0100 	mov.w	r1, #0
    275e:	ea41 0202 	orr.w	r2, r1, r2
    2762:	725a      	strb	r2, [r3, #9]
	log_packet_ptr->logs[log_counter].task_status = hk_status;
    2764:	f241 139c 	movw	r3, #4508	; 0x119c
    2768:	f2c2 0300 	movt	r3, #8192	; 0x2000
    276c:	6818      	ldr	r0, [r3, #0]
    276e:	f241 1380 	movw	r3, #4480	; 0x1180
    2772:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2776:	781b      	ldrb	r3, [r3, #0]
    2778:	461a      	mov	r2, r3
    277a:	f241 33d4 	movw	r3, #5076	; 0x13d4
    277e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2782:	8819      	ldrh	r1, [r3, #0]
    2784:	4613      	mov	r3, r2
    2786:	ea4f 0383 	mov.w	r3, r3, lsl #2
    278a:	4413      	add	r3, r2
    278c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2790:	4413      	add	r3, r2
    2792:	4403      	add	r3, r0
    2794:	f103 0310 	add.w	r3, r3, #16
    2798:	f001 02ff 	and.w	r2, r1, #255	; 0xff
    279c:	f04f 0000 	mov.w	r0, #0
    27a0:	ea40 0202 	orr.w	r2, r0, r2
    27a4:	71da      	strb	r2, [r3, #7]
    27a6:	ea4f 2211 	mov.w	r2, r1, lsr #8
    27aa:	b292      	uxth	r2, r2
    27ac:	f04f 0100 	mov.w	r1, #0
    27b0:	ea41 0202 	orr.w	r2, r1, r2
    27b4:	721a      	strb	r2, [r3, #8]
	log_counter++;
    27b6:	f241 1380 	movw	r3, #4480	; 0x1180
    27ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27be:	781b      	ldrb	r3, [r3, #0]
    27c0:	f103 0301 	add.w	r3, r3, #1
    27c4:	b2da      	uxtb	r2, r3
    27c6:	f241 1380 	movw	r3, #4480	; 0x1180
    27ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27ce:	701a      	strb	r2, [r3, #0]
	TMR_clear_int(&hk_timer);
    27d0:	f241 401c 	movw	r0, #5148	; 0x141c
    27d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    27d8:	f006 f994 	bl	8b04 <TMR_clear_int>
}
    27dc:	bd80      	pop	{r7, pc}
    27de:	bf00      	nop

000027e0 <GMC_ISR>:

void GMC_ISR(){
    27e0:	b580      	push	{r7, lr}
    27e2:	af00      	add	r7, sp, #0
	MSS_TIM64_get_current_value(&current_time_upper,&current_time_lower);
    27e4:	f241 32d8 	movw	r2, #5080	; 0x13d8
    27e8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    27ec:	f241 33c8 	movw	r3, #5064	; 0x13c8
    27f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27f4:	4610      	mov	r0, r2
    27f6:	4619      	mov	r1, r3
    27f8:	f7ff fd8c 	bl	2314 <MSS_TIM64_get_current_value>
	gmc_status = get_gmc();
    27fc:	f7fe fee2 	bl	15c4 <get_gmc>
    2800:	4603      	mov	r3, r0
    2802:	461a      	mov	r2, r3
    2804:	f241 13b2 	movw	r3, #4530	; 0x11b2
    2808:	f2c2 0300 	movt	r3, #8192	; 0x2000
    280c:	801a      	strh	r2, [r3, #0]
	if(log_counter >= 10) {
    280e:	f241 1380 	movw	r3, #4480	; 0x1180
    2812:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2816:	781b      	ldrb	r3, [r3, #0]
    2818:	2b09      	cmp	r3, #9
    281a:	d901      	bls.n	2820 <GMC_ISR+0x40>
		form_log_packet();
    281c:	f7ff fdec 	bl	23f8 <form_log_packet>
	}
	log_packet_ptr->logs[log_counter].task_id = GMC_TASK_ID;
    2820:	f241 139c 	movw	r3, #4508	; 0x119c
    2824:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2828:	6819      	ldr	r1, [r3, #0]
    282a:	f241 1380 	movw	r3, #4480	; 0x1180
    282e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2832:	781b      	ldrb	r3, [r3, #0]
    2834:	461a      	mov	r2, r3
    2836:	4613      	mov	r3, r2
    2838:	ea4f 0383 	mov.w	r3, r3, lsl #2
    283c:	4413      	add	r3, r2
    283e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2842:	4413      	add	r3, r2
    2844:	440b      	add	r3, r1
    2846:	f103 0316 	add.w	r3, r3, #22
    284a:	f04f 0206 	mov.w	r2, #6
    284e:	701a      	strb	r2, [r3, #0]
	log_packet_ptr->logs[log_counter].time_H = current_time_upper;
    2850:	f241 139c 	movw	r3, #4508	; 0x119c
    2854:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2858:	6818      	ldr	r0, [r3, #0]
    285a:	f241 1380 	movw	r3, #4480	; 0x1180
    285e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2862:	781b      	ldrb	r3, [r3, #0]
    2864:	4619      	mov	r1, r3
    2866:	f241 33d8 	movw	r3, #5080	; 0x13d8
    286a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    286e:	e9d3 2300 	ldrd	r2, r3, [r3]
    2872:	460b      	mov	r3, r1
    2874:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2878:	440b      	add	r3, r1
    287a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    287e:	440b      	add	r3, r1
    2880:	4403      	add	r3, r0
    2882:	f103 0308 	add.w	r3, r3, #8
    2886:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    288a:	f04f 0000 	mov.w	r0, #0
    288e:	ea40 0101 	orr.w	r1, r0, r1
    2892:	7299      	strb	r1, [r3, #10]
    2894:	ea4f 2112 	mov.w	r1, r2, lsr #8
    2898:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    289c:	f04f 0000 	mov.w	r0, #0
    28a0:	ea40 0101 	orr.w	r1, r0, r1
    28a4:	72d9      	strb	r1, [r3, #11]
    28a6:	ea4f 4112 	mov.w	r1, r2, lsr #16
    28aa:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    28ae:	f04f 0000 	mov.w	r0, #0
    28b2:	ea40 0101 	orr.w	r1, r0, r1
    28b6:	7319      	strb	r1, [r3, #12]
    28b8:	ea4f 6212 	mov.w	r2, r2, lsr #24
    28bc:	f04f 0100 	mov.w	r1, #0
    28c0:	ea41 0202 	orr.w	r2, r1, r2
    28c4:	735a      	strb	r2, [r3, #13]
	log_packet_ptr->logs[log_counter].time_L = current_time_lower;
    28c6:	f241 139c 	movw	r3, #4508	; 0x119c
    28ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28ce:	6818      	ldr	r0, [r3, #0]
    28d0:	f241 1380 	movw	r3, #4480	; 0x1180
    28d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28d8:	781b      	ldrb	r3, [r3, #0]
    28da:	4619      	mov	r1, r3
    28dc:	f241 33c8 	movw	r3, #5064	; 0x13c8
    28e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28e4:	e9d3 2300 	ldrd	r2, r3, [r3]
    28e8:	460b      	mov	r3, r1
    28ea:	ea4f 0383 	mov.w	r3, r3, lsl #2
    28ee:	440b      	add	r3, r1
    28f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    28f4:	440b      	add	r3, r1
    28f6:	4403      	add	r3, r0
    28f8:	f103 0308 	add.w	r3, r3, #8
    28fc:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    2900:	f04f 0000 	mov.w	r0, #0
    2904:	ea40 0101 	orr.w	r1, r0, r1
    2908:	7199      	strb	r1, [r3, #6]
    290a:	ea4f 2112 	mov.w	r1, r2, lsr #8
    290e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2912:	f04f 0000 	mov.w	r0, #0
    2916:	ea40 0101 	orr.w	r1, r0, r1
    291a:	71d9      	strb	r1, [r3, #7]
    291c:	ea4f 4112 	mov.w	r1, r2, lsr #16
    2920:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2924:	f04f 0000 	mov.w	r0, #0
    2928:	ea40 0101 	orr.w	r1, r0, r1
    292c:	7219      	strb	r1, [r3, #8]
    292e:	ea4f 6212 	mov.w	r2, r2, lsr #24
    2932:	f04f 0100 	mov.w	r1, #0
    2936:	ea41 0202 	orr.w	r2, r1, r2
    293a:	725a      	strb	r2, [r3, #9]
	log_packet_ptr->logs[log_counter].task_status = gmc_status;
    293c:	f241 139c 	movw	r3, #4508	; 0x119c
    2940:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2944:	6818      	ldr	r0, [r3, #0]
    2946:	f241 1380 	movw	r3, #4480	; 0x1180
    294a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    294e:	781b      	ldrb	r3, [r3, #0]
    2950:	461a      	mov	r2, r3
    2952:	f241 13b2 	movw	r3, #4530	; 0x11b2
    2956:	f2c2 0300 	movt	r3, #8192	; 0x2000
    295a:	8819      	ldrh	r1, [r3, #0]
    295c:	4613      	mov	r3, r2
    295e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2962:	4413      	add	r3, r2
    2964:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2968:	4413      	add	r3, r2
    296a:	4403      	add	r3, r0
    296c:	f103 0310 	add.w	r3, r3, #16
    2970:	f001 02ff 	and.w	r2, r1, #255	; 0xff
    2974:	f04f 0000 	mov.w	r0, #0
    2978:	ea40 0202 	orr.w	r2, r0, r2
    297c:	71da      	strb	r2, [r3, #7]
    297e:	ea4f 2211 	mov.w	r2, r1, lsr #8
    2982:	b292      	uxth	r2, r2
    2984:	f04f 0100 	mov.w	r1, #0
    2988:	ea41 0202 	orr.w	r2, r1, r2
    298c:	721a      	strb	r2, [r3, #8]
	log_counter++;
    298e:	f241 1380 	movw	r3, #4480	; 0x1180
    2992:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2996:	781b      	ldrb	r3, [r3, #0]
    2998:	f103 0301 	add.w	r3, r3, #1
    299c:	b2da      	uxtb	r2, r3
    299e:	f241 1380 	movw	r3, #4480	; 0x1180
    29a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29a6:	701a      	strb	r2, [r3, #0]
	TMR_clear_int(&gmc_timer);
    29a8:	f241 30b8 	movw	r0, #5048	; 0x13b8
    29ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
    29b0:	f006 f8a8 	bl	8b04 <TMR_clear_int>
}
    29b4:	bd80      	pop	{r7, pc}
    29b6:	bf00      	nop

000029b8 <COMMS_ISR>:

void COMMS_ISR(){
    29b8:	b580      	push	{r7, lr}
    29ba:	af00      	add	r7, sp, #0
	MSS_TIM64_get_current_value(&current_time_upper,&current_time_lower);
    29bc:	f241 32d8 	movw	r2, #5080	; 0x13d8
    29c0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    29c4:	f241 33c8 	movw	r3, #5064	; 0x13c8
    29c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29cc:	4610      	mov	r0, r2
    29ce:	4619      	mov	r1, r3
    29d0:	f7ff fca0 	bl	2314 <MSS_TIM64_get_current_value>
	comms_status = get_comms();
    29d4:	f7ff f8dc 	bl	1b90 <get_comms>
    29d8:	4603      	mov	r3, r0
    29da:	461a      	mov	r2, r3
    29dc:	f241 4340 	movw	r3, #5184	; 0x1440
    29e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29e4:	801a      	strh	r2, [r3, #0]
	if(log_counter >= 10) {
    29e6:	f241 1380 	movw	r3, #4480	; 0x1180
    29ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29ee:	781b      	ldrb	r3, [r3, #0]
    29f0:	2b09      	cmp	r3, #9
    29f2:	d901      	bls.n	29f8 <COMMS_ISR+0x40>
		form_log_packet();
    29f4:	f7ff fd00 	bl	23f8 <form_log_packet>
	}
	log_packet_ptr->logs[log_counter].task_id = COMMS_TASK_ID;
    29f8:	f241 139c 	movw	r3, #4508	; 0x119c
    29fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a00:	6819      	ldr	r1, [r3, #0]
    2a02:	f241 1380 	movw	r3, #4480	; 0x1180
    2a06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a0a:	781b      	ldrb	r3, [r3, #0]
    2a0c:	461a      	mov	r2, r3
    2a0e:	4613      	mov	r3, r2
    2a10:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2a14:	4413      	add	r3, r2
    2a16:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2a1a:	4413      	add	r3, r2
    2a1c:	440b      	add	r3, r1
    2a1e:	f103 0316 	add.w	r3, r3, #22
    2a22:	f04f 0204 	mov.w	r2, #4
    2a26:	701a      	strb	r2, [r3, #0]
	log_packet_ptr->logs[log_counter].time_H = current_time_upper;
    2a28:	f241 139c 	movw	r3, #4508	; 0x119c
    2a2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a30:	6818      	ldr	r0, [r3, #0]
    2a32:	f241 1380 	movw	r3, #4480	; 0x1180
    2a36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a3a:	781b      	ldrb	r3, [r3, #0]
    2a3c:	4619      	mov	r1, r3
    2a3e:	f241 33d8 	movw	r3, #5080	; 0x13d8
    2a42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a46:	e9d3 2300 	ldrd	r2, r3, [r3]
    2a4a:	460b      	mov	r3, r1
    2a4c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2a50:	440b      	add	r3, r1
    2a52:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2a56:	440b      	add	r3, r1
    2a58:	4403      	add	r3, r0
    2a5a:	f103 0308 	add.w	r3, r3, #8
    2a5e:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    2a62:	f04f 0000 	mov.w	r0, #0
    2a66:	ea40 0101 	orr.w	r1, r0, r1
    2a6a:	7299      	strb	r1, [r3, #10]
    2a6c:	ea4f 2112 	mov.w	r1, r2, lsr #8
    2a70:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2a74:	f04f 0000 	mov.w	r0, #0
    2a78:	ea40 0101 	orr.w	r1, r0, r1
    2a7c:	72d9      	strb	r1, [r3, #11]
    2a7e:	ea4f 4112 	mov.w	r1, r2, lsr #16
    2a82:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2a86:	f04f 0000 	mov.w	r0, #0
    2a8a:	ea40 0101 	orr.w	r1, r0, r1
    2a8e:	7319      	strb	r1, [r3, #12]
    2a90:	ea4f 6212 	mov.w	r2, r2, lsr #24
    2a94:	f04f 0100 	mov.w	r1, #0
    2a98:	ea41 0202 	orr.w	r2, r1, r2
    2a9c:	735a      	strb	r2, [r3, #13]
	log_packet_ptr->logs[log_counter].time_L = current_time_lower;
    2a9e:	f241 139c 	movw	r3, #4508	; 0x119c
    2aa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2aa6:	6818      	ldr	r0, [r3, #0]
    2aa8:	f241 1380 	movw	r3, #4480	; 0x1180
    2aac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ab0:	781b      	ldrb	r3, [r3, #0]
    2ab2:	4619      	mov	r1, r3
    2ab4:	f241 33c8 	movw	r3, #5064	; 0x13c8
    2ab8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2abc:	e9d3 2300 	ldrd	r2, r3, [r3]
    2ac0:	460b      	mov	r3, r1
    2ac2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2ac6:	440b      	add	r3, r1
    2ac8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2acc:	440b      	add	r3, r1
    2ace:	4403      	add	r3, r0
    2ad0:	f103 0308 	add.w	r3, r3, #8
    2ad4:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    2ad8:	f04f 0000 	mov.w	r0, #0
    2adc:	ea40 0101 	orr.w	r1, r0, r1
    2ae0:	7199      	strb	r1, [r3, #6]
    2ae2:	ea4f 2112 	mov.w	r1, r2, lsr #8
    2ae6:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2aea:	f04f 0000 	mov.w	r0, #0
    2aee:	ea40 0101 	orr.w	r1, r0, r1
    2af2:	71d9      	strb	r1, [r3, #7]
    2af4:	ea4f 4112 	mov.w	r1, r2, lsr #16
    2af8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2afc:	f04f 0000 	mov.w	r0, #0
    2b00:	ea40 0101 	orr.w	r1, r0, r1
    2b04:	7219      	strb	r1, [r3, #8]
    2b06:	ea4f 6212 	mov.w	r2, r2, lsr #24
    2b0a:	f04f 0100 	mov.w	r1, #0
    2b0e:	ea41 0202 	orr.w	r2, r1, r2
    2b12:	725a      	strb	r2, [r3, #9]
	log_packet_ptr->logs[log_counter].task_status = comms_status;
    2b14:	f241 139c 	movw	r3, #4508	; 0x119c
    2b18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b1c:	6818      	ldr	r0, [r3, #0]
    2b1e:	f241 1380 	movw	r3, #4480	; 0x1180
    2b22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b26:	781b      	ldrb	r3, [r3, #0]
    2b28:	461a      	mov	r2, r3
    2b2a:	f241 4340 	movw	r3, #5184	; 0x1440
    2b2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b32:	8819      	ldrh	r1, [r3, #0]
    2b34:	4613      	mov	r3, r2
    2b36:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2b3a:	4413      	add	r3, r2
    2b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2b40:	4413      	add	r3, r2
    2b42:	4403      	add	r3, r0
    2b44:	f103 0310 	add.w	r3, r3, #16
    2b48:	f001 02ff 	and.w	r2, r1, #255	; 0xff
    2b4c:	f04f 0000 	mov.w	r0, #0
    2b50:	ea40 0202 	orr.w	r2, r0, r2
    2b54:	71da      	strb	r2, [r3, #7]
    2b56:	ea4f 2211 	mov.w	r2, r1, lsr #8
    2b5a:	b292      	uxth	r2, r2
    2b5c:	f04f 0100 	mov.w	r1, #0
    2b60:	ea41 0202 	orr.w	r2, r1, r2
    2b64:	721a      	strb	r2, [r3, #8]
	log_counter++;
    2b66:	f241 1380 	movw	r3, #4480	; 0x1180
    2b6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b6e:	781b      	ldrb	r3, [r3, #0]
    2b70:	f103 0301 	add.w	r3, r3, #1
    2b74:	b2da      	uxtb	r2, r3
    2b76:	f241 1380 	movw	r3, #4480	; 0x1180
    2b7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b7e:	701a      	strb	r2, [r3, #0]
	TMR_clear_int(&comms_timer);
    2b80:	f241 1094 	movw	r0, #4500	; 0x1194
    2b84:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2b88:	f005 ffbc 	bl	8b04 <TMR_clear_int>
}
    2b8c:	bd80      	pop	{r7, pc}
    2b8e:	bf00      	nop

00002b90 <THER_ISR>:

void THER_ISR(){
    2b90:	b580      	push	{r7, lr}
    2b92:	af00      	add	r7, sp, #0
	MSS_TIM64_get_current_value(&current_time_upper,&current_time_lower);
    2b94:	f241 32d8 	movw	r2, #5080	; 0x13d8
    2b98:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2b9c:	f241 33c8 	movw	r3, #5064	; 0x13c8
    2ba0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ba4:	4610      	mov	r0, r2
    2ba6:	4619      	mov	r1, r3
    2ba8:	f7ff fbb4 	bl	2314 <MSS_TIM64_get_current_value>
	therm_status =  get_temp();
    2bac:	f7fe fb2a 	bl	1204 <get_temp>
    2bb0:	4603      	mov	r3, r0
    2bb2:	461a      	mov	r2, r3
    2bb4:	f241 1398 	movw	r3, #4504	; 0x1198
    2bb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bbc:	801a      	strh	r2, [r3, #0]
	if(log_counter >= 10) {
    2bbe:	f241 1380 	movw	r3, #4480	; 0x1180
    2bc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bc6:	781b      	ldrb	r3, [r3, #0]
    2bc8:	2b09      	cmp	r3, #9
    2bca:	d901      	bls.n	2bd0 <THER_ISR+0x40>
		form_log_packet();
    2bcc:	f7ff fc14 	bl	23f8 <form_log_packet>
	}
	log_packet_ptr->logs[log_counter].task_id = THERMISTOR_TASK_ID;
    2bd0:	f241 139c 	movw	r3, #4508	; 0x119c
    2bd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bd8:	6819      	ldr	r1, [r3, #0]
    2bda:	f241 1380 	movw	r3, #4480	; 0x1180
    2bde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2be2:	781b      	ldrb	r3, [r3, #0]
    2be4:	461a      	mov	r2, r3
    2be6:	4613      	mov	r3, r2
    2be8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2bec:	4413      	add	r3, r2
    2bee:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2bf2:	4413      	add	r3, r2
    2bf4:	440b      	add	r3, r1
    2bf6:	f103 0316 	add.w	r3, r3, #22
    2bfa:	f04f 0201 	mov.w	r2, #1
    2bfe:	701a      	strb	r2, [r3, #0]
	log_packet_ptr->logs[log_counter].time_H = current_time_upper;
    2c00:	f241 139c 	movw	r3, #4508	; 0x119c
    2c04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c08:	6818      	ldr	r0, [r3, #0]
    2c0a:	f241 1380 	movw	r3, #4480	; 0x1180
    2c0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c12:	781b      	ldrb	r3, [r3, #0]
    2c14:	4619      	mov	r1, r3
    2c16:	f241 33d8 	movw	r3, #5080	; 0x13d8
    2c1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
    2c22:	460b      	mov	r3, r1
    2c24:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2c28:	440b      	add	r3, r1
    2c2a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2c2e:	440b      	add	r3, r1
    2c30:	4403      	add	r3, r0
    2c32:	f103 0308 	add.w	r3, r3, #8
    2c36:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    2c3a:	f04f 0000 	mov.w	r0, #0
    2c3e:	ea40 0101 	orr.w	r1, r0, r1
    2c42:	7299      	strb	r1, [r3, #10]
    2c44:	ea4f 2112 	mov.w	r1, r2, lsr #8
    2c48:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2c4c:	f04f 0000 	mov.w	r0, #0
    2c50:	ea40 0101 	orr.w	r1, r0, r1
    2c54:	72d9      	strb	r1, [r3, #11]
    2c56:	ea4f 4112 	mov.w	r1, r2, lsr #16
    2c5a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2c5e:	f04f 0000 	mov.w	r0, #0
    2c62:	ea40 0101 	orr.w	r1, r0, r1
    2c66:	7319      	strb	r1, [r3, #12]
    2c68:	ea4f 6212 	mov.w	r2, r2, lsr #24
    2c6c:	f04f 0100 	mov.w	r1, #0
    2c70:	ea41 0202 	orr.w	r2, r1, r2
    2c74:	735a      	strb	r2, [r3, #13]
	log_packet_ptr->logs[log_counter].time_L = current_time_lower;
    2c76:	f241 139c 	movw	r3, #4508	; 0x119c
    2c7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c7e:	6818      	ldr	r0, [r3, #0]
    2c80:	f241 1380 	movw	r3, #4480	; 0x1180
    2c84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c88:	781b      	ldrb	r3, [r3, #0]
    2c8a:	4619      	mov	r1, r3
    2c8c:	f241 33c8 	movw	r3, #5064	; 0x13c8
    2c90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c94:	e9d3 2300 	ldrd	r2, r3, [r3]
    2c98:	460b      	mov	r3, r1
    2c9a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2c9e:	440b      	add	r3, r1
    2ca0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2ca4:	440b      	add	r3, r1
    2ca6:	4403      	add	r3, r0
    2ca8:	f103 0308 	add.w	r3, r3, #8
    2cac:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    2cb0:	f04f 0000 	mov.w	r0, #0
    2cb4:	ea40 0101 	orr.w	r1, r0, r1
    2cb8:	7199      	strb	r1, [r3, #6]
    2cba:	ea4f 2112 	mov.w	r1, r2, lsr #8
    2cbe:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2cc2:	f04f 0000 	mov.w	r0, #0
    2cc6:	ea40 0101 	orr.w	r1, r0, r1
    2cca:	71d9      	strb	r1, [r3, #7]
    2ccc:	ea4f 4112 	mov.w	r1, r2, lsr #16
    2cd0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2cd4:	f04f 0000 	mov.w	r0, #0
    2cd8:	ea40 0101 	orr.w	r1, r0, r1
    2cdc:	7219      	strb	r1, [r3, #8]
    2cde:	ea4f 6212 	mov.w	r2, r2, lsr #24
    2ce2:	f04f 0100 	mov.w	r1, #0
    2ce6:	ea41 0202 	orr.w	r2, r1, r2
    2cea:	725a      	strb	r2, [r3, #9]
	log_packet_ptr->logs[log_counter].task_status = therm_status;
    2cec:	f241 139c 	movw	r3, #4508	; 0x119c
    2cf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2cf4:	6818      	ldr	r0, [r3, #0]
    2cf6:	f241 1380 	movw	r3, #4480	; 0x1180
    2cfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2cfe:	781b      	ldrb	r3, [r3, #0]
    2d00:	461a      	mov	r2, r3
    2d02:	f241 1398 	movw	r3, #4504	; 0x1198
    2d06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d0a:	8819      	ldrh	r1, [r3, #0]
    2d0c:	4613      	mov	r3, r2
    2d0e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2d12:	4413      	add	r3, r2
    2d14:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2d18:	4413      	add	r3, r2
    2d1a:	4403      	add	r3, r0
    2d1c:	f103 0310 	add.w	r3, r3, #16
    2d20:	f001 02ff 	and.w	r2, r1, #255	; 0xff
    2d24:	f04f 0000 	mov.w	r0, #0
    2d28:	ea40 0202 	orr.w	r2, r0, r2
    2d2c:	71da      	strb	r2, [r3, #7]
    2d2e:	ea4f 2211 	mov.w	r2, r1, lsr #8
    2d32:	b292      	uxth	r2, r2
    2d34:	f04f 0100 	mov.w	r1, #0
    2d38:	ea41 0202 	orr.w	r2, r1, r2
    2d3c:	721a      	strb	r2, [r3, #8]
	log_counter++;
    2d3e:	f241 1380 	movw	r3, #4480	; 0x1180
    2d42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d46:	781b      	ldrb	r3, [r3, #0]
    2d48:	f103 0301 	add.w	r3, r3, #1
    2d4c:	b2da      	uxtb	r2, r3
    2d4e:	f241 1380 	movw	r3, #4480	; 0x1180
    2d52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d56:	701a      	strb	r2, [r3, #0]
	TMR_clear_int(&temp_timer);
    2d58:	f241 30c0 	movw	r0, #5056	; 0x13c0
    2d5c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2d60:	f005 fed0 	bl	8b04 <TMR_clear_int>
}
    2d64:	bd80      	pop	{r7, pc}
    2d66:	bf00      	nop

00002d68 <SD_ISR>:

void SD_ISR(){
    2d68:	b580      	push	{r7, lr}
    2d6a:	af00      	add	r7, sp, #0
	get_sd_data();
    2d6c:	f7fe fbf8 	bl	1560 <get_sd_data>
	if(hk_partition.read_pointer < hk_partition.write_pointer && store_in_sd_card == 0){
    2d70:	f241 430c 	movw	r3, #5132	; 0x140c
    2d74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d78:	689a      	ldr	r2, [r3, #8]
    2d7a:	f241 430c 	movw	r3, #5132	; 0x140c
    2d7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d82:	68db      	ldr	r3, [r3, #12]
    2d84:	429a      	cmp	r2, r3
    2d86:	d208      	bcs.n	2d9a <SD_ISR+0x32>
    2d88:	f240 3357 	movw	r3, #855	; 0x357
    2d8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d90:	781b      	ldrb	r3, [r3, #0]
    2d92:	2b00      	cmp	r3, #0
    2d94:	d101      	bne.n	2d9a <SD_ISR+0x32>
		get_sd_data();
    2d96:	f7fe fbe3 	bl	1560 <get_sd_data>
	}

	TMR_clear_int(&sd_timer);
    2d9a:	f241 30d0 	movw	r0, #5072	; 0x13d0
    2d9e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2da2:	f005 feaf 	bl	8b04 <TMR_clear_int>
}
    2da6:	bd80      	pop	{r7, pc}

00002da8 <timer_intr_set>:

void timer_intr_set(){
    2da8:	b580      	push	{r7, lr}
    2daa:	b082      	sub	sp, #8
    2dac:	af02      	add	r7, sp, #8
	TMR_init(&hk_timer, CORETIMER_C0_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, HK_PKT_PERIOD);
    2dae:	f645 735e 	movw	r3, #24414	; 0x5f5e
    2db2:	9300      	str	r3, [sp, #0]
    2db4:	f241 401c 	movw	r0, #5148	; 0x141c
    2db8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2dbc:	f246 0100 	movw	r1, #24576	; 0x6000
    2dc0:	f2c5 0100 	movt	r1, #20480	; 0x5000
    2dc4:	f04f 0200 	mov.w	r2, #0
    2dc8:	f04f 0309 	mov.w	r3, #9
    2dcc:	f005 fdd8 	bl	8980 <TMR_init>
	TMR_enable_int(&hk_timer);
    2dd0:	f241 401c 	movw	r0, #5148	; 0x141c
    2dd4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2dd8:	f005 fe76 	bl	8ac8 <TMR_enable_int>
	NVIC_EnableIRQ( FabricIrq4_IRQn);
    2ddc:	f04f 0026 	mov.w	r0, #38	; 0x26
    2de0:	f7ff f9b2 	bl	2148 <NVIC_EnableIRQ>
	NVIC_SetPriority(FabricIrq4_IRQn, 254);
    2de4:	f04f 0026 	mov.w	r0, #38	; 0x26
    2de8:	f04f 01fe 	mov.w	r1, #254	; 0xfe
    2dec:	f7ff fa04 	bl	21f8 <NVIC_SetPriority>

	TMR_init(&comms_timer, CORETIMER_C1_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, COMMS_PKT_PERIOD);
    2df0:	f649 0396 	movw	r3, #39062	; 0x9896
    2df4:	9300      	str	r3, [sp, #0]
    2df6:	f241 1094 	movw	r0, #4500	; 0x1194
    2dfa:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2dfe:	f247 0100 	movw	r1, #28672	; 0x7000
    2e02:	f2c5 0100 	movt	r1, #20480	; 0x5000
    2e06:	f04f 0200 	mov.w	r2, #0
    2e0a:	f04f 0309 	mov.w	r3, #9
    2e0e:	f005 fdb7 	bl	8980 <TMR_init>
	TMR_enable_int(&comms_timer);
    2e12:	f241 1094 	movw	r0, #4500	; 0x1194
    2e16:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2e1a:	f005 fe55 	bl	8ac8 <TMR_enable_int>
	NVIC_EnableIRQ( FabricIrq5_IRQn);
    2e1e:	f04f 0027 	mov.w	r0, #39	; 0x27
    2e22:	f7ff f991 	bl	2148 <NVIC_EnableIRQ>
	NVIC_SetPriority(FabricIrq5_IRQn, 254);
    2e26:	f04f 0027 	mov.w	r0, #39	; 0x27
    2e2a:	f04f 01fe 	mov.w	r1, #254	; 0xfe
    2e2e:	f7ff f9e3 	bl	21f8 <NVIC_SetPriority>


	TMR_init(&temp_timer, CORETIMER_C2_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, TEMP_PKT_PERIOD);
    2e32:	f64b 63bc 	movw	r3, #48828	; 0xbebc
    2e36:	9300      	str	r3, [sp, #0]
    2e38:	f241 30c0 	movw	r0, #5056	; 0x13c0
    2e3c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2e40:	f248 0100 	movw	r1, #32768	; 0x8000
    2e44:	f2c5 0100 	movt	r1, #20480	; 0x5000
    2e48:	f04f 0200 	mov.w	r2, #0
    2e4c:	f04f 0309 	mov.w	r3, #9
    2e50:	f005 fd96 	bl	8980 <TMR_init>
	TMR_enable_int(&temp_timer);
    2e54:	f241 30c0 	movw	r0, #5056	; 0x13c0
    2e58:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2e5c:	f005 fe34 	bl	8ac8 <TMR_enable_int>
	NVIC_EnableIRQ( FabricIrq6_IRQn);
    2e60:	f04f 0028 	mov.w	r0, #40	; 0x28
    2e64:	f7ff f970 	bl	2148 <NVIC_EnableIRQ>
	NVIC_SetPriority(FabricIrq6_IRQn, 254);
    2e68:	f04f 0028 	mov.w	r0, #40	; 0x28
    2e6c:	f04f 01fe 	mov.w	r1, #254	; 0xfe
    2e70:	f7ff f9c2 	bl	21f8 <NVIC_SetPriority>

	TMR_init(&sd_timer, CORETIMER_C3_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, SD_PKT_PERIOD);
    2e74:	f247 3358 	movw	r3, #29528	; 0x7358
    2e78:	f2c0 0307 	movt	r3, #7
    2e7c:	9300      	str	r3, [sp, #0]
    2e7e:	f241 30d0 	movw	r0, #5072	; 0x13d0
    2e82:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2e86:	f249 0100 	movw	r1, #36864	; 0x9000
    2e8a:	f2c5 0100 	movt	r1, #20480	; 0x5000
    2e8e:	f04f 0200 	mov.w	r2, #0
    2e92:	f04f 0309 	mov.w	r3, #9
    2e96:	f005 fd73 	bl	8980 <TMR_init>
	TMR_enable_int(&sd_timer);
    2e9a:	f241 30d0 	movw	r0, #5072	; 0x13d0
    2e9e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2ea2:	f005 fe11 	bl	8ac8 <TMR_enable_int>
	NVIC_EnableIRQ( FabricIrq7_IRQn);
    2ea6:	f04f 0029 	mov.w	r0, #41	; 0x29
    2eaa:	f7ff f94d 	bl	2148 <NVIC_EnableIRQ>
	NVIC_SetPriority(FabricIrq7_IRQn, 254);
    2eae:	f04f 0029 	mov.w	r0, #41	; 0x29
    2eb2:	f04f 01fe 	mov.w	r1, #254	; 0xfe
    2eb6:	f7ff f99f 	bl	21f8 <NVIC_SetPriority>

	TMR_init(&gmc_timer, CORETIMER_C4_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, GMC_PKT_PERIOD);
    2eba:	f645 735e 	movw	r3, #24414	; 0x5f5e
    2ebe:	9300      	str	r3, [sp, #0]
    2ec0:	f241 30b8 	movw	r0, #5048	; 0x13b8
    2ec4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2ec8:	f24a 0100 	movw	r1, #40960	; 0xa000
    2ecc:	f2c5 0100 	movt	r1, #20480	; 0x5000
    2ed0:	f04f 0200 	mov.w	r2, #0
    2ed4:	f04f 0309 	mov.w	r3, #9
    2ed8:	f005 fd52 	bl	8980 <TMR_init>
	TMR_enable_int(&gmc_timer);
    2edc:	f241 30b8 	movw	r0, #5048	; 0x13b8
    2ee0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2ee4:	f005 fdf0 	bl	8ac8 <TMR_enable_int>
	NVIC_EnableIRQ( FabricIrq8_IRQn);
    2ee8:	f04f 002a 	mov.w	r0, #42	; 0x2a
    2eec:	f7ff f92c 	bl	2148 <NVIC_EnableIRQ>
	NVIC_SetPriority(FabricIrq8_IRQn, 254);
    2ef0:	f04f 002a 	mov.w	r0, #42	; 0x2a
    2ef4:	f04f 01fe 	mov.w	r1, #254	; 0xfe
    2ef8:	f7ff f97e 	bl	21f8 <NVIC_SetPriority>

	TMR_start(&hk_timer);
    2efc:	f241 401c 	movw	r0, #5148	; 0x141c
    2f00:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2f04:	f005 fda4 	bl	8a50 <TMR_start>
	TMR_start(&comms_timer);
    2f08:	f241 1094 	movw	r0, #4500	; 0x1194
    2f0c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2f10:	f005 fd9e 	bl	8a50 <TMR_start>
	TMR_start(&temp_timer);
    2f14:	f241 30c0 	movw	r0, #5056	; 0x13c0
    2f18:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2f1c:	f005 fd98 	bl	8a50 <TMR_start>
	TMR_start(&sd_timer);
    2f20:	f241 30d0 	movw	r0, #5072	; 0x13d0
    2f24:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2f28:	f005 fd92 	bl	8a50 <TMR_start>
	TMR_start(&gmc_timer);
    2f2c:	f241 30b8 	movw	r0, #5048	; 0x13b8
    2f30:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2f34:	f005 fd8c 	bl	8a50 <TMR_start>
}
    2f38:	46bd      	mov	sp, r7
    2f3a:	bd80      	pop	{r7, pc}

00002f3c <timer_dis>:

void timer_dis(){
    2f3c:	b580      	push	{r7, lr}
    2f3e:	af00      	add	r7, sp, #0
//	NVIC_DisableIRQ(FabricIrq4_IRQn);
	NVIC_DisableIRQ(FabricIrq5_IRQn);
    2f40:	f04f 0027 	mov.w	r0, #39	; 0x27
    2f44:	f7ff f91c 	bl	2180 <NVIC_DisableIRQ>
}
    2f48:	bd80      	pop	{r7, pc}
    2f4a:	bf00      	nop

00002f4c <timer_ena>:

void timer_ena(){
    2f4c:	b580      	push	{r7, lr}
    2f4e:	af00      	add	r7, sp, #0
//	NVIC_EnableIRQ(FabricIrq4_IRQn);
	NVIC_EnableIRQ(FabricIrq5_IRQn);
    2f50:	f04f 0027 	mov.w	r0, #39	; 0x27
    2f54:	f7ff f8f8 	bl	2148 <NVIC_EnableIRQ>
}
    2f58:	bd80      	pop	{r7, pc}
    2f5a:	bf00      	nop

00002f5c <get_cmd>:

void get_cmd(uint8_t* cmd, uint8_t src){
    2f5c:	b580      	push	{r7, lr}
    2f5e:	b082      	sub	sp, #8
    2f60:	af00      	add	r7, sp, #0
    2f62:	6078      	str	r0, [r7, #4]
    2f64:	460b      	mov	r3, r1
    2f66:	70fb      	strb	r3, [r7, #3]

	rx_cmd_pkt = (rx_cmd_t*) cmd;
    2f68:	687a      	ldr	r2, [r7, #4]
    2f6a:	f241 33e0 	movw	r3, #5088	; 0x13e0
    2f6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f72:	601a      	str	r2, [r3, #0]

	if(cmd_valid(rx_cmd_pkt, src)){
    2f74:	f241 33e0 	movw	r3, #5088	; 0x13e0
    2f78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f7c:	681a      	ldr	r2, [r3, #0]
    2f7e:	78fb      	ldrb	r3, [r7, #3]
    2f80:	4610      	mov	r0, r2
    2f82:	4619      	mov	r1, r3
    2f84:	f000 fb9a 	bl	36bc <cmd_valid>
    2f88:	4603      	mov	r3, r0
    2f8a:	2b00      	cmp	r3, #0
    2f8c:	d026      	beq.n	2fdc <get_cmd+0x80>
		cmd_engine(rx_cmd_pkt);
    2f8e:	f241 33e0 	movw	r3, #5088	; 0x13e0
    2f92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f96:	681b      	ldr	r3, [r3, #0]
    2f98:	4618      	mov	r0, r3
    2f9a:	f000 fc0b 	bl	37b4 <cmd_engine>
		if(src == 0){
    2f9e:	78fb      	ldrb	r3, [r7, #3]
    2fa0:	2b00      	cmp	r3, #0
    2fa2:	d10d      	bne.n	2fc0 <get_cmd+0x64>
			cmd_rs485_succ_count++;
    2fa4:	f240 3368 	movw	r3, #872	; 0x368
    2fa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2fac:	781b      	ldrb	r3, [r3, #0]
    2fae:	f103 0301 	add.w	r3, r3, #1
    2fb2:	b2da      	uxtb	r2, r3
    2fb4:	f240 3368 	movw	r3, #872	; 0x368
    2fb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2fbc:	701a      	strb	r2, [r3, #0]
		}
		else{
			cmd_succ_count++;
    2fbe:	e02b      	b.n	3018 <get_cmd+0xbc>
    2fc0:	f240 3366 	movw	r3, #870	; 0x366
    2fc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2fc8:	781b      	ldrb	r3, [r3, #0]
    2fca:	f103 0301 	add.w	r3, r3, #1
    2fce:	b2da      	uxtb	r2, r3
    2fd0:	f240 3366 	movw	r3, #870	; 0x366
    2fd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2fd8:	701a      	strb	r2, [r3, #0]
    2fda:	e01d      	b.n	3018 <get_cmd+0xbc>
		}


	}
	else{
		if(src == 0){
    2fdc:	78fb      	ldrb	r3, [r7, #3]
    2fde:	2b00      	cmp	r3, #0
    2fe0:	d10d      	bne.n	2ffe <get_cmd+0xa2>
			cmd_rs485_fail_count++;
    2fe2:	f240 3369 	movw	r3, #873	; 0x369
    2fe6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2fea:	781b      	ldrb	r3, [r3, #0]
    2fec:	f103 0301 	add.w	r3, r3, #1
    2ff0:	b2da      	uxtb	r2, r3
    2ff2:	f240 3369 	movw	r3, #873	; 0x369
    2ff6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ffa:	701a      	strb	r2, [r3, #0]
    2ffc:	e00c      	b.n	3018 <get_cmd+0xbc>
		}
		else{
			cmd_reject_count++;
    2ffe:	f240 3367 	movw	r3, #871	; 0x367
    3002:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3006:	781b      	ldrb	r3, [r3, #0]
    3008:	f103 0301 	add.w	r3, r3, #1
    300c:	b2da      	uxtb	r2, r3
    300e:	f240 3367 	movw	r3, #871	; 0x367
    3012:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3016:	701a      	strb	r2, [r3, #0]
		}

	}
}
    3018:	f107 0708 	add.w	r7, r7, #8
    301c:	46bd      	mov	sp, r7
    301e:	bd80      	pop	{r7, pc}

00003020 <init_cmd_engine>:

void init_cmd_engine(){
    3020:	b580      	push	{r7, lr}
    3022:	af00      	add	r7, sp, #0
	add_cmd(0, 2, cmd_noop);
    3024:	f643 0305 	movw	r3, #14341	; 0x3805
    3028:	f2c0 0300 	movt	r3, #0
    302c:	f04f 0000 	mov.w	r0, #0
    3030:	f04f 0102 	mov.w	r1, #2
    3034:	461a      	mov	r2, r3
    3036:	f000 fb5f 	bl	36f8 <add_cmd>
	add_cmd(1, 3, set_pkt_rate);
    303a:	f643 0319 	movw	r3, #14361	; 0x3819
    303e:	f2c0 0300 	movt	r3, #0
    3042:	f04f 0001 	mov.w	r0, #1
    3046:	f04f 0103 	mov.w	r1, #3
    304a:	461a      	mov	r2, r3
    304c:	f000 fb54 	bl	36f8 <add_cmd>
	add_cmd(2, 3, exe_iap);
    3050:	f643 23ad 	movw	r3, #15021	; 0x3aad
    3054:	f2c0 0300 	movt	r3, #0
    3058:	f04f 0002 	mov.w	r0, #2
    305c:	f04f 0103 	mov.w	r1, #3
    3060:	461a      	mov	r2, r3
    3062:	f000 fb49 	bl	36f8 <add_cmd>
	add_cmd(3, 6, read_adf_reg);
    3066:	f643 23d5 	movw	r3, #15061	; 0x3ad5
    306a:	f2c0 0300 	movt	r3, #0
    306e:	f04f 0003 	mov.w	r0, #3
    3072:	f04f 0106 	mov.w	r1, #6
    3076:	461a      	mov	r2, r3
    3078:	f000 fb3e 	bl	36f8 <add_cmd>
	add_cmd(4, 16, exe_rtm);
    307c:	f643 33d5 	movw	r3, #15317	; 0x3bd5
    3080:	f2c0 0300 	movt	r3, #0
    3084:	f04f 0004 	mov.w	r0, #4
    3088:	f04f 0110 	mov.w	r1, #16
    308c:	461a      	mov	r2, r3
    308e:	f000 fb33 	bl	36f8 <add_cmd>
}
    3092:	bd80      	pop	{r7, pc}

00003094 <Tim64_init>:

//Function to initialise 64 bit timer
void Tim64_init() {
    3094:	b580      	push	{r7, lr}
    3096:	af00      	add	r7, sp, #0
	MSS_TIM64_init(MSS_TIMER_ONE_SHOT_MODE);
    3098:	f04f 0001 	mov.w	r0, #1
    309c:	f7ff f8da 	bl	2254 <MSS_TIM64_init>
	MSS_TIM64_load_immediate(0xFFFFFFFF,0xFFFFFFFF);
    30a0:	f04f 30ff 	mov.w	r0, #4294967295
    30a4:	f04f 31ff 	mov.w	r1, #4294967295
    30a8:	f7ff f94c 	bl	2344 <MSS_TIM64_load_immediate>
	MSS_TIM64_start();
    30ac:	f7ff f924 	bl	22f8 <MSS_TIM64_start>
}
    30b0:	bd80      	pop	{r7, pc}
    30b2:	bf00      	nop

000030b4 <get_init>:

void get_init(){
    30b4:	b590      	push	{r4, r7, lr}
    30b6:	b083      	sub	sp, #12
    30b8:	af00      	add	r7, sp, #0
	init_pkt = (init_packet_t* )data;
    30ba:	f240 6234 	movw	r2, #1588	; 0x634
    30be:	f2c2 0200 	movt	r2, #8192	; 0x2000
    30c2:	f241 13b4 	movw	r3, #4532	; 0x11b4
    30c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    30ca:	601a      	str	r2, [r3, #0]
	init_pkt->Status_1 = stat1;
    30cc:	f241 13b4 	movw	r3, #4532	; 0x11b4
    30d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    30d4:	681a      	ldr	r2, [r3, #0]
    30d6:	f240 3370 	movw	r3, #880	; 0x370
    30da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    30de:	781b      	ldrb	r3, [r3, #0]
    30e0:	73d3      	strb	r3, [r2, #15]
	init_pkt->Adf_init_status = adf_status;
    30e2:	f241 13b4 	movw	r3, #4532	; 0x11b4
    30e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    30ea:	681a      	ldr	r2, [r3, #0]
    30ec:	f240 3373 	movw	r3, #883	; 0x373
    30f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    30f4:	781b      	ldrb	r3, [r3, #0]
    30f6:	7413      	strb	r3, [r2, #16]
	init_pkt->status_2 = stat2;
    30f8:	f241 13b4 	movw	r3, #4532	; 0x11b4
    30fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3100:	681a      	ldr	r2, [r3, #0]
    3102:	f240 3371 	movw	r3, #881	; 0x371
    3106:	f2c2 0300 	movt	r3, #8192	; 0x2000
    310a:	781b      	ldrb	r3, [r3, #0]
    310c:	7453      	strb	r3, [r2, #17]
	init_pkt->ccsds_p1 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p1(tlm_pkt_type, INIT_API_ID))));
    310e:	f241 13b4 	movw	r3, #4532	; 0x11b4
    3112:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3116:	681b      	ldr	r3, [r3, #0]
    3118:	f04f 0200 	mov.w	r2, #0
    311c:	f042 0208 	orr.w	r2, r2, #8
    3120:	701a      	strb	r2, [r3, #0]
    3122:	f04f 0200 	mov.w	r2, #0
    3126:	f042 0205 	orr.w	r2, r2, #5
    312a:	705a      	strb	r2, [r3, #1]
	init_pkt->ccsds_p2 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p2((0)))));
    312c:	f241 13b4 	movw	r3, #4532	; 0x11b4
    3130:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3134:	681a      	ldr	r2, [r3, #0]
    3136:	f04f 0300 	mov.w	r3, #0
    313a:	ea6f 6383 	mvn.w	r3, r3, lsl #26
    313e:	ea6f 6393 	mvn.w	r3, r3, lsr #26
    3142:	7093      	strb	r3, [r2, #2]
    3144:	f04f 0300 	mov.w	r3, #0
    3148:	70d3      	strb	r3, [r2, #3]
	init_pkt->ccsds_p3 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p3(INIT_PKT_LENGTH))));
    314a:	f241 13b4 	movw	r3, #4532	; 0x11b4
    314e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3152:	681b      	ldr	r3, [r3, #0]
    3154:	f04f 0200 	mov.w	r2, #0
    3158:	711a      	strb	r2, [r3, #4]
    315a:	f04f 0200 	mov.w	r2, #0
    315e:	f042 0234 	orr.w	r2, r2, #52	; 0x34
    3162:	715a      	strb	r2, [r3, #5]
	init_pkt->ccsds_s1 = 0;
    3164:	f241 13b4 	movw	r3, #4532	; 0x11b4
    3168:	f2c2 0300 	movt	r3, #8192	; 0x2000
    316c:	681b      	ldr	r3, [r3, #0]
    316e:	f04f 0200 	mov.w	r2, #0
    3172:	719a      	strb	r2, [r3, #6]
    3174:	f04f 0200 	mov.w	r2, #0
    3178:	71da      	strb	r2, [r3, #7]
    317a:	f04f 0200 	mov.w	r2, #0
    317e:	721a      	strb	r2, [r3, #8]
    3180:	f04f 0200 	mov.w	r2, #0
    3184:	725a      	strb	r2, [r3, #9]
	init_pkt->ccsds_s2 = 0;
    3186:	f241 13b4 	movw	r3, #4532	; 0x11b4
    318a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    318e:	681b      	ldr	r3, [r3, #0]
    3190:	f04f 0200 	mov.w	r2, #0
    3194:	729a      	strb	r2, [r3, #10]
    3196:	f04f 0200 	mov.w	r2, #0
    319a:	72da      	strb	r2, [r3, #11]
    319c:	f04f 0200 	mov.w	r2, #0
    31a0:	731a      	strb	r2, [r3, #12]
    31a2:	f04f 0200 	mov.w	r2, #0
    31a6:	735a      	strb	r2, [r3, #13]

	uint8_t i = 0;
    31a8:	f04f 0300 	mov.w	r3, #0
    31ac:	71fb      	strb	r3, [r7, #7]

	get_time_vector();
    31ae:	f000 fdd7 	bl	3d60 <get_time_vector>
	for(;i<32;i++){
    31b2:	e012      	b.n	31da <get_init+0x126>
		init_pkt->GTime_SVector[i] = Time_Vector[i];
    31b4:	f241 13b4 	movw	r3, #4532	; 0x11b4
    31b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    31bc:	6819      	ldr	r1, [r3, #0]
    31be:	79f8      	ldrb	r0, [r7, #7]
    31c0:	79fa      	ldrb	r2, [r7, #7]
    31c2:	f241 4320 	movw	r3, #5152	; 0x1420
    31c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    31ca:	5c9a      	ldrb	r2, [r3, r2]
    31cc:	eb00 0301 	add.w	r3, r0, r1
    31d0:	749a      	strb	r2, [r3, #18]
	init_pkt->ccsds_s2 = 0;

	uint8_t i = 0;

	get_time_vector();
	for(;i<32;i++){
    31d2:	79fb      	ldrb	r3, [r7, #7]
    31d4:	f103 0301 	add.w	r3, r3, #1
    31d8:	71fb      	strb	r3, [r7, #7]
    31da:	79fb      	ldrb	r3, [r7, #7]
    31dc:	2b1f      	cmp	r3, #31
    31de:	d9e9      	bls.n	31b4 <get_init+0x100>
		init_pkt->GTime_SVector[i] = Time_Vector[i];
	}
	init_pkt->Fletcher_Code = make_FLetcher(data, sizeof(init_packet_t) - 2);
    31e0:	f241 13b4 	movw	r3, #4532	; 0x11b4
    31e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    31e8:	681c      	ldr	r4, [r3, #0]
    31ea:	f240 6034 	movw	r0, #1588	; 0x634
    31ee:	f2c2 0000 	movt	r0, #8192	; 0x2000
    31f2:	f04f 0132 	mov.w	r1, #50	; 0x32
    31f6:	f7fd f9cb 	bl	590 <make_FLetcher>
    31fa:	4603      	mov	r3, r0
    31fc:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    3200:	f04f 0100 	mov.w	r1, #0
    3204:	ea41 0202 	orr.w	r2, r1, r2
    3208:	f884 2032 	strb.w	r2, [r4, #50]	; 0x32
    320c:	ea4f 2313 	mov.w	r3, r3, lsr #8
    3210:	b29b      	uxth	r3, r3
    3212:	f04f 0200 	mov.w	r2, #0
    3216:	ea42 0303 	orr.w	r3, r2, r3
    321a:	f884 3033 	strb.w	r3, [r4, #51]	; 0x33


//	vGetPktStruct(init, (void*) init_pkt, sizeof(init_packet_t));
	MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(init_packet_t));
    321e:	f241 40c0 	movw	r0, #5312	; 0x14c0
    3222:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3226:	f240 6134 	movw	r1, #1588	; 0x634
    322a:	f2c2 0100 	movt	r1, #8192	; 0x2000
    322e:	f04f 0234 	mov.w	r2, #52	; 0x34
    3232:	f002 fde7 	bl	5e04 <MSS_UART_polled_tx>

}
    3236:	f107 070c 	add.w	r7, r7, #12
    323a:	46bd      	mov	sp, r7
    323c:	bd90      	pop	{r4, r7, pc}
    323e:	bf00      	nop

00003240 <main>:

int main(){
    3240:	b580      	push	{r7, lr}
    3242:	b08c      	sub	sp, #48	; 0x30
    3244:	af02      	add	r7, sp, #8
//adf_init
	//gmc_init
	//sd_init
	//pslv_interface_init
	//interface_init
	MSS_WD_init();
    3246:	f7ff f893 	bl	2370 <MSS_WD_init>
	MSS_WD_reload();
    324a:	f7ff f8c7 	bl	23dc <MSS_WD_reload>
	p1_init();
    324e:	f7fd f973 	bl	538 <p1_init>
	MSS_GPIO_init();
    3252:	f005 fa99 	bl	8788 <MSS_GPIO_init>
	MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);
    3256:	f04f 0000 	mov.w	r0, #0
    325a:	f04f 0105 	mov.w	r1, #5
    325e:	f005 fae9 	bl	8834 <MSS_GPIO_config>
	MSS_GPIO_config(MSS_GPIO_2, MSS_GPIO_OUTPUT_MODE);
    3262:	f04f 0002 	mov.w	r0, #2
    3266:	f04f 0105 	mov.w	r1, #5
    326a:	f005 fae3 	bl	8834 <MSS_GPIO_config>
	MSS_GPIO_config(MSS_GPIO_6, MSS_GPIO_OUTPUT_MODE);
    326e:	f04f 0006 	mov.w	r0, #6
    3272:	f04f 0105 	mov.w	r1, #5
    3276:	f005 fadd 	bl	8834 <MSS_GPIO_config>

	MSS_GPIO_set_output(MSS_GPIO_0, 1);	//Control_Interface ON
    327a:	f04f 0000 	mov.w	r0, #0
    327e:	f04f 0101 	mov.w	r1, #1
    3282:	f005 faf5 	bl	8870 <MSS_GPIO_set_output>
	MSS_GPIO_set_output(MSS_GPIO_2, 1);	//COmms_ON
    3286:	f04f 0002 	mov.w	r0, #2
    328a:	f04f 0101 	mov.w	r1, #1
    328e:	f005 faef 	bl	8870 <MSS_GPIO_set_output>
	MSS_GPIO_set_output(MSS_GPIO_6, 1);	//GMC_on
    3292:	f04f 0006 	mov.w	r0, #6
    3296:	f04f 0101 	mov.w	r1, #1
    329a:	f005 fae9 	bl	8870 <MSS_GPIO_set_output>

	MSS_SYS_init(MSS_SYS_NO_EVENT_HANDLER);
    329e:	f04f 0000 	mov.w	r0, #0
    32a2:	f003 f9e3 	bl	666c <MSS_SYS_init>
	MSS_SPI_init( &g_mss_spi0 );
    32a6:	f241 5084 	movw	r0, #5508	; 0x1584
    32aa:	f2c2 0000 	movt	r0, #8192	; 0x2000
    32ae:	f003 fc8b 	bl	6bc8 <MSS_SPI_init>
	MSS_SPI_configure_master_mode(&g_mss_spi0, MSS_SPI_SLAVE_0, MSS_SPI_MODE0, 8u, 8);
    32b2:	f04f 0308 	mov.w	r3, #8
    32b6:	9300      	str	r3, [sp, #0]
    32b8:	f241 5084 	movw	r0, #5508	; 0x1584
    32bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    32c0:	f04f 0100 	mov.w	r1, #0
    32c4:	f04f 0200 	mov.w	r2, #0
    32c8:	f04f 0308 	mov.w	r3, #8
    32cc:	f003 fdc6 	bl	6e5c <MSS_SPI_configure_master_mode>

	MSS_SPI_init(&g_mss_spi1);
    32d0:	f241 5000 	movw	r0, #5376	; 0x1500
    32d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    32d8:	f003 fc76 	bl	6bc8 <MSS_SPI_init>
	MSS_SPI_configure_master_mode(&g_mss_spi1, MSS_SPI_SLAVE_0, MSS_SPI_MODE0, 512, 8);
    32dc:	f04f 0308 	mov.w	r3, #8
    32e0:	9300      	str	r3, [sp, #0]
    32e2:	f241 5000 	movw	r0, #5376	; 0x1500
    32e6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    32ea:	f04f 0100 	mov.w	r1, #0
    32ee:	f04f 0200 	mov.w	r2, #0
    32f2:	f44f 7300 	mov.w	r3, #512	; 0x200
    32f6:	f003 fdb1 	bl	6e5c <MSS_SPI_configure_master_mode>

	initialise_partition(&hk_partition, HK_BLOCK_INIT, HK_BLOCK_END);
    32fa:	f241 400c 	movw	r0, #5132	; 0x140c
    32fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3302:	f04f 010a 	mov.w	r1, #10
    3306:	f641 220a 	movw	r2, #6666	; 0x1a0a
    330a:	f2c0 024f 	movt	r2, #79	; 0x4f
    330e:	f001 fced 	bl	4cec <initialise_partition>
	initialise_partition(&comms_partition, COMMS_BLOCK_INIT, COMMS_BLOCK_END);
    3312:	f241 30fc 	movw	r0, #5116	; 0x13fc
    3316:	f2c2 0000 	movt	r0, #8192	; 0x2000
    331a:	f240 31d2 	movw	r1, #978	; 0x3d2
    331e:	f2c0 0157 	movt	r1, #87	; 0x57
    3322:	f64c 6252 	movw	r2, #52818	; 0xce52
    3326:	f2c0 0257 	movt	r2, #87	; 0x57
    332a:	f001 fcdf 	bl	4cec <initialise_partition>
	initialise_partition(&thermistor_partition, THERMISTOR_BLOCK_INIT, THERMISTOR_BLOCK_END);
    332e:	f241 30e8 	movw	r0, #5096	; 0x13e8
    3332:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3336:	f246 417e 	movw	r1, #25726	; 0x647e
    333a:	f2c0 0159 	movt	r1, #89	; 0x59
    333e:	f645 12fe 	movw	r2, #23038	; 0x59fe
    3342:	f2c0 027a 	movt	r2, #122	; 0x7a
    3346:	f001 fcd1 	bl	4cec <initialise_partition>
	initialise_partition(&gmc_partition, GMC_BLOCK_INIT, GMC_BLOCK_END);
    334a:	f241 10a0 	movw	r0, #4512	; 0x11a0
    334e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3352:	f44f 712f 	mov.w	r1, #700	; 0x2bc
    3356:	f44f 7248 	mov.w	r2, #800	; 0x320
    335a:	f001 fcc7 	bl	4cec <initialise_partition>
	initialise_partition(&log_partiton, LOGS_BLOCK_INIT, LOGS_BLOCK_END);
    335e:	f241 1084 	movw	r0, #4484	; 0x1184
    3362:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3366:	f641 216e 	movw	r1, #6766	; 0x1a6e
    336a:	f2c0 014f 	movt	r1, #79	; 0x4f
    336e:	f240 326e 	movw	r2, #878	; 0x36e
    3372:	f2c0 0257 	movt	r2, #87	; 0x57
    3376:	f001 fcb9 	bl	4cec <initialise_partition>

	uint8_t init_envm[3];
	init_envm[0] = 0x00;
    337a:	f04f 0300 	mov.w	r3, #0
    337e:	733b      	strb	r3, [r7, #12]
	init_envm[1] = 0x00;
    3380:	f04f 0300 	mov.w	r3, #0
    3384:	737b      	strb	r3, [r7, #13]
	init_envm[2] = 0x00;
    3386:	f04f 0300 	mov.w	r3, #0
    338a:	73bb      	strb	r3, [r7, #14]
	NVM_write(REPRO_CODE_WORD_ADDR, init_envm, 3, NVM_DO_NOT_LOCK_PAGE);
    338c:	f240 0308 	movw	r3, #8
    3390:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3394:	681a      	ldr	r2, [r3, #0]
    3396:	f107 030c 	add.w	r3, r7, #12
    339a:	4610      	mov	r0, r2
    339c:	4619      	mov	r1, r3
    339e:	f04f 0203 	mov.w	r2, #3
    33a2:	f04f 0300 	mov.w	r3, #0
    33a6:	f004 fa83 	bl	78b0 <NVM_write>

	//Assign log packet pointer to log data buffer
	log_packet_ptr = (log_packet_t*)log_data;
    33aa:	f241 12b8 	movw	r2, #4536	; 0x11b8
    33ae:	f2c2 0200 	movt	r2, #8192	; 0x2000
    33b2:	f241 139c 	movw	r3, #4508	; 0x119c
    33b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    33ba:	601a      	str	r2, [r3, #0]

	//Initialise log counter to zero
	log_counter = 0;
    33bc:	f241 1380 	movw	r3, #4480	; 0x1180
    33c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    33c4:	f04f 0200 	mov.w	r2, #0
    33c8:	701a      	strb	r2, [r3, #0]

	//Initailise the log sequence number
	logs_seq_no = 1;
    33ca:	f241 33bc 	movw	r3, #5052	; 0x13bc
    33ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    33d2:	f04f 0201 	mov.w	r2, #1
    33d6:	801a      	strh	r2, [r3, #0]

	//Function to initialise 64 bit timer
	Tim64_init();
    33d8:	f7ff fe5c 	bl	3094 <Tim64_init>

	uint8_t mode = 0;
    33dc:	f04f 0300 	mov.w	r3, #0
    33e0:	747b      	strb	r3, [r7, #17]
	counter_init(&counter_i2c);
    33e2:	f241 0048 	movw	r0, #4168	; 0x1048
    33e6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    33ea:	f001 fcf3 	bl	4dd4 <counter_init>

	stat1 |= ADC_Init(TEMP_ADC_CORE_I2C, ADC_ADDR);
    33ee:	f240 40a0 	movw	r0, #1184	; 0x4a0
    33f2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    33f6:	f04f 0123 	mov.w	r1, #35	; 0x23
    33fa:	f000 ff75 	bl	42e8 <ADC_Init>
    33fe:	4603      	mov	r3, r0
    3400:	461a      	mov	r2, r3
    3402:	f240 3370 	movw	r3, #880	; 0x370
    3406:	f2c2 0300 	movt	r3, #8192	; 0x2000
    340a:	781b      	ldrb	r3, [r3, #0]
    340c:	ea42 0303 	orr.w	r3, r2, r3
    3410:	b2da      	uxtb	r2, r3
    3412:	f240 3370 	movw	r3, #880	; 0x370
    3416:	f2c2 0300 	movt	r3, #8192	; 0x2000
    341a:	701a      	strb	r2, [r3, #0]
	stat1 = (stat1 << 1);
    341c:	f240 3370 	movw	r3, #880	; 0x370
    3420:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3424:	781b      	ldrb	r3, [r3, #0]
    3426:	ea4f 0343 	mov.w	r3, r3, lsl #1
    342a:	b2da      	uxtb	r2, r3
    342c:	f240 3370 	movw	r3, #880	; 0x370
    3430:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3434:	701a      	strb	r2, [r3, #0]
	stat1 |= ADC_Init(&counter_i2c, ADC_ADDR);
    3436:	f241 0048 	movw	r0, #4168	; 0x1048
    343a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    343e:	f04f 0123 	mov.w	r1, #35	; 0x23
    3442:	f000 ff51 	bl	42e8 <ADC_Init>
    3446:	4603      	mov	r3, r0
    3448:	461a      	mov	r2, r3
    344a:	f240 3370 	movw	r3, #880	; 0x370
    344e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3452:	781b      	ldrb	r3, [r3, #0]
    3454:	ea42 0303 	orr.w	r3, r2, r3
    3458:	b2da      	uxtb	r2, r3
    345a:	f240 3370 	movw	r3, #880	; 0x370
    345e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3462:	701a      	strb	r2, [r3, #0]
	stat1 = (stat1 << 1);
    3464:	f240 3370 	movw	r3, #880	; 0x370
    3468:	f2c2 0300 	movt	r3, #8192	; 0x2000
    346c:	781b      	ldrb	r3, [r3, #0]
    346e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3472:	b2da      	uxtb	r2, r3
    3474:	f240 3370 	movw	r3, #880	; 0x370
    3478:	f2c2 0300 	movt	r3, #8192	; 0x2000
    347c:	701a      	strb	r2, [r3, #0]
	stat1 |= SD_Init();
    347e:	f000 fffb 	bl	4478 <SD_Init>
    3482:	4603      	mov	r3, r0
    3484:	461a      	mov	r2, r3
    3486:	f240 3370 	movw	r3, #880	; 0x370
    348a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    348e:	781b      	ldrb	r3, [r3, #0]
    3490:	ea42 0303 	orr.w	r3, r2, r3
    3494:	b2da      	uxtb	r2, r3
    3496:	f240 3370 	movw	r3, #880	; 0x370
    349a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    349e:	701a      	strb	r2, [r3, #0]
	stat1 = (stat1 << 5);
    34a0:	f240 3370 	movw	r3, #880	; 0x370
    34a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    34a8:	781b      	ldrb	r3, [r3, #0]
    34aa:	ea4f 1343 	mov.w	r3, r3, lsl #5
    34ae:	b2da      	uxtb	r2, r3
    34b0:	f240 3370 	movw	r3, #880	; 0x370
    34b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    34b8:	701a      	strb	r2, [r3, #0]
	stat1 |= init_RS485_Controller();
    34ba:	f000 fc71 	bl	3da0 <init_RS485_Controller>
    34be:	4603      	mov	r3, r0
    34c0:	461a      	mov	r2, r3
    34c2:	f240 3370 	movw	r3, #880	; 0x370
    34c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    34ca:	781b      	ldrb	r3, [r3, #0]
    34cc:	ea42 0303 	orr.w	r3, r2, r3
    34d0:	b2da      	uxtb	r2, r3
    34d2:	f240 3370 	movw	r3, #880	; 0x370
    34d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    34da:	701a      	strb	r2, [r3, #0]

	adf_status = adf_init();
    34dc:	f001 fd6c 	bl	4fb8 <adf_init>
    34e0:	4603      	mov	r3, r0
    34e2:	461a      	mov	r2, r3
    34e4:	f240 3373 	movw	r3, #883	; 0x373
    34e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    34ec:	701a      	strb	r2, [r3, #0]
	mode = adf_get_state();
    34ee:	f002 f9f9 	bl	58e4 <adf_get_state>
    34f2:	4603      	mov	r3, r0
    34f4:	747b      	strb	r3, [r7, #17]

	stat2 |= mode;
    34f6:	f240 3371 	movw	r3, #881	; 0x371
    34fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    34fe:	781a      	ldrb	r2, [r3, #0]
    3500:	7c7b      	ldrb	r3, [r7, #17]
    3502:	ea42 0303 	orr.w	r3, r2, r3
    3506:	b2da      	uxtb	r2, r3
    3508:	f240 3371 	movw	r3, #881	; 0x371
    350c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3510:	701a      	strb	r2, [r3, #0]
	stat2 = (stat2 << 1);
    3512:	f240 3371 	movw	r3, #881	; 0x371
    3516:	f2c2 0300 	movt	r3, #8192	; 0x2000
    351a:	781b      	ldrb	r3, [r3, #0]
    351c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3520:	b2da      	uxtb	r2, r3
    3522:	f240 3371 	movw	r3, #881	; 0x371
    3526:	f2c2 0300 	movt	r3, #8192	; 0x2000
    352a:	701a      	strb	r2, [r3, #0]
	stat2 |= vc_init(VC_SENSOR_I2C ,VC1);
    352c:	f240 4034 	movw	r0, #1076	; 0x434
    3530:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3534:	f04f 0140 	mov.w	r1, #64	; 0x40
    3538:	f000 fdd6 	bl	40e8 <vc_init>
    353c:	4603      	mov	r3, r0
    353e:	461a      	mov	r2, r3
    3540:	f240 3371 	movw	r3, #881	; 0x371
    3544:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3548:	781b      	ldrb	r3, [r3, #0]
    354a:	ea42 0303 	orr.w	r3, r2, r3
    354e:	b2da      	uxtb	r2, r3
    3550:	f240 3371 	movw	r3, #881	; 0x371
    3554:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3558:	701a      	strb	r2, [r3, #0]
	stat2 = (stat2 << 1);
    355a:	f240 3371 	movw	r3, #881	; 0x371
    355e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3562:	781b      	ldrb	r3, [r3, #0]
    3564:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3568:	b2da      	uxtb	r2, r3
    356a:	f240 3371 	movw	r3, #881	; 0x371
    356e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3572:	701a      	strb	r2, [r3, #0]

	vc_init(TEMP_ADC_CORE_I2C, VC1);
    3574:	f240 40a0 	movw	r0, #1184	; 0x4a0
    3578:	f2c2 0000 	movt	r0, #8192	; 0x2000
    357c:	f04f 0140 	mov.w	r1, #64	; 0x40
    3580:	f000 fdb2 	bl	40e8 <vc_init>

	uint16_t curr_tpsram_read_addr;
	uint16_t rssi;
	uint8_t cmd[8];
	uint8_t cmd_rx_flag = 0;
    3584:	f04f 0300 	mov.w	r3, #0
    3588:	75fb      	strb	r3, [r7, #23]


	uint32_t wd_reset;

	init_cmd_engine();
    358a:	f7ff fd49 	bl	3020 <init_cmd_engine>

	 MSS_UART_init(&g_mss_uart0,
    358e:	f241 40c0 	movw	r0, #5312	; 0x14c0
    3592:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3596:	f44f 5116 	mov.w	r1, #9600	; 0x2580
    359a:	f04f 0203 	mov.w	r2, #3
    359e:	f002 fbef 	bl	5d80 <MSS_UART_init>
	                   MSS_UART_9600_BAUD,
	                   MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);


	NVIC_ClearPendingIRQ(FabricIrq4_IRQn);
    35a2:	f04f 0026 	mov.w	r0, #38	; 0x26
    35a6:	f7fe fe09 	bl	21bc <NVIC_ClearPendingIRQ>
	NVIC_ClearPendingIRQ(FabricIrq5_IRQn);
    35aa:	f04f 0027 	mov.w	r0, #39	; 0x27
    35ae:	f7fe fe05 	bl	21bc <NVIC_ClearPendingIRQ>

	timer_intr_set();
    35b2:	f7ff fbf9 	bl	2da8 <timer_intr_set>

	uint32_t timer_count = 0xFFFFFFFF;
    35b6:	f04f 33ff 	mov.w	r3, #4294967295
    35ba:	61fb      	str	r3, [r7, #28]
	uint32_t CMD_CHK_TIMER = 0xFFFFFFFF - (MSS_SYS_M3_CLK_FREQ* (10));
    35bc:	f649 23ff 	movw	r3, #39679	; 0x9aff
    35c0:	f2ce 2332 	movt	r3, #57906	; 0xe232
    35c4:	623b      	str	r3, [r7, #32]
	uint32_t curr_value = 0x0;
    35c6:	f04f 0300 	mov.w	r3, #0
    35ca:	627b      	str	r3, [r7, #36]	; 0x24

	get_init();
    35cc:	f7ff fd72 	bl	30b4 <get_init>

	while(1){

		adf_send_cmd(CMD_PHY_CCA);
    35d0:	f04f 0086 	mov.w	r0, #134	; 0x86
    35d4:	f001 fff6 	bl	55c4 <adf_send_cmd>

		timer_dis();
    35d8:	f7ff fcb0 	bl	2f3c <timer_dis>
		get_rssi_cca_data(&rssi_cca);
    35dc:	f241 30e4 	movw	r0, #5092	; 0x13e4
    35e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    35e4:	f002 fa26 	bl	5a34 <get_rssi_cca_data>
		timer_ena();
    35e8:	f7ff fcb0 	bl	2f4c <timer_ena>

		if(store_in_sd_card == 1){
    35ec:	f240 3357 	movw	r3, #855	; 0x357
    35f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    35f4:	781b      	ldrb	r3, [r3, #0]
    35f6:	2b01      	cmp	r3, #1
    35f8:	d116      	bne.n	3628 <main+0x3e8>
			curr_tpsram_read_addr = HAL_get_16bit_reg(RS_485_Controller_0, READ_RADDR);
    35fa:	f245 000c 	movw	r0, #20492	; 0x500c
    35fe:	f2c5 0000 	movt	r0, #20480	; 0x5000
    3602:	f002 fb11 	bl	5c28 <HW_get_16bit_reg>
    3606:	4603      	mov	r3, r0
    3608:	827b      	strh	r3, [r7, #18]
			if(curr_tpsram_read_addr > Read_TPSRAM_addr){
    360a:	f241 13b0 	movw	r3, #4528	; 0x11b0
    360e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3612:	881b      	ldrh	r3, [r3, #0]
    3614:	8a7a      	ldrh	r2, [r7, #18]
    3616:	429a      	cmp	r2, r3
    3618:	d906      	bls.n	3628 <main+0x3e8>
				store_in_sd_card = 0;
    361a:	f240 3357 	movw	r3, #855	; 0x357
    361e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3622:	f04f 0200 	mov.w	r2, #0
    3626:	701a      	strb	r2, [r3, #0]
			}
		}

		MSS_WD_reload();
    3628:	f7fe fed8 	bl	23dc <MSS_WD_reload>
	}
    362c:	e7d0      	b.n	35d0 <main+0x390>
    362e:	bf00      	nop

00003630 <FabricIrq0_IRQHandler>:
    return 0;

}

void FabricIrq0_IRQHandler(void)
{
    3630:	b580      	push	{r7, lr}
    3632:	af00      	add	r7, sp, #0
    I2C_isr(&g_core_i2c0);
    3634:	f240 4034 	movw	r0, #1076	; 0x434
    3638:	f2c2 0000 	movt	r0, #8192	; 0x2000
    363c:	f006 f830 	bl	96a0 <I2C_isr>
}
    3640:	bd80      	pop	{r7, pc}
    3642:	bf00      	nop

00003644 <FabricIrq1_IRQHandler>:

void FabricIrq1_IRQHandler(void)
{
    3644:	b580      	push	{r7, lr}
    3646:	af00      	add	r7, sp, #0
    I2C_isr(&g_core_i2c1);
    3648:	f240 40a0 	movw	r0, #1184	; 0x4a0
    364c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3650:	f006 f826 	bl	96a0 <I2C_isr>
}
    3654:	bd80      	pop	{r7, pc}
    3656:	bf00      	nop

00003658 <FabricIrq2_IRQHandler>:

void FabricIrq2_IRQHandler(void)
{
    3658:	b580      	push	{r7, lr}
    365a:	af00      	add	r7, sp, #0
    I2C_isr(&counter_i2c);
    365c:	f241 0048 	movw	r0, #4168	; 0x1048
    3660:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3664:	f006 f81c 	bl	96a0 <I2C_isr>
}
    3668:	bd80      	pop	{r7, pc}
    366a:	bf00      	nop

0000366c <FabricIrq3_IRQHandler>:

void FabricIrq3_IRQHandler(void)
{
    366c:	b580      	push	{r7, lr}
    366e:	af00      	add	r7, sp, #0
    I2C_isr(&g_core_i2c3);
    3670:	f240 50c4 	movw	r0, #1476	; 0x5c4
    3674:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3678:	f006 f812 	bl	96a0 <I2C_isr>
}
    367c:	bd80      	pop	{r7, pc}
    367e:	bf00      	nop

00003680 <FabricIrq4_IRQHandler>:

void FabricIrq4_IRQHandler(void)
{
    3680:	b580      	push	{r7, lr}
    3682:	af00      	add	r7, sp, #0
    HK_ISR();
    3684:	f7fe ffc0 	bl	2608 <HK_ISR>

}
    3688:	bd80      	pop	{r7, pc}
    368a:	bf00      	nop

0000368c <FabricIrq5_IRQHandler>:

void FabricIrq5_IRQHandler(void)
{
    368c:	b580      	push	{r7, lr}
    368e:	af00      	add	r7, sp, #0
    COMMS_ISR();
    3690:	f7ff f992 	bl	29b8 <COMMS_ISR>
}
    3694:	bd80      	pop	{r7, pc}
    3696:	bf00      	nop

00003698 <FabricIrq6_IRQHandler>:

void FabricIrq6_IRQHandler(void)
{
    3698:	b580      	push	{r7, lr}
    369a:	af00      	add	r7, sp, #0
    THER_ISR();
    369c:	f7ff fa78 	bl	2b90 <THER_ISR>
}
    36a0:	bd80      	pop	{r7, pc}
    36a2:	bf00      	nop

000036a4 <FabricIrq7_IRQHandler>:

void FabricIrq7_IRQHandler(void)
{
    36a4:	b580      	push	{r7, lr}
    36a6:	af00      	add	r7, sp, #0
    SD_ISR();
    36a8:	f7ff fb5e 	bl	2d68 <SD_ISR>
}
    36ac:	bd80      	pop	{r7, pc}
    36ae:	bf00      	nop

000036b0 <FabricIrq8_IRQHandler>:

void FabricIrq8_IRQHandler(void)
{
    36b0:	b580      	push	{r7, lr}
    36b2:	af00      	add	r7, sp, #0
    GMC_ISR();
    36b4:	f7ff f894 	bl	27e0 <GMC_ISR>
}
    36b8:	bd80      	pop	{r7, pc}
    36ba:	bf00      	nop

000036bc <cmd_valid>:
extern uint8_t IMG_ID;

uint32_t REPRO_CODE_WORD_ADDR = 0x60033000;
uint8_t* code_word = (uint8_t*) 0x60033000;

uint8_t cmd_valid(rx_cmd_t* rx_cmd, uint8_t src){
    36bc:	b480      	push	{r7}
    36be:	b083      	sub	sp, #12
    36c0:	af00      	add	r7, sp, #0
    36c2:	6078      	str	r0, [r7, #4]
    36c4:	460b      	mov	r3, r1
    36c6:	70fb      	strb	r3, [r7, #3]
	//Logic to check validity of the command ID within limits along with the params limits.

	if(rx_cmd->cmd_id - 1 >= 0x00 && rx_cmd->cmd_id - 1 <= NUM_CMDS){
    36c8:	687b      	ldr	r3, [r7, #4]
    36ca:	781b      	ldrb	r3, [r3, #0]
    36cc:	f103 33ff 	add.w	r3, r3, #4294967295
    36d0:	2b00      	cmp	r3, #0
    36d2:	db08      	blt.n	36e6 <cmd_valid+0x2a>
    36d4:	687b      	ldr	r3, [r7, #4]
    36d6:	781b      	ldrb	r3, [r3, #0]
    36d8:	f103 33ff 	add.w	r3, r3, #4294967295
    36dc:	2b05      	cmp	r3, #5
    36de:	dc02      	bgt.n	36e6 <cmd_valid+0x2a>
		return 1;  //Will be checking the validated of the checksum.
    36e0:	f04f 0301 	mov.w	r3, #1
    36e4:	e001      	b.n	36ea <cmd_valid+0x2e>
	}
	else{
		return 0;
    36e6:	f04f 0300 	mov.w	r3, #0
	}

}
    36ea:	4618      	mov	r0, r3
    36ec:	f107 070c 	add.w	r7, r7, #12
    36f0:	46bd      	mov	sp, r7
    36f2:	bc80      	pop	{r7}
    36f4:	4770      	bx	lr
    36f6:	bf00      	nop

000036f8 <add_cmd>:


void add_cmd(uint8_t id, uint16_t length, void (*ex_func)(uint8_t id, rx_cmd_t* rcv_cmd)){
    36f8:	b480      	push	{r7}
    36fa:	b083      	sub	sp, #12
    36fc:	af00      	add	r7, sp, #0
    36fe:	460b      	mov	r3, r1
    3700:	603a      	str	r2, [r7, #0]
    3702:	4602      	mov	r2, r0
    3704:	71fa      	strb	r2, [r7, #7]
    3706:	80bb      	strh	r3, [r7, #4]

	cmd_list[id].id = id;
    3708:	79f9      	ldrb	r1, [r7, #7]
    370a:	f241 4244 	movw	r2, #5188	; 0x1444
    370e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3712:	460b      	mov	r3, r1
    3714:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3718:	ebc1 0303 	rsb	r3, r1, r3
    371c:	4413      	add	r3, r2
    371e:	79fa      	ldrb	r2, [r7, #7]
    3720:	701a      	strb	r2, [r3, #0]
	cmd_list[id].length = length;
    3722:	79f9      	ldrb	r1, [r7, #7]
    3724:	f241 4244 	movw	r2, #5188	; 0x1444
    3728:	f2c2 0200 	movt	r2, #8192	; 0x2000
    372c:	460b      	mov	r3, r1
    372e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3732:	ebc1 0303 	rsb	r3, r1, r3
    3736:	4413      	add	r3, r2
    3738:	793a      	ldrb	r2, [r7, #4]
    373a:	f04f 0100 	mov.w	r1, #0
    373e:	ea41 0202 	orr.w	r2, r1, r2
    3742:	705a      	strb	r2, [r3, #1]
    3744:	797a      	ldrb	r2, [r7, #5]
    3746:	f04f 0100 	mov.w	r1, #0
    374a:	ea41 0202 	orr.w	r2, r1, r2
    374e:	709a      	strb	r2, [r3, #2]
	cmd_list[id].ex_func = ex_func;
    3750:	79f8      	ldrb	r0, [r7, #7]
    3752:	683a      	ldr	r2, [r7, #0]
    3754:	f241 4144 	movw	r1, #5188	; 0x1444
    3758:	f2c2 0100 	movt	r1, #8192	; 0x2000
    375c:	4603      	mov	r3, r0
    375e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3762:	ebc0 0303 	rsb	r3, r0, r3
    3766:	440b      	add	r3, r1
    3768:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    376c:	f04f 0000 	mov.w	r0, #0
    3770:	ea40 0101 	orr.w	r1, r0, r1
    3774:	70d9      	strb	r1, [r3, #3]
    3776:	ea4f 2112 	mov.w	r1, r2, lsr #8
    377a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    377e:	f04f 0000 	mov.w	r0, #0
    3782:	ea40 0101 	orr.w	r1, r0, r1
    3786:	7119      	strb	r1, [r3, #4]
    3788:	ea4f 4112 	mov.w	r1, r2, lsr #16
    378c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    3790:	f04f 0000 	mov.w	r0, #0
    3794:	ea40 0101 	orr.w	r1, r0, r1
    3798:	7159      	strb	r1, [r3, #5]
    379a:	ea4f 6212 	mov.w	r2, r2, lsr #24
    379e:	f04f 0100 	mov.w	r1, #0
    37a2:	ea41 0202 	orr.w	r2, r1, r2
    37a6:	719a      	strb	r2, [r3, #6]

}
    37a8:	f107 070c 	add.w	r7, r7, #12
    37ac:	46bd      	mov	sp, r7
    37ae:	bc80      	pop	{r7}
    37b0:	4770      	bx	lr
    37b2:	bf00      	nop

000037b4 <cmd_engine>:

void cmd_engine(rx_cmd_t* rx_cmd){
    37b4:	b580      	push	{r7, lr}
    37b6:	b082      	sub	sp, #8
    37b8:	af00      	add	r7, sp, #0
    37ba:	6078      	str	r0, [r7, #4]

	   //the actual command apid's is one greater than this.
//	add_cmd(2, 2, cmd_sc_reset);

	cmd_list[rx_cmd->cmd_id - 1].ex_func(rx_cmd);
    37bc:	687b      	ldr	r3, [r7, #4]
    37be:	781b      	ldrb	r3, [r3, #0]
    37c0:	f103 31ff 	add.w	r1, r3, #4294967295
    37c4:	f241 4244 	movw	r2, #5188	; 0x1444
    37c8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    37cc:	460b      	mov	r3, r1
    37ce:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    37d2:	ebc1 0303 	rsb	r3, r1, r3
    37d6:	4413      	add	r3, r2
    37d8:	78da      	ldrb	r2, [r3, #3]
    37da:	7919      	ldrb	r1, [r3, #4]
    37dc:	ea4f 2101 	mov.w	r1, r1, lsl #8
    37e0:	ea41 0202 	orr.w	r2, r1, r2
    37e4:	7959      	ldrb	r1, [r3, #5]
    37e6:	ea4f 4101 	mov.w	r1, r1, lsl #16
    37ea:	ea41 0202 	orr.w	r2, r1, r2
    37ee:	799b      	ldrb	r3, [r3, #6]
    37f0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    37f4:	ea43 0302 	orr.w	r3, r3, r2
    37f8:	6878      	ldr	r0, [r7, #4]
    37fa:	4798      	blx	r3

}
    37fc:	f107 0708 	add.w	r7, r7, #8
    3800:	46bd      	mov	sp, r7
    3802:	bd80      	pop	{r7, pc}

00003804 <cmd_noop>:

// Commands Definition

void cmd_noop(rx_cmd_t* rcv_cmd){
    3804:	b480      	push	{r7}
    3806:	b085      	sub	sp, #20
    3808:	af00      	add	r7, sp, #0
    380a:	6078      	str	r0, [r7, #4]

	uint8_t a;

}
    380c:	f107 0714 	add.w	r7, r7, #20
    3810:	46bd      	mov	sp, r7
    3812:	bc80      	pop	{r7}
    3814:	4770      	bx	lr
    3816:	bf00      	nop

00003818 <set_pkt_rate>:

void set_pkt_rate(rx_cmd_t* rcv_cmd){
    3818:	b580      	push	{r7, lr}
    381a:	b086      	sub	sp, #24
    381c:	af02      	add	r7, sp, #8
    381e:	6078      	str	r0, [r7, #4]

	uint32_t new_time_period = MSS_SYS_M3_CLK_FREQ/1024 * (rcv_cmd->parameters[1] / 10);
    3820:	687b      	ldr	r3, [r7, #4]
    3822:	789a      	ldrb	r2, [r3, #2]
    3824:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    3828:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    382c:	fba3 1302 	umull	r1, r3, r3, r2
    3830:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    3834:	b2db      	uxtb	r3, r3
    3836:	f64b 62bc 	movw	r2, #48828	; 0xbebc
    383a:	fb02 f303 	mul.w	r3, r2, r3
    383e:	60fb      	str	r3, [r7, #12]

	if(rcv_cmd->parameters[1] != 0){
    3840:	687b      	ldr	r3, [r7, #4]
    3842:	789b      	ldrb	r3, [r3, #2]
    3844:	2b00      	cmp	r3, #0
    3846:	f000 80a5 	beq.w	3994 <set_pkt_rate+0x17c>
		if(rcv_cmd->parameters[0] == hk){
    384a:	687b      	ldr	r3, [r7, #4]
    384c:	785b      	ldrb	r3, [r3, #1]
    384e:	2b00      	cmp	r3, #0
    3850:	d11c      	bne.n	388c <set_pkt_rate+0x74>
			TMR_init(&hk_timer, CORETIMER_C0_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
    3852:	68fb      	ldr	r3, [r7, #12]
    3854:	9300      	str	r3, [sp, #0]
    3856:	f241 401c 	movw	r0, #5148	; 0x141c
    385a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    385e:	f246 0100 	movw	r1, #24576	; 0x6000
    3862:	f2c5 0100 	movt	r1, #20480	; 0x5000
    3866:	f04f 0200 	mov.w	r2, #0
    386a:	f04f 0309 	mov.w	r3, #9
    386e:	f005 f887 	bl	8980 <TMR_init>
			TMR_enable_int(&hk_timer);
    3872:	f241 401c 	movw	r0, #5148	; 0x141c
    3876:	f2c2 0000 	movt	r0, #8192	; 0x2000
    387a:	f005 f925 	bl	8ac8 <TMR_enable_int>
			TMR_start(&hk_timer);
    387e:	f241 401c 	movw	r0, #5148	; 0x141c
    3882:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3886:	f005 f8e3 	bl	8a50 <TMR_start>
			TMR_start(&sd_timer);
		}
		else if(rcv_cmd->parameters[0] == gmc){
			TMR_init(&gmc_timer, CORETIMER_C4_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
			TMR_enable_int(&gmc_timer);
			TMR_start(&gmc_timer);
    388a:	e0bb      	b.n	3a04 <set_pkt_rate+0x1ec>
		if(rcv_cmd->parameters[0] == hk){
			TMR_init(&hk_timer, CORETIMER_C0_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
			TMR_enable_int(&hk_timer);
			TMR_start(&hk_timer);
		}
		else if(rcv_cmd->parameters[0] == comms){
    388c:	687b      	ldr	r3, [r7, #4]
    388e:	785b      	ldrb	r3, [r3, #1]
    3890:	2b01      	cmp	r3, #1
    3892:	d11c      	bne.n	38ce <set_pkt_rate+0xb6>
			TMR_init(&comms_timer, CORETIMER_C1_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
    3894:	68fb      	ldr	r3, [r7, #12]
    3896:	9300      	str	r3, [sp, #0]
    3898:	f241 1094 	movw	r0, #4500	; 0x1194
    389c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    38a0:	f247 0100 	movw	r1, #28672	; 0x7000
    38a4:	f2c5 0100 	movt	r1, #20480	; 0x5000
    38a8:	f04f 0200 	mov.w	r2, #0
    38ac:	f04f 0309 	mov.w	r3, #9
    38b0:	f005 f866 	bl	8980 <TMR_init>
			TMR_enable_int(&comms_timer);
    38b4:	f241 1094 	movw	r0, #4500	; 0x1194
    38b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    38bc:	f005 f904 	bl	8ac8 <TMR_enable_int>
			TMR_start(&comms_timer);
    38c0:	f241 1094 	movw	r0, #4500	; 0x1194
    38c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    38c8:	f005 f8c2 	bl	8a50 <TMR_start>
			TMR_start(&sd_timer);
		}
		else if(rcv_cmd->parameters[0] == gmc){
			TMR_init(&gmc_timer, CORETIMER_C4_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
			TMR_enable_int(&gmc_timer);
			TMR_start(&gmc_timer);
    38cc:	e09a      	b.n	3a04 <set_pkt_rate+0x1ec>
		else if(rcv_cmd->parameters[0] == comms){
			TMR_init(&comms_timer, CORETIMER_C1_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
			TMR_enable_int(&comms_timer);
			TMR_start(&comms_timer);
		}
		else if(rcv_cmd->parameters[0] == thermistor){
    38ce:	687b      	ldr	r3, [r7, #4]
    38d0:	785b      	ldrb	r3, [r3, #1]
    38d2:	2b02      	cmp	r3, #2
    38d4:	d11c      	bne.n	3910 <set_pkt_rate+0xf8>
			TMR_init(&temp_timer, CORETIMER_C2_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
    38d6:	68fb      	ldr	r3, [r7, #12]
    38d8:	9300      	str	r3, [sp, #0]
    38da:	f241 30c0 	movw	r0, #5056	; 0x13c0
    38de:	f2c2 0000 	movt	r0, #8192	; 0x2000
    38e2:	f248 0100 	movw	r1, #32768	; 0x8000
    38e6:	f2c5 0100 	movt	r1, #20480	; 0x5000
    38ea:	f04f 0200 	mov.w	r2, #0
    38ee:	f04f 0309 	mov.w	r3, #9
    38f2:	f005 f845 	bl	8980 <TMR_init>
			TMR_enable_int(&temp_timer);
    38f6:	f241 30c0 	movw	r0, #5056	; 0x13c0
    38fa:	f2c2 0000 	movt	r0, #8192	; 0x2000
    38fe:	f005 f8e3 	bl	8ac8 <TMR_enable_int>
			TMR_start(&temp_timer);
    3902:	f241 30c0 	movw	r0, #5056	; 0x13c0
    3906:	f2c2 0000 	movt	r0, #8192	; 0x2000
    390a:	f005 f8a1 	bl	8a50 <TMR_start>
			TMR_start(&sd_timer);
		}
		else if(rcv_cmd->parameters[0] == gmc){
			TMR_init(&gmc_timer, CORETIMER_C4_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
			TMR_enable_int(&gmc_timer);
			TMR_start(&gmc_timer);
    390e:	e079      	b.n	3a04 <set_pkt_rate+0x1ec>
		else if(rcv_cmd->parameters[0] == thermistor){
			TMR_init(&temp_timer, CORETIMER_C2_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
			TMR_enable_int(&temp_timer);
			TMR_start(&temp_timer);
		}
		else if(rcv_cmd->parameters[0] == sd){
    3910:	687b      	ldr	r3, [r7, #4]
    3912:	785b      	ldrb	r3, [r3, #1]
    3914:	2b05      	cmp	r3, #5
    3916:	d11c      	bne.n	3952 <set_pkt_rate+0x13a>
			TMR_init(&sd_timer, CORETIMER_C3_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
    3918:	68fb      	ldr	r3, [r7, #12]
    391a:	9300      	str	r3, [sp, #0]
    391c:	f241 30d0 	movw	r0, #5072	; 0x13d0
    3920:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3924:	f249 0100 	movw	r1, #36864	; 0x9000
    3928:	f2c5 0100 	movt	r1, #20480	; 0x5000
    392c:	f04f 0200 	mov.w	r2, #0
    3930:	f04f 0309 	mov.w	r3, #9
    3934:	f005 f824 	bl	8980 <TMR_init>
			TMR_enable_int(&sd_timer);
    3938:	f241 30d0 	movw	r0, #5072	; 0x13d0
    393c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3940:	f005 f8c2 	bl	8ac8 <TMR_enable_int>
			TMR_start(&sd_timer);
    3944:	f241 30d0 	movw	r0, #5072	; 0x13d0
    3948:	f2c2 0000 	movt	r0, #8192	; 0x2000
    394c:	f005 f880 	bl	8a50 <TMR_start>
		}
		else if(rcv_cmd->parameters[0] == gmc){
			TMR_init(&gmc_timer, CORETIMER_C4_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
			TMR_enable_int(&gmc_timer);
			TMR_start(&gmc_timer);
    3950:	e058      	b.n	3a04 <set_pkt_rate+0x1ec>
		else if(rcv_cmd->parameters[0] == sd){
			TMR_init(&sd_timer, CORETIMER_C3_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
			TMR_enable_int(&sd_timer);
			TMR_start(&sd_timer);
		}
		else if(rcv_cmd->parameters[0] == gmc){
    3952:	687b      	ldr	r3, [r7, #4]
    3954:	785b      	ldrb	r3, [r3, #1]
    3956:	2b03      	cmp	r3, #3
    3958:	d153      	bne.n	3a02 <set_pkt_rate+0x1ea>
			TMR_init(&gmc_timer, CORETIMER_C4_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
    395a:	68fb      	ldr	r3, [r7, #12]
    395c:	9300      	str	r3, [sp, #0]
    395e:	f241 30b8 	movw	r0, #5048	; 0x13b8
    3962:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3966:	f24a 0100 	movw	r1, #40960	; 0xa000
    396a:	f2c5 0100 	movt	r1, #20480	; 0x5000
    396e:	f04f 0200 	mov.w	r2, #0
    3972:	f04f 0309 	mov.w	r3, #9
    3976:	f005 f803 	bl	8980 <TMR_init>
			TMR_enable_int(&gmc_timer);
    397a:	f241 30b8 	movw	r0, #5048	; 0x13b8
    397e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3982:	f005 f8a1 	bl	8ac8 <TMR_enable_int>
			TMR_start(&gmc_timer);
    3986:	f241 30b8 	movw	r0, #5048	; 0x13b8
    398a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    398e:	f005 f85f 	bl	8a50 <TMR_start>
    3992:	e037      	b.n	3a04 <set_pkt_rate+0x1ec>
		}
	}
	else{
		//Here, instead of disabling the NVIC interrupts, we can stop the timer, so that the packetisation can again be restarted with another command
		if(rcv_cmd->parameters[0] == hk){
    3994:	687b      	ldr	r3, [r7, #4]
    3996:	785b      	ldrb	r3, [r3, #1]
    3998:	2b00      	cmp	r3, #0
    399a:	d106      	bne.n	39aa <set_pkt_rate+0x192>
			TMR_stop(&hk_timer);
    399c:	f241 401c 	movw	r0, #5148	; 0x141c
    39a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    39a4:	f005 f872 	bl	8a8c <TMR_stop>
    39a8:	e02c      	b.n	3a04 <set_pkt_rate+0x1ec>
//			NVIC_DisableIRQ(FabricIrq4_IRQn);
		}
		else if(rcv_cmd->parameters[0] == comms){
    39aa:	687b      	ldr	r3, [r7, #4]
    39ac:	785b      	ldrb	r3, [r3, #1]
    39ae:	2b01      	cmp	r3, #1
    39b0:	d106      	bne.n	39c0 <set_pkt_rate+0x1a8>
			TMR_stop(&comms_timer);
    39b2:	f241 1094 	movw	r0, #4500	; 0x1194
    39b6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    39ba:	f005 f867 	bl	8a8c <TMR_stop>
    39be:	e021      	b.n	3a04 <set_pkt_rate+0x1ec>
//			NVIC_DisableIRQ(FabricIrq5_IRQn);
		}
		else if(rcv_cmd->parameters[0] == thermistor){
    39c0:	687b      	ldr	r3, [r7, #4]
    39c2:	785b      	ldrb	r3, [r3, #1]
    39c4:	2b02      	cmp	r3, #2
    39c6:	d106      	bne.n	39d6 <set_pkt_rate+0x1be>
			TMR_stop(&temp_timer);
    39c8:	f241 30c0 	movw	r0, #5056	; 0x13c0
    39cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    39d0:	f005 f85c 	bl	8a8c <TMR_stop>
    39d4:	e016      	b.n	3a04 <set_pkt_rate+0x1ec>
//			NVIC_DisableIRQ(FabricIrq6_IRQn);
		}
		else if(rcv_cmd->parameters[0] == sd){
    39d6:	687b      	ldr	r3, [r7, #4]
    39d8:	785b      	ldrb	r3, [r3, #1]
    39da:	2b05      	cmp	r3, #5
    39dc:	d106      	bne.n	39ec <set_pkt_rate+0x1d4>
			TMR_stop(&sd_timer);
    39de:	f241 30d0 	movw	r0, #5072	; 0x13d0
    39e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    39e6:	f005 f851 	bl	8a8c <TMR_stop>
    39ea:	e00b      	b.n	3a04 <set_pkt_rate+0x1ec>
//			NVIC_DisableIRQ(FabricIrq7_IRQn);
		}
		else if(rcv_cmd->parameters[0] == gmc){
    39ec:	687b      	ldr	r3, [r7, #4]
    39ee:	785b      	ldrb	r3, [r3, #1]
    39f0:	2b03      	cmp	r3, #3
    39f2:	d107      	bne.n	3a04 <set_pkt_rate+0x1ec>
			TMR_stop(&gmc_timer);
    39f4:	f241 30b8 	movw	r0, #5048	; 0x13b8
    39f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    39fc:	f005 f846 	bl	8a8c <TMR_stop>
    3a00:	e000      	b.n	3a04 <set_pkt_rate+0x1ec>
			TMR_start(&sd_timer);
		}
		else if(rcv_cmd->parameters[0] == gmc){
			TMR_init(&gmc_timer, CORETIMER_C4_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
			TMR_enable_int(&gmc_timer);
			TMR_start(&gmc_timer);
    3a02:	bf00      	nop
			TMR_stop(&gmc_timer);
//			NVIC_DisableIRQ(FabricIrq8_IRQn);
		}
	}

}
    3a04:	f107 0710 	add.w	r7, r7, #16
    3a08:	46bd      	mov	sp, r7
    3a0a:	bd80      	pop	{r7, pc}

00003a0c <copy_esram_image>:
		n--;
	}
}

void copy_esram_image()
{
    3a0c:	b480      	push	{r7}
    3a0e:	b085      	sub	sp, #20
    3a10:	af00      	add	r7, sp, #0
    unsigned int ii=0;
    3a12:	f04f 0300 	mov.w	r3, #0
    3a16:	607b      	str	r3, [r7, #4]
    unsigned long *exeDestAddr, *exeSrcAddr;

    exeDestAddr = (unsigned long *)0x20008000;
    3a18:	f248 0300 	movw	r3, #32768	; 0x8000
    3a1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3a20:	60bb      	str	r3, [r7, #8]
    exeSrcAddr = (unsigned long *)0x6000D000;
    3a22:	f24d 0300 	movw	r3, #53248	; 0xd000
    3a26:	f2c6 0300 	movt	r3, #24576	; 0x6000
    3a2a:	60fb      	str	r3, [r7, #12]
    /* 60 K B = 61440/4 ptr increments by 4bytes*/
    for (ii=0; ii<2764; ii++ )
    3a2c:	f04f 0300 	mov.w	r3, #0
    3a30:	607b      	str	r3, [r7, #4]
    3a32:	e00f      	b.n	3a54 <copy_esram_image+0x48>
    {
    	*exeDestAddr++ = *exeSrcAddr++;
    3a34:	68fb      	ldr	r3, [r7, #12]
    3a36:	681a      	ldr	r2, [r3, #0]
    3a38:	68bb      	ldr	r3, [r7, #8]
    3a3a:	601a      	str	r2, [r3, #0]
    3a3c:	68bb      	ldr	r3, [r7, #8]
    3a3e:	f103 0304 	add.w	r3, r3, #4
    3a42:	60bb      	str	r3, [r7, #8]
    3a44:	68fb      	ldr	r3, [r7, #12]
    3a46:	f103 0304 	add.w	r3, r3, #4
    3a4a:	60fb      	str	r3, [r7, #12]
    unsigned long *exeDestAddr, *exeSrcAddr;

    exeDestAddr = (unsigned long *)0x20008000;
    exeSrcAddr = (unsigned long *)0x6000D000;
    /* 60 K B = 61440/4 ptr increments by 4bytes*/
    for (ii=0; ii<2764; ii++ )
    3a4c:	687b      	ldr	r3, [r7, #4]
    3a4e:	f103 0301 	add.w	r3, r3, #1
    3a52:	607b      	str	r3, [r7, #4]
    3a54:	687a      	ldr	r2, [r7, #4]
    3a56:	f640 23cb 	movw	r3, #2763	; 0xacb
    3a5a:	429a      	cmp	r2, r3
    3a5c:	d9ea      	bls.n	3a34 <copy_esram_image+0x28>
    {
    	*exeDestAddr++ = *exeSrcAddr++;
    }

}
    3a5e:	f107 0714 	add.w	r7, r7, #20
    3a62:	46bd      	mov	sp, r7
    3a64:	bc80      	pop	{r7}
    3a66:	4770      	bx	lr

00003a68 <remap_user_code_eSRAM_0>:

void __attribute__((optimize("O0"))) remap_user_code_eSRAM_0(void)
{
    3a68:	b580      	push	{r7, lr}
    3a6a:	b082      	sub	sp, #8
    3a6c:	af00      	add	r7, sp, #0
//	 while(1){ };            //This instruction never executed
//	}



	int * address = (int *)0x20008004;
    3a6e:	f248 0304 	movw	r3, #32772	; 0x8004
    3a72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3a76:	603b      	str	r3, [r7, #0]
	__set_MSP(*(int*)0x20008000);
    3a78:	f248 0300 	movw	r3, #32768	; 0x8000
    3a7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3a80:	681b      	ldr	r3, [r3, #0]
    3a82:	607b      	str	r3, [r7, #4]

    \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) );
    3a84:	687b      	ldr	r3, [r7, #4]
    3a86:	f383 8808 	msr	MSP, r3
	SYSREG->ESRAM_CR |= 0x3;
    3a8a:	f248 0300 	movw	r3, #32768	; 0x8000
    3a8e:	f2c4 0303 	movt	r3, #16387	; 0x4003
    3a92:	f248 0200 	movw	r2, #32768	; 0x8000
    3a96:	f2c4 0203 	movt	r2, #16387	; 0x4003
    3a9a:	6812      	ldr	r2, [r2, #0]
    3a9c:	f042 0203 	orr.w	r2, r2, #3
    3aa0:	601a      	str	r2, [r3, #0]
	((void (*)())(*address))();
    3aa2:	683b      	ldr	r3, [r7, #0]
    3aa4:	681b      	ldr	r3, [r3, #0]
    3aa6:	4798      	blx	r3
	while(1){ };
    3aa8:	e7fe      	b.n	3aa8 <remap_user_code_eSRAM_0+0x40>
    3aaa:	bf00      	nop

00003aac <exe_iap>:
}

void exe_iap(rx_cmd_t* rcv_cmd){
    3aac:	b580      	push	{r7, lr}
    3aae:	b084      	sub	sp, #16
    3ab0:	af00      	add	r7, sp, #0
    3ab2:	6078      	str	r0, [r7, #4]
//			else{
//				prog_status = MSS_SYS_initiate_iap(MSS_SYS_PROG_PROGRAM, 0x001000);
//			}
//		}

	SYSREG->WDOG_CR = 0x00000000;
    3ab4:	f248 0300 	movw	r3, #32768	; 0x8000
    3ab8:	f2c4 0303 	movt	r3, #16387	; 0x4003
    3abc:	f04f 0200 	mov.w	r2, #0
    3ac0:	66da      	str	r2, [r3, #108]	; 0x6c

	copy_esram_image();
    3ac2:	f7ff ffa3 	bl	3a0c <copy_esram_image>

	remap_user_code_eSRAM_0();
    3ac6:	f7ff ffcf 	bl	3a68 <remap_user_code_eSRAM_0>
//	}

}
    3aca:	f107 0710 	add.w	r7, r7, #16
    3ace:	46bd      	mov	sp, r7
    3ad0:	bd80      	pop	{r7, pc}
    3ad2:	bf00      	nop

00003ad4 <read_adf_reg>:

void read_adf_reg(rx_cmd_t* rcv_cmd){
    3ad4:	b580      	push	{r7, lr}
    3ad6:	b084      	sub	sp, #16
    3ad8:	af00      	add	r7, sp, #0
    3ada:	6078      	str	r0, [r7, #4]

	uint8_t data_read[6];
	uint8_t j;

	cmd_adf_read_addr = (rcv_cmd->parameters[1] << 24) | (rcv_cmd->parameters[2] << 16) | (rcv_cmd->parameters[3] << 8) | rcv_cmd->parameters[4];
    3adc:	687b      	ldr	r3, [r7, #4]
    3ade:	789b      	ldrb	r3, [r3, #2]
    3ae0:	ea4f 6203 	mov.w	r2, r3, lsl #24
    3ae4:	687b      	ldr	r3, [r7, #4]
    3ae6:	78db      	ldrb	r3, [r3, #3]
    3ae8:	ea4f 4303 	mov.w	r3, r3, lsl #16
    3aec:	ea42 0203 	orr.w	r2, r2, r3
    3af0:	687b      	ldr	r3, [r7, #4]
    3af2:	791b      	ldrb	r3, [r3, #4]
    3af4:	ea4f 2303 	mov.w	r3, r3, lsl #8
    3af8:	ea42 0203 	orr.w	r2, r2, r3
    3afc:	687b      	ldr	r3, [r7, #4]
    3afe:	795b      	ldrb	r3, [r3, #5]
    3b00:	ea42 0303 	orr.w	r3, r2, r3
    3b04:	461a      	mov	r2, r3
    3b06:	f240 3360 	movw	r3, #864	; 0x360
    3b0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b0e:	601a      	str	r2, [r3, #0]
	cmd_adf_read_No_double_words = rcv_cmd->parameters[0];
    3b10:	687b      	ldr	r3, [r7, #4]
    3b12:	785a      	ldrb	r2, [r3, #1]
    3b14:	f240 3364 	movw	r3, #868	; 0x364
    3b18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b1c:	701a      	strb	r2, [r3, #0]

	adf_read_from_memory(RMODE_1, cmd_adf_read_addr, data_read, 6);
    3b1e:	f240 3360 	movw	r3, #864	; 0x360
    3b22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b26:	681a      	ldr	r2, [r3, #0]
    3b28:	f107 0308 	add.w	r3, r7, #8
    3b2c:	f04f 0078 	mov.w	r0, #120	; 0x78
    3b30:	4611      	mov	r1, r2
    3b32:	461a      	mov	r2, r3
    3b34:	f04f 0306 	mov.w	r3, #6
    3b38:	f001 fcf8 	bl	552c <adf_read_from_memory>

	cmd_adf_data[0] = (data_read[2] << 24) | (data_read[3] << 16) | (data_read[4] << 8) | (data_read[5]);
    3b3c:	7abb      	ldrb	r3, [r7, #10]
    3b3e:	ea4f 6203 	mov.w	r2, r3, lsl #24
    3b42:	7afb      	ldrb	r3, [r7, #11]
    3b44:	ea4f 4303 	mov.w	r3, r3, lsl #16
    3b48:	ea42 0203 	orr.w	r2, r2, r3
    3b4c:	7b3b      	ldrb	r3, [r7, #12]
    3b4e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    3b52:	ea42 0203 	orr.w	r2, r2, r3
    3b56:	7b7b      	ldrb	r3, [r7, #13]
    3b58:	ea42 0303 	orr.w	r3, r2, r3
    3b5c:	461a      	mov	r2, r3
    3b5e:	f241 1354 	movw	r3, #4436	; 0x1154
    3b62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b66:	601a      	str	r2, [r3, #0]

	cmd_adf_read_addr += 4;
    3b68:	f240 3360 	movw	r3, #864	; 0x360
    3b6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b70:	681b      	ldr	r3, [r3, #0]
    3b72:	f103 0204 	add.w	r2, r3, #4
    3b76:	f240 3360 	movw	r3, #864	; 0x360
    3b7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b7e:	601a      	str	r2, [r3, #0]

	adf_read_from_memory(RMODE_1, cmd_adf_read_addr, data_read, 6);
    3b80:	f240 3360 	movw	r3, #864	; 0x360
    3b84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b88:	681a      	ldr	r2, [r3, #0]
    3b8a:	f107 0308 	add.w	r3, r7, #8
    3b8e:	f04f 0078 	mov.w	r0, #120	; 0x78
    3b92:	4611      	mov	r1, r2
    3b94:	461a      	mov	r2, r3
    3b96:	f04f 0306 	mov.w	r3, #6
    3b9a:	f001 fcc7 	bl	552c <adf_read_from_memory>

	cmd_adf_data[1] = (data_read[2] << 24) | (data_read[3] << 16) | (data_read[4] << 8) | (data_read[5]);
    3b9e:	7abb      	ldrb	r3, [r7, #10]
    3ba0:	ea4f 6203 	mov.w	r2, r3, lsl #24
    3ba4:	7afb      	ldrb	r3, [r7, #11]
    3ba6:	ea4f 4303 	mov.w	r3, r3, lsl #16
    3baa:	ea42 0203 	orr.w	r2, r2, r3
    3bae:	7b3b      	ldrb	r3, [r7, #12]
    3bb0:	ea4f 2303 	mov.w	r3, r3, lsl #8
    3bb4:	ea42 0203 	orr.w	r2, r2, r3
    3bb8:	7b7b      	ldrb	r3, [r7, #13]
    3bba:	ea42 0303 	orr.w	r3, r2, r3
    3bbe:	461a      	mov	r2, r3
    3bc0:	f241 1354 	movw	r3, #4436	; 0x1154
    3bc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3bc8:	605a      	str	r2, [r3, #4]


}
    3bca:	f107 0710 	add.w	r7, r7, #16
    3bce:	46bd      	mov	sp, r7
    3bd0:	bd80      	pop	{r7, pc}
    3bd2:	bf00      	nop

00003bd4 <exe_rtm>:

void exe_rtm(rx_cmd_t* rcv_cmd){
    3bd4:	b480      	push	{r7}
    3bd6:	b085      	sub	sp, #20
    3bd8:	af00      	add	r7, sp, #0
    3bda:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
    3bdc:	f04f 0300 	mov.w	r3, #0
    3be0:	73fb      	strb	r3, [r7, #15]

	for(;i<16;i++){
    3be2:	e00d      	b.n	3c00 <exe_rtm+0x2c>
		RTM[i] = rcv_cmd->parameters[i];
    3be4:	7bfa      	ldrb	r2, [r7, #15]
    3be6:	7bf9      	ldrb	r1, [r7, #15]
    3be8:	687b      	ldr	r3, [r7, #4]
    3bea:	440b      	add	r3, r1
    3bec:	7859      	ldrb	r1, [r3, #1]
    3bee:	f241 03b4 	movw	r3, #4276	; 0x10b4
    3bf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3bf6:	5499      	strb	r1, [r3, r2]
}

void exe_rtm(rx_cmd_t* rcv_cmd){
	uint8_t i = 0;

	for(;i<16;i++){
    3bf8:	7bfb      	ldrb	r3, [r7, #15]
    3bfa:	f103 0301 	add.w	r3, r3, #1
    3bfe:	73fb      	strb	r3, [r7, #15]
    3c00:	7bfb      	ldrb	r3, [r7, #15]
    3c02:	2b0f      	cmp	r3, #15
    3c04:	d9ee      	bls.n	3be4 <exe_rtm+0x10>
		RTM[i] = rcv_cmd->parameters[i];
	}

}
    3c06:	f107 0714 	add.w	r7, r7, #20
    3c0a:	46bd      	mov	sp, r7
    3c0c:	bc80      	pop	{r7}
    3c0e:	4770      	bx	lr

00003c10 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    3c10:	b480      	push	{r7}
    3c12:	b083      	sub	sp, #12
    3c14:	af00      	add	r7, sp, #0
    3c16:	4603      	mov	r3, r0
    3c18:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    3c1a:	f24e 1300 	movw	r3, #57600	; 0xe100
    3c1e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3c22:	f997 2007 	ldrsb.w	r2, [r7, #7]
    3c26:	ea4f 1252 	mov.w	r2, r2, lsr #5
    3c2a:	79f9      	ldrb	r1, [r7, #7]
    3c2c:	f001 011f 	and.w	r1, r1, #31
    3c30:	f04f 0001 	mov.w	r0, #1
    3c34:	fa00 f101 	lsl.w	r1, r0, r1
    3c38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    3c3c:	f107 070c 	add.w	r7, r7, #12
    3c40:	46bd      	mov	sp, r7
    3c42:	bc80      	pop	{r7}
    3c44:	4770      	bx	lr
    3c46:	bf00      	nop

00003c48 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number. 
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
    3c48:	b480      	push	{r7}
    3c4a:	b083      	sub	sp, #12
    3c4c:	af00      	add	r7, sp, #0
    3c4e:	4603      	mov	r3, r0
    3c50:	6039      	str	r1, [r7, #0]
    3c52:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
    3c54:	f997 3007 	ldrsb.w	r3, [r7, #7]
    3c58:	2b00      	cmp	r3, #0
    3c5a:	da10      	bge.n	3c7e <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
    3c5c:	f64e 5300 	movw	r3, #60672	; 0xed00
    3c60:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3c64:	79fa      	ldrb	r2, [r7, #7]
    3c66:	f002 020f 	and.w	r2, r2, #15
    3c6a:	f1a2 0104 	sub.w	r1, r2, #4
    3c6e:	683a      	ldr	r2, [r7, #0]
    3c70:	b2d2      	uxtb	r2, r2
    3c72:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3c76:	b2d2      	uxtb	r2, r2
    3c78:	440b      	add	r3, r1
    3c7a:	761a      	strb	r2, [r3, #24]
    3c7c:	e00d      	b.n	3c9a <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
    3c7e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3c82:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3c86:	f997 1007 	ldrsb.w	r1, [r7, #7]
    3c8a:	683a      	ldr	r2, [r7, #0]
    3c8c:	b2d2      	uxtb	r2, r2
    3c8e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3c92:	b2d2      	uxtb	r2, r2
    3c94:	440b      	add	r3, r1
    3c96:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
    3c9a:	f107 070c 	add.w	r7, r7, #12
    3c9e:	46bd      	mov	sp, r7
    3ca0:	bc80      	pop	{r7}
    3ca2:	4770      	bx	lr

00003ca4 <GPIO1_IRQHandler>:
extern timer_instance_t sd_timer;
extern uint8_t Time_Vector[32];

uint8_t no_of_TTPU_cmds = 0;

void GPIO1_IRQHandler( void ){
    3ca4:	b580      	push	{r7, lr}
    3ca6:	b084      	sub	sp, #16
    3ca8:	af00      	add	r7, sp, #0
    uint16_t a, i = 0;
    3caa:	f04f 0300 	mov.w	r3, #0
    3cae:	817b      	strh	r3, [r7, #10]
    a  = 1;
    3cb0:	f04f 0301 	mov.w	r3, #1
    3cb4:	813b      	strh	r3, [r7, #8]
    uint16_t buf[1];
    uint16_t r_addr, w_addr;
    buf[0] = 0xFF;
    3cb6:	f04f 03ff 	mov.w	r3, #255	; 0xff
    3cba:	80bb      	strh	r3, [r7, #4]
//
		r_addr = HAL_get_16bit_reg(RS_485_Controller_0, READ_RADDR);
    3cbc:	f245 000c 	movw	r0, #20492	; 0x500c
    3cc0:	f2c5 0000 	movt	r0, #20480	; 0x5000
    3cc4:	f001 ffb0 	bl	5c28 <HW_get_16bit_reg>
    3cc8:	4603      	mov	r3, r0
    3cca:	81bb      	strh	r3, [r7, #12]
		w_addr = HAL_get_16bit_reg(RS_485_Controller_0, READ_WADDR);
    3ccc:	f245 0010 	movw	r0, #20496	; 0x5010
    3cd0:	f2c5 0000 	movt	r0, #20480	; 0x5000
    3cd4:	f001 ffa8 	bl	5c28 <HW_get_16bit_reg>
    3cd8:	4603      	mov	r3, r0
    3cda:	81fb      	strh	r3, [r7, #14]

		//Start storing the packets in sd card

		store_in_sd_card = 1;
    3cdc:	f240 3357 	movw	r3, #855	; 0x357
    3ce0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3ce4:	f04f 0201 	mov.w	r2, #1
    3ce8:	701a      	strb	r2, [r3, #0]


		MSS_GPIO_clear_irq(MSS_GPIO_1);
    3cea:	f04f 0001 	mov.w	r0, #1
    3cee:	f004 fe27 	bl	8940 <MSS_GPIO_clear_irq>
		return ;


    //Start storing in SD_CARD
    //Clear the interrupt after reading a 256 block packet
}
    3cf2:	f107 0710 	add.w	r7, r7, #16
    3cf6:	46bd      	mov	sp, r7
    3cf8:	bd80      	pop	{r7, pc}
    3cfa:	bf00      	nop

00003cfc <GPIO3_IRQHandler>:

void GPIO3_IRQHandler(void){
    3cfc:	b580      	push	{r7, lr}
    3cfe:	b08a      	sub	sp, #40	; 0x28
    3d00:	af00      	add	r7, sp, #0

//	uint8_t cmd[32];
//	for(;i<32;i++){
//		cmd[i] = HAL_get_8bit_reg(RS_485_Controller_0, READ_SRAM_CMD);
//	}
	uint8_t i = 0;
    3d02:	f04f 0300 	mov.w	r3, #0
    3d06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t cmd[32];
	no_of_TTPU_cmds++;
    3d0a:	f240 3374 	movw	r3, #884	; 0x374
    3d0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d12:	781b      	ldrb	r3, [r3, #0]
    3d14:	f103 0301 	add.w	r3, r3, #1
    3d18:	b2da      	uxtb	r2, r3
    3d1a:	f240 3374 	movw	r3, #884	; 0x374
    3d1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d22:	701a      	strb	r2, [r3, #0]

	if(no_of_TTPU_cmds == NUMBER_OF_REPRO_CMDS){
    3d24:	f240 3374 	movw	r3, #884	; 0x374
    3d28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d2c:	781b      	ldrb	r3, [r3, #0]
    3d2e:	2b05      	cmp	r3, #5
    3d30:	d103      	bne.n	3d3a <GPIO3_IRQHandler+0x3e>
		cmd[0] = 0x03;
    3d32:	f04f 0303 	mov.w	r3, #3
    3d36:	713b      	strb	r3, [r7, #4]
    3d38:	e002      	b.n	3d40 <GPIO3_IRQHandler+0x44>
	}
	else{
		cmd[0] = 0x01;
    3d3a:	f04f 0301 	mov.w	r3, #1
    3d3e:	713b      	strb	r3, [r7, #4]
//
//	for(;i<32;i++){
//		cmd[i] = HAL_get_8bit_reg(APB_READ_CMD_0, READ_SRAM_CMD);
//	}

	get_cmd(cmd, 0);
    3d40:	f107 0304 	add.w	r3, r7, #4
    3d44:	4618      	mov	r0, r3
    3d46:	f04f 0100 	mov.w	r1, #0
    3d4a:	f7ff f907 	bl	2f5c <get_cmd>
//	else{
//		cmd_rs485_fail_count++;
//	}


	MSS_GPIO_clear_irq( MSS_GPIO_3);
    3d4e:	f04f 0003 	mov.w	r0, #3
    3d52:	f004 fdf5 	bl	8940 <MSS_GPIO_clear_irq>

}
    3d56:	f107 0728 	add.w	r7, r7, #40	; 0x28
    3d5a:	46bd      	mov	sp, r7
    3d5c:	bd80      	pop	{r7, pc}
    3d5e:	bf00      	nop

00003d60 <get_time_vector>:

void get_time_vector(){
    3d60:	b590      	push	{r4, r7, lr}
    3d62:	b083      	sub	sp, #12
    3d64:	af00      	add	r7, sp, #0

	uint8_t i = 0;
    3d66:	f04f 0300 	mov.w	r3, #0
    3d6a:	71fb      	strb	r3, [r7, #7]


	for(;i<32;i++){
    3d6c:	e011      	b.n	3d92 <get_time_vector+0x32>
		Time_Vector[i] = HAL_get_8bit_reg(APB_READ_TLM_0, READ_SRAM_CMD);
    3d6e:	79fc      	ldrb	r4, [r7, #7]
    3d70:	f24c 000c 	movw	r0, #49164	; 0xc00c
    3d74:	f2c5 0000 	movt	r0, #20480	; 0x5000
    3d78:	f001 ff6e 	bl	5c58 <HW_get_8bit_reg>
    3d7c:	4603      	mov	r3, r0
    3d7e:	461a      	mov	r2, r3
    3d80:	f241 4320 	movw	r3, #5152	; 0x1420
    3d84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d88:	551a      	strb	r2, [r3, r4]
void get_time_vector(){

	uint8_t i = 0;


	for(;i<32;i++){
    3d8a:	79fb      	ldrb	r3, [r7, #7]
    3d8c:	f103 0301 	add.w	r3, r3, #1
    3d90:	71fb      	strb	r3, [r7, #7]
    3d92:	79fb      	ldrb	r3, [r7, #7]
    3d94:	2b1f      	cmp	r3, #31
    3d96:	d9ea      	bls.n	3d6e <get_time_vector+0xe>
		Time_Vector[i] = HAL_get_8bit_reg(APB_READ_TLM_0, READ_SRAM_CMD);
	 }

}
    3d98:	f107 070c 	add.w	r7, r7, #12
    3d9c:	46bd      	mov	sp, r7
    3d9e:	bd90      	pop	{r4, r7, pc}

00003da0 <init_RS485_Controller>:


uint8_t init_RS485_Controller(){
    3da0:	b580      	push	{r7, lr}
    3da2:	b084      	sub	sp, #16
    3da4:	af00      	add	r7, sp, #0

    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_INPUT_MODE | MSS_GPIO_IRQ_EDGE_POSITIVE);		//SRAM Full INTR
    3da6:	f04f 0001 	mov.w	r0, #1
    3daa:	f04f 0142 	mov.w	r1, #66	; 0x42
    3dae:	f004 fd41 	bl	8834 <MSS_GPIO_config>
    MSS_GPIO_enable_irq(MSS_GPIO_1);
    3db2:	f04f 0001 	mov.w	r0, #1
    3db6:	f004 fd93 	bl	88e0 <MSS_GPIO_enable_irq>
    NVIC_EnableIRQ(GPIO1_IRQn);
    3dba:	f04f 0033 	mov.w	r0, #51	; 0x33
    3dbe:	f7ff ff27 	bl	3c10 <NVIC_EnableIRQ>
    NVIC_SetPriority(GPIO1_IRQn, 255);
    3dc2:	f04f 0033 	mov.w	r0, #51	; 0x33
    3dc6:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3dca:	f7ff ff3d 	bl	3c48 <NVIC_SetPriority>

    MSS_GPIO_config(MSS_GPIO_3, MSS_GPIO_INPUT_MODE | MSS_GPIO_IRQ_EDGE_NEGATIVE);		//RS485_cmd_INTR
    3dce:	f04f 0003 	mov.w	r0, #3
    3dd2:	f04f 0162 	mov.w	r1, #98	; 0x62
    3dd6:	f004 fd2d 	bl	8834 <MSS_GPIO_config>
	MSS_GPIO_enable_irq(MSS_GPIO_3);
    3dda:	f04f 0003 	mov.w	r0, #3
    3dde:	f004 fd7f 	bl	88e0 <MSS_GPIO_enable_irq>
	NVIC_EnableIRQ(GPIO3_IRQn);
    3de2:	f04f 0035 	mov.w	r0, #53	; 0x35
    3de6:	f7ff ff13 	bl	3c10 <NVIC_EnableIRQ>
	NVIC_SetPriority(GPIO3_IRQn, 253);
    3dea:	f04f 0035 	mov.w	r0, #53	; 0x35
    3dee:	f04f 01fd 	mov.w	r1, #253	; 0xfd
    3df2:	f7ff ff29 	bl	3c48 <NVIC_SetPriority>
    uint16_t buf[1];
    uint16_t waddr, i, raddr;
    buf[0] = 0;
    3df6:	f04f 0300 	mov.w	r3, #0
    3dfa:	80bb      	strh	r3, [r7, #4]
    i = 0;
    3dfc:	f04f 0300 	mov.w	r3, #0
    3e00:	817b      	strh	r3, [r7, #10]
    uint8_t cont;
    uint8_t status;

    HAL_set_8bit_reg(RS_485_Controller_0, WRITE_SLAVE_ADDR, (uint_fast8_t) SLAVE_ADDR);
    3e02:	f245 0014 	movw	r0, #20500	; 0x5014
    3e06:	f2c5 0000 	movt	r0, #20480	; 0x5000
    3e0a:	f04f 0126 	mov.w	r1, #38	; 0x26
    3e0e:	f001 ff21 	bl	5c54 <HW_set_8bit_reg>

    HAL_set_8bit_reg(RS_485_Controller_0, WRITE_CLKS_PER_BIT, (uint_fast8_t) CLKS_PER_BIT);
    3e12:	f245 0018 	movw	r0, #20504	; 0x5018
    3e16:	f2c5 0000 	movt	r0, #20480	; 0x5000
    3e1a:	f04f 0119 	mov.w	r1, #25
    3e1e:	f001 ff19 	bl	5c54 <HW_set_8bit_reg>

    HAL_set_8bit_reg(APB_READ_CMD_0, WRITE_PAY_ID, (uint_fast8_t) PAY_ID);
    3e22:	f24b 0010 	movw	r0, #45072	; 0xb010
    3e26:	f2c5 0000 	movt	r0, #20480	; 0x5000
    3e2a:	f04f 0107 	mov.w	r1, #7
    3e2e:	f001 ff11 	bl	5c54 <HW_set_8bit_reg>

    cont = HAL_get_8bit_reg(RS_485_Controller_0, READ_CONST);
    3e32:	f245 0008 	movw	r0, #20488	; 0x5008
    3e36:	f2c5 0000 	movt	r0, #20480	; 0x5000
    3e3a:	f001 ff0d 	bl	5c58 <HW_get_8bit_reg>
    3e3e:	4603      	mov	r3, r0
    3e40:	73bb      	strb	r3, [r7, #14]
    if(cont != 0xab){
    3e42:	7bbb      	ldrb	r3, [r7, #14]
    3e44:	2bab      	cmp	r3, #171	; 0xab
    3e46:	d007      	beq.n	3e58 <init_RS485_Controller+0xb8>
    	status |= 0x01;
    3e48:	7bfb      	ldrb	r3, [r7, #15]
    3e4a:	f043 0301 	orr.w	r3, r3, #1
    3e4e:	73fb      	strb	r3, [r7, #15]
    	status  = status << 1;
    3e50:	7bfb      	ldrb	r3, [r7, #15]
    3e52:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3e56:	73fb      	strb	r3, [r7, #15]
    }
    status  = status << 1;
    3e58:	7bfb      	ldrb	r3, [r7, #15]
    3e5a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3e5e:	73fb      	strb	r3, [r7, #15]
    cont = HAL_get_8bit_reg(APB_READ_CMD_0, READ_CONST);
    3e60:	f24b 0008 	movw	r0, #45064	; 0xb008
    3e64:	f2c5 0000 	movt	r0, #20480	; 0x5000
    3e68:	f001 fef6 	bl	5c58 <HW_get_8bit_reg>
    3e6c:	4603      	mov	r3, r0
    3e6e:	73bb      	strb	r3, [r7, #14]
    if(cont != 0xab){
    3e70:	7bbb      	ldrb	r3, [r7, #14]
    3e72:	2bab      	cmp	r3, #171	; 0xab
    3e74:	d007      	beq.n	3e86 <init_RS485_Controller+0xe6>
		status |= 0x01;
    3e76:	7bfb      	ldrb	r3, [r7, #15]
    3e78:	f043 0301 	orr.w	r3, r3, #1
    3e7c:	73fb      	strb	r3, [r7, #15]
		status  = status << 1;
    3e7e:	7bfb      	ldrb	r3, [r7, #15]
    3e80:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3e84:	73fb      	strb	r3, [r7, #15]
	}
	status  = status << 1;
    3e86:	7bfb      	ldrb	r3, [r7, #15]
    3e88:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3e8c:	73fb      	strb	r3, [r7, #15]
    cont = HAL_get_8bit_reg(APB_READ_TLM_0, READ_CONST);
    3e8e:	f24c 0008 	movw	r0, #49160	; 0xc008
    3e92:	f2c5 0000 	movt	r0, #20480	; 0x5000
    3e96:	f001 fedf 	bl	5c58 <HW_get_8bit_reg>
    3e9a:	4603      	mov	r3, r0
    3e9c:	73bb      	strb	r3, [r7, #14]
    if(cont != 0xab){
    3e9e:	7bbb      	ldrb	r3, [r7, #14]
    3ea0:	2bab      	cmp	r3, #171	; 0xab
    3ea2:	d007      	beq.n	3eb4 <init_RS485_Controller+0x114>
		status |= 0x01;
    3ea4:	7bfb      	ldrb	r3, [r7, #15]
    3ea6:	f043 0301 	orr.w	r3, r3, #1
    3eaa:	73fb      	strb	r3, [r7, #15]
		status  = status << 1;
    3eac:	7bfb      	ldrb	r3, [r7, #15]
    3eae:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3eb2:	73fb      	strb	r3, [r7, #15]
	}
	status  = status << 1;
    3eb4:	7bfb      	ldrb	r3, [r7, #15]
    3eb6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3eba:	73fb      	strb	r3, [r7, #15]

	raddr = HAL_get_16bit_reg(RS_485_CONTROLLER_0, READ_RADDR);
    3ebc:	f245 000c 	movw	r0, #20492	; 0x500c
    3ec0:	f2c5 0000 	movt	r0, #20480	; 0x5000
    3ec4:	f001 feb0 	bl	5c28 <HW_get_16bit_reg>
    3ec8:	4603      	mov	r3, r0
    3eca:	81bb      	strh	r3, [r7, #12]

	if(raddr != 0){
    3ecc:	89bb      	ldrh	r3, [r7, #12]
    3ece:	2b00      	cmp	r3, #0
    3ed0:	d007      	beq.n	3ee2 <init_RS485_Controller+0x142>
		status |= 0x01;
    3ed2:	7bfb      	ldrb	r3, [r7, #15]
    3ed4:	f043 0301 	orr.w	r3, r3, #1
    3ed8:	73fb      	strb	r3, [r7, #15]
		status  = status << 1;
    3eda:	7bfb      	ldrb	r3, [r7, #15]
    3edc:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3ee0:	73fb      	strb	r3, [r7, #15]
	}
	status  = status << 1;
    3ee2:	7bfb      	ldrb	r3, [r7, #15]
    3ee4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3ee8:	73fb      	strb	r3, [r7, #15]

	waddr = HAL_get_16bit_reg(RS_485_Controller_0, READ_WADDR);
    3eea:	f245 0010 	movw	r0, #20496	; 0x5010
    3eee:	f2c5 0000 	movt	r0, #20480	; 0x5000
    3ef2:	f001 fe99 	bl	5c28 <HW_get_16bit_reg>
    3ef6:	4603      	mov	r3, r0
    3ef8:	813b      	strh	r3, [r7, #8]
	if(waddr != 2){
    3efa:	893b      	ldrh	r3, [r7, #8]
    3efc:	2b02      	cmp	r3, #2
    3efe:	d007      	beq.n	3f10 <init_RS485_Controller+0x170>
		status |= 0x01;
    3f00:	7bfb      	ldrb	r3, [r7, #15]
    3f02:	f043 0301 	orr.w	r3, r3, #1
    3f06:	73fb      	strb	r3, [r7, #15]
		status  = status << 1;
    3f08:	7bfb      	ldrb	r3, [r7, #15]
    3f0a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3f0e:	73fb      	strb	r3, [r7, #15]
	}
	status  = status << 1;
    3f10:	7bfb      	ldrb	r3, [r7, #15]
    3f12:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3f16:	73fb      	strb	r3, [r7, #15]


    buf[0] = HAL_get_8bit_reg(APB_READ_CMD_0, READ_RADDR);
    3f18:	f24b 000c 	movw	r0, #45068	; 0xb00c
    3f1c:	f2c5 0000 	movt	r0, #20480	; 0x5000
    3f20:	f001 fe9a 	bl	5c58 <HW_get_8bit_reg>
    3f24:	4603      	mov	r3, r0
    3f26:	80bb      	strh	r3, [r7, #4]
	buf[0] = HAL_get_8bit_reg(APB_READ_TLM_0, READ_RADDR);
    3f28:	f24c 000c 	movw	r0, #49164	; 0xc00c
    3f2c:	f2c5 0000 	movt	r0, #20480	; 0x5000
    3f30:	f001 fe92 	bl	5c58 <HW_get_8bit_reg>
    3f34:	4603      	mov	r3, r0
    3f36:	80bb      	strh	r3, [r7, #4]
//    for(;i<1025;i++){
//
//        HAL_set_16bit_reg(RS_485_Controller_0, WRITE_SRAM, (uint_fast16_t) buf[0]);
//    }

    return status;
    3f38:	7bfb      	ldrb	r3, [r7, #15]
}
    3f3a:	4618      	mov	r0, r3
    3f3c:	f107 0710 	add.w	r7, r7, #16
    3f40:	46bd      	mov	sp, r7
    3f42:	bd80      	pop	{r7, pc}

00003f44 <vc_write>:
uint8_t config_reg;
i2c_status_t status;
uint8_t read[2];
uint16_t bvol;

uint8_t vc_write(i2c_instance_t* I2C, uint8_t addr, uint8_t *tx, uint8_t tx_size) {
    3f44:	b580      	push	{r7, lr}
    3f46:	b086      	sub	sp, #24
    3f48:	af02      	add	r7, sp, #8
    3f4a:	60f8      	str	r0, [r7, #12]
    3f4c:	607a      	str	r2, [r7, #4]
    3f4e:	460a      	mov	r2, r1
    3f50:	72fa      	strb	r2, [r7, #11]
    3f52:	70fb      	strb	r3, [r7, #3]
     count = 0;
    3f54:	f241 4374 	movw	r3, #5236	; 0x1474
    3f58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3f5c:	f04f 0200 	mov.w	r2, #0
    3f60:	701a      	strb	r2, [r3, #0]
    while(count < 10) {
    3f62:	e02f      	b.n	3fc4 <vc_write+0x80>
        I2C_write(I2C,addr,tx,tx_size,I2C_RELEASE_BUS);
    3f64:	78fb      	ldrb	r3, [r7, #3]
    3f66:	7afa      	ldrb	r2, [r7, #11]
    3f68:	f04f 0100 	mov.w	r1, #0
    3f6c:	9100      	str	r1, [sp, #0]
    3f6e:	68f8      	ldr	r0, [r7, #12]
    3f70:	4611      	mov	r1, r2
    3f72:	687a      	ldr	r2, [r7, #4]
    3f74:	f005 f9e4 	bl	9340 <I2C_write>
        status = I2C_wait_complete(VC_SENSOR_I2C,I2C_NO_TIMEOUT);
    3f78:	f240 4034 	movw	r0, #1076	; 0x434
    3f7c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3f80:	f04f 0100 	mov.w	r1, #0
    3f84:	f005 fb58 	bl	9638 <I2C_wait_complete>
    3f88:	4603      	mov	r3, r0
    3f8a:	461a      	mov	r2, r3
    3f8c:	f241 1378 	movw	r3, #4472	; 0x1178
    3f90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3f94:	701a      	strb	r2, [r3, #0]
        if(status == I2C_SUCCESS) {
    3f96:	f241 1378 	movw	r3, #4472	; 0x1178
    3f9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3f9e:	781b      	ldrb	r3, [r3, #0]
    3fa0:	2b00      	cmp	r3, #0
    3fa2:	d102      	bne.n	3faa <vc_write+0x66>
            return 0;
    3fa4:	f04f 0300 	mov.w	r3, #0
    3fa8:	e018      	b.n	3fdc <vc_write+0x98>
        }
        count++;
    3faa:	f241 4374 	movw	r3, #5236	; 0x1474
    3fae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3fb2:	781b      	ldrb	r3, [r3, #0]
    3fb4:	f103 0301 	add.w	r3, r3, #1
    3fb8:	b2da      	uxtb	r2, r3
    3fba:	f241 4374 	movw	r3, #5236	; 0x1474
    3fbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3fc2:	701a      	strb	r2, [r3, #0]
uint8_t read[2];
uint16_t bvol;

uint8_t vc_write(i2c_instance_t* I2C, uint8_t addr, uint8_t *tx, uint8_t tx_size) {
     count = 0;
    while(count < 10) {
    3fc4:	f241 4374 	movw	r3, #5236	; 0x1474
    3fc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3fcc:	781b      	ldrb	r3, [r3, #0]
    3fce:	2b09      	cmp	r3, #9
    3fd0:	d9c8      	bls.n	3f64 <vc_write+0x20>
        if(status == I2C_SUCCESS) {
            return 0;
        }
        count++;
    }
    return count;
    3fd2:	f241 4374 	movw	r3, #5236	; 0x1474
    3fd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3fda:	781b      	ldrb	r3, [r3, #0]

}
    3fdc:	4618      	mov	r0, r3
    3fde:	f107 0710 	add.w	r7, r7, #16
    3fe2:	46bd      	mov	sp, r7
    3fe4:	bd80      	pop	{r7, pc}
    3fe6:	bf00      	nop

00003fe8 <vc_read>:

uint8_t vc_read(i2c_instance_t* I2C, uint8_t addr, uint8_t *rx, uint8_t rx_size) {
    3fe8:	b580      	push	{r7, lr}
    3fea:	b086      	sub	sp, #24
    3fec:	af02      	add	r7, sp, #8
    3fee:	60f8      	str	r0, [r7, #12]
    3ff0:	607a      	str	r2, [r7, #4]
    3ff2:	460a      	mov	r2, r1
    3ff4:	72fa      	strb	r2, [r7, #11]
    3ff6:	70fb      	strb	r3, [r7, #3]
    count = 0;
    3ff8:	f241 4374 	movw	r3, #5236	; 0x1474
    3ffc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4000:	f04f 0200 	mov.w	r2, #0
    4004:	701a      	strb	r2, [r3, #0]
    while(count < 10) {
    4006:	e02f      	b.n	4068 <vc_read+0x80>
        I2C_read(I2C,addr,rx,rx_size,I2C_RELEASE_BUS);
    4008:	78fb      	ldrb	r3, [r7, #3]
    400a:	7afa      	ldrb	r2, [r7, #11]
    400c:	f04f 0100 	mov.w	r1, #0
    4010:	9100      	str	r1, [sp, #0]
    4012:	68f8      	ldr	r0, [r7, #12]
    4014:	4611      	mov	r1, r2
    4016:	687a      	ldr	r2, [r7, #4]
    4018:	f005 fa04 	bl	9424 <I2C_read>
        status = I2C_wait_complete(VC_SENSOR_I2C,I2C_NO_TIMEOUT);
    401c:	f240 4034 	movw	r0, #1076	; 0x434
    4020:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4024:	f04f 0100 	mov.w	r1, #0
    4028:	f005 fb06 	bl	9638 <I2C_wait_complete>
    402c:	4603      	mov	r3, r0
    402e:	461a      	mov	r2, r3
    4030:	f241 1378 	movw	r3, #4472	; 0x1178
    4034:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4038:	701a      	strb	r2, [r3, #0]
        if(status == I2C_SUCCESS) {
    403a:	f241 1378 	movw	r3, #4472	; 0x1178
    403e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4042:	781b      	ldrb	r3, [r3, #0]
    4044:	2b00      	cmp	r3, #0
    4046:	d102      	bne.n	404e <vc_read+0x66>
            return 0;
    4048:	f04f 0300 	mov.w	r3, #0
    404c:	e018      	b.n	4080 <vc_read+0x98>
        }
        count++;
    404e:	f241 4374 	movw	r3, #5236	; 0x1474
    4052:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4056:	781b      	ldrb	r3, [r3, #0]
    4058:	f103 0301 	add.w	r3, r3, #1
    405c:	b2da      	uxtb	r2, r3
    405e:	f241 4374 	movw	r3, #5236	; 0x1474
    4062:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4066:	701a      	strb	r2, [r3, #0]

}

uint8_t vc_read(i2c_instance_t* I2C, uint8_t addr, uint8_t *rx, uint8_t rx_size) {
    count = 0;
    while(count < 10) {
    4068:	f241 4374 	movw	r3, #5236	; 0x1474
    406c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4070:	781b      	ldrb	r3, [r3, #0]
    4072:	2b09      	cmp	r3, #9
    4074:	d9c8      	bls.n	4008 <vc_read+0x20>
        if(status == I2C_SUCCESS) {
            return 0;
        }
        count++;
    }
    return count;
    4076:	f241 4374 	movw	r3, #5236	; 0x1474
    407a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    407e:	781b      	ldrb	r3, [r3, #0]

}
    4080:	4618      	mov	r0, r3
    4082:	f107 0710 	add.w	r7, r7, #16
    4086:	46bd      	mov	sp, r7
    4088:	bd80      	pop	{r7, pc}
    408a:	bf00      	nop

0000408c <vc_read_reg>:

uint8_t vc_read_reg(i2c_instance_t* I2C, uint8_t vc_addr, uint8_t reg_addr,uint8_t *rx) {
    408c:	b580      	push	{r7, lr}
    408e:	b084      	sub	sp, #16
    4090:	af00      	add	r7, sp, #0
    4092:	60f8      	str	r0, [r7, #12]
    4094:	607b      	str	r3, [r7, #4]
    4096:	460b      	mov	r3, r1
    4098:	72fb      	strb	r3, [r7, #11]
    409a:	4613      	mov	r3, r2
    409c:	72bb      	strb	r3, [r7, #10]
    if((vc_write(I2C, vc_addr,&reg_addr,sizeof(reg_addr))) >= 10) {
    409e:	7afa      	ldrb	r2, [r7, #11]
    40a0:	f107 030a 	add.w	r3, r7, #10
    40a4:	68f8      	ldr	r0, [r7, #12]
    40a6:	4611      	mov	r1, r2
    40a8:	461a      	mov	r2, r3
    40aa:	f04f 0301 	mov.w	r3, #1
    40ae:	f7ff ff49 	bl	3f44 <vc_write>
    40b2:	4603      	mov	r3, r0
    40b4:	2b09      	cmp	r3, #9
    40b6:	d902      	bls.n	40be <vc_read_reg+0x32>
        return 1;
    40b8:	f04f 0301 	mov.w	r3, #1
    40bc:	e00f      	b.n	40de <vc_read_reg+0x52>
    }
    if((vc_read(I2C, vc_addr,(uint8_t*)rx,2)) >= 10) {
    40be:	7afb      	ldrb	r3, [r7, #11]
    40c0:	68f8      	ldr	r0, [r7, #12]
    40c2:	4619      	mov	r1, r3
    40c4:	687a      	ldr	r2, [r7, #4]
    40c6:	f04f 0302 	mov.w	r3, #2
    40ca:	f7ff ff8d 	bl	3fe8 <vc_read>
    40ce:	4603      	mov	r3, r0
    40d0:	2b09      	cmp	r3, #9
    40d2:	d902      	bls.n	40da <vc_read_reg+0x4e>
        return 1;
    40d4:	f04f 0301 	mov.w	r3, #1
    40d8:	e001      	b.n	40de <vc_read_reg+0x52>
    }

    return 0;
    40da:	f04f 0300 	mov.w	r3, #0
}
    40de:	4618      	mov	r0, r3
    40e0:	f107 0710 	add.w	r7, r7, #16
    40e4:	46bd      	mov	sp, r7
    40e6:	bd80      	pop	{r7, pc}

000040e8 <vc_init>:
    }

    return 0;
}

uint8_t vc_init(i2c_instance_t* I2C, uint8_t addr) {
    40e8:	b580      	push	{r7, lr}
    40ea:	b082      	sub	sp, #8
    40ec:	af00      	add	r7, sp, #0
    40ee:	6078      	str	r0, [r7, #4]
    40f0:	460b      	mov	r3, r1
    40f2:	70fb      	strb	r3, [r7, #3]

    init_command = VC_INIT_CMD;
    40f4:	f241 436c 	movw	r3, #5228	; 0x146c
    40f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    40fc:	f247 0207 	movw	r2, #28679	; 0x7007
    4100:	801a      	strh	r2, [r3, #0]
    config_reg = VC_CONFIG_REG;
    4102:	f241 4375 	movw	r3, #5237	; 0x1475
    4106:	f2c2 0300 	movt	r3, #8192	; 0x2000
    410a:	f04f 0200 	mov.w	r2, #0
    410e:	701a      	strb	r2, [r3, #0]
    if(vc_write(I2C, addr,&config_reg,sizeof(config_reg)) >= 10) {
    4110:	78fb      	ldrb	r3, [r7, #3]
    4112:	6878      	ldr	r0, [r7, #4]
    4114:	4619      	mov	r1, r3
    4116:	f241 4275 	movw	r2, #5237	; 0x1475
    411a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    411e:	f04f 0301 	mov.w	r3, #1
    4122:	f7ff ff0f 	bl	3f44 <vc_write>
    4126:	4603      	mov	r3, r0
    4128:	2b09      	cmp	r3, #9
    412a:	d902      	bls.n	4132 <vc_init+0x4a>
        return 1;
    412c:	f04f 0301 	mov.w	r3, #1
    4130:	e013      	b.n	415a <vc_init+0x72>
    }
    if(vc_write(I2C, addr,(uint8_t*)(&init_command),sizeof(init_command)) >= 10) {
    4132:	f241 436c 	movw	r3, #5228	; 0x146c
    4136:	f2c2 0300 	movt	r3, #8192	; 0x2000
    413a:	78fa      	ldrb	r2, [r7, #3]
    413c:	6878      	ldr	r0, [r7, #4]
    413e:	4611      	mov	r1, r2
    4140:	461a      	mov	r2, r3
    4142:	f04f 0302 	mov.w	r3, #2
    4146:	f7ff fefd 	bl	3f44 <vc_write>
    414a:	4603      	mov	r3, r0
    414c:	2b09      	cmp	r3, #9
    414e:	d902      	bls.n	4156 <vc_init+0x6e>
        return 1;
    4150:	f04f 0301 	mov.w	r3, #1
    4154:	e001      	b.n	415a <vc_init+0x72>
    }

    return 0;
    4156:	f04f 0300 	mov.w	r3, #0
}
    415a:	4618      	mov	r0, r3
    415c:	f107 0708 	add.w	r7, r7, #8
    4160:	46bd      	mov	sp, r7
    4162:	bd80      	pop	{r7, pc}

00004164 <read_bus_voltage>:

uint16_t read_bus_voltage(i2c_instance_t* I2C, uint8_t addr, uint8_t chx,uint8_t *flag) {
    4164:	b580      	push	{r7, lr}
    4166:	b084      	sub	sp, #16
    4168:	af00      	add	r7, sp, #0
    416a:	60f8      	str	r0, [r7, #12]
    416c:	607b      	str	r3, [r7, #4]
    416e:	460b      	mov	r3, r1
    4170:	72fb      	strb	r3, [r7, #11]
    4172:	4613      	mov	r3, r2
    4174:	72bb      	strb	r3, [r7, #10]
    read[0] = 0;
    4176:	f241 4370 	movw	r3, #5232	; 0x1470
    417a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    417e:	f04f 0200 	mov.w	r2, #0
    4182:	701a      	strb	r2, [r3, #0]
    read[1] = 0;
    4184:	f241 4370 	movw	r3, #5232	; 0x1470
    4188:	f2c2 0300 	movt	r3, #8192	; 0x2000
    418c:	f04f 0200 	mov.w	r2, #0
    4190:	705a      	strb	r2, [r3, #1]
    bvol = 0;
    4192:	f241 4372 	movw	r3, #5234	; 0x1472
    4196:	f2c2 0300 	movt	r3, #8192	; 0x2000
    419a:	f04f 0200 	mov.w	r2, #0
    419e:	801a      	strh	r2, [r3, #0]
    if(vc_read_reg(I2C, addr,VC_BUSV_CHx(chx),read) == 0) {
    41a0:	7abb      	ldrb	r3, [r7, #10]
    41a2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    41a6:	b2db      	uxtb	r3, r3
    41a8:	7afa      	ldrb	r2, [r7, #11]
    41aa:	68f8      	ldr	r0, [r7, #12]
    41ac:	4611      	mov	r1, r2
    41ae:	461a      	mov	r2, r3
    41b0:	f241 4370 	movw	r3, #5232	; 0x1470
    41b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    41b8:	f7ff ff68 	bl	408c <vc_read_reg>
    41bc:	4603      	mov	r3, r0
    41be:	2b00      	cmp	r3, #0
    41c0:	d11a      	bne.n	41f8 <read_bus_voltage+0x94>
        bvol = read[0]<<8 | read[1];
    41c2:	f241 4370 	movw	r3, #5232	; 0x1470
    41c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    41ca:	781b      	ldrb	r3, [r3, #0]
    41cc:	ea4f 2303 	mov.w	r3, r3, lsl #8
    41d0:	b29a      	uxth	r2, r3
    41d2:	f241 4370 	movw	r3, #5232	; 0x1470
    41d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    41da:	785b      	ldrb	r3, [r3, #1]
    41dc:	ea42 0303 	orr.w	r3, r2, r3
    41e0:	b29b      	uxth	r3, r3
    41e2:	b29a      	uxth	r2, r3
    41e4:	f241 4372 	movw	r3, #5234	; 0x1472
    41e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    41ec:	801a      	strh	r2, [r3, #0]
        *flag = 0;
    41ee:	687b      	ldr	r3, [r7, #4]
    41f0:	f04f 0200 	mov.w	r2, #0
    41f4:	701a      	strb	r2, [r3, #0]
    41f6:	e00a      	b.n	420e <read_bus_voltage+0xaa>

    } else {
        *flag = 1;
    41f8:	687b      	ldr	r3, [r7, #4]
    41fa:	f04f 0201 	mov.w	r2, #1
    41fe:	701a      	strb	r2, [r3, #0]
        bvol = 0;
    4200:	f241 4372 	movw	r3, #5234	; 0x1472
    4204:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4208:	f04f 0200 	mov.w	r2, #0
    420c:	801a      	strh	r2, [r3, #0]
    }
    return bvol;
    420e:	f241 4372 	movw	r3, #5234	; 0x1472
    4212:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4216:	881b      	ldrh	r3, [r3, #0]
}
    4218:	4618      	mov	r0, r3
    421a:	f107 0710 	add.w	r7, r7, #16
    421e:	46bd      	mov	sp, r7
    4220:	bd80      	pop	{r7, pc}
    4222:	bf00      	nop

00004224 <read_shunt_voltage>:

uint16_t read_shunt_voltage(i2c_instance_t* I2C, uint8_t addr, uint8_t chx,uint8_t *flag) {
    4224:	b580      	push	{r7, lr}
    4226:	b084      	sub	sp, #16
    4228:	af00      	add	r7, sp, #0
    422a:	60f8      	str	r0, [r7, #12]
    422c:	607b      	str	r3, [r7, #4]
    422e:	460b      	mov	r3, r1
    4230:	72fb      	strb	r3, [r7, #11]
    4232:	4613      	mov	r3, r2
    4234:	72bb      	strb	r3, [r7, #10]
    read[0] = 0;
    4236:	f241 4370 	movw	r3, #5232	; 0x1470
    423a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    423e:	f04f 0200 	mov.w	r2, #0
    4242:	701a      	strb	r2, [r3, #0]
    read[1] = 0;
    4244:	f241 4370 	movw	r3, #5232	; 0x1470
    4248:	f2c2 0300 	movt	r3, #8192	; 0x2000
    424c:	f04f 0200 	mov.w	r2, #0
    4250:	705a      	strb	r2, [r3, #1]
    bvol = 0;
    4252:	f241 4372 	movw	r3, #5234	; 0x1472
    4256:	f2c2 0300 	movt	r3, #8192	; 0x2000
    425a:	f04f 0200 	mov.w	r2, #0
    425e:	801a      	strh	r2, [r3, #0]
    if(vc_read_reg(I2C, addr,VC_SHUNTV_CHx(chx),read) == 0) {
    4260:	7abb      	ldrb	r3, [r7, #10]
    4262:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4266:	b2db      	uxtb	r3, r3
    4268:	f103 33ff 	add.w	r3, r3, #4294967295
    426c:	b2db      	uxtb	r3, r3
    426e:	7afa      	ldrb	r2, [r7, #11]
    4270:	68f8      	ldr	r0, [r7, #12]
    4272:	4611      	mov	r1, r2
    4274:	461a      	mov	r2, r3
    4276:	f241 4370 	movw	r3, #5232	; 0x1470
    427a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    427e:	f7ff ff05 	bl	408c <vc_read_reg>
    4282:	4603      	mov	r3, r0
    4284:	2b00      	cmp	r3, #0
    4286:	d11a      	bne.n	42be <read_shunt_voltage+0x9a>
        bvol = read[0]<<8 | read[1];
    4288:	f241 4370 	movw	r3, #5232	; 0x1470
    428c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4290:	781b      	ldrb	r3, [r3, #0]
    4292:	ea4f 2303 	mov.w	r3, r3, lsl #8
    4296:	b29a      	uxth	r2, r3
    4298:	f241 4370 	movw	r3, #5232	; 0x1470
    429c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    42a0:	785b      	ldrb	r3, [r3, #1]
    42a2:	ea42 0303 	orr.w	r3, r2, r3
    42a6:	b29b      	uxth	r3, r3
    42a8:	b29a      	uxth	r2, r3
    42aa:	f241 4372 	movw	r3, #5234	; 0x1472
    42ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    42b2:	801a      	strh	r2, [r3, #0]
        *flag = 0;
    42b4:	687b      	ldr	r3, [r7, #4]
    42b6:	f04f 0200 	mov.w	r2, #0
    42ba:	701a      	strb	r2, [r3, #0]
    42bc:	e00a      	b.n	42d4 <read_shunt_voltage+0xb0>
    } else {
        *flag = 1;
    42be:	687b      	ldr	r3, [r7, #4]
    42c0:	f04f 0201 	mov.w	r2, #1
    42c4:	701a      	strb	r2, [r3, #0]
        bvol = 0;
    42c6:	f241 4372 	movw	r3, #5234	; 0x1472
    42ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    42ce:	f04f 0200 	mov.w	r2, #0
    42d2:	801a      	strh	r2, [r3, #0]
    }
    return bvol;
    42d4:	f241 4372 	movw	r3, #5234	; 0x1472
    42d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    42dc:	881b      	ldrh	r3, [r3, #0]
}
    42de:	4618      	mov	r0, r3
    42e0:	f107 0710 	add.w	r7, r7, #16
    42e4:	46bd      	mov	sp, r7
    42e6:	bd80      	pop	{r7, pc}

000042e8 <ADC_Init>:
 *      Author: S-SPACE
 */

#include "ADC.h"

uint8_t ADC_Init(i2c_instance_t *i2c_chx,uint8_t address){
    42e8:	b580      	push	{r7, lr}
    42ea:	b088      	sub	sp, #32
    42ec:	af02      	add	r7, sp, #8
    42ee:	6078      	str	r0, [r7, #4]
    42f0:	460b      	mov	r3, r1
    42f2:	70fb      	strb	r3, [r7, #3]
    i2c_status_t status;
    uint8_t channel = 0;
    42f4:	f04f 0300 	mov.w	r3, #0
    42f8:	75bb      	strb	r3, [r7, #22]
    uint8_t return_value = 0;
    42fa:	f04f 0300 	mov.w	r3, #0
    42fe:	75fb      	strb	r3, [r7, #23]
    //Write max and min values to DATA HIGH and DATA LOW registers respectively for all channels
    uint8_t DATA_HIGH[] = {DATA_HIGH_REG(0),DATAHIGH_MAX_H,DATAHIGH_MAX_L};
    4300:	f24b 0254 	movw	r2, #45140	; 0xb054
    4304:	f2c0 0200 	movt	r2, #0
    4308:	f107 0310 	add.w	r3, r7, #16
    430c:	6812      	ldr	r2, [r2, #0]
    430e:	4611      	mov	r1, r2
    4310:	8019      	strh	r1, [r3, #0]
    4312:	f103 0302 	add.w	r3, r3, #2
    4316:	ea4f 4212 	mov.w	r2, r2, lsr #16
    431a:	701a      	strb	r2, [r3, #0]
    uint8_t DATA_LOW[] = {DATA_LOW_REG(0),DATA_LOW_MIN_H,DATA_LOW_MIN_L};
    431c:	f04f 0304 	mov.w	r3, #4
    4320:	733b      	strb	r3, [r7, #12]
    4322:	f04f 0300 	mov.w	r3, #0
    4326:	737b      	strb	r3, [r7, #13]
    4328:	f04f 0300 	mov.w	r3, #0
    432c:	73bb      	strb	r3, [r7, #14]
    for(;channel <= 3;channel++) {
    432e:	e049      	b.n	43c4 <ADC_Init+0xdc>
        DATA_HIGH[0] = DATA_HIGH_REG(channel);
    4330:	7dbb      	ldrb	r3, [r7, #22]
    4332:	461a      	mov	r2, r3
    4334:	ea4f 0242 	mov.w	r2, r2, lsl #1
    4338:	4413      	add	r3, r2
    433a:	b2db      	uxtb	r3, r3
    433c:	f103 0305 	add.w	r3, r3, #5
    4340:	b2db      	uxtb	r3, r3
    4342:	743b      	strb	r3, [r7, #16]
        DATA_LOW[0] = DATA_LOW_REG(channel);
    4344:	7dbb      	ldrb	r3, [r7, #22]
    4346:	461a      	mov	r2, r3
    4348:	ea4f 0242 	mov.w	r2, r2, lsl #1
    434c:	4413      	add	r3, r2
    434e:	b2db      	uxtb	r3, r3
    4350:	f103 0304 	add.w	r3, r3, #4
    4354:	b2db      	uxtb	r3, r3
    4356:	733b      	strb	r3, [r7, #12]
        I2C_write(i2c_chx,address,DATA_HIGH,3,I2C_RELEASE_BUS);
    4358:	78fa      	ldrb	r2, [r7, #3]
    435a:	f107 0310 	add.w	r3, r7, #16
    435e:	f04f 0100 	mov.w	r1, #0
    4362:	9100      	str	r1, [sp, #0]
    4364:	6878      	ldr	r0, [r7, #4]
    4366:	4611      	mov	r1, r2
    4368:	461a      	mov	r2, r3
    436a:	f04f 0303 	mov.w	r3, #3
    436e:	f004 ffe7 	bl	9340 <I2C_write>
        status = I2C_wait_complete(i2c_chx, I2C_NO_TIMEOUT);
    4372:	6878      	ldr	r0, [r7, #4]
    4374:	f04f 0100 	mov.w	r1, #0
    4378:	f005 f95e 	bl	9638 <I2C_wait_complete>
    437c:	4603      	mov	r3, r0
    437e:	757b      	strb	r3, [r7, #21]
        I2C_write(i2c_chx,address,DATA_LOW,3,I2C_RELEASE_BUS);
    4380:	78fa      	ldrb	r2, [r7, #3]
    4382:	f107 030c 	add.w	r3, r7, #12
    4386:	f04f 0100 	mov.w	r1, #0
    438a:	9100      	str	r1, [sp, #0]
    438c:	6878      	ldr	r0, [r7, #4]
    438e:	4611      	mov	r1, r2
    4390:	461a      	mov	r2, r3
    4392:	f04f 0303 	mov.w	r3, #3
    4396:	f004 ffd3 	bl	9340 <I2C_write>
        status = I2C_wait_complete(i2c_chx, I2C_NO_TIMEOUT);
    439a:	6878      	ldr	r0, [r7, #4]
    439c:	f04f 0100 	mov.w	r1, #0
    43a0:	f005 f94a 	bl	9638 <I2C_wait_complete>
    43a4:	4603      	mov	r3, r0
    43a6:	757b      	strb	r3, [r7, #21]
        return_value |= (status << channel);
    43a8:	7d7a      	ldrb	r2, [r7, #21]
    43aa:	7dbb      	ldrb	r3, [r7, #22]
    43ac:	fa02 f303 	lsl.w	r3, r2, r3
    43b0:	b2da      	uxtb	r2, r3
    43b2:	7dfb      	ldrb	r3, [r7, #23]
    43b4:	ea42 0303 	orr.w	r3, r2, r3
    43b8:	b2db      	uxtb	r3, r3
    43ba:	75fb      	strb	r3, [r7, #23]
    uint8_t channel = 0;
    uint8_t return_value = 0;
    //Write max and min values to DATA HIGH and DATA LOW registers respectively for all channels
    uint8_t DATA_HIGH[] = {DATA_HIGH_REG(0),DATAHIGH_MAX_H,DATAHIGH_MAX_L};
    uint8_t DATA_LOW[] = {DATA_LOW_REG(0),DATA_LOW_MIN_H,DATA_LOW_MIN_L};
    for(;channel <= 3;channel++) {
    43bc:	7dbb      	ldrb	r3, [r7, #22]
    43be:	f103 0301 	add.w	r3, r3, #1
    43c2:	75bb      	strb	r3, [r7, #22]
    43c4:	7dbb      	ldrb	r3, [r7, #22]
    43c6:	2b03      	cmp	r3, #3
    43c8:	d9b2      	bls.n	4330 <ADC_Init+0x48>
        I2C_write(i2c_chx,address,DATA_LOW,3,I2C_RELEASE_BUS);
        status = I2C_wait_complete(i2c_chx, I2C_NO_TIMEOUT);
        return_value |= (status << channel);
    }

    return return_value;
    43ca:	7dfb      	ldrb	r3, [r7, #23]
}
    43cc:	4618      	mov	r0, r3
    43ce:	f107 0718 	add.w	r7, r7, #24
    43d2:	46bd      	mov	sp, r7
    43d4:	bd80      	pop	{r7, pc}
    43d6:	bf00      	nop

000043d8 <get_ADC_value>:

uint16_t get_ADC_value(i2c_instance_t *i2c_chx,uint8_t address,uint8_t chx,uint8_t *flag) {
    43d8:	b580      	push	{r7, lr}
    43da:	b08c      	sub	sp, #48	; 0x30
    43dc:	af04      	add	r7, sp, #16
    43de:	60f8      	str	r0, [r7, #12]
    43e0:	607b      	str	r3, [r7, #4]
    43e2:	460b      	mov	r3, r1
    43e4:	72fb      	strb	r3, [r7, #11]
    43e6:	4613      	mov	r3, r2
    43e8:	72bb      	strb	r3, [r7, #10]
    uint8_t adc_read_value[2];
    uint8_t ch_read[] = {chx};
    43ea:	7abb      	ldrb	r3, [r7, #10]
    43ec:	753b      	strb	r3, [r7, #20]
    ch_read[0] |= 0x8;
    43ee:	7d3b      	ldrb	r3, [r7, #20]
    43f0:	f043 0308 	orr.w	r3, r3, #8
    43f4:	b2db      	uxtb	r3, r3
    43f6:	753b      	strb	r3, [r7, #20]
    ch_read[0] = ch_read[0] << 4;
    43f8:	7d3b      	ldrb	r3, [r7, #20]
    43fa:	ea4f 1303 	mov.w	r3, r3, lsl #4
    43fe:	b2db      	uxtb	r3, r3
    4400:	753b      	strb	r3, [r7, #20]
    uint8_t status;
    uint16_t voltage;
    I2C_write_read(i2c_chx,address,ch_read,1,adc_read_value,2,I2C_RELEASE_BUS);
    4402:	7afa      	ldrb	r2, [r7, #11]
    4404:	f107 0314 	add.w	r3, r7, #20
    4408:	f107 0118 	add.w	r1, r7, #24
    440c:	9100      	str	r1, [sp, #0]
    440e:	f04f 0102 	mov.w	r1, #2
    4412:	9101      	str	r1, [sp, #4]
    4414:	f04f 0100 	mov.w	r1, #0
    4418:	9102      	str	r1, [sp, #8]
    441a:	68f8      	ldr	r0, [r7, #12]
    441c:	4611      	mov	r1, r2
    441e:	461a      	mov	r2, r3
    4420:	f04f 0301 	mov.w	r3, #1
    4424:	f005 f870 	bl	9508 <I2C_write_read>
    status = I2C_wait_complete(i2c_chx, I2C_NO_TIMEOUT);
    4428:	68f8      	ldr	r0, [r7, #12]
    442a:	f04f 0100 	mov.w	r1, #0
    442e:	f005 f903 	bl	9638 <I2C_wait_complete>
    4432:	4603      	mov	r3, r0
    4434:	777b      	strb	r3, [r7, #29]
    if(status != 0) {
    4436:	7f7b      	ldrb	r3, [r7, #29]
    4438:	2b00      	cmp	r3, #0
    443a:	d004      	beq.n	4446 <get_ADC_value+0x6e>
        *flag = 1;
    443c:	687b      	ldr	r3, [r7, #4]
    443e:	f04f 0201 	mov.w	r2, #1
    4442:	701a      	strb	r2, [r3, #0]
    4444:	e012      	b.n	446c <get_ADC_value+0x94>
    } else {
        voltage = (adc_read_value[0] << 8 ) | adc_read_value[1];
    4446:	7e3b      	ldrb	r3, [r7, #24]
    4448:	ea4f 2303 	mov.w	r3, r3, lsl #8
    444c:	b29a      	uxth	r2, r3
    444e:	7e7b      	ldrb	r3, [r7, #25]
    4450:	ea42 0303 	orr.w	r3, r2, r3
    4454:	b29b      	uxth	r3, r3
    4456:	83fb      	strh	r3, [r7, #30]
        voltage &= 0x0FFF;
    4458:	8bfb      	ldrh	r3, [r7, #30]
    445a:	ea4f 5303 	mov.w	r3, r3, lsl #20
    445e:	ea4f 5313 	mov.w	r3, r3, lsr #20
    4462:	83fb      	strh	r3, [r7, #30]
        *flag = 0;
    4464:	687b      	ldr	r3, [r7, #4]
    4466:	f04f 0200 	mov.w	r2, #0
    446a:	701a      	strb	r2, [r3, #0]
    }
    return voltage;
    446c:	8bfb      	ldrh	r3, [r7, #30]
}
    446e:	4618      	mov	r0, r3
    4470:	f107 0720 	add.w	r7, r7, #32
    4474:	46bd      	mov	sp, r7
    4476:	bd80      	pop	{r7, pc}

00004478 <SD_Init>:
uint8_t CMD8[] = {0x48, 0x00, 0x00, 0x01, 0xAA, 0x87,0xff};
uint8_t CMD58[] = {0x7A,0x00,0x00,0x00,0x00,0xFD,0xFF};
uint8_t CMD55[] = {0x77, 0x00, 0x00, 0x00, 0x00, 0x65,0xff};	// last 0xff is use to give sd card buffer clock
uint8_t ACMD41[] = {0x69, 0x40, 0x00, 0x00, 0x00, 0xE5,0xff};
uint8_t CMD1[] = {0x41,0x00,0x00,0x00,0x00,0xF9,0xff};
uint8_t SD_Init() {
    4478:	b580      	push	{r7, lr}
    447a:	b086      	sub	sp, #24
    447c:	af02      	add	r7, sp, #8
	flag = 0;
    447e:	f241 4376 	movw	r3, #5238	; 0x1476
    4482:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4486:	f04f 0200 	mov.w	r2, #0
    448a:	701a      	strb	r2, [r3, #0]
	MSS_GPIO_set_output( SD_CARD_GPIO,1);
    448c:	f04f 000a 	mov.w	r0, #10
    4490:	f04f 0101 	mov.w	r1, #1
    4494:	f004 f9ec 	bl	8870 <MSS_GPIO_set_output>
	uint8_t rx_buffer[5] = {0x00,0x00,0x00,0x00,0x00};
    4498:	f04f 0300 	mov.w	r3, #0
    449c:	713b      	strb	r3, [r7, #4]
    449e:	f04f 0300 	mov.w	r3, #0
    44a2:	717b      	strb	r3, [r7, #5]
    44a4:	f04f 0300 	mov.w	r3, #0
    44a8:	71bb      	strb	r3, [r7, #6]
    44aa:	f04f 0300 	mov.w	r3, #0
    44ae:	71fb      	strb	r3, [r7, #7]
    44b0:	f04f 0300 	mov.w	r3, #0
    44b4:	723b      	strb	r3, [r7, #8]

	uint32_t i = 0;
    44b6:	f04f 0300 	mov.w	r3, #0
    44ba:	60fb      	str	r3, [r7, #12]

	for(i =0; i<10; i++){
    44bc:	f04f 0300 	mov.w	r3, #0
    44c0:	60fb      	str	r3, [r7, #12]
    44c2:	e00b      	b.n	44dc <SD_Init+0x64>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    44c4:	f241 5000 	movw	r0, #5376	; 0x1500
    44c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    44cc:	f04f 01ff 	mov.w	r1, #255	; 0xff
    44d0:	f002 fe38 	bl	7144 <MSS_SPI_transfer_frame>
	MSS_GPIO_set_output( SD_CARD_GPIO,1);
	uint8_t rx_buffer[5] = {0x00,0x00,0x00,0x00,0x00};

	uint32_t i = 0;

	for(i =0; i<10; i++){
    44d4:	68fb      	ldr	r3, [r7, #12]
    44d6:	f103 0301 	add.w	r3, r3, #1
    44da:	60fb      	str	r3, [r7, #12]
    44dc:	68fb      	ldr	r3, [r7, #12]
    44de:	2b09      	cmp	r3, #9
    44e0:	d9f0      	bls.n	44c4 <SD_Init+0x4c>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
	}

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    44e2:	f241 5000 	movw	r0, #5376	; 0x1500
    44e6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    44ea:	f04f 0100 	mov.w	r1, #0
    44ee:	f002 fd5d 	bl	6fac <MSS_SPI_set_slave_select>
	do {
		MSS_SPI_transfer_block(&g_mss_spi1, CMD0, 7, rx_buffer, 1);
    44f2:	f107 0304 	add.w	r3, r7, #4
    44f6:	f04f 0201 	mov.w	r2, #1
    44fa:	9200      	str	r2, [sp, #0]
    44fc:	f241 5000 	movw	r0, #5376	; 0x1500
    4500:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4504:	f240 010c 	movw	r1, #12
    4508:	f2c2 0100 	movt	r1, #8192	; 0x2000
    450c:	f04f 0207 	mov.w	r2, #7
    4510:	f002 fe78 	bl	7204 <MSS_SPI_transfer_block>
		i++;
    4514:	68fb      	ldr	r3, [r7, #12]
    4516:	f103 0301 	add.w	r3, r3, #1
    451a:	60fb      	str	r3, [r7, #12]
		if(rx_buffer[0] == 1) {
    451c:	793b      	ldrb	r3, [r7, #4]
    451e:	2b01      	cmp	r3, #1
    4520:	d006      	beq.n	4530 <SD_Init+0xb8>
			break;
		}
	} while(rx_buffer[0] != 1 && i < 255);
    4522:	793b      	ldrb	r3, [r7, #4]
    4524:	2b01      	cmp	r3, #1
    4526:	d004      	beq.n	4532 <SD_Init+0xba>
    4528:	68fb      	ldr	r3, [r7, #12]
    452a:	2bfe      	cmp	r3, #254	; 0xfe
    452c:	d9e1      	bls.n	44f2 <SD_Init+0x7a>
    452e:	e000      	b.n	4532 <SD_Init+0xba>
	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
	do {
		MSS_SPI_transfer_block(&g_mss_spi1, CMD0, 7, rx_buffer, 1);
		i++;
		if(rx_buffer[0] == 1) {
			break;
    4530:	bf00      	nop
		}
	} while(rx_buffer[0] != 1 && i < 255);


	i = 0;
    4532:	f04f 0300 	mov.w	r3, #0
    4536:	60fb      	str	r3, [r7, #12]


	do {
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4538:	f241 5000 	movw	r0, #5376	; 0x1500
    453c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4540:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4544:	f002 fdfe 	bl	7144 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4548:	f241 5000 	movw	r0, #5376	; 0x1500
    454c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4550:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4554:	f002 fdf6 	bl	7144 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_block(&g_mss_spi1, CMD8, 7, rx_buffer, 5);
    4558:	f107 0304 	add.w	r3, r7, #4
    455c:	f04f 0205 	mov.w	r2, #5
    4560:	9200      	str	r2, [sp, #0]
    4562:	f241 5000 	movw	r0, #5376	; 0x1500
    4566:	f2c2 0000 	movt	r0, #8192	; 0x2000
    456a:	f240 0114 	movw	r1, #20
    456e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    4572:	f04f 0207 	mov.w	r2, #7
    4576:	f002 fe45 	bl	7204 <MSS_SPI_transfer_block>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    457a:	f241 5000 	movw	r0, #5376	; 0x1500
    457e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4582:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4586:	f002 fddd 	bl	7144 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    458a:	f241 5000 	movw	r0, #5376	; 0x1500
    458e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4592:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4596:	f002 fdd5 	bl	7144 <MSS_SPI_transfer_frame>

		i++;
    459a:	68fb      	ldr	r3, [r7, #12]
    459c:	f103 0301 	add.w	r3, r3, #1
    45a0:	60fb      	str	r3, [r7, #12]
		if(rx_buffer[4] == 0xaa && rx_buffer[3] == 0x01 && rx_buffer[2] == 0x00 && rx_buffer[1] == 0x00) {
    45a2:	7a3b      	ldrb	r3, [r7, #8]
    45a4:	2baa      	cmp	r3, #170	; 0xaa
    45a6:	d110      	bne.n	45ca <SD_Init+0x152>
    45a8:	79fb      	ldrb	r3, [r7, #7]
    45aa:	2b01      	cmp	r3, #1
    45ac:	d10d      	bne.n	45ca <SD_Init+0x152>
    45ae:	79bb      	ldrb	r3, [r7, #6]
    45b0:	2b00      	cmp	r3, #0
    45b2:	d10a      	bne.n	45ca <SD_Init+0x152>
    45b4:	797b      	ldrb	r3, [r7, #5]
    45b6:	2b00      	cmp	r3, #0
    45b8:	d107      	bne.n	45ca <SD_Init+0x152>
			flag =  1;
    45ba:	f241 4376 	movw	r3, #5238	; 0x1476
    45be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    45c2:	f04f 0201 	mov.w	r2, #1
    45c6:	701a      	strb	r2, [r3, #0]
			break;
    45c8:	e002      	b.n	45d0 <SD_Init+0x158>
		}

	} while( i < 255);
    45ca:	68fb      	ldr	r3, [r7, #12]
    45cc:	2bfe      	cmp	r3, #254	; 0xfe
    45ce:	d9b3      	bls.n	4538 <SD_Init+0xc0>
	if(i >= 255) {
    45d0:	68fb      	ldr	r3, [r7, #12]
    45d2:	2bfe      	cmp	r3, #254	; 0xfe
    45d4:	d90a      	bls.n	45ec <SD_Init+0x174>
		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    45d6:	f241 5000 	movw	r0, #5376	; 0x1500
    45da:	f2c2 0000 	movt	r0, #8192	; 0x2000
    45de:	f04f 0100 	mov.w	r1, #0
    45e2:	f002 fd67 	bl	70b4 <MSS_SPI_clear_slave_select>
		return 1;
    45e6:	f04f 0301 	mov.w	r3, #1
    45ea:	e17e      	b.n	48ea <SD_Init+0x472>
	}


	rx_buffer[0] = 0x00;
    45ec:	f04f 0300 	mov.w	r3, #0
    45f0:	713b      	strb	r3, [r7, #4]
	rx_buffer[1] = 0x00;
    45f2:	f04f 0300 	mov.w	r3, #0
    45f6:	717b      	strb	r3, [r7, #5]
	rx_buffer[2] = 0x00;
    45f8:	f04f 0300 	mov.w	r3, #0
    45fc:	71bb      	strb	r3, [r7, #6]
	rx_buffer[3] = 0x00;
    45fe:	f04f 0300 	mov.w	r3, #0
    4602:	71fb      	strb	r3, [r7, #7]
	rx_buffer[4] = 0x00;
    4604:	f04f 0300 	mov.w	r3, #0
    4608:	723b      	strb	r3, [r7, #8]
	i = 0;
    460a:	f04f 0300 	mov.w	r3, #0
    460e:	60fb      	str	r3, [r7, #12]
	flag = 0;
    4610:	f241 4376 	movw	r3, #5238	; 0x1476
    4614:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4618:	f04f 0200 	mov.w	r2, #0
    461c:	701a      	strb	r2, [r3, #0]
	do {
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    461e:	f241 5000 	movw	r0, #5376	; 0x1500
    4622:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4626:	f04f 01ff 	mov.w	r1, #255	; 0xff
    462a:	f002 fd8b 	bl	7144 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    462e:	f241 5000 	movw	r0, #5376	; 0x1500
    4632:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4636:	f04f 01ff 	mov.w	r1, #255	; 0xff
    463a:	f002 fd83 	bl	7144 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_block(&g_mss_spi1, CMD58, 7, rx_buffer, 5);
    463e:	f107 0304 	add.w	r3, r7, #4
    4642:	f04f 0205 	mov.w	r2, #5
    4646:	9200      	str	r2, [sp, #0]
    4648:	f241 5000 	movw	r0, #5376	; 0x1500
    464c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4650:	f240 011c 	movw	r1, #28
    4654:	f2c2 0100 	movt	r1, #8192	; 0x2000
    4658:	f04f 0207 	mov.w	r2, #7
    465c:	f002 fdd2 	bl	7204 <MSS_SPI_transfer_block>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4660:	f241 5000 	movw	r0, #5376	; 0x1500
    4664:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4668:	f04f 01ff 	mov.w	r1, #255	; 0xff
    466c:	f002 fd6a 	bl	7144 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4670:	f241 5000 	movw	r0, #5376	; 0x1500
    4674:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4678:	f04f 01ff 	mov.w	r1, #255	; 0xff
    467c:	f002 fd62 	bl	7144 <MSS_SPI_transfer_frame>

		i++;
    4680:	68fb      	ldr	r3, [r7, #12]
    4682:	f103 0301 	add.w	r3, r3, #1
    4686:	60fb      	str	r3, [r7, #12]

		if(rx_buffer[3] == 0x80 && rx_buffer[2] == 0xFF) {
    4688:	79fb      	ldrb	r3, [r7, #7]
    468a:	2b80      	cmp	r3, #128	; 0x80
    468c:	d10a      	bne.n	46a4 <SD_Init+0x22c>
    468e:	79bb      	ldrb	r3, [r7, #6]
    4690:	2bff      	cmp	r3, #255	; 0xff
    4692:	d107      	bne.n	46a4 <SD_Init+0x22c>
			flag = 1;
    4694:	f241 4376 	movw	r3, #5238	; 0x1476
    4698:	f2c2 0300 	movt	r3, #8192	; 0x2000
    469c:	f04f 0201 	mov.w	r2, #1
    46a0:	701a      	strb	r2, [r3, #0]
			break;
    46a2:	e002      	b.n	46aa <SD_Init+0x232>
		}

	} while( i < 255);
    46a4:	68fb      	ldr	r3, [r7, #12]
    46a6:	2bfe      	cmp	r3, #254	; 0xfe
    46a8:	d9b9      	bls.n	461e <SD_Init+0x1a6>
	if(i >= 255) {
    46aa:	68fb      	ldr	r3, [r7, #12]
    46ac:	2bfe      	cmp	r3, #254	; 0xfe
    46ae:	d90a      	bls.n	46c6 <SD_Init+0x24e>
		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    46b0:	f241 5000 	movw	r0, #5376	; 0x1500
    46b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    46b8:	f04f 0100 	mov.w	r1, #0
    46bc:	f002 fcfa 	bl	70b4 <MSS_SPI_clear_slave_select>
		return 1;
    46c0:	f04f 0301 	mov.w	r3, #1
    46c4:	e111      	b.n	48ea <SD_Init+0x472>
	}



	rx_buffer[0] = 0x00;
    46c6:	f04f 0300 	mov.w	r3, #0
    46ca:	713b      	strb	r3, [r7, #4]
	rx_buffer[1] = 0x00;
    46cc:	f04f 0300 	mov.w	r3, #0
    46d0:	717b      	strb	r3, [r7, #5]
	rx_buffer[2] = 0x00;
    46d2:	f04f 0300 	mov.w	r3, #0
    46d6:	71bb      	strb	r3, [r7, #6]
	rx_buffer[3] = 0x00;
    46d8:	f04f 0300 	mov.w	r3, #0
    46dc:	71fb      	strb	r3, [r7, #7]
	rx_buffer[4] = 0x00;
    46de:	f04f 0300 	mov.w	r3, #0
    46e2:	723b      	strb	r3, [r7, #8]
	i = 0;
    46e4:	f04f 0300 	mov.w	r3, #0
    46e8:	60fb      	str	r3, [r7, #12]
	flag = 0;
    46ea:	f241 4376 	movw	r3, #5238	; 0x1476
    46ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    46f2:	f04f 0200 	mov.w	r2, #0
    46f6:	701a      	strb	r2, [r3, #0]


	do {
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    46f8:	f241 5000 	movw	r0, #5376	; 0x1500
    46fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4700:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4704:	f002 fd1e 	bl	7144 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4708:	f241 5000 	movw	r0, #5376	; 0x1500
    470c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4710:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4714:	f002 fd16 	bl	7144 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_block(&g_mss_spi1, CMD55, 7, rx_buffer, 1);
    4718:	f107 0304 	add.w	r3, r7, #4
    471c:	f04f 0201 	mov.w	r2, #1
    4720:	9200      	str	r2, [sp, #0]
    4722:	f241 5000 	movw	r0, #5376	; 0x1500
    4726:	f2c2 0000 	movt	r0, #8192	; 0x2000
    472a:	f240 0124 	movw	r1, #36	; 0x24
    472e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    4732:	f04f 0207 	mov.w	r2, #7
    4736:	f002 fd65 	bl	7204 <MSS_SPI_transfer_block>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    473a:	f241 5000 	movw	r0, #5376	; 0x1500
    473e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4742:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4746:	f002 fcfd 	bl	7144 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_block(&g_mss_spi1, ACMD41, 7, rx_buffer, 1);
    474a:	f107 0304 	add.w	r3, r7, #4
    474e:	f04f 0201 	mov.w	r2, #1
    4752:	9200      	str	r2, [sp, #0]
    4754:	f241 5000 	movw	r0, #5376	; 0x1500
    4758:	f2c2 0000 	movt	r0, #8192	; 0x2000
    475c:	f240 012c 	movw	r1, #44	; 0x2c
    4760:	f2c2 0100 	movt	r1, #8192	; 0x2000
    4764:	f04f 0207 	mov.w	r2, #7
    4768:	f002 fd4c 	bl	7204 <MSS_SPI_transfer_block>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    476c:	f241 5000 	movw	r0, #5376	; 0x1500
    4770:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4774:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4778:	f002 fce4 	bl	7144 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    477c:	f241 5000 	movw	r0, #5376	; 0x1500
    4780:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4784:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4788:	f002 fcdc 	bl	7144 <MSS_SPI_transfer_frame>

		i++;
    478c:	68fb      	ldr	r3, [r7, #12]
    478e:	f103 0301 	add.w	r3, r3, #1
    4792:	60fb      	str	r3, [r7, #12]

		if(rx_buffer[0] == 0x00) {
    4794:	793b      	ldrb	r3, [r7, #4]
    4796:	2b00      	cmp	r3, #0
    4798:	d107      	bne.n	47aa <SD_Init+0x332>
			flag = 1;
    479a:	f241 4376 	movw	r3, #5238	; 0x1476
    479e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    47a2:	f04f 0201 	mov.w	r2, #1
    47a6:	701a      	strb	r2, [r3, #0]
			break;
    47a8:	e004      	b.n	47b4 <SD_Init+0x33c>
		}


	} while( i <2550);
    47aa:	68fa      	ldr	r2, [r7, #12]
    47ac:	f640 13f5 	movw	r3, #2549	; 0x9f5
    47b0:	429a      	cmp	r2, r3
    47b2:	d9a1      	bls.n	46f8 <SD_Init+0x280>
	if(flag == 0) {
    47b4:	f241 4376 	movw	r3, #5238	; 0x1476
    47b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    47bc:	781b      	ldrb	r3, [r3, #0]
    47be:	2b00      	cmp	r3, #0
    47c0:	d10a      	bne.n	47d8 <SD_Init+0x360>
		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    47c2:	f241 5000 	movw	r0, #5376	; 0x1500
    47c6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    47ca:	f04f 0100 	mov.w	r1, #0
    47ce:	f002 fc71 	bl	70b4 <MSS_SPI_clear_slave_select>
		return 1;
    47d2:	f04f 0301 	mov.w	r3, #1
    47d6:	e088      	b.n	48ea <SD_Init+0x472>
	}

	rx_buffer[0] = 0x00;
    47d8:	f04f 0300 	mov.w	r3, #0
    47dc:	713b      	strb	r3, [r7, #4]
	rx_buffer[1] = 0x00;
    47de:	f04f 0300 	mov.w	r3, #0
    47e2:	717b      	strb	r3, [r7, #5]
	rx_buffer[2] = 0x00;
    47e4:	f04f 0300 	mov.w	r3, #0
    47e8:	71bb      	strb	r3, [r7, #6]
	rx_buffer[3] = 0x00;
    47ea:	f04f 0300 	mov.w	r3, #0
    47ee:	71fb      	strb	r3, [r7, #7]
	rx_buffer[4] = 0x00;
    47f0:	f04f 0300 	mov.w	r3, #0
    47f4:	723b      	strb	r3, [r7, #8]
	i = 0;
    47f6:	f04f 0300 	mov.w	r3, #0
    47fa:	60fb      	str	r3, [r7, #12]
	flag = 0;
    47fc:	f241 4376 	movw	r3, #5238	; 0x1476
    4800:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4804:	f04f 0200 	mov.w	r2, #0
    4808:	701a      	strb	r2, [r3, #0]
	do {
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    480a:	f241 5000 	movw	r0, #5376	; 0x1500
    480e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4812:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4816:	f002 fc95 	bl	7144 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    481a:	f241 5000 	movw	r0, #5376	; 0x1500
    481e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4822:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4826:	f002 fc8d 	bl	7144 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_block(&g_mss_spi1, CMD58, 7, rx_buffer, 5);
    482a:	f107 0304 	add.w	r3, r7, #4
    482e:	f04f 0205 	mov.w	r2, #5
    4832:	9200      	str	r2, [sp, #0]
    4834:	f241 5000 	movw	r0, #5376	; 0x1500
    4838:	f2c2 0000 	movt	r0, #8192	; 0x2000
    483c:	f240 011c 	movw	r1, #28
    4840:	f2c2 0100 	movt	r1, #8192	; 0x2000
    4844:	f04f 0207 	mov.w	r2, #7
    4848:	f002 fcdc 	bl	7204 <MSS_SPI_transfer_block>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    484c:	f241 5000 	movw	r0, #5376	; 0x1500
    4850:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4854:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4858:	f002 fc74 	bl	7144 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    485c:	f241 5000 	movw	r0, #5376	; 0x1500
    4860:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4864:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4868:	f002 fc6c 	bl	7144 <MSS_SPI_transfer_frame>

		i++;
    486c:	68fb      	ldr	r3, [r7, #12]
    486e:	f103 0301 	add.w	r3, r3, #1
    4872:	60fb      	str	r3, [r7, #12]

		if(rx_buffer[3] == 0x80 && rx_buffer[2] == 0xFF) {
    4874:	79fb      	ldrb	r3, [r7, #7]
    4876:	2b80      	cmp	r3, #128	; 0x80
    4878:	d10a      	bne.n	4890 <SD_Init+0x418>
    487a:	79bb      	ldrb	r3, [r7, #6]
    487c:	2bff      	cmp	r3, #255	; 0xff
    487e:	d107      	bne.n	4890 <SD_Init+0x418>
			flag = 1;
    4880:	f241 4376 	movw	r3, #5238	; 0x1476
    4884:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4888:	f04f 0201 	mov.w	r2, #1
    488c:	701a      	strb	r2, [r3, #0]
			break;
    488e:	e002      	b.n	4896 <SD_Init+0x41e>
		}

	} while( i < 255);
    4890:	68fb      	ldr	r3, [r7, #12]
    4892:	2bfe      	cmp	r3, #254	; 0xfe
    4894:	d9b9      	bls.n	480a <SD_Init+0x392>

	if(i >= 255) {
    4896:	68fb      	ldr	r3, [r7, #12]
    4898:	2bfe      	cmp	r3, #254	; 0xfe
    489a:	d90a      	bls.n	48b2 <SD_Init+0x43a>
		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    489c:	f241 5000 	movw	r0, #5376	; 0x1500
    48a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    48a4:	f04f 0100 	mov.w	r1, #0
    48a8:	f002 fc04 	bl	70b4 <MSS_SPI_clear_slave_select>
		return 1;
    48ac:	f04f 0301 	mov.w	r3, #1
    48b0:	e01b      	b.n	48ea <SD_Init+0x472>
	}

	if(flag == 1) {
    48b2:	f241 4376 	movw	r3, #5238	; 0x1476
    48b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    48ba:	781b      	ldrb	r3, [r3, #0]
    48bc:	2b01      	cmp	r3, #1
    48be:	d10a      	bne.n	48d6 <SD_Init+0x45e>
		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    48c0:	f241 5000 	movw	r0, #5376	; 0x1500
    48c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    48c8:	f04f 0100 	mov.w	r1, #0
    48cc:	f002 fbf2 	bl	70b4 <MSS_SPI_clear_slave_select>
		return 0;
    48d0:	f04f 0300 	mov.w	r3, #0
    48d4:	e009      	b.n	48ea <SD_Init+0x472>
	}
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    48d6:	f241 5000 	movw	r0, #5376	; 0x1500
    48da:	f2c2 0000 	movt	r0, #8192	; 0x2000
    48de:	f04f 0100 	mov.w	r1, #0
    48e2:	f002 fbe7 	bl	70b4 <MSS_SPI_clear_slave_select>
	return 1;
    48e6:	f04f 0301 	mov.w	r3, #1
}
    48ea:	4618      	mov	r0, r3
    48ec:	f107 0710 	add.w	r7, r7, #16
    48f0:	46bd      	mov	sp, r7
    48f2:	bd80      	pop	{r7, pc}

000048f4 <SD_Write>:

uint8_t SD_Write(uint32_t addr,uint8_t *buff) {
    48f4:	b580      	push	{r7, lr}
    48f6:	b08c      	sub	sp, #48	; 0x30
    48f8:	af02      	add	r7, sp, #8
    48fa:	6078      	str	r0, [r7, #4]
    48fc:	6039      	str	r1, [r7, #0]
	uint8_t CMD24[] = {0x58,((addr >> 24) & 0xff ),((addr >> 16) & 0xff ),((addr >> 8) & 0xff ),(addr & 0xff ),0xFF,0xff};
    48fe:	687b      	ldr	r3, [r7, #4]
    4900:	ea4f 6313 	mov.w	r3, r3, lsr #24
    4904:	b2d8      	uxtb	r0, r3
    4906:	687b      	ldr	r3, [r7, #4]
    4908:	ea4f 4313 	mov.w	r3, r3, lsr #16
    490c:	b2d9      	uxtb	r1, r3
    490e:	687b      	ldr	r3, [r7, #4]
    4910:	ea4f 2313 	mov.w	r3, r3, lsr #8
    4914:	b2da      	uxtb	r2, r3
    4916:	687b      	ldr	r3, [r7, #4]
    4918:	b2db      	uxtb	r3, r3
    491a:	f04f 0c58 	mov.w	ip, #88	; 0x58
    491e:	f887 c018 	strb.w	ip, [r7, #24]
    4922:	7678      	strb	r0, [r7, #25]
    4924:	76b9      	strb	r1, [r7, #26]
    4926:	76fa      	strb	r2, [r7, #27]
    4928:	773b      	strb	r3, [r7, #28]
    492a:	f04f 33ff 	mov.w	r3, #4294967295
    492e:	777b      	strb	r3, [r7, #29]
    4930:	f04f 33ff 	mov.w	r3, #4294967295
    4934:	77bb      	strb	r3, [r7, #30]
	uint8_t rx_buffer[5] = {0x00,0x00,0x00,0x00,0x00};
    4936:	f04f 0300 	mov.w	r3, #0
    493a:	743b      	strb	r3, [r7, #16]
    493c:	f04f 0300 	mov.w	r3, #0
    4940:	747b      	strb	r3, [r7, #17]
    4942:	f04f 0300 	mov.w	r3, #0
    4946:	74bb      	strb	r3, [r7, #18]
    4948:	f04f 0300 	mov.w	r3, #0
    494c:	74fb      	strb	r3, [r7, #19]
    494e:	f04f 0300 	mov.w	r3, #0
    4952:	753b      	strb	r3, [r7, #20]
	uint8_t flag = 0;
    4954:	f04f 0300 	mov.w	r3, #0
    4958:	77fb      	strb	r3, [r7, #31]
	uint8_t start_flag = 0xFE;
    495a:	f06f 0301 	mvn.w	r3, #1
    495e:	73fb      	strb	r3, [r7, #15]
	uint32_t i = 0,j = 0;
    4960:	f04f 0300 	mov.w	r3, #0
    4964:	623b      	str	r3, [r7, #32]
    4966:	f04f 0300 	mov.w	r3, #0
    496a:	627b      	str	r3, [r7, #36]	; 0x24

	do {
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    496c:	f241 5000 	movw	r0, #5376	; 0x1500
    4970:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4974:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4978:	f002 fbe4 	bl	7144 <MSS_SPI_transfer_frame>
		MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    497c:	f241 5000 	movw	r0, #5376	; 0x1500
    4980:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4984:	f04f 0100 	mov.w	r1, #0
    4988:	f002 fb10 	bl	6fac <MSS_SPI_set_slave_select>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    498c:	f241 5000 	movw	r0, #5376	; 0x1500
    4990:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4994:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4998:	f002 fbd4 	bl	7144 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_block(&g_mss_spi1, CMD24, 7, rx_buffer, 1);
    499c:	f107 0218 	add.w	r2, r7, #24
    49a0:	f107 0310 	add.w	r3, r7, #16
    49a4:	f04f 0101 	mov.w	r1, #1
    49a8:	9100      	str	r1, [sp, #0]
    49aa:	f241 5000 	movw	r0, #5376	; 0x1500
    49ae:	f2c2 0000 	movt	r0, #8192	; 0x2000
    49b2:	4611      	mov	r1, r2
    49b4:	f04f 0207 	mov.w	r2, #7
    49b8:	f002 fc24 	bl	7204 <MSS_SPI_transfer_block>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    49bc:	f241 5000 	movw	r0, #5376	; 0x1500
    49c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    49c4:	f04f 01ff 	mov.w	r1, #255	; 0xff
    49c8:	f002 fbbc 	bl	7144 <MSS_SPI_transfer_frame>

		i++;
    49cc:	6a3b      	ldr	r3, [r7, #32]
    49ce:	f103 0301 	add.w	r3, r3, #1
    49d2:	623b      	str	r3, [r7, #32]

		if(rx_buffer[0] == 0x00) {
    49d4:	7c3b      	ldrb	r3, [r7, #16]
    49d6:	2b00      	cmp	r3, #0
    49d8:	d177      	bne.n	4aca <SD_Write+0x1d6>
			MSS_SPI_transfer_block(&g_mss_spi1, &start_flag, 1, rx_buffer, 1);
    49da:	f107 020f 	add.w	r2, r7, #15
    49de:	f107 0310 	add.w	r3, r7, #16
    49e2:	f04f 0101 	mov.w	r1, #1
    49e6:	9100      	str	r1, [sp, #0]
    49e8:	f241 5000 	movw	r0, #5376	; 0x1500
    49ec:	f2c2 0000 	movt	r0, #8192	; 0x2000
    49f0:	4611      	mov	r1, r2
    49f2:	f04f 0201 	mov.w	r2, #1
    49f6:	f002 fc05 	bl	7204 <MSS_SPI_transfer_block>
			MSS_SPI_transfer_block(&g_mss_spi1, buff, 512, rx_buffer, 0);
    49fa:	f107 0310 	add.w	r3, r7, #16
    49fe:	f04f 0200 	mov.w	r2, #0
    4a02:	9200      	str	r2, [sp, #0]
    4a04:	f241 5000 	movw	r0, #5376	; 0x1500
    4a08:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4a0c:	6839      	ldr	r1, [r7, #0]
    4a0e:	f44f 7200 	mov.w	r2, #512	; 0x200
    4a12:	f002 fbf7 	bl	7204 <MSS_SPI_transfer_block>
			while(j<100){
    4a16:	e017      	b.n	4a48 <SD_Write+0x154>
				rx_buffer[0] = MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4a18:	f241 5000 	movw	r0, #5376	; 0x1500
    4a1c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4a20:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4a24:	f002 fb8e 	bl	7144 <MSS_SPI_transfer_frame>
    4a28:	4603      	mov	r3, r0
    4a2a:	b2db      	uxtb	r3, r3
    4a2c:	743b      	strb	r3, [r7, #16]
				if((rx_buffer[0]&0x1F) == 0x05) {
    4a2e:	7c3b      	ldrb	r3, [r7, #16]
    4a30:	f003 031f 	and.w	r3, r3, #31
    4a34:	2b05      	cmp	r3, #5
    4a36:	d103      	bne.n	4a40 <SD_Write+0x14c>
					flag = 1;
    4a38:	f04f 0301 	mov.w	r3, #1
    4a3c:	77fb      	strb	r3, [r7, #31]
					break;
    4a3e:	e006      	b.n	4a4e <SD_Write+0x15a>
				}
				j++;
    4a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    4a42:	f103 0301 	add.w	r3, r3, #1
    4a46:	627b      	str	r3, [r7, #36]	; 0x24
		i++;

		if(rx_buffer[0] == 0x00) {
			MSS_SPI_transfer_block(&g_mss_spi1, &start_flag, 1, rx_buffer, 1);
			MSS_SPI_transfer_block(&g_mss_spi1, buff, 512, rx_buffer, 0);
			while(j<100){
    4a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    4a4a:	2b63      	cmp	r3, #99	; 0x63
    4a4c:	d9e4      	bls.n	4a18 <SD_Write+0x124>
					flag = 1;
					break;
				}
				j++;
			}
			if(flag == 1) {
    4a4e:	7ffb      	ldrb	r3, [r7, #31]
    4a50:	2b01      	cmp	r3, #1
    4a52:	d13f      	bne.n	4ad4 <SD_Write+0x1e0>
				flag = 0;
    4a54:	f04f 0300 	mov.w	r3, #0
    4a58:	77fb      	strb	r3, [r7, #31]
				j = 0;
    4a5a:	f04f 0300 	mov.w	r3, #0
    4a5e:	627b      	str	r3, [r7, #36]	; 0x24
				while(j<100) {
    4a60:	e02f      	b.n	4ac2 <SD_Write+0x1ce>
					rx_buffer[0] = MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4a62:	f241 5000 	movw	r0, #5376	; 0x1500
    4a66:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4a6a:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4a6e:	f002 fb69 	bl	7144 <MSS_SPI_transfer_frame>
    4a72:	4603      	mov	r3, r0
    4a74:	b2db      	uxtb	r3, r3
    4a76:	743b      	strb	r3, [r7, #16]
					if(rx_buffer[0]!=0x00) {
    4a78:	7c3b      	ldrb	r3, [r7, #16]
    4a7a:	2b00      	cmp	r3, #0
    4a7c:	d01d      	beq.n	4aba <SD_Write+0x1c6>
						flag = 1;
    4a7e:	f04f 0301 	mov.w	r3, #1
    4a82:	77fb      	strb	r3, [r7, #31]
						MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4a84:	f241 5000 	movw	r0, #5376	; 0x1500
    4a88:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4a8c:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4a90:	f002 fb58 	bl	7144 <MSS_SPI_transfer_frame>
						MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    4a94:	f241 5000 	movw	r0, #5376	; 0x1500
    4a98:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4a9c:	f04f 0100 	mov.w	r1, #0
    4aa0:	f002 fb08 	bl	70b4 <MSS_SPI_clear_slave_select>
						MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4aa4:	f241 5000 	movw	r0, #5376	; 0x1500
    4aa8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4aac:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4ab0:	f002 fb48 	bl	7144 <MSS_SPI_transfer_frame>
						return 0;
    4ab4:	f04f 0300 	mov.w	r3, #0
    4ab8:	e035      	b.n	4b26 <SD_Write+0x232>
					}
					j++;
    4aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    4abc:	f103 0301 	add.w	r3, r3, #1
    4ac0:	627b      	str	r3, [r7, #36]	; 0x24
				j++;
			}
			if(flag == 1) {
				flag = 0;
				j = 0;
				while(j<100) {
    4ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    4ac4:	2b63      	cmp	r3, #99	; 0x63
    4ac6:	d9cc      	bls.n	4a62 <SD_Write+0x16e>
						return 0;
					}
					j++;
				}
			}
			break;
    4ac8:	e005      	b.n	4ad6 <SD_Write+0x1e2>
		}

	} while( i < 255);
    4aca:	6a3b      	ldr	r3, [r7, #32]
    4acc:	2bfe      	cmp	r3, #254	; 0xfe
    4ace:	f67f af4d 	bls.w	496c <SD_Write+0x78>
    4ad2:	e000      	b.n	4ad6 <SD_Write+0x1e2>
						return 0;
					}
					j++;
				}
			}
			break;
    4ad4:	bf00      	nop
		}

	} while( i < 255);

	if(i >= 255) {
    4ad6:	6a3b      	ldr	r3, [r7, #32]
    4ad8:	2bfe      	cmp	r3, #254	; 0xfe
    4ada:	d912      	bls.n	4b02 <SD_Write+0x20e>
		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    4adc:	f241 5000 	movw	r0, #5376	; 0x1500
    4ae0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4ae4:	f04f 0100 	mov.w	r1, #0
    4ae8:	f002 fae4 	bl	70b4 <MSS_SPI_clear_slave_select>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4aec:	f241 5000 	movw	r0, #5376	; 0x1500
    4af0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4af4:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4af8:	f002 fb24 	bl	7144 <MSS_SPI_transfer_frame>
		return 1;
    4afc:	f04f 0301 	mov.w	r3, #1
    4b00:	e011      	b.n	4b26 <SD_Write+0x232>
	}
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    4b02:	f241 5000 	movw	r0, #5376	; 0x1500
    4b06:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4b0a:	f04f 0100 	mov.w	r1, #0
    4b0e:	f002 fad1 	bl	70b4 <MSS_SPI_clear_slave_select>
	MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4b12:	f241 5000 	movw	r0, #5376	; 0x1500
    4b16:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4b1a:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4b1e:	f002 fb11 	bl	7144 <MSS_SPI_transfer_frame>
	return 1;
    4b22:	f04f 0301 	mov.w	r3, #1
}
    4b26:	4618      	mov	r0, r3
    4b28:	f107 0728 	add.w	r7, r7, #40	; 0x28
    4b2c:	46bd      	mov	sp, r7
    4b2e:	bd80      	pop	{r7, pc}

00004b30 <SD_Read>:

uint8_t SD_Read(const uint32_t addr,uint8_t *buff) {
    4b30:	b580      	push	{r7, lr}
    4b32:	b08c      	sub	sp, #48	; 0x30
    4b34:	af02      	add	r7, sp, #8
    4b36:	6078      	str	r0, [r7, #4]
    4b38:	6039      	str	r1, [r7, #0]
	uint8_t CMD17[] = {0x51,((addr >> 24) & 0xff ),((addr >> 16) & 0xff ),((addr >> 8) & 0xff ),(addr & 0xff ),0xFF,0xff};
    4b3a:	687b      	ldr	r3, [r7, #4]
    4b3c:	ea4f 6313 	mov.w	r3, r3, lsr #24
    4b40:	b2d8      	uxtb	r0, r3
    4b42:	687b      	ldr	r3, [r7, #4]
    4b44:	ea4f 4313 	mov.w	r3, r3, lsr #16
    4b48:	b2d9      	uxtb	r1, r3
    4b4a:	687b      	ldr	r3, [r7, #4]
    4b4c:	ea4f 2313 	mov.w	r3, r3, lsr #8
    4b50:	b2da      	uxtb	r2, r3
    4b52:	687b      	ldr	r3, [r7, #4]
    4b54:	b2db      	uxtb	r3, r3
    4b56:	f04f 0c51 	mov.w	ip, #81	; 0x51
    4b5a:	f887 c018 	strb.w	ip, [r7, #24]
    4b5e:	7678      	strb	r0, [r7, #25]
    4b60:	76b9      	strb	r1, [r7, #26]
    4b62:	76fa      	strb	r2, [r7, #27]
    4b64:	773b      	strb	r3, [r7, #28]
    4b66:	f04f 33ff 	mov.w	r3, #4294967295
    4b6a:	777b      	strb	r3, [r7, #29]
    4b6c:	f04f 33ff 	mov.w	r3, #4294967295
    4b70:	77bb      	strb	r3, [r7, #30]
	uint8_t rx_buffer[5] = {0x00,0x00,0x00,0x00,0x00};
    4b72:	f04f 0300 	mov.w	r3, #0
    4b76:	743b      	strb	r3, [r7, #16]
    4b78:	f04f 0300 	mov.w	r3, #0
    4b7c:	747b      	strb	r3, [r7, #17]
    4b7e:	f04f 0300 	mov.w	r3, #0
    4b82:	74bb      	strb	r3, [r7, #18]
    4b84:	f04f 0300 	mov.w	r3, #0
    4b88:	74fb      	strb	r3, [r7, #19]
    4b8a:	f04f 0300 	mov.w	r3, #0
    4b8e:	753b      	strb	r3, [r7, #20]
	uint8_t flag = 0;
    4b90:	f04f 0300 	mov.w	r3, #0
    4b94:	77fb      	strb	r3, [r7, #31]
	uint8_t dummy_data = 0xff;
    4b96:	f04f 33ff 	mov.w	r3, #4294967295
    4b9a:	73fb      	strb	r3, [r7, #15]
	uint32_t i = 0;
    4b9c:	f04f 0300 	mov.w	r3, #0
    4ba0:	623b      	str	r3, [r7, #32]
	uint16_t c = 0;
    4ba2:	f04f 0300 	mov.w	r3, #0
    4ba6:	84fb      	strh	r3, [r7, #38]	; 0x26

	do {
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4ba8:	f241 5000 	movw	r0, #5376	; 0x1500
    4bac:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4bb0:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4bb4:	f002 fac6 	bl	7144 <MSS_SPI_transfer_frame>
		MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    4bb8:	f241 5000 	movw	r0, #5376	; 0x1500
    4bbc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4bc0:	f04f 0100 	mov.w	r1, #0
    4bc4:	f002 f9f2 	bl	6fac <MSS_SPI_set_slave_select>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4bc8:	f241 5000 	movw	r0, #5376	; 0x1500
    4bcc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4bd0:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4bd4:	f002 fab6 	bl	7144 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_block(&g_mss_spi1, CMD17, 7, rx_buffer, 1);
    4bd8:	f107 0218 	add.w	r2, r7, #24
    4bdc:	f107 0310 	add.w	r3, r7, #16
    4be0:	f04f 0101 	mov.w	r1, #1
    4be4:	9100      	str	r1, [sp, #0]
    4be6:	f241 5000 	movw	r0, #5376	; 0x1500
    4bea:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4bee:	4611      	mov	r1, r2
    4bf0:	f04f 0207 	mov.w	r2, #7
    4bf4:	f002 fb06 	bl	7204 <MSS_SPI_transfer_block>
		while(c<250) {
    4bf8:	e056      	b.n	4ca8 <SD_Read+0x178>
			rx_buffer[0] = MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4bfa:	f241 5000 	movw	r0, #5376	; 0x1500
    4bfe:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4c02:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4c06:	f002 fa9d 	bl	7144 <MSS_SPI_transfer_frame>
    4c0a:	4603      	mov	r3, r0
    4c0c:	b2db      	uxtb	r3, r3
    4c0e:	743b      	strb	r3, [r7, #16]
			c++;
    4c10:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    4c12:	f103 0301 	add.w	r3, r3, #1
    4c16:	84fb      	strh	r3, [r7, #38]	; 0x26
			if(rx_buffer[0] == 0xFE) {
    4c18:	7c3b      	ldrb	r3, [r7, #16]
    4c1a:	2bfe      	cmp	r3, #254	; 0xfe
    4c1c:	d144      	bne.n	4ca8 <SD_Read+0x178>
				MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4c1e:	f241 5000 	movw	r0, #5376	; 0x1500
    4c22:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4c26:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4c2a:	f002 fa8b 	bl	7144 <MSS_SPI_transfer_frame>
				MSS_SPI_transfer_block(&g_mss_spi1,&dummy_data,0,buff,512);
    4c2e:	f107 030f 	add.w	r3, r7, #15
    4c32:	f44f 7200 	mov.w	r2, #512	; 0x200
    4c36:	9200      	str	r2, [sp, #0]
    4c38:	f241 5000 	movw	r0, #5376	; 0x1500
    4c3c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4c40:	4619      	mov	r1, r3
    4c42:	f04f 0200 	mov.w	r2, #0
    4c46:	683b      	ldr	r3, [r7, #0]
    4c48:	f002 fadc 	bl	7204 <MSS_SPI_transfer_block>
				MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4c4c:	f241 5000 	movw	r0, #5376	; 0x1500
    4c50:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4c54:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4c58:	f002 fa74 	bl	7144 <MSS_SPI_transfer_frame>
				MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4c5c:	f241 5000 	movw	r0, #5376	; 0x1500
    4c60:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4c64:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4c68:	f002 fa6c 	bl	7144 <MSS_SPI_transfer_frame>
				flag = 1;
    4c6c:	f04f 0301 	mov.w	r3, #1
    4c70:	77fb      	strb	r3, [r7, #31]
				MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4c72:	f241 5000 	movw	r0, #5376	; 0x1500
    4c76:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4c7a:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4c7e:	f002 fa61 	bl	7144 <MSS_SPI_transfer_frame>
				MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    4c82:	f241 5000 	movw	r0, #5376	; 0x1500
    4c86:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4c8a:	f04f 0100 	mov.w	r1, #0
    4c8e:	f002 fa11 	bl	70b4 <MSS_SPI_clear_slave_select>
				MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4c92:	f241 5000 	movw	r0, #5376	; 0x1500
    4c96:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4c9a:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4c9e:	f002 fa51 	bl	7144 <MSS_SPI_transfer_frame>
				return 0;
    4ca2:	f04f 0300 	mov.w	r3, #0
    4ca6:	e01c      	b.n	4ce2 <SD_Read+0x1b2>
	do {
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
		MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
		MSS_SPI_transfer_block(&g_mss_spi1, CMD17, 7, rx_buffer, 1);
		while(c<250) {
    4ca8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    4caa:	2bf9      	cmp	r3, #249	; 0xf9
    4cac:	d9a5      	bls.n	4bfa <SD_Read+0xca>
				MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
				return 0;
				break;
			}
		}
		i++;
    4cae:	6a3b      	ldr	r3, [r7, #32]
    4cb0:	f103 0301 	add.w	r3, r3, #1
    4cb4:	623b      	str	r3, [r7, #32]
	}while(i<100);
    4cb6:	6a3b      	ldr	r3, [r7, #32]
    4cb8:	2b63      	cmp	r3, #99	; 0x63
    4cba:	f67f af75 	bls.w	4ba8 <SD_Read+0x78>

	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    4cbe:	f241 5000 	movw	r0, #5376	; 0x1500
    4cc2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4cc6:	f04f 0100 	mov.w	r1, #0
    4cca:	f002 f9f3 	bl	70b4 <MSS_SPI_clear_slave_select>
	MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    4cce:	f241 5000 	movw	r0, #5376	; 0x1500
    4cd2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4cd6:	f04f 01ff 	mov.w	r1, #255	; 0xff
    4cda:	f002 fa33 	bl	7144 <MSS_SPI_transfer_frame>
	return 1;
    4cde:	f04f 0301 	mov.w	r3, #1
}
    4ce2:	4618      	mov	r0, r3
    4ce4:	f107 0728 	add.w	r7, r7, #40	; 0x28
    4ce8:	46bd      	mov	sp, r7
    4cea:	bd80      	pop	{r7, pc}

00004cec <initialise_partition>:
 * 
 */

#include "memory.h"

void initialise_partition(partition_t *partition, uint32_t start_b,uint32_t end_b) {
    4cec:	b480      	push	{r7}
    4cee:	b085      	sub	sp, #20
    4cf0:	af00      	add	r7, sp, #0
    4cf2:	60f8      	str	r0, [r7, #12]
    4cf4:	60b9      	str	r1, [r7, #8]
    4cf6:	607a      	str	r2, [r7, #4]
	partition->start_block = start_b;
    4cf8:	68fb      	ldr	r3, [r7, #12]
    4cfa:	68ba      	ldr	r2, [r7, #8]
    4cfc:	601a      	str	r2, [r3, #0]
	partition->end_block = end_b;
    4cfe:	68fb      	ldr	r3, [r7, #12]
    4d00:	687a      	ldr	r2, [r7, #4]
    4d02:	605a      	str	r2, [r3, #4]
	partition->read_pointer = start_b;
    4d04:	68fb      	ldr	r3, [r7, #12]
    4d06:	68ba      	ldr	r2, [r7, #8]
    4d08:	609a      	str	r2, [r3, #8]
	partition->write_pointer = start_b;
    4d0a:	68fb      	ldr	r3, [r7, #12]
    4d0c:	68ba      	ldr	r2, [r7, #8]
    4d0e:	60da      	str	r2, [r3, #12]
}
    4d10:	f107 0714 	add.w	r7, r7, #20
    4d14:	46bd      	mov	sp, r7
    4d16:	bc80      	pop	{r7}
    4d18:	4770      	bx	lr
    4d1a:	bf00      	nop

00004d1c <store_data>:

uint8_t store_data(partition_t *partition,uint8_t *data) {
    4d1c:	b580      	push	{r7, lr}
    4d1e:	b082      	sub	sp, #8
    4d20:	af00      	add	r7, sp, #0
    4d22:	6078      	str	r0, [r7, #4]
    4d24:	6039      	str	r1, [r7, #0]
	if((partition->write_pointer >= partition->end_block) || (partition->write_pointer < partition->start_block)) {
    4d26:	687b      	ldr	r3, [r7, #4]
    4d28:	68da      	ldr	r2, [r3, #12]
    4d2a:	687b      	ldr	r3, [r7, #4]
    4d2c:	685b      	ldr	r3, [r3, #4]
    4d2e:	429a      	cmp	r2, r3
    4d30:	d205      	bcs.n	4d3e <store_data+0x22>
    4d32:	687b      	ldr	r3, [r7, #4]
    4d34:	68da      	ldr	r2, [r3, #12]
    4d36:	687b      	ldr	r3, [r7, #4]
    4d38:	681b      	ldr	r3, [r3, #0]
    4d3a:	429a      	cmp	r2, r3
    4d3c:	d202      	bcs.n	4d44 <store_data+0x28>
		return 2;
    4d3e:	f04f 0302 	mov.w	r3, #2
    4d42:	e013      	b.n	4d6c <store_data+0x50>
	}

	if(SD_Write(partition->write_pointer,data) == 0) {
    4d44:	687b      	ldr	r3, [r7, #4]
    4d46:	68db      	ldr	r3, [r3, #12]
    4d48:	4618      	mov	r0, r3
    4d4a:	6839      	ldr	r1, [r7, #0]
    4d4c:	f7ff fdd2 	bl	48f4 <SD_Write>
    4d50:	4603      	mov	r3, r0
    4d52:	2b00      	cmp	r3, #0
    4d54:	d108      	bne.n	4d68 <store_data+0x4c>
		partition->write_pointer++;
    4d56:	687b      	ldr	r3, [r7, #4]
    4d58:	68db      	ldr	r3, [r3, #12]
    4d5a:	f103 0201 	add.w	r2, r3, #1
    4d5e:	687b      	ldr	r3, [r7, #4]
    4d60:	60da      	str	r2, [r3, #12]
		return 0;
    4d62:	f04f 0300 	mov.w	r3, #0
    4d66:	e001      	b.n	4d6c <store_data+0x50>
	}

	return 1;
    4d68:	f04f 0301 	mov.w	r3, #1
}
    4d6c:	4618      	mov	r0, r3
    4d6e:	f107 0708 	add.w	r7, r7, #8
    4d72:	46bd      	mov	sp, r7
    4d74:	bd80      	pop	{r7, pc}
    4d76:	bf00      	nop

00004d78 <read_data>:

uint8_t read_data(partition_t *partition,uint8_t *data) {
    4d78:	b580      	push	{r7, lr}
    4d7a:	b082      	sub	sp, #8
    4d7c:	af00      	add	r7, sp, #0
    4d7e:	6078      	str	r0, [r7, #4]
    4d80:	6039      	str	r1, [r7, #0]
	if((partition->read_pointer >= partition->write_pointer) || (partition->read_pointer < partition->start_block)) {
    4d82:	687b      	ldr	r3, [r7, #4]
    4d84:	689a      	ldr	r2, [r3, #8]
    4d86:	687b      	ldr	r3, [r7, #4]
    4d88:	68db      	ldr	r3, [r3, #12]
    4d8a:	429a      	cmp	r2, r3
    4d8c:	d205      	bcs.n	4d9a <read_data+0x22>
    4d8e:	687b      	ldr	r3, [r7, #4]
    4d90:	689a      	ldr	r2, [r3, #8]
    4d92:	687b      	ldr	r3, [r7, #4]
    4d94:	681b      	ldr	r3, [r3, #0]
    4d96:	429a      	cmp	r2, r3
    4d98:	d202      	bcs.n	4da0 <read_data+0x28>
		return 2;
    4d9a:	f04f 0302 	mov.w	r3, #2
    4d9e:	e013      	b.n	4dc8 <read_data+0x50>
	}

	if(SD_Read(partition->read_pointer,data) == 0) {
    4da0:	687b      	ldr	r3, [r7, #4]
    4da2:	689b      	ldr	r3, [r3, #8]
    4da4:	4618      	mov	r0, r3
    4da6:	6839      	ldr	r1, [r7, #0]
    4da8:	f7ff fec2 	bl	4b30 <SD_Read>
    4dac:	4603      	mov	r3, r0
    4dae:	2b00      	cmp	r3, #0
    4db0:	d108      	bne.n	4dc4 <read_data+0x4c>
		partition->read_pointer++;
    4db2:	687b      	ldr	r3, [r7, #4]
    4db4:	689b      	ldr	r3, [r3, #8]
    4db6:	f103 0201 	add.w	r2, r3, #1
    4dba:	687b      	ldr	r3, [r7, #4]
    4dbc:	609a      	str	r2, [r3, #8]
		return 0;
    4dbe:	f04f 0300 	mov.w	r3, #0
    4dc2:	e001      	b.n	4dc8 <read_data+0x50>
	}

	return 1;
    4dc4:	f04f 0301 	mov.w	r3, #1
}
    4dc8:	4618      	mov	r0, r3
    4dca:	f107 0708 	add.w	r7, r7, #8
    4dce:	46bd      	mov	sp, r7
    4dd0:	bd80      	pop	{r7, pc}
    4dd2:	bf00      	nop

00004dd4 <counter_init>:
uint8_t rx_size = 3u;
i2c_status_t status;
uint8_t flag;
uint8_t gmc_voltage_flags;

i2c_status_t counter_init(i2c_instance_t *i2c_GMC_counter){
    4dd4:	b580      	push	{r7, lr}
    4dd6:	b082      	sub	sp, #8
    4dd8:	af00      	add	r7, sp, #0
    4dda:	6078      	str	r0, [r7, #4]
    MSS_GPIO_config(RESET_GMC_GPIO, MSS_GPIO_OUTPUT_MODE);
    4ddc:	f04f 0006 	mov.w	r0, #6
    4de0:	f04f 0105 	mov.w	r1, #5
    4de4:	f003 fd26 	bl	8834 <MSS_GPIO_config>
    MSS_GPIO_set_output(RESET_GMC_GPIO, 1);
    4de8:	f04f 0006 	mov.w	r0, #6
    4dec:	f04f 0101 	mov.w	r1, #1
    4df0:	f003 fd3e 	bl	8870 <MSS_GPIO_set_output>
	I2C_init(
    4df4:	6878      	ldr	r0, [r7, #4]
    4df6:	f242 0100 	movw	r1, #8192	; 0x2000
    4dfa:	f2c5 0100 	movt	r1, #20480	; 0x5000
    4dfe:	f04f 0210 	mov.w	r2, #16
    4e02:	f04f 0300 	mov.w	r3, #0
    4e06:	f004 fa25 	bl	9254 <I2C_init>
				i2c_GMC_counter,
				base_addr,
				DUMMY_SLAVE_ADDRESS,
				I2C_PCLK_DIV_256
				);
	status = I2C_wait_complete(i2c_GMC_counter, I2C_NO_TIMEOUT);
    4e0a:	6878      	ldr	r0, [r7, #4]
    4e0c:	f04f 0100 	mov.w	r1, #0
    4e10:	f004 fc12 	bl	9638 <I2C_wait_complete>
    4e14:	4603      	mov	r3, r0
    4e16:	461a      	mov	r2, r3
    4e18:	f241 1378 	movw	r3, #4472	; 0x1178
    4e1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e20:	701a      	strb	r2, [r3, #0]
	return status;
    4e22:	f241 1378 	movw	r3, #4472	; 0x1178
    4e26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e2a:	781b      	ldrb	r3, [r3, #0]
}
    4e2c:	4618      	mov	r0, r3
    4e2e:	f107 0708 	add.w	r7, r7, #8
    4e32:	46bd      	mov	sp, r7
    4e34:	bd80      	pop	{r7, pc}
    4e36:	bf00      	nop

00004e38 <get_count>:
	I2C_write(i2c_GMC_counter, counter_addr, tx_buffer, tx_size, I2C_RELEASE_BUS);
	status = I2C_wait_complete(i2c_GMC_counter, I2C_NO_TIMEOUT);
	return status;
}

i2c_status_t get_count(i2c_instance_t *i2c_GMC_counter, uint8_t* count){
    4e38:	b580      	push	{r7, lr}
    4e3a:	b084      	sub	sp, #16
    4e3c:	af02      	add	r7, sp, #8
    4e3e:	6078      	str	r0, [r7, #4]
    4e40:	6039      	str	r1, [r7, #0]
	I2C_read(i2c_GMC_counter, counter_addr, count, rx_size, I2C_RELEASE_BUS);
    4e42:	f240 0334 	movw	r3, #52	; 0x34
    4e46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e4a:	781b      	ldrb	r3, [r3, #0]
    4e4c:	f04f 0200 	mov.w	r2, #0
    4e50:	9200      	str	r2, [sp, #0]
    4e52:	6878      	ldr	r0, [r7, #4]
    4e54:	f04f 0132 	mov.w	r1, #50	; 0x32
    4e58:	683a      	ldr	r2, [r7, #0]
    4e5a:	f004 fae3 	bl	9424 <I2C_read>
	status = I2C_wait_complete(i2c_GMC_counter, I2C_NO_TIMEOUT);
    4e5e:	6878      	ldr	r0, [r7, #4]
    4e60:	f04f 0100 	mov.w	r1, #0
    4e64:	f004 fbe8 	bl	9638 <I2C_wait_complete>
    4e68:	4603      	mov	r3, r0
    4e6a:	461a      	mov	r2, r3
    4e6c:	f241 1378 	movw	r3, #4472	; 0x1178
    4e70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e74:	701a      	strb	r2, [r3, #0]
	return status;
    4e76:	f241 1378 	movw	r3, #4472	; 0x1178
    4e7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e7e:	781b      	ldrb	r3, [r3, #0]
}
    4e80:	4618      	mov	r0, r3
    4e82:	f107 0708 	add.w	r7, r7, #8
    4e86:	46bd      	mov	sp, r7
    4e88:	bd80      	pop	{r7, pc}
    4e8a:	bf00      	nop

00004e8c <get_free_res>:
    I2C_write(i2c_GMC_counter, counter_addr, tx_buffer, tx_size, I2C_RELEASE_BUS);
    status = I2C_wait_complete(i2c_GMC_counter, I2C_NO_TIMEOUT);
    return status;
}

i2c_status_t get_free_res(i2c_instance_t *i2c_GMC_counter, uint8_t* free_res){
    4e8c:	b580      	push	{r7, lr}
    4e8e:	b086      	sub	sp, #24
    4e90:	af02      	add	r7, sp, #8
    4e92:	6078      	str	r0, [r7, #4]
    4e94:	6039      	str	r1, [r7, #0]
    uint8_t tx_size = 1;
    4e96:	f04f 0301 	mov.w	r3, #1
    4e9a:	73fb      	strb	r3, [r7, #15]
    uint8_t tx_buffer[1];
    tx_buffer[0] = 0x01;  //1xxxxxx1 address pointer and test bit(why sending this byte after slave address?)
    4e9c:	f04f 0301 	mov.w	r3, #1
    4ea0:	733b      	strb	r3, [r7, #12]

    I2C_write(i2c_GMC_counter, counter_addr, tx_buffer, tx_size, I2C_HOLD_BUS);
    4ea2:	7bfb      	ldrb	r3, [r7, #15]
    4ea4:	f107 020c 	add.w	r2, r7, #12
    4ea8:	f04f 0101 	mov.w	r1, #1
    4eac:	9100      	str	r1, [sp, #0]
    4eae:	6878      	ldr	r0, [r7, #4]
    4eb0:	f04f 0132 	mov.w	r1, #50	; 0x32
    4eb4:	f004 fa44 	bl	9340 <I2C_write>
    status = I2C_wait_complete(i2c_GMC_counter, I2C_NO_TIMEOUT);
    4eb8:	6878      	ldr	r0, [r7, #4]
    4eba:	f04f 0100 	mov.w	r1, #0
    4ebe:	f004 fbbb 	bl	9638 <I2C_wait_complete>
    4ec2:	4603      	mov	r3, r0
    4ec4:	461a      	mov	r2, r3
    4ec6:	f241 1378 	movw	r3, #4472	; 0x1178
    4eca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ece:	701a      	strb	r2, [r3, #0]


    I2C_read(i2c_GMC_counter, counter_addr, free_res, rx_size, I2C_RELEASE_BUS);
    4ed0:	f240 0334 	movw	r3, #52	; 0x34
    4ed4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ed8:	781b      	ldrb	r3, [r3, #0]
    4eda:	f04f 0200 	mov.w	r2, #0
    4ede:	9200      	str	r2, [sp, #0]
    4ee0:	6878      	ldr	r0, [r7, #4]
    4ee2:	f04f 0132 	mov.w	r1, #50	; 0x32
    4ee6:	683a      	ldr	r2, [r7, #0]
    4ee8:	f004 fa9c 	bl	9424 <I2C_read>
    status = I2C_wait_complete(i2c_GMC_counter, I2C_NO_TIMEOUT);
    4eec:	6878      	ldr	r0, [r7, #4]
    4eee:	f04f 0100 	mov.w	r1, #0
    4ef2:	f004 fba1 	bl	9638 <I2C_wait_complete>
    4ef6:	4603      	mov	r3, r0
    4ef8:	461a      	mov	r2, r3
    4efa:	f241 1378 	movw	r3, #4472	; 0x1178
    4efe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f02:	701a      	strb	r2, [r3, #0]
    return status;
    4f04:	f241 1378 	movw	r3, #4472	; 0x1178
    4f08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f0c:	781b      	ldrb	r3, [r3, #0]
}
    4f0e:	4618      	mov	r0, r3
    4f10:	f107 0710 	add.w	r7, r7, #16
    4f14:	46bd      	mov	sp, r7
    4f16:	bd80      	pop	{r7, pc}

00004f18 <get_gmc_voltages>:

i2c_status_t get_gmc_voltages(i2c_instance_t *i2c_GMC_ADC, uint8_t* ADC_voltages){
    4f18:	b590      	push	{r4, r7, lr}
    4f1a:	b085      	sub	sp, #20
    4f1c:	af00      	add	r7, sp, #0
    4f1e:	6078      	str	r0, [r7, #4]
    4f20:	6039      	str	r1, [r7, #0]
	uint8_t channel;
	for (channel=0; channel<8; channel++){
    4f22:	f04f 0300 	mov.w	r3, #0
    4f26:	73fb      	strb	r3, [r7, #15]
    4f28:	e02e      	b.n	4f88 <get_gmc_voltages+0x70>
		ADC_voltages[channel] = get_ADC_value(&counter_i2c, GMC_ADC_address, channel, &flag);
    4f2a:	7bfa      	ldrb	r2, [r7, #15]
    4f2c:	683b      	ldr	r3, [r7, #0]
    4f2e:	eb02 0403 	add.w	r4, r2, r3
    4f32:	7bfb      	ldrb	r3, [r7, #15]
    4f34:	f241 0048 	movw	r0, #4168	; 0x1048
    4f38:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4f3c:	f04f 0123 	mov.w	r1, #35	; 0x23
    4f40:	461a      	mov	r2, r3
    4f42:	f241 4376 	movw	r3, #5238	; 0x1476
    4f46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f4a:	f7ff fa45 	bl	43d8 <get_ADC_value>
    4f4e:	4603      	mov	r3, r0
    4f50:	b2db      	uxtb	r3, r3
    4f52:	7023      	strb	r3, [r4, #0]
		gmc_voltage_flags = gmc_voltage_flags << 1 | flag;
    4f54:	f241 4377 	movw	r3, #5239	; 0x1477
    4f58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f5c:	781b      	ldrb	r3, [r3, #0]
    4f5e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4f62:	b2da      	uxtb	r2, r3
    4f64:	f241 4376 	movw	r3, #5238	; 0x1476
    4f68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f6c:	781b      	ldrb	r3, [r3, #0]
    4f6e:	ea42 0303 	orr.w	r3, r2, r3
    4f72:	b2db      	uxtb	r3, r3
    4f74:	b2da      	uxtb	r2, r3
    4f76:	f241 4377 	movw	r3, #5239	; 0x1477
    4f7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f7e:	701a      	strb	r2, [r3, #0]
    return status;
}

i2c_status_t get_gmc_voltages(i2c_instance_t *i2c_GMC_ADC, uint8_t* ADC_voltages){
	uint8_t channel;
	for (channel=0; channel<8; channel++){
    4f80:	7bfb      	ldrb	r3, [r7, #15]
    4f82:	f103 0301 	add.w	r3, r3, #1
    4f86:	73fb      	strb	r3, [r7, #15]
    4f88:	7bfb      	ldrb	r3, [r7, #15]
    4f8a:	2b07      	cmp	r3, #7
    4f8c:	d9cd      	bls.n	4f2a <get_gmc_voltages+0x12>
		ADC_voltages[channel] = get_ADC_value(&counter_i2c, GMC_ADC_address, channel, &flag);
		gmc_voltage_flags = gmc_voltage_flags << 1 | flag;
	}
}
    4f8e:	f107 0714 	add.w	r7, r7, #20
    4f92:	46bd      	mov	sp, r7
    4f94:	bd90      	pop	{r4, r7, pc}
    4f96:	bf00      	nop

00004f98 <set_adf_spi_instance>:
#include "adf7030.h"

ADF_SPI_INSTANCE_t *adf_spi;
extern cmd_t cmd_list[NUM_CMDS];

void set_adf_spi_instance(ADF_SPI_INSTANCE_t *instance) {
    4f98:	b480      	push	{r7}
    4f9a:	b083      	sub	sp, #12
    4f9c:	af00      	add	r7, sp, #0
    4f9e:	6078      	str	r0, [r7, #4]
    adf_spi = instance;
    4fa0:	f241 4378 	movw	r3, #5240	; 0x1478
    4fa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4fa8:	687a      	ldr	r2, [r7, #4]
    4faa:	601a      	str	r2, [r3, #0]
}
    4fac:	f107 070c 	add.w	r7, r7, #12
    4fb0:	46bd      	mov	sp, r7
    4fb2:	bc80      	pop	{r7}
    4fb4:	4770      	bx	lr
    4fb6:	bf00      	nop

00004fb8 <adf_init>:
static uint32_t config_length_header;

//Pointer to store the beginning of the SPI commands in radio_memory_configuration
uint8_t *radio_memory_configuration_start_spi_command;

uint8_t adf_init(){
    4fb8:	b580      	push	{r7, lr}
    4fba:	b08c      	sub	sp, #48	; 0x30
    4fbc:	af02      	add	r7, sp, #8
	uint32_t before = 0xFFFFFFFF,current,limit;
    4fbe:	f04f 33ff 	mov.w	r3, #4294967295
    4fc2:	617b      	str	r3, [r7, #20]
	uint8_t buf=0xFF, count=0;
    4fc4:	f04f 33ff 	mov.w	r3, #4294967295
    4fc8:	74fb      	strb	r3, [r7, #19]
    4fca:	f04f 0300 	mov.w	r3, #0
    4fce:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	uint8_t flag = 1,rx_data =0;
    4fd2:	f04f 0301 	mov.w	r3, #1
    4fd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    4fda:	f04f 0300 	mov.w	r3, #0
    4fde:	74bb      	strb	r3, [r7, #18]
	uint8_t enable_intr[4];
	enable_intr[0] = 0x00;
    4fe0:	f04f 0300 	mov.w	r3, #0
    4fe4:	733b      	strb	r3, [r7, #12]
	enable_intr[1] = 0xFF;
    4fe6:	f04f 33ff 	mov.w	r3, #4294967295
    4fea:	737b      	strb	r3, [r7, #13]
	enable_intr[2] = 0x10;
    4fec:	f04f 0310 	mov.w	r3, #16
    4ff0:	73bb      	strb	r3, [r7, #14]
	enable_intr[3] = 0x17;
    4ff2:	f04f 0317 	mov.w	r3, #23
    4ff6:	73fb      	strb	r3, [r7, #15]
	uint8_t rssi_cca[6];
	rssi_cca[0] = 0x00;
    4ff8:	f04f 0300 	mov.w	r3, #0
    4ffc:	713b      	strb	r3, [r7, #4]
	rssi_cca[1] = 0x00;
    4ffe:	f04f 0300 	mov.w	r3, #0
    5002:	717b      	strb	r3, [r7, #5]
	rssi_cca[2] = 0x00;
    5004:	f04f 0300 	mov.w	r3, #0
    5008:	71bb      	strb	r3, [r7, #6]
	rssi_cca[3] = 0x00;
    500a:	f04f 0300 	mov.w	r3, #0
    500e:	71fb      	strb	r3, [r7, #7]
	//Timer to check if MISO is reacting on time. Typical delay bw #CS Low and MISO high is 92us from datasheet. Here
//	TMR_init(&timer,CORETIMER_0_0,TMR_ONE_SHOT_MODE,PRESCALER_DIV_2,before);

	//Set the adf spi as g_core_spi0

	SPI_init(&g_core_spi0, CORESPI_C0_0, 8);
    5010:	f240 5010 	movw	r0, #1296	; 0x510
    5014:	f2c2 0000 	movt	r0, #8192	; 0x2000
    5018:	f244 0100 	movw	r1, #16384	; 0x4000
    501c:	f2c5 0100 	movt	r1, #20480	; 0x5000
    5020:	f04f 0208 	mov.w	r2, #8
    5024:	f003 fd88 	bl	8b38 <SPI_init>
	SPI_configure_master_mode(&g_core_spi0);
    5028:	f240 5010 	movw	r0, #1296	; 0x510
    502c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    5030:	f003 fdf4 	bl	8c1c <SPI_configure_master_mode>

	MSS_GPIO_config(MSS_GPIO_5, MSS_GPIO_OUTPUT_MODE);
    5034:	f04f 0005 	mov.w	r0, #5
    5038:	f04f 0105 	mov.w	r1, #5
    503c:	f003 fbfa 	bl	8834 <MSS_GPIO_config>

	set_adf_spi_instance(&g_core_spi0);
    5040:	f240 5010 	movw	r0, #1296	; 0x510
    5044:	f2c2 0000 	movt	r0, #8192	; 0x2000
    5048:	f7ff ffa6 	bl	4f98 <set_adf_spi_instance>

	//Doing ADF_RESET

	MSS_GPIO_set_output(ADF_RST,0);
    504c:	f04f 0005 	mov.w	r0, #5
    5050:	f04f 0100 	mov.w	r1, #0
    5054:	f003 fc0c 	bl	8870 <MSS_GPIO_set_output>
	uint16_t i = 0;
    5058:	f04f 0300 	mov.w	r3, #0
    505c:	84bb      	strh	r3, [r7, #36]	; 0x24
	for(i=0;i<1000;i++){
    505e:	f04f 0300 	mov.w	r3, #0
    5062:	84bb      	strh	r3, [r7, #36]	; 0x24
    5064:	e003      	b.n	506e <adf_init+0xb6>
    5066:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
    5068:	f103 0301 	add.w	r3, r3, #1
    506c:	84bb      	strh	r3, [r7, #36]	; 0x24
    506e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
    5070:	f240 33e7 	movw	r3, #999	; 0x3e7
    5074:	429a      	cmp	r2, r3
    5076:	d9f6      	bls.n	5066 <adf_init+0xae>

	}
	MSS_GPIO_set_output(ADF_RST,1);
    5078:	f04f 0005 	mov.w	r0, #5
    507c:	f04f 0101 	mov.w	r1, #1
    5080:	f003 fbf6 	bl	8870 <MSS_GPIO_set_output>
	//Start timer
//	TMR_start(&timer);

	//Bring #CS Low by selecting the slave
//	ADF_SPI_SLAVE_SELECT(adf_spi, ADF_SPI_SLAVE);
	i = 0;
    5084:	f04f 0300 	mov.w	r3, #0
    5088:	84bb      	strh	r3, [r7, #36]	; 0x24

//		ADF_SPI_BLOCK_READ(adf_spi, &rx_data ,1, &rx_data, 1);
		//Older version
		//MSS_GPIO_set_output(MSS_GPIO_3, 0);
		//New Version
		ADF_SPI_SLAVE_SELECT(adf_spi,ADF_SPI_SLAVE);
    508a:	f241 4378 	movw	r3, #5240	; 0x1478
    508e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5092:	681b      	ldr	r3, [r3, #0]
    5094:	4618      	mov	r0, r3
    5096:	f04f 0100 	mov.w	r1, #0
    509a:	f003 fe01 	bl	8ca0 <SPI_set_slave_select>
		for(i=0;i<350;i++){
    509e:	f04f 0300 	mov.w	r3, #0
    50a2:	84bb      	strh	r3, [r7, #36]	; 0x24
    50a4:	e003      	b.n	50ae <adf_init+0xf6>
    50a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
    50a8:	f103 0301 	add.w	r3, r3, #1
    50ac:	84bb      	strh	r3, [r7, #36]	; 0x24
    50ae:	8cba      	ldrh	r2, [r7, #36]	; 0x24
    50b0:	f240 135d 	movw	r3, #349	; 0x15d
    50b4:	429a      	cmp	r2, r3
    50b6:	d9f6      	bls.n	50a6 <adf_init+0xee>

		}
		ADF_SPI_BLOCK_READ(adf_spi, &buf ,1, &rx_data, 1);
    50b8:	f241 4378 	movw	r3, #5240	; 0x1478
    50bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    50c0:	6819      	ldr	r1, [r3, #0]
    50c2:	f107 0213 	add.w	r2, r7, #19
    50c6:	f107 0312 	add.w	r3, r7, #18
    50ca:	f04f 0001 	mov.w	r0, #1
    50ce:	9000      	str	r0, [sp, #0]
    50d0:	4608      	mov	r0, r1
    50d2:	4611      	mov	r1, r2
    50d4:	f04f 0201 	mov.w	r2, #1
    50d8:	f000 fb56 	bl	5788 <adf_spi_trans_read>

//		for(i=0;i<350;i++){
//
//		}

		if(rx_data) {
    50dc:	7cbb      	ldrb	r3, [r7, #18]
    50de:	2b00      	cmp	r3, #0
    50e0:	d01b      	beq.n	511a <adf_init+0x162>
			flag = 0;
    50e2:	f04f 0300 	mov.w	r3, #0
    50e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			//Older version
//			MSS_GPIO_set_output(MSS_GPIO_3, 1);
			//New version
			ADF_SPI_SLAVE_CLEAR(adf_spi,ADF_SPI_SLAVE);
    50ea:	f241 4378 	movw	r3, #5240	; 0x1478
    50ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    50f2:	681b      	ldr	r3, [r3, #0]
    50f4:	4618      	mov	r0, r3
    50f6:	f04f 0100 	mov.w	r1, #0
    50fa:	f003 fe25 	bl	8d48 <SPI_clear_slave_select>
			for(i=0;i<1000;i++){
    50fe:	f04f 0300 	mov.w	r3, #0
    5102:	84bb      	strh	r3, [r7, #36]	; 0x24
    5104:	e003      	b.n	510e <adf_init+0x156>
    5106:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
    5108:	f103 0301 	add.w	r3, r3, #1
    510c:	84bb      	strh	r3, [r7, #36]	; 0x24
    510e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
    5110:	f240 33e7 	movw	r3, #999	; 0x3e7
    5114:	429a      	cmp	r2, r3
    5116:	d9f6      	bls.n	5106 <adf_init+0x14e>

			}
			break;
    5118:	e009      	b.n	512e <adf_init+0x176>
		}
		// current = TMR_current_value(&timer);
		// if((before - current) > limit) {
		// 	flag = 1;
		// 	break;
		count++;
    511a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
    511e:	f103 0301 	add.w	r3, r3, #1
    5122:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		// }
	}while(count<10);
    5126:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
    512a:	2b09      	cmp	r3, #9
    512c:	d9ad      	bls.n	508a <adf_init+0xd2>


	ADF_SPI_SLAVE_SELECT(adf_spi, ADF_SPI_SLAVE);
    512e:	f241 4378 	movw	r3, #5240	; 0x1478
    5132:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5136:	681b      	ldr	r3, [r3, #0]
    5138:	4618      	mov	r0, r3
    513a:	f04f 0100 	mov.w	r1, #0
    513e:	f003 fdaf 	bl	8ca0 <SPI_set_slave_select>
	ADF_SPI_BLOCK_READ(adf_spi, &buf ,1, &rx_data, 1);
    5142:	f241 4378 	movw	r3, #5240	; 0x1478
    5146:	f2c2 0300 	movt	r3, #8192	; 0x2000
    514a:	6819      	ldr	r1, [r3, #0]
    514c:	f107 0213 	add.w	r2, r7, #19
    5150:	f107 0312 	add.w	r3, r7, #18
    5154:	f04f 0001 	mov.w	r0, #1
    5158:	9000      	str	r0, [sp, #0]
    515a:	4608      	mov	r0, r1
    515c:	4611      	mov	r1, r2
    515e:	f04f 0201 	mov.w	r2, #1
    5162:	f000 fb11 	bl	5788 <adf_spi_trans_read>
	uint8_t check_val = 0,nop = ADF_NOP;
    5166:	f04f 0300 	mov.w	r3, #0
    516a:	70fb      	strb	r3, [r7, #3]
    516c:	f04f 33ff 	mov.w	r3, #4294967295
    5170:	70bb      	strb	r3, [r7, #2]
	uint8_t tries = 0;
    5172:	f04f 0300 	mov.w	r3, #0
    5176:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	//Send NOP command(0xFF) until adf is ready to receive command and also adf is in idle state
	do {
		ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
    517a:	f241 4378 	movw	r3, #5240	; 0x1478
    517e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5182:	6819      	ldr	r1, [r3, #0]
    5184:	f107 0202 	add.w	r2, r7, #2
    5188:	f107 0303 	add.w	r3, r7, #3
    518c:	f04f 0001 	mov.w	r0, #1
    5190:	9000      	str	r0, [sp, #0]
    5192:	4608      	mov	r0, r1
    5194:	4611      	mov	r1, r2
    5196:	f04f 0201 	mov.w	r2, #1
    519a:	f000 faf5 	bl	5788 <adf_spi_trans_read>
		if(((check_val & CMD_READY) != 0) && ((check_val & 0x04) != 0)) {
    519e:	78fb      	ldrb	r3, [r7, #3]
    51a0:	f003 0320 	and.w	r3, r3, #32
    51a4:	2b00      	cmp	r3, #0
    51a6:	d004      	beq.n	51b2 <adf_init+0x1fa>
    51a8:	78fb      	ldrb	r3, [r7, #3]
    51aa:	f003 0304 	and.w	r3, r3, #4
    51ae:	2b00      	cmp	r3, #0
    51b0:	d10f      	bne.n	51d2 <adf_init+0x21a>
			break;
		}
	}while(tries++ < 100);
    51b2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
    51b6:	2b63      	cmp	r3, #99	; 0x63
    51b8:	bf8c      	ite	hi
    51ba:	2300      	movhi	r3, #0
    51bc:	2301      	movls	r3, #1
    51be:	b2db      	uxtb	r3, r3
    51c0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
    51c4:	f102 0201 	add.w	r2, r2, #1
    51c8:	f887 2026 	strb.w	r2, [r7, #38]	; 0x26
    51cc:	2b00      	cmp	r3, #0
    51ce:	d1d4      	bne.n	517a <adf_init+0x1c2>
    51d0:	e000      	b.n	51d4 <adf_init+0x21c>
	uint8_t tries = 0;
	//Send NOP command(0xFF) until adf is ready to receive command and also adf is in idle state
	do {
		ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
		if(((check_val & CMD_READY) != 0) && ((check_val & 0x04) != 0)) {
			break;
    51d2:	bf00      	nop

	//Pull #CS high again
	//Old version
//	ADF_SPI_SLAVE_SELECT(adf_spi, 0);
	//New version
	ADF_SPI_SLAVE_CLEAR(adf_spi,ADF_SPI_SLAVE);
    51d4:	f241 4378 	movw	r3, #5240	; 0x1478
    51d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    51dc:	681b      	ldr	r3, [r3, #0]
    51de:	4618      	mov	r0, r3
    51e0:	f04f 0100 	mov.w	r1, #0
    51e4:	f003 fdb0 	bl	8d48 <SPI_clear_slave_select>
//	TMR_stop(&timer);

	uint8_t ret_val;
	tries = 0;
    51e8:	f04f 0300 	mov.w	r3, #0
    51ec:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	//Call adf_config to configure the ADF
	while(tries++ < 100) {
    51f0:	e008      	b.n	5204 <adf_init+0x24c>
	   ret_val = adf_get_state();
    51f2:	f000 fb77 	bl	58e4 <adf_get_state>
    51f6:	4603      	mov	r3, r0
    51f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	   if(ret_val == PHY_OFF) {
    51fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    5200:	2b01      	cmp	r3, #1
    5202:	d00f      	beq.n	5224 <adf_init+0x26c>
//	TMR_stop(&timer);

	uint8_t ret_val;
	tries = 0;
	//Call adf_config to configure the ADF
	while(tries++ < 100) {
    5204:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
    5208:	2b63      	cmp	r3, #99	; 0x63
    520a:	bf8c      	ite	hi
    520c:	2300      	movhi	r3, #0
    520e:	2301      	movls	r3, #1
    5210:	b2db      	uxtb	r3, r3
    5212:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
    5216:	f102 0201 	add.w	r2, r2, #1
    521a:	f887 2026 	strb.w	r2, [r7, #38]	; 0x26
    521e:	2b00      	cmp	r3, #0
    5220:	d1e7      	bne.n	51f2 <adf_init+0x23a>
    5222:	e000      	b.n	5226 <adf_init+0x26e>
	   ret_val = adf_get_state();
	   if(ret_val == PHY_OFF) {
		   break;
    5224:	bf00      	nop

	if(tries >= 100) {
//		return ERR_FAIL_TO_SET_PHY_OFF;
	}

	count = config_adf7030();
    5226:	f000 f8b7 	bl	5398 <config_adf7030>
    522a:	4603      	mov	r3, r0
    522c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

	adf_read_from_memory(RMODE_1, PROFILE_CCA_READBACK, rssi_cca, 6);
    5230:	f107 0304 	add.w	r3, r7, #4
    5234:	f04f 0078 	mov.w	r0, #120	; 0x78
    5238:	f240 317c 	movw	r1, #892	; 0x37c
    523c:	f2c2 0100 	movt	r1, #8192	; 0x2000
    5240:	461a      	mov	r2, r3
    5242:	f04f 0306 	mov.w	r3, #6
    5246:	f000 f971 	bl	552c <adf_read_from_memory>

	rssi_cca[3] = rssi_cca[3] && 0x00;
    524a:	f04f 0300 	mov.w	r3, #0
    524e:	71fb      	strb	r3, [r7, #7]

	adf_write_to_memory(WMODE_1, PROFILE_CCA_READBACK, rssi_cca, 4);
    5250:	f107 0304 	add.w	r3, r7, #4
    5254:	f04f 0038 	mov.w	r0, #56	; 0x38
    5258:	f240 317c 	movw	r1, #892	; 0x37c
    525c:	f2c2 0100 	movt	r1, #8192	; 0x2000
    5260:	461a      	mov	r2, r3
    5262:	f04f 0304 	mov.w	r3, #4
    5266:	f000 f917 	bl	5498 <adf_write_to_memory>

	if(count == 0){
    526a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
    526e:	2b00      	cmp	r3, #0
    5270:	d109      	bne.n	5286 <adf_init+0x2ce>
		count = cmd_ready_set();
    5272:	f000 fa0d 	bl	5690 <cmd_ready_set>
    5276:	4603      	mov	r3, r0
    5278:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	} else {
		return ERR_CONFIG_FILE_FAILED;
	}

	if(count == 0){
    527c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
    5280:	2b00      	cmp	r3, #0
    5282:	d003      	beq.n	528c <adf_init+0x2d4>
    5284:	e00c      	b.n	52a0 <adf_init+0x2e8>
	adf_write_to_memory(WMODE_1, PROFILE_CCA_READBACK, rssi_cca, 4);

	if(count == 0){
		count = cmd_ready_set();
	} else {
		return ERR_CONFIG_FILE_FAILED;
    5286:	f04f 0303 	mov.w	r3, #3
    528a:	e01a      	b.n	52c2 <adf_init+0x30a>
	}

	if(count == 0){
		count = adf_in_idle();
    528c:	f000 fa3e 	bl	570c <adf_in_idle>
    5290:	4603      	mov	r3, r0
    5292:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	} else {
		return ERR_CMD_FAILED;
	}

	if(count == 0){
    5296:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
    529a:	2b00      	cmp	r3, #0
    529c:	d003      	beq.n	52a6 <adf_init+0x2ee>
    529e:	e00f      	b.n	52c0 <adf_init+0x308>
	}

	if(count == 0){
		count = adf_in_idle();
	} else {
		return ERR_CMD_FAILED;
    52a0:	f04f 0302 	mov.w	r3, #2
    52a4:	e00d      	b.n	52c2 <adf_init+0x30a>
	}

	if(count == 0){
		adf_write_to_memory(WMODE_1, GENERIC_PKT_FRAME_CFG1, enable_intr, 4);
    52a6:	f107 030c 	add.w	r3, r7, #12
    52aa:	f04f 0038 	mov.w	r0, #56	; 0x38
    52ae:	f240 5100 	movw	r1, #1280	; 0x500
    52b2:	f2c2 0100 	movt	r1, #8192	; 0x2000
    52b6:	461a      	mov	r2, r3
    52b8:	f04f 0304 	mov.w	r3, #4
    52bc:	f000 f8ec 	bl	5498 <adf_write_to_memory>
    52c0:	e7ff      	b.n	52c2 <adf_init+0x30a>
	} else {
//		return ERR_IN_IDLE_FAILED;
	}

}
    52c2:	4618      	mov	r0, r3
    52c4:	f107 0728 	add.w	r7, r7, #40	; 0x28
    52c8:	46bd      	mov	sp, r7
    52ca:	bd80      	pop	{r7, pc}

000052cc <apply_file>:

uint8_t apply_file(uint8_t *file, uint16_t size) {
    52cc:	b580      	push	{r7, lr}
    52ce:	b088      	sub	sp, #32
    52d0:	af02      	add	r7, sp, #8
    52d2:	6078      	str	r0, [r7, #4]
    52d4:	460b      	mov	r3, r1
    52d6:	807b      	strh	r3, [r7, #2]
//    uint32_t size = sizeof(file);
	//uint32_t size = 728;
    uint32_t array_position = 0;
    52d8:	f04f 0300 	mov.w	r3, #0
    52dc:	60fb      	str	r3, [r7, #12]
    uint8_t *pSeqData;
    ADF_SPI_SLAVE_SELECT(adf_spi,ADF_SPI_SLAVE);
    52de:	f241 4378 	movw	r3, #5240	; 0x1478
    52e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    52e6:	681b      	ldr	r3, [r3, #0]
    52e8:	4618      	mov	r0, r3
    52ea:	f04f 0100 	mov.w	r1, #0
    52ee:	f003 fcd7 	bl	8ca0 <SPI_set_slave_select>
    do 
    { 
      // Calculate the number of bytes to write
      uint32_t length =  (*(file + array_position ) << 16) | 
    52f2:	687a      	ldr	r2, [r7, #4]
    52f4:	68fb      	ldr	r3, [r7, #12]
    52f6:	4413      	add	r3, r2
    52f8:	781b      	ldrb	r3, [r3, #0]
    52fa:	ea4f 4203 	mov.w	r2, r3, lsl #16
                         (*(file + array_position + 1) << 8) |
    52fe:	68fb      	ldr	r3, [r7, #12]
    5300:	f103 0101 	add.w	r1, r3, #1
    5304:	687b      	ldr	r3, [r7, #4]
    5306:	440b      	add	r3, r1
    5308:	781b      	ldrb	r3, [r3, #0]
    530a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    530e:	ea42 0203 	orr.w	r2, r2, r3
                         (*(file + array_position + 2));
    5312:	68fb      	ldr	r3, [r7, #12]
    5314:	f103 0102 	add.w	r1, r3, #2
    5318:	687b      	ldr	r3, [r7, #4]
    531a:	440b      	add	r3, r1
    531c:	781b      	ldrb	r3, [r3, #0]
    uint8_t *pSeqData;
    ADF_SPI_SLAVE_SELECT(adf_spi,ADF_SPI_SLAVE);
    do 
    { 
      // Calculate the number of bytes to write
      uint32_t length =  (*(file + array_position ) << 16) | 
    531e:	ea42 0303 	orr.w	r3, r2, r3
                         (*(file + array_position + 1) << 8) |
                         (*(file + array_position + 2));
    5322:	617b      	str	r3, [r7, #20]
      
      if(length > 0xFFFF)
    5324:	697a      	ldr	r2, [r7, #20]
    5326:	f64f 73ff 	movw	r3, #65535	; 0xffff
    532a:	429a      	cmp	r2, r3
    532c:	d902      	bls.n	5334 <apply_file+0x68>
      {
         return ERR_LENGTH_OVERFLOW;
    532e:	f04f 0301 	mov.w	r3, #1
    5332:	e02b      	b.n	538c <apply_file+0xc0>
      } 
      
      // Write the SPI data pointed to location (MEMORY_FILE + array_position) with specified length (length)
      pSeqData = (file + array_position + 3);
    5334:	68fb      	ldr	r3, [r7, #12]
    5336:	f103 0303 	add.w	r3, r3, #3
    533a:	687a      	ldr	r2, [r7, #4]
    533c:	4413      	add	r3, r2
    533e:	613b      	str	r3, [r7, #16]
      
      // Transfer the Configuration sequence
      ADF_SPI_BLOCK_WRITE(adf_spi,pSeqData,1,(pSeqData+1),(length-4));
    5340:	f241 4378 	movw	r3, #5240	; 0x1478
    5344:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5348:	681a      	ldr	r2, [r3, #0]
    534a:	693b      	ldr	r3, [r7, #16]
    534c:	f103 0301 	add.w	r3, r3, #1
    5350:	6979      	ldr	r1, [r7, #20]
    5352:	f1a1 0104 	sub.w	r1, r1, #4
    5356:	9100      	str	r1, [sp, #0]
    5358:	4610      	mov	r0, r2
    535a:	6939      	ldr	r1, [r7, #16]
    535c:	f04f 0201 	mov.w	r2, #1
    5360:	f000 fa46 	bl	57f0 <adf_spi_trans_write>

      // Update the array position to point to the next block
      array_position += length;
    5364:	68fa      	ldr	r2, [r7, #12]
    5366:	697b      	ldr	r3, [r7, #20]
    5368:	4413      	add	r3, r2
    536a:	60fb      	str	r3, [r7, #12]
    
    }while(array_position < size); // Continue operation until full data file has been written
    536c:	887a      	ldrh	r2, [r7, #2]
    536e:	68fb      	ldr	r3, [r7, #12]
    5370:	429a      	cmp	r2, r3
    5372:	d8be      	bhi.n	52f2 <apply_file+0x26>
    //ADF_SPI_SLAVE_SELECT(adf_spi,0);
    //using new drivers
    ADF_SPI_SLAVE_CLEAR(adf_spi,ADF_SPI_SLAVE);
    5374:	f241 4378 	movw	r3, #5240	; 0x1478
    5378:	f2c2 0300 	movt	r3, #8192	; 0x2000
    537c:	681b      	ldr	r3, [r3, #0]
    537e:	4618      	mov	r0, r3
    5380:	f04f 0100 	mov.w	r1, #0
    5384:	f003 fce0 	bl	8d48 <SPI_clear_slave_select>

    return 0;
    5388:	f04f 0300 	mov.w	r3, #0

}
    538c:	4618      	mov	r0, r3
    538e:	f107 0718 	add.w	r7, r7, #24
    5392:	46bd      	mov	sp, r7
    5394:	bd80      	pop	{r7, pc}
    5396:	bf00      	nop

00005398 <config_adf7030>:

uint8_t config_adf7030() {
    5398:	b580      	push	{r7, lr}
    539a:	b088      	sub	sp, #32
    539c:	af00      	add	r7, sp, #0
    //   array_position += length;
    
    // }while(array_position < size); // Continue operation until full data file has been written

    uint8_t ret_val;
    uint8_t en_calib_array[] = {EN_CALIB >> 24,(EN_CALIB >> 16) & 0xFF, (EN_CALIB >> 8) & 0xFF, EN_CALIB & 0xFF};
    539e:	f24b 0358 	movw	r3, #45144	; 0xb058
    53a2:	f2c0 0300 	movt	r3, #0
    53a6:	681b      	ldr	r3, [r3, #0]
    53a8:	61bb      	str	r3, [r7, #24]
    uint8_t en_calib_ar[] = {EN_CALIB & 0xFF, (EN_CALIB >> 8) & 0xFF, (EN_CALIB >> 16) & 0xFF, EN_CALIB >> 24 };
    53aa:	f24b 035c 	movw	r3, #45148	; 0xb05c
    53ae:	f2c0 0300 	movt	r3, #0
    53b2:	681b      	ldr	r3, [r3, #0]
    53b4:	617b      	str	r3, [r7, #20]
    uint8_t dis_calib_array[] = {DIS_CALIB >> 24,(DIS_CALIB >> 16) & 0xFF, (DIS_CALIB >> 8) & 0xFF, DIS_CALIB & 0xFF};
    53b6:	f24b 0360 	movw	r3, #45152	; 0xb060
    53ba:	f2c0 0300 	movt	r3, #0
    53be:	681b      	ldr	r3, [r3, #0]
    53c0:	613b      	str	r3, [r7, #16]
    uint8_t dis_calib_ar[] = {DIS_CALIB & 0xFF, (DIS_CALIB >> 8) & 0xFF, (DIS_CALIB >> 16) & 0xFF, DIS_CALIB >> 24};
    53c2:	f24b 0364 	movw	r3, #45156	; 0xb064
    53c6:	f2c0 0300 	movt	r3, #0
    53ca:	681b      	ldr	r3, [r3, #0]
    53cc:	60fb      	str	r3, [r7, #12]
    uint8_t read_reg[6] = {0x00,0x00,0x00,0x00,0x00,0x00};
    53ce:	f04f 0300 	mov.w	r3, #0
    53d2:	713b      	strb	r3, [r7, #4]
    53d4:	f04f 0300 	mov.w	r3, #0
    53d8:	717b      	strb	r3, [r7, #5]
    53da:	f04f 0300 	mov.w	r3, #0
    53de:	71bb      	strb	r3, [r7, #6]
    53e0:	f04f 0300 	mov.w	r3, #0
    53e4:	71fb      	strb	r3, [r7, #7]
    53e6:	f04f 0300 	mov.w	r3, #0
    53ea:	723b      	strb	r3, [r7, #8]
    53ec:	f04f 0300 	mov.w	r3, #0
    53f0:	727b      	strb	r3, [r7, #9]
	uint8_t tries = 0;
    53f2:	f04f 0300 	mov.w	r3, #0
    53f6:	77fb      	strb	r3, [r7, #31]

    //Apply the configuration file
    ret_val = apply_file(radio_memory_configuration, SIZEOFCONFIG);
    53f8:	f240 0038 	movw	r0, #56	; 0x38
    53fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    5400:	f44f 7136 	mov.w	r1, #728	; 0x2d8
    5404:	f7ff ff62 	bl	52cc <apply_file>
    5408:	4603      	mov	r3, r0
    540a:	77bb      	strb	r3, [r7, #30]
    if(ret_val) {
    540c:	7fbb      	ldrb	r3, [r7, #30]
    540e:	2b00      	cmp	r3, #0
    5410:	d002      	beq.n	5418 <config_adf7030+0x80>
        return ERR_CONFIG_FILE_FAILED;
    5412:	f04f 0303 	mov.w	r3, #3
    5416:	e03a      	b.n	548e <config_adf7030+0xf6>
    //Enable calibration
//    adf_write_to_memory(WMODE_1,SM_DATA_CALIBRATION,en_calib_ar,4);

//    Issue CMD_CONFIG_DEV command
//    return 0;
    ret_val = adf_send_cmd(CMD_CFG_DEV);
    5418:	f04f 0085 	mov.w	r0, #133	; 0x85
    541c:	f000 f8d2 	bl	55c4 <adf_send_cmd>
    5420:	4603      	mov	r3, r0
    5422:	77bb      	strb	r3, [r7, #30]

	if(ret_val != 0) {
    5424:	7fbb      	ldrb	r3, [r7, #30]
    5426:	2b00      	cmp	r3, #0
    5428:	d002      	beq.n	5430 <config_adf7030+0x98>
		return 1;
    542a:	f04f 0301 	mov.w	r3, #1
    542e:	e02e      	b.n	548e <config_adf7030+0xf6>
//	   }
//   }

//    adf_in_idle();
    //Issue CMD_PHY_ON
    ret_val = adf_send_cmd(CMD_PHY_ON);
    5430:	f04f 0082 	mov.w	r0, #130	; 0x82
    5434:	f000 f8c6 	bl	55c4 <adf_send_cmd>
    5438:	4603      	mov	r3, r0
    543a:	77bb      	strb	r3, [r7, #30]
    if(ret_val) {
    543c:	7fbb      	ldrb	r3, [r7, #30]
    543e:	2b00      	cmp	r3, #0
    5440:	d00e      	beq.n	5460 <config_adf7030+0xc8>
//        adf_write_to_memory(WMODE_1,SM_DATA_CALIBRATION,dis_calib_ar,4);
        return (ret_val | 0xC0);
    5442:	7fbb      	ldrb	r3, [r7, #30]
    5444:	ea6f 6383 	mvn.w	r3, r3, lsl #26
    5448:	ea6f 6393 	mvn.w	r3, r3, lsr #26
    544c:	b2db      	uxtb	r3, r3
    544e:	e01e      	b.n	548e <config_adf7030+0xf6>
    }
    while(tries++ < 100) {
    	ret_val = adf_get_state();
    5450:	f000 fa48 	bl	58e4 <adf_get_state>
    5454:	4603      	mov	r3, r0
    5456:	77bb      	strb	r3, [r7, #30]
	   if(ret_val == PHY_ON) {
    5458:	7fbb      	ldrb	r3, [r7, #30]
    545a:	2b02      	cmp	r3, #2
    545c:	d00e      	beq.n	547c <config_adf7030+0xe4>
    545e:	e000      	b.n	5462 <config_adf7030+0xca>
    ret_val = adf_send_cmd(CMD_PHY_ON);
    if(ret_val) {
//        adf_write_to_memory(WMODE_1,SM_DATA_CALIBRATION,dis_calib_ar,4);
        return (ret_val | 0xC0);
    }
    while(tries++ < 100) {
    5460:	bf00      	nop
    5462:	7ffb      	ldrb	r3, [r7, #31]
    5464:	2b63      	cmp	r3, #99	; 0x63
    5466:	bf8c      	ite	hi
    5468:	2300      	movhi	r3, #0
    546a:	2301      	movls	r3, #1
    546c:	b2db      	uxtb	r3, r3
    546e:	7ffa      	ldrb	r2, [r7, #31]
    5470:	f102 0201 	add.w	r2, r2, #1
    5474:	77fa      	strb	r2, [r7, #31]
    5476:	2b00      	cmp	r3, #0
    5478:	d1ea      	bne.n	5450 <config_adf7030+0xb8>
    547a:	e000      	b.n	547e <config_adf7030+0xe6>
    	ret_val = adf_get_state();
	   if(ret_val == PHY_ON) {
		   break;
    547c:	bf00      	nop
	   }
   }

	if(tries >= 100) {
    547e:	7ffb      	ldrb	r3, [r7, #31]
    5480:	2b63      	cmp	r3, #99	; 0x63
    5482:	d902      	bls.n	548a <config_adf7030+0xf2>
		return 1;
    5484:	f04f 0301 	mov.w	r3, #1
    5488:	e001      	b.n	548e <config_adf7030+0xf6>
//    }

    //Disable calibration
//    adf_write_to_memory(WMODE_1,SM_DATA_CALIBRATION,dis_calib_ar,4);

    return 0;
    548a:	f04f 0300 	mov.w	r3, #0

#else

#endif
}
    548e:	4618      	mov	r0, r3
    5490:	f107 0720 	add.w	r7, r7, #32
    5494:	46bd      	mov	sp, r7
    5496:	bd80      	pop	{r7, pc}

00005498 <adf_write_to_memory>:


uint8_t adf_write_to_memory(uint8_t mode,uint32_t addr,uint8_t *data,uint32_t size) {
    5498:	b580      	push	{r7, lr}
    549a:	b088      	sub	sp, #32
    549c:	af02      	add	r7, sp, #8
    549e:	60b9      	str	r1, [r7, #8]
    54a0:	607a      	str	r2, [r7, #4]
    54a2:	603b      	str	r3, [r7, #0]
    54a4:	4603      	mov	r3, r0
    54a6:	73fb      	strb	r3, [r7, #15]
    //Currently implementing mode1 for testing. Need to implement other modes
    if((mode & WMODE_1) == WMODE_1){
        uint8_t cmd_data[] = {mode,(addr >> 24),((addr >> 16) & 0xFF),((addr >> 8) & 0xFF),(addr & 0xFF )};
    54a8:	68bb      	ldr	r3, [r7, #8]
    54aa:	ea4f 6313 	mov.w	r3, r3, lsr #24
    54ae:	b2d8      	uxtb	r0, r3
    54b0:	68bb      	ldr	r3, [r7, #8]
    54b2:	ea4f 4313 	mov.w	r3, r3, lsr #16
    54b6:	b2d9      	uxtb	r1, r3
    54b8:	68bb      	ldr	r3, [r7, #8]
    54ba:	ea4f 2313 	mov.w	r3, r3, lsr #8
    54be:	b2da      	uxtb	r2, r3
    54c0:	68bb      	ldr	r3, [r7, #8]
    54c2:	b2db      	uxtb	r3, r3
    54c4:	f897 c00f 	ldrb.w	ip, [r7, #15]
    54c8:	f887 c010 	strb.w	ip, [r7, #16]
    54cc:	7478      	strb	r0, [r7, #17]
    54ce:	74b9      	strb	r1, [r7, #18]
    54d0:	74fa      	strb	r2, [r7, #19]
    54d2:	753b      	strb	r3, [r7, #20]
        ADF_SPI_SLAVE_SELECT(adf_spi,ADF_SPI_SLAVE);
    54d4:	f241 4378 	movw	r3, #5240	; 0x1478
    54d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    54dc:	681b      	ldr	r3, [r3, #0]
    54de:	4618      	mov	r0, r3
    54e0:	f04f 0100 	mov.w	r1, #0
    54e4:	f003 fbdc 	bl	8ca0 <SPI_set_slave_select>
        ADF_SPI_BLOCK_WRITE(adf_spi,cmd_data,5,data,size);
    54e8:	f241 4378 	movw	r3, #5240	; 0x1478
    54ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    54f0:	681a      	ldr	r2, [r3, #0]
    54f2:	f107 0310 	add.w	r3, r7, #16
    54f6:	6839      	ldr	r1, [r7, #0]
    54f8:	9100      	str	r1, [sp, #0]
    54fa:	4610      	mov	r0, r2
    54fc:	4619      	mov	r1, r3
    54fe:	f04f 0205 	mov.w	r2, #5
    5502:	687b      	ldr	r3, [r7, #4]
    5504:	f000 f974 	bl	57f0 <adf_spi_trans_write>
        ADF_SPI_SLAVE_CLEAR(adf_spi, ADF_SPI_SLAVE);
    5508:	f241 4378 	movw	r3, #5240	; 0x1478
    550c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5510:	681b      	ldr	r3, [r3, #0]
    5512:	4618      	mov	r0, r3
    5514:	f04f 0100 	mov.w	r1, #0
    5518:	f003 fc16 	bl	8d48 <SPI_clear_slave_select>
    }

    return 0;
    551c:	f04f 0300 	mov.w	r3, #0
    

}
    5520:	4618      	mov	r0, r3
    5522:	f107 0718 	add.w	r7, r7, #24
    5526:	46bd      	mov	sp, r7
    5528:	bd80      	pop	{r7, pc}
    552a:	bf00      	nop

0000552c <adf_read_from_memory>:

uint8_t* adf_read_from_memory(uint8_t mode,uint32_t addr,uint8_t *data,uint32_t size) {
    552c:	b580      	push	{r7, lr}
    552e:	b088      	sub	sp, #32
    5530:	af02      	add	r7, sp, #8
    5532:	60b9      	str	r1, [r7, #8]
    5534:	607a      	str	r2, [r7, #4]
    5536:	603b      	str	r3, [r7, #0]
    5538:	4603      	mov	r3, r0
    553a:	73fb      	strb	r3, [r7, #15]
    if((mode & RMODE_1) == RMODE_1){
        uint8_t cmd_data[] = {mode,(addr >> 24),((addr >> 16) & 0xFF),((addr >> 8) & 0xFF),(addr & 0xFF )};
    553c:	68bb      	ldr	r3, [r7, #8]
    553e:	ea4f 6313 	mov.w	r3, r3, lsr #24
    5542:	b2d8      	uxtb	r0, r3
    5544:	68bb      	ldr	r3, [r7, #8]
    5546:	ea4f 4313 	mov.w	r3, r3, lsr #16
    554a:	b2d9      	uxtb	r1, r3
    554c:	68bb      	ldr	r3, [r7, #8]
    554e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    5552:	b2da      	uxtb	r2, r3
    5554:	68bb      	ldr	r3, [r7, #8]
    5556:	b2db      	uxtb	r3, r3
    5558:	f897 c00f 	ldrb.w	ip, [r7, #15]
    555c:	f887 c010 	strb.w	ip, [r7, #16]
    5560:	7478      	strb	r0, [r7, #17]
    5562:	74b9      	strb	r1, [r7, #18]
    5564:	74fa      	strb	r2, [r7, #19]
    5566:	753b      	strb	r3, [r7, #20]
        ADF_SPI_SLAVE_SELECT(adf_spi,ADF_SPI_SLAVE);
    5568:	f241 4378 	movw	r3, #5240	; 0x1478
    556c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5570:	681b      	ldr	r3, [r3, #0]
    5572:	4618      	mov	r0, r3
    5574:	f04f 0100 	mov.w	r1, #0
    5578:	f003 fb92 	bl	8ca0 <SPI_set_slave_select>
        ADF_SPI_BLOCK_READ(adf_spi,cmd_data,5,data,size+RMODE1_OFFSET);
    557c:	f241 4378 	movw	r3, #5240	; 0x1478
    5580:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5584:	681a      	ldr	r2, [r3, #0]
    5586:	683b      	ldr	r3, [r7, #0]
    5588:	f103 0102 	add.w	r1, r3, #2
    558c:	f107 0310 	add.w	r3, r7, #16
    5590:	9100      	str	r1, [sp, #0]
    5592:	4610      	mov	r0, r2
    5594:	4619      	mov	r1, r3
    5596:	f04f 0205 	mov.w	r2, #5
    559a:	687b      	ldr	r3, [r7, #4]
    559c:	f000 f8f4 	bl	5788 <adf_spi_trans_read>
        ADF_SPI_SLAVE_CLEAR(adf_spi, ADF_SPI_SLAVE);
    55a0:	f241 4378 	movw	r3, #5240	; 0x1478
    55a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    55a8:	681b      	ldr	r3, [r3, #0]
    55aa:	4618      	mov	r0, r3
    55ac:	f04f 0100 	mov.w	r1, #0
    55b0:	f003 fbca 	bl	8d48 <SPI_clear_slave_select>
    }
    return (data+RMODE1_OFFSET);
    55b4:	687b      	ldr	r3, [r7, #4]
    55b6:	f103 0302 	add.w	r3, r3, #2
}
    55ba:	4618      	mov	r0, r3
    55bc:	f107 0718 	add.w	r7, r7, #24
    55c0:	46bd      	mov	sp, r7
    55c2:	bd80      	pop	{r7, pc}

000055c4 <adf_send_cmd>:

uint8_t adf_send_cmd(uint8_t command) {
    55c4:	b580      	push	{r7, lr}
    55c6:	b086      	sub	sp, #24
    55c8:	af02      	add	r7, sp, #8
    55ca:	4603      	mov	r3, r0
    55cc:	71fb      	strb	r3, [r7, #7]
    ADF_SPI_SLAVE_SELECT(adf_spi,ADF_SPI_SLAVE);
    55ce:	f241 4378 	movw	r3, #5240	; 0x1478
    55d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    55d6:	681b      	ldr	r3, [r3, #0]
    55d8:	4618      	mov	r0, r3
    55da:	f04f 0100 	mov.w	r1, #0
    55de:	f003 fb5f 	bl	8ca0 <SPI_set_slave_select>
    uint8_t check_val = 0,nop = ADF_NOP;
    55e2:	f04f 0300 	mov.w	r3, #0
    55e6:	73bb      	strb	r3, [r7, #14]
    55e8:	f04f 33ff 	mov.w	r3, #4294967295
    55ec:	737b      	strb	r3, [r7, #13]
    uint8_t tries = 0;
    55ee:	f04f 0300 	mov.w	r3, #0
    55f2:	73fb      	strb	r3, [r7, #15]
    //Send NOP command(0xFF) until adf is ready to receive command
   do {
       ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
    55f4:	f241 4378 	movw	r3, #5240	; 0x1478
    55f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    55fc:	6819      	ldr	r1, [r3, #0]
    55fe:	f107 020d 	add.w	r2, r7, #13
    5602:	f107 030e 	add.w	r3, r7, #14
    5606:	f04f 0001 	mov.w	r0, #1
    560a:	9000      	str	r0, [sp, #0]
    560c:	4608      	mov	r0, r1
    560e:	4611      	mov	r1, r2
    5610:	f04f 0201 	mov.w	r2, #1
    5614:	f000 f8b8 	bl	5788 <adf_spi_trans_read>
       if((check_val & CMD_READY) != 0) {
    5618:	7bbb      	ldrb	r3, [r7, #14]
    561a:	f003 0320 	and.w	r3, r3, #32
    561e:	2b00      	cmp	r3, #0
    5620:	d10c      	bne.n	563c <adf_send_cmd+0x78>
           break;
       }
   }while(tries++ < 100);
    5622:	7bfb      	ldrb	r3, [r7, #15]
    5624:	2b63      	cmp	r3, #99	; 0x63
    5626:	bf8c      	ite	hi
    5628:	2300      	movhi	r3, #0
    562a:	2301      	movls	r3, #1
    562c:	b2db      	uxtb	r3, r3
    562e:	7bfa      	ldrb	r2, [r7, #15]
    5630:	f102 0201 	add.w	r2, r2, #1
    5634:	73fa      	strb	r2, [r7, #15]
    5636:	2b00      	cmp	r3, #0
    5638:	d1dc      	bne.n	55f4 <adf_send_cmd+0x30>
    563a:	e000      	b.n	563e <adf_send_cmd+0x7a>
    uint8_t tries = 0;
    //Send NOP command(0xFF) until adf is ready to receive command
   do {
       ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
       if((check_val & CMD_READY) != 0) {
           break;
    563c:	bf00      	nop
       }
   }while(tries++ < 100);
   if(tries >= 100) {
    563e:	7bfb      	ldrb	r3, [r7, #15]
    5640:	2b63      	cmp	r3, #99	; 0x63
    5642:	d902      	bls.n	564a <adf_send_cmd+0x86>
       return ERR_CMD_FAILED;
    5644:	f04f 0302 	mov.w	r3, #2
    5648:	e01d      	b.n	5686 <adf_send_cmd+0xc2>
   }

    //Send the command
    ADF_SPI_BLOCK_WRITE(adf_spi,&command, 1, &check_val, 1);
    564a:	f241 4378 	movw	r3, #5240	; 0x1478
    564e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5652:	6819      	ldr	r1, [r3, #0]
    5654:	f107 0207 	add.w	r2, r7, #7
    5658:	f107 030e 	add.w	r3, r7, #14
    565c:	f04f 0001 	mov.w	r0, #1
    5660:	9000      	str	r0, [sp, #0]
    5662:	4608      	mov	r0, r1
    5664:	4611      	mov	r1, r2
    5666:	f04f 0201 	mov.w	r2, #1
    566a:	f000 f8c1 	bl	57f0 <adf_spi_trans_write>
    //Using old drivers
    //ADF_SPI_SLAVE_SELECT(adf_spi,0);
    //Using new drivers
    ADF_SPI_SLAVE_CLEAR(adf_spi,ADF_SPI_SLAVE);
    566e:	f241 4378 	movw	r3, #5240	; 0x1478
    5672:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5676:	681b      	ldr	r3, [r3, #0]
    5678:	4618      	mov	r0, r3
    567a:	f04f 0100 	mov.w	r1, #0
    567e:	f003 fb63 	bl	8d48 <SPI_clear_slave_select>

    return 0;
    5682:	f04f 0300 	mov.w	r3, #0

}
    5686:	4618      	mov	r0, r3
    5688:	f107 0710 	add.w	r7, r7, #16
    568c:	46bd      	mov	sp, r7
    568e:	bd80      	pop	{r7, pc}

00005690 <cmd_ready_set>:

    return 0;

}

uint8_t cmd_ready_set() {
    5690:	b580      	push	{r7, lr}
    5692:	b084      	sub	sp, #16
    5694:	af02      	add	r7, sp, #8
    uint8_t check_val = 0,nop = ADF_NOP;
    5696:	f04f 0300 	mov.w	r3, #0
    569a:	71bb      	strb	r3, [r7, #6]
    569c:	f04f 33ff 	mov.w	r3, #4294967295
    56a0:	717b      	strb	r3, [r7, #5]
    uint8_t tries = 0;
    56a2:	f04f 0300 	mov.w	r3, #0
    56a6:	71fb      	strb	r3, [r7, #7]
    //Send NOP command(0xFF) until adf is ready to receive command
    do {
        ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
    56a8:	f241 4378 	movw	r3, #5240	; 0x1478
    56ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    56b0:	6819      	ldr	r1, [r3, #0]
    56b2:	f107 0205 	add.w	r2, r7, #5
    56b6:	f107 0306 	add.w	r3, r7, #6
    56ba:	f04f 0001 	mov.w	r0, #1
    56be:	9000      	str	r0, [sp, #0]
    56c0:	4608      	mov	r0, r1
    56c2:	4611      	mov	r1, r2
    56c4:	f04f 0201 	mov.w	r2, #1
    56c8:	f000 f85e 	bl	5788 <adf_spi_trans_read>
        if((check_val & CMD_READY) != 0) {
    56cc:	79bb      	ldrb	r3, [r7, #6]
    56ce:	f003 0320 	and.w	r3, r3, #32
    56d2:	2b00      	cmp	r3, #0
    56d4:	d10c      	bne.n	56f0 <cmd_ready_set+0x60>
            break;
        }
    }while(tries++ < 100);
    56d6:	79fb      	ldrb	r3, [r7, #7]
    56d8:	2b63      	cmp	r3, #99	; 0x63
    56da:	bf8c      	ite	hi
    56dc:	2300      	movhi	r3, #0
    56de:	2301      	movls	r3, #1
    56e0:	b2db      	uxtb	r3, r3
    56e2:	79fa      	ldrb	r2, [r7, #7]
    56e4:	f102 0201 	add.w	r2, r2, #1
    56e8:	71fa      	strb	r2, [r7, #7]
    56ea:	2b00      	cmp	r3, #0
    56ec:	d1dc      	bne.n	56a8 <cmd_ready_set+0x18>
    56ee:	e000      	b.n	56f2 <cmd_ready_set+0x62>
    uint8_t tries = 0;
    //Send NOP command(0xFF) until adf is ready to receive command
    do {
        ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
        if((check_val & CMD_READY) != 0) {
            break;
    56f0:	bf00      	nop
        }
    }while(tries++ < 100);
    if(tries >= 100) {
    56f2:	79fb      	ldrb	r3, [r7, #7]
    56f4:	2b63      	cmp	r3, #99	; 0x63
    56f6:	d902      	bls.n	56fe <cmd_ready_set+0x6e>
        return 1;
    56f8:	f04f 0301 	mov.w	r3, #1
    56fc:	e001      	b.n	5702 <cmd_ready_set+0x72>
    }
    return 0;
    56fe:	f04f 0300 	mov.w	r3, #0
}
    5702:	4618      	mov	r0, r3
    5704:	f107 0708 	add.w	r7, r7, #8
    5708:	46bd      	mov	sp, r7
    570a:	bd80      	pop	{r7, pc}

0000570c <adf_in_idle>:

uint8_t adf_in_idle() {
    570c:	b580      	push	{r7, lr}
    570e:	b084      	sub	sp, #16
    5710:	af02      	add	r7, sp, #8
    uint8_t check_val = 0,nop = ADF_NOP;
    5712:	f04f 0300 	mov.w	r3, #0
    5716:	71bb      	strb	r3, [r7, #6]
    5718:	f04f 33ff 	mov.w	r3, #4294967295
    571c:	717b      	strb	r3, [r7, #5]
    uint8_t tries = 0;
    571e:	f04f 0300 	mov.w	r3, #0
    5722:	71fb      	strb	r3, [r7, #7]
    //Send NOP command(0xFF) until adf is ready to receive command
    do {
        ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
    5724:	f241 4378 	movw	r3, #5240	; 0x1478
    5728:	f2c2 0300 	movt	r3, #8192	; 0x2000
    572c:	6819      	ldr	r1, [r3, #0]
    572e:	f107 0205 	add.w	r2, r7, #5
    5732:	f107 0306 	add.w	r3, r7, #6
    5736:	f04f 0001 	mov.w	r0, #1
    573a:	9000      	str	r0, [sp, #0]
    573c:	4608      	mov	r0, r1
    573e:	4611      	mov	r1, r2
    5740:	f04f 0201 	mov.w	r2, #1
    5744:	f000 f820 	bl	5788 <adf_spi_trans_read>
        if((check_val & 0x04) != 0) {
    5748:	79bb      	ldrb	r3, [r7, #6]
    574a:	f003 0304 	and.w	r3, r3, #4
    574e:	2b00      	cmp	r3, #0
    5750:	d10c      	bne.n	576c <adf_in_idle+0x60>
            break;
        }
    }while(tries++ < 100);
    5752:	79fb      	ldrb	r3, [r7, #7]
    5754:	2b63      	cmp	r3, #99	; 0x63
    5756:	bf8c      	ite	hi
    5758:	2300      	movhi	r3, #0
    575a:	2301      	movls	r3, #1
    575c:	b2db      	uxtb	r3, r3
    575e:	79fa      	ldrb	r2, [r7, #7]
    5760:	f102 0201 	add.w	r2, r2, #1
    5764:	71fa      	strb	r2, [r7, #7]
    5766:	2b00      	cmp	r3, #0
    5768:	d1dc      	bne.n	5724 <adf_in_idle+0x18>
    576a:	e000      	b.n	576e <adf_in_idle+0x62>
    uint8_t tries = 0;
    //Send NOP command(0xFF) until adf is ready to receive command
    do {
        ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
        if((check_val & 0x04) != 0) {
            break;
    576c:	bf00      	nop
        }
    }while(tries++ < 100);
    if(tries >= 100) {
    576e:	79fb      	ldrb	r3, [r7, #7]
    5770:	2b63      	cmp	r3, #99	; 0x63
    5772:	d902      	bls.n	577a <adf_in_idle+0x6e>
        return 1;
    5774:	f04f 0301 	mov.w	r3, #1
    5778:	e001      	b.n	577e <adf_in_idle+0x72>
    }
    return 0;
    577a:	f04f 0300 	mov.w	r3, #0
}
    577e:	4618      	mov	r0, r3
    5780:	f107 0708 	add.w	r7, r7, #8
    5784:	46bd      	mov	sp, r7
    5786:	bd80      	pop	{r7, pc}

00005788 <adf_spi_trans_read>:

void adf_spi_trans_read( spi_instance_t * this_spi,
    uint8_t * cmd_buffer,
    size_t cmd_byte_size,
    uint8_t * rd_buffer,
    size_t rd_byte_size){
    5788:	b580      	push	{r7, lr}
    578a:	b088      	sub	sp, #32
    578c:	af02      	add	r7, sp, #8
    578e:	60f8      	str	r0, [r7, #12]
    5790:	60b9      	str	r1, [r7, #8]
    5792:	607a      	str	r2, [r7, #4]
    5794:	603b      	str	r3, [r7, #0]

	uint16_t i;
	uint8_t r_buf[6];
	r_buf[0] = 0x00;
    5796:	f04f 0300 	mov.w	r3, #0
    579a:	743b      	strb	r3, [r7, #16]
//	MSS_GPIO_set_output(MSS_GPIO_3, 1);
	//Using new drivers
//	SPI_set_slave_select(this_spi,ADF_SPI_SLAVE);


		SPI_transfer_block(this_spi,cmd_buffer,cmd_byte_size,r_buf,rd_byte_size);
    579c:	687b      	ldr	r3, [r7, #4]
    579e:	b29a      	uxth	r2, r3
    57a0:	6a3b      	ldr	r3, [r7, #32]
    57a2:	b299      	uxth	r1, r3
    57a4:	f107 0310 	add.w	r3, r7, #16
    57a8:	9100      	str	r1, [sp, #0]
    57aa:	68f8      	ldr	r0, [r7, #12]
    57ac:	68b9      	ldr	r1, [r7, #8]
    57ae:	f003 fb21 	bl	8df4 <SPI_transfer_block>

//	SPI_transfer_block(this_spi,0,0,rd_buffer,rd_byte_size);
//	SPI_clear_slave_select(this_spi,ADF_SPI_SLAVE);
	for(i=0;i<1000;i++){
    57b2:	f04f 0300 	mov.w	r3, #0
    57b6:	82fb      	strh	r3, [r7, #22]
    57b8:	e011      	b.n	57de <adf_spi_trans_read+0x56>
		if(i<rd_byte_size){
    57ba:	8afa      	ldrh	r2, [r7, #22]
    57bc:	6a3b      	ldr	r3, [r7, #32]
    57be:	429a      	cmp	r2, r3
    57c0:	d209      	bcs.n	57d6 <adf_spi_trans_read+0x4e>
			rd_buffer[i] = r_buf[i];
    57c2:	8afa      	ldrh	r2, [r7, #22]
    57c4:	683b      	ldr	r3, [r7, #0]
    57c6:	4413      	add	r3, r2
    57c8:	8afa      	ldrh	r2, [r7, #22]
    57ca:	f107 0118 	add.w	r1, r7, #24
    57ce:	440a      	add	r2, r1
    57d0:	f812 2c08 	ldrb.w	r2, [r2, #-8]
    57d4:	701a      	strb	r2, [r3, #0]

		SPI_transfer_block(this_spi,cmd_buffer,cmd_byte_size,r_buf,rd_byte_size);

//	SPI_transfer_block(this_spi,0,0,rd_buffer,rd_byte_size);
//	SPI_clear_slave_select(this_spi,ADF_SPI_SLAVE);
	for(i=0;i<1000;i++){
    57d6:	8afb      	ldrh	r3, [r7, #22]
    57d8:	f103 0301 	add.w	r3, r3, #1
    57dc:	82fb      	strh	r3, [r7, #22]
    57de:	8afa      	ldrh	r2, [r7, #22]
    57e0:	f240 33e7 	movw	r3, #999	; 0x3e7
    57e4:	429a      	cmp	r2, r3
    57e6:	d9e8      	bls.n	57ba <adf_spi_trans_read+0x32>
		if(i<rd_byte_size){
			rd_buffer[i] = r_buf[i];
		}
	}
}
    57e8:	f107 0718 	add.w	r7, r7, #24
    57ec:	46bd      	mov	sp, r7
    57ee:	bd80      	pop	{r7, pc}

000057f0 <adf_spi_trans_write>:

void adf_spi_trans_write( spi_instance_t * this_spi,
    uint8_t * cmd_buffer,
    size_t cmd_byte_size,
    uint8_t * wr_buffer,
    size_t wr_byte_size){
    57f0:	b580      	push	{r7, lr}
    57f2:	b0d2      	sub	sp, #328	; 0x148
    57f4:	af02      	add	r7, sp, #8
    57f6:	f107 0c0c 	add.w	ip, r7, #12
    57fa:	f8cc 0000 	str.w	r0, [ip]
    57fe:	f107 0008 	add.w	r0, r7, #8
    5802:	6001      	str	r1, [r0, #0]
    5804:	f107 0104 	add.w	r1, r7, #4
    5808:	600a      	str	r2, [r1, #0]
    580a:	463a      	mov	r2, r7
    580c:	6013      	str	r3, [r2, #0]

	uint8_t data[300];
	uint16_t i = 0;
    580e:	f04f 0300 	mov.w	r3, #0
    5812:	f8a7 313e 	strh.w	r3, [r7, #318]	; 0x13e

	for(;i<cmd_byte_size;i++){
    5816:	e011      	b.n	583c <adf_spi_trans_write+0x4c>
		data[i] = cmd_buffer[i];
    5818:	f8b7 313e 	ldrh.w	r3, [r7, #318]	; 0x13e
    581c:	f8b7 113e 	ldrh.w	r1, [r7, #318]	; 0x13e
    5820:	f107 0208 	add.w	r2, r7, #8
    5824:	6812      	ldr	r2, [r2, #0]
    5826:	440a      	add	r2, r1
    5828:	7811      	ldrb	r1, [r2, #0]
    582a:	f107 0210 	add.w	r2, r7, #16
    582e:	54d1      	strb	r1, [r2, r3]
    size_t wr_byte_size){

	uint8_t data[300];
	uint16_t i = 0;

	for(;i<cmd_byte_size;i++){
    5830:	f8b7 313e 	ldrh.w	r3, [r7, #318]	; 0x13e
    5834:	f103 0301 	add.w	r3, r3, #1
    5838:	f8a7 313e 	strh.w	r3, [r7, #318]	; 0x13e
    583c:	f8b7 213e 	ldrh.w	r2, [r7, #318]	; 0x13e
    5840:	f107 0304 	add.w	r3, r7, #4
    5844:	681b      	ldr	r3, [r3, #0]
    5846:	429a      	cmp	r2, r3
    5848:	d3e6      	bcc.n	5818 <adf_spi_trans_write+0x28>
		data[i] = cmd_buffer[i];
	}
	for(;i<cmd_byte_size + wr_byte_size;i++){
    584a:	e015      	b.n	5878 <adf_spi_trans_write+0x88>
		data[i] = wr_buffer[i-cmd_byte_size];
    584c:	f8b7 313e 	ldrh.w	r3, [r7, #318]	; 0x13e
    5850:	f8b7 113e 	ldrh.w	r1, [r7, #318]	; 0x13e
    5854:	f107 0204 	add.w	r2, r7, #4
    5858:	6812      	ldr	r2, [r2, #0]
    585a:	ebc2 0101 	rsb	r1, r2, r1
    585e:	463a      	mov	r2, r7
    5860:	6812      	ldr	r2, [r2, #0]
    5862:	440a      	add	r2, r1
    5864:	7811      	ldrb	r1, [r2, #0]
    5866:	f107 0210 	add.w	r2, r7, #16
    586a:	54d1      	strb	r1, [r2, r3]
	uint16_t i = 0;

	for(;i<cmd_byte_size;i++){
		data[i] = cmd_buffer[i];
	}
	for(;i<cmd_byte_size + wr_byte_size;i++){
    586c:	f8b7 313e 	ldrh.w	r3, [r7, #318]	; 0x13e
    5870:	f103 0301 	add.w	r3, r3, #1
    5874:	f8a7 313e 	strh.w	r3, [r7, #318]	; 0x13e
    5878:	f8b7 213e 	ldrh.w	r2, [r7, #318]	; 0x13e
    587c:	f107 0304 	add.w	r3, r7, #4
    5880:	6819      	ldr	r1, [r3, #0]
    5882:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
    5886:	440b      	add	r3, r1
    5888:	429a      	cmp	r2, r3
    588a:	d3df      	bcc.n	584c <adf_spi_trans_write+0x5c>
//	MSS_GPIO_set_output(MSS_GPIO_3, 0);
//	SPI_block_write(this_spi, cmd_buffer, cmd_byte_size, wr_buffer, wr_byte_size);
//	MSS_GPIO_set_output(MSS_GPIO_3, 1);
	//Using new drivers
//	SPI_set_slave_select(this_spi,ADF_SPI_SLAVE);
	SPI_transfer_block(this_spi,data,cmd_byte_size + wr_byte_size,0,0);
    588c:	f107 0304 	add.w	r3, r7, #4
    5890:	681b      	ldr	r3, [r3, #0]
    5892:	b29a      	uxth	r2, r3
    5894:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
    5898:	b29b      	uxth	r3, r3
    589a:	4413      	add	r3, r2
    589c:	b29b      	uxth	r3, r3
    589e:	f107 010c 	add.w	r1, r7, #12
    58a2:	f107 0210 	add.w	r2, r7, #16
    58a6:	f04f 0000 	mov.w	r0, #0
    58aa:	9000      	str	r0, [sp, #0]
    58ac:	6808      	ldr	r0, [r1, #0]
    58ae:	4611      	mov	r1, r2
    58b0:	461a      	mov	r2, r3
    58b2:	f04f 0300 	mov.w	r3, #0
    58b6:	f003 fa9d 	bl	8df4 <SPI_transfer_block>
//	SPI_transfer_block(this_spi,wr_buffer,wr_byte_size,0,0);
//	SPI_clear_slave_select(this_spi,ADF_SPI_SLAVE);
	for(i=0;i<1000;i++){
    58ba:	f04f 0300 	mov.w	r3, #0
    58be:	f8a7 313e 	strh.w	r3, [r7, #318]	; 0x13e
    58c2:	e005      	b.n	58d0 <adf_spi_trans_write+0xe0>
    58c4:	f8b7 313e 	ldrh.w	r3, [r7, #318]	; 0x13e
    58c8:	f103 0301 	add.w	r3, r3, #1
    58cc:	f8a7 313e 	strh.w	r3, [r7, #318]	; 0x13e
    58d0:	f8b7 213e 	ldrh.w	r2, [r7, #318]	; 0x13e
    58d4:	f240 33e7 	movw	r3, #999	; 0x3e7
    58d8:	429a      	cmp	r2, r3
    58da:	d9f3      	bls.n	58c4 <adf_spi_trans_write+0xd4>

	}
}
    58dc:	f507 77a0 	add.w	r7, r7, #320	; 0x140
    58e0:	46bd      	mov	sp, r7
    58e2:	bd80      	pop	{r7, pc}

000058e4 <adf_get_state>:

uint8_t adf_get_state() {
    58e4:	b580      	push	{r7, lr}
    58e6:	b082      	sub	sp, #8
    58e8:	af00      	add	r7, sp, #0
    uint8_t misc_fw[6] = {0x00,0x00,0x00,0x00,0x00,0x00};
    58ea:	f04f 0300 	mov.w	r3, #0
    58ee:	703b      	strb	r3, [r7, #0]
    58f0:	f04f 0300 	mov.w	r3, #0
    58f4:	707b      	strb	r3, [r7, #1]
    58f6:	f04f 0300 	mov.w	r3, #0
    58fa:	70bb      	strb	r3, [r7, #2]
    58fc:	f04f 0300 	mov.w	r3, #0
    5900:	70fb      	strb	r3, [r7, #3]
    5902:	f04f 0300 	mov.w	r3, #0
    5906:	713b      	strb	r3, [r7, #4]
    5908:	f04f 0300 	mov.w	r3, #0
    590c:	717b      	strb	r3, [r7, #5]
    uint8_t curr_mode = 0;
    590e:	f04f 0300 	mov.w	r3, #0
    5912:	71bb      	strb	r3, [r7, #6]
	uint8_t tries = 0;
    5914:	f04f 0300 	mov.w	r3, #0
    5918:	71fb      	strb	r3, [r7, #7]
    while((!(misc_fw[0] == 0xe4 || misc_fw[0] == 0xA4)) && tries++ < 100){
    591a:	e014      	b.n	5946 <adf_get_state+0x62>
    	adf_read_from_memory(RMODE_1,MISC_FW,misc_fw,4);
    591c:	463b      	mov	r3, r7
    591e:	f04f 0078 	mov.w	r0, #120	; 0x78
    5922:	f244 21b4 	movw	r1, #17076	; 0x42b4
    5926:	f2c4 0100 	movt	r1, #16384	; 0x4000
    592a:	461a      	mov	r2, r3
    592c:	f04f 0304 	mov.w	r3, #4
    5930:	f7ff fdfc 	bl	552c <adf_read_from_memory>
    	if( misc_fw[0] == 0xe2 || misc_fw[0] == 0xA2 || misc_fw[0] == 0x00){
    5934:	783b      	ldrb	r3, [r7, #0]
    5936:	2be2      	cmp	r3, #226	; 0xe2
    5938:	d017      	beq.n	596a <adf_get_state+0x86>
    593a:	783b      	ldrb	r3, [r7, #0]
    593c:	2ba2      	cmp	r3, #162	; 0xa2
    593e:	d014      	beq.n	596a <adf_get_state+0x86>
    5940:	783b      	ldrb	r3, [r7, #0]
    5942:	2b00      	cmp	r3, #0
    5944:	d011      	beq.n	596a <adf_get_state+0x86>

uint8_t adf_get_state() {
    uint8_t misc_fw[6] = {0x00,0x00,0x00,0x00,0x00,0x00};
    uint8_t curr_mode = 0;
	uint8_t tries = 0;
    while((!(misc_fw[0] == 0xe4 || misc_fw[0] == 0xA4)) && tries++ < 100){
    5946:	783b      	ldrb	r3, [r7, #0]
    5948:	2be4      	cmp	r3, #228	; 0xe4
    594a:	d00e      	beq.n	596a <adf_get_state+0x86>
    594c:	783b      	ldrb	r3, [r7, #0]
    594e:	2ba4      	cmp	r3, #164	; 0xa4
    5950:	d00b      	beq.n	596a <adf_get_state+0x86>
    5952:	79fb      	ldrb	r3, [r7, #7]
    5954:	2b63      	cmp	r3, #99	; 0x63
    5956:	bf8c      	ite	hi
    5958:	2300      	movhi	r3, #0
    595a:	2301      	movls	r3, #1
    595c:	b2db      	uxtb	r3, r3
    595e:	79fa      	ldrb	r2, [r7, #7]
    5960:	f102 0201 	add.w	r2, r2, #1
    5964:	71fa      	strb	r2, [r7, #7]
    5966:	2b00      	cmp	r3, #0
    5968:	d1d8      	bne.n	591c <adf_get_state+0x38>
    	if( misc_fw[0] == 0xe2 || misc_fw[0] == 0xA2 || misc_fw[0] == 0x00){
    		break;
    	}
    }
	//PHY SLEEP is zero. Need to discuss what to return when tries goes out of limits
    curr_mode = misc_fw[4] & 0x3F;
    596a:	793b      	ldrb	r3, [r7, #4]
    596c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    5970:	71bb      	strb	r3, [r7, #6]
    return curr_mode;
    5972:	79bb      	ldrb	r3, [r7, #6]
}
    5974:	4618      	mov	r0, r3
    5976:	f107 0708 	add.w	r7, r7, #8
    597a:	46bd      	mov	sp, r7
    597c:	bd80      	pop	{r7, pc}
    597e:	bf00      	nop

00005980 <get_rssi_data>:
	while(cmd_buff[0] == 0x00){
		adf_read_from_memory(RMODE_1, RX_BUFFER, cmd_buff, 4);
	}
}

void get_rssi_data(uint16_t* rssi){
    5980:	b580      	push	{r7, lr}
    5982:	b084      	sub	sp, #16
    5984:	af00      	add	r7, sp, #0
    5986:	6078      	str	r0, [r7, #4]

	uint8_t rx_buf[6], tries = 0;
    5988:	f04f 0300 	mov.w	r3, #0
    598c:	73fb      	strb	r3, [r7, #15]
	rx_buf[0] = 0x00;
    598e:	f04f 0300 	mov.w	r3, #0
    5992:	723b      	strb	r3, [r7, #8]

	while(rx_buf[0] == 0x00  && tries++ <100){
    5994:	e00c      	b.n	59b0 <get_rssi_data+0x30>
		adf_read_from_memory(RMODE_1, RSSI_ADDR, rx_buf, 4);
    5996:	f107 0308 	add.w	r3, r7, #8
    599a:	f04f 0078 	mov.w	r0, #120	; 0x78
    599e:	f240 5138 	movw	r1, #1336	; 0x538
    59a2:	f2c2 0100 	movt	r1, #8192	; 0x2000
    59a6:	461a      	mov	r2, r3
    59a8:	f04f 0304 	mov.w	r3, #4
    59ac:	f7ff fdbe 	bl	552c <adf_read_from_memory>
void get_rssi_data(uint16_t* rssi){

	uint8_t rx_buf[6], tries = 0;
	rx_buf[0] = 0x00;

	while(rx_buf[0] == 0x00  && tries++ <100){
    59b0:	7a3b      	ldrb	r3, [r7, #8]
    59b2:	2b00      	cmp	r3, #0
    59b4:	d10b      	bne.n	59ce <get_rssi_data+0x4e>
    59b6:	7bfb      	ldrb	r3, [r7, #15]
    59b8:	2b63      	cmp	r3, #99	; 0x63
    59ba:	bf8c      	ite	hi
    59bc:	2300      	movhi	r3, #0
    59be:	2301      	movls	r3, #1
    59c0:	b2db      	uxtb	r3, r3
    59c2:	7bfa      	ldrb	r2, [r7, #15]
    59c4:	f102 0201 	add.w	r2, r2, #1
    59c8:	73fa      	strb	r2, [r7, #15]
    59ca:	2b00      	cmp	r3, #0
    59cc:	d1e3      	bne.n	5996 <get_rssi_data+0x16>
		adf_read_from_memory(RMODE_1, RSSI_ADDR, rx_buf, 4);
	}

	*rssi = (uint16_t)((rx_buf[2] & 0x07) << 8) + rx_buf[3];
    59ce:	7abb      	ldrb	r3, [r7, #10]
    59d0:	f003 0307 	and.w	r3, r3, #7
    59d4:	ea4f 2303 	mov.w	r3, r3, lsl #8
    59d8:	b29a      	uxth	r2, r3
    59da:	7afb      	ldrb	r3, [r7, #11]
    59dc:	4413      	add	r3, r2
    59de:	b29a      	uxth	r2, r3
    59e0:	687b      	ldr	r3, [r7, #4]
    59e2:	801a      	strh	r2, [r3, #0]
	*rssi = ~(*rssi) + 1;
    59e4:	687b      	ldr	r3, [r7, #4]
    59e6:	881b      	ldrh	r3, [r3, #0]
    59e8:	f1c3 0300 	rsb	r3, r3, #0
    59ec:	b29b      	uxth	r3, r3
    59ee:	b29a      	uxth	r2, r3
    59f0:	687b      	ldr	r3, [r7, #4]
    59f2:	801a      	strh	r2, [r3, #0]
	*rssi = *rssi & 0x0FFF;
    59f4:	687b      	ldr	r3, [r7, #4]
    59f6:	881b      	ldrh	r3, [r3, #0]
    59f8:	ea4f 5303 	mov.w	r3, r3, lsl #20
    59fc:	ea4f 5313 	mov.w	r3, r3, lsr #20
    5a00:	687a      	ldr	r2, [r7, #4]
    5a02:	8013      	strh	r3, [r2, #0]
	if(*rssi > 2048){
    5a04:	687b      	ldr	r3, [r7, #4]
    5a06:	881b      	ldrh	r3, [r3, #0]
    5a08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
    5a0c:	d906      	bls.n	5a1c <get_rssi_data+0x9c>
		*rssi = *rssi - 2048;
    5a0e:	687b      	ldr	r3, [r7, #4]
    5a10:	881b      	ldrh	r3, [r3, #0]
    5a12:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
    5a16:	b29a      	uxth	r2, r3
    5a18:	687b      	ldr	r3, [r7, #4]
    5a1a:	801a      	strh	r2, [r3, #0]
	}
	*rssi = *rssi/4;
    5a1c:	687b      	ldr	r3, [r7, #4]
    5a1e:	881b      	ldrh	r3, [r3, #0]
    5a20:	ea4f 0393 	mov.w	r3, r3, lsr #2
    5a24:	b29a      	uxth	r2, r3
    5a26:	687b      	ldr	r3, [r7, #4]
    5a28:	801a      	strh	r2, [r3, #0]

}
    5a2a:	f107 0710 	add.w	r7, r7, #16
    5a2e:	46bd      	mov	sp, r7
    5a30:	bd80      	pop	{r7, pc}
    5a32:	bf00      	nop

00005a34 <get_rssi_cca_data>:
	temp[0] = rx_buf[5];
	temp[1] = rx_buf[4] & 0x0F;

}

void get_rssi_cca_data(uint16_t* rssi){
    5a34:	b580      	push	{r7, lr}
    5a36:	b084      	sub	sp, #16
    5a38:	af00      	add	r7, sp, #0
    5a3a:	6078      	str	r0, [r7, #4]
	uint8_t rx_buf[6];
	//uint16_t rssi;
	rx_buf[0] = 0x00;
    5a3c:	f04f 0300 	mov.w	r3, #0
    5a40:	723b      	strb	r3, [r7, #8]
	uint8_t state, tries=0;
    5a42:	f04f 0300 	mov.w	r3, #0
    5a46:	73fb      	strb	r3, [r7, #15]

	adf_send_cmd(CMD_PHY_CCA);
    5a48:	f04f 0086 	mov.w	r0, #134	; 0x86
    5a4c:	f7ff fdba 	bl	55c4 <adf_send_cmd>

	state = adf_get_state();
    5a50:	f7ff ff48 	bl	58e4 <adf_get_state>
    5a54:	4603      	mov	r3, r0
    5a56:	73bb      	strb	r3, [r7, #14]

	while(state != 2 && tries++ <100){
    5a58:	e003      	b.n	5a62 <get_rssi_cca_data+0x2e>
		state = adf_get_state();
    5a5a:	f7ff ff43 	bl	58e4 <adf_get_state>
    5a5e:	4603      	mov	r3, r0
    5a60:	73bb      	strb	r3, [r7, #14]

	adf_send_cmd(CMD_PHY_CCA);

	state = adf_get_state();

	while(state != 2 && tries++ <100){
    5a62:	7bbb      	ldrb	r3, [r7, #14]
    5a64:	2b02      	cmp	r3, #2
    5a66:	d00b      	beq.n	5a80 <get_rssi_cca_data+0x4c>
    5a68:	7bfb      	ldrb	r3, [r7, #15]
    5a6a:	2b63      	cmp	r3, #99	; 0x63
    5a6c:	bf8c      	ite	hi
    5a6e:	2300      	movhi	r3, #0
    5a70:	2301      	movls	r3, #1
    5a72:	b2db      	uxtb	r3, r3
    5a74:	7bfa      	ldrb	r2, [r7, #15]
    5a76:	f102 0201 	add.w	r2, r2, #1
    5a7a:	73fa      	strb	r2, [r7, #15]
    5a7c:	2b00      	cmp	r3, #0
    5a7e:	d1ec      	bne.n	5a5a <get_rssi_cca_data+0x26>
		state = adf_get_state();
	}
	tries = 0;
    5a80:	f04f 0300 	mov.w	r3, #0
    5a84:	73fb      	strb	r3, [r7, #15]
	while(rx_buf[0] == 0x00 && tries++ <100){
    5a86:	e00c      	b.n	5aa2 <get_rssi_cca_data+0x6e>
		adf_read_from_memory(RMODE_1, PROFILE_CCA_READBACK, rx_buf, 4);
    5a88:	f107 0308 	add.w	r3, r7, #8
    5a8c:	f04f 0078 	mov.w	r0, #120	; 0x78
    5a90:	f240 317c 	movw	r1, #892	; 0x37c
    5a94:	f2c2 0100 	movt	r1, #8192	; 0x2000
    5a98:	461a      	mov	r2, r3
    5a9a:	f04f 0304 	mov.w	r3, #4
    5a9e:	f7ff fd45 	bl	552c <adf_read_from_memory>

	while(state != 2 && tries++ <100){
		state = adf_get_state();
	}
	tries = 0;
	while(rx_buf[0] == 0x00 && tries++ <100){
    5aa2:	7a3b      	ldrb	r3, [r7, #8]
    5aa4:	2b00      	cmp	r3, #0
    5aa6:	d10b      	bne.n	5ac0 <get_rssi_cca_data+0x8c>
    5aa8:	7bfb      	ldrb	r3, [r7, #15]
    5aaa:	2b63      	cmp	r3, #99	; 0x63
    5aac:	bf8c      	ite	hi
    5aae:	2300      	movhi	r3, #0
    5ab0:	2301      	movls	r3, #1
    5ab2:	b2db      	uxtb	r3, r3
    5ab4:	7bfa      	ldrb	r2, [r7, #15]
    5ab6:	f102 0201 	add.w	r2, r2, #1
    5aba:	73fa      	strb	r2, [r7, #15]
    5abc:	2b00      	cmp	r3, #0
    5abe:	d1e3      	bne.n	5a88 <get_rssi_cca_data+0x54>
		adf_read_from_memory(RMODE_1, PROFILE_CCA_READBACK, rx_buf, 4);
	}

	*rssi = (uint16_t)((rx_buf[4] & 0x07) << 8) + rx_buf[5];
    5ac0:	7b3b      	ldrb	r3, [r7, #12]
    5ac2:	f003 0307 	and.w	r3, r3, #7
    5ac6:	ea4f 2303 	mov.w	r3, r3, lsl #8
    5aca:	b29a      	uxth	r2, r3
    5acc:	7b7b      	ldrb	r3, [r7, #13]
    5ace:	4413      	add	r3, r2
    5ad0:	b29a      	uxth	r2, r3
    5ad2:	687b      	ldr	r3, [r7, #4]
    5ad4:	801a      	strh	r2, [r3, #0]
	*rssi = ~(*rssi) + 1;
    5ad6:	687b      	ldr	r3, [r7, #4]
    5ad8:	881b      	ldrh	r3, [r3, #0]
    5ada:	f1c3 0300 	rsb	r3, r3, #0
    5ade:	b29b      	uxth	r3, r3
    5ae0:	b29a      	uxth	r2, r3
    5ae2:	687b      	ldr	r3, [r7, #4]
    5ae4:	801a      	strh	r2, [r3, #0]
	*rssi = *rssi & 0x0FFF;
    5ae6:	687b      	ldr	r3, [r7, #4]
    5ae8:	881b      	ldrh	r3, [r3, #0]
    5aea:	ea4f 5303 	mov.w	r3, r3, lsl #20
    5aee:	ea4f 5313 	mov.w	r3, r3, lsr #20
    5af2:	687a      	ldr	r2, [r7, #4]
    5af4:	8013      	strh	r3, [r2, #0]
	if(*rssi > 2048){
    5af6:	687b      	ldr	r3, [r7, #4]
    5af8:	881b      	ldrh	r3, [r3, #0]
    5afa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
    5afe:	d906      	bls.n	5b0e <get_rssi_cca_data+0xda>
		*rssi = *rssi - 2048;
    5b00:	687b      	ldr	r3, [r7, #4]
    5b02:	881b      	ldrh	r3, [r3, #0]
    5b04:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
    5b08:	b29a      	uxth	r2, r3
    5b0a:	687b      	ldr	r3, [r7, #4]
    5b0c:	801a      	strh	r2, [r3, #0]
	}
	*rssi = *rssi/4;
    5b0e:	687b      	ldr	r3, [r7, #4]
    5b10:	881b      	ldrh	r3, [r3, #0]
    5b12:	ea4f 0393 	mov.w	r3, r3, lsr #2
    5b16:	b29a      	uxth	r2, r3
    5b18:	687b      	ldr	r3, [r7, #4]
    5b1a:	801a      	strh	r2, [r3, #0]

}
    5b1c:	f107 0710 	add.w	r7, r7, #16
    5b20:	46bd      	mov	sp, r7
    5b22:	bd80      	pop	{r7, pc}

00005b24 <get_preamble_pkt>:


	return 0;
}

uint8_t get_preamble_pkt(){
    5b24:	b580      	push	{r7, lr}
    5b26:	b082      	sub	sp, #8
    5b28:	af00      	add	r7, sp, #0
	uint8_t pre[6];
	uint8_t preamble;

	adf_read_from_memory(RMODE_1, PREAMBLE_READ_REG, pre, 4);
    5b2a:	463b      	mov	r3, r7
    5b2c:	f04f 0078 	mov.w	r0, #120	; 0x78
    5b30:	f240 5104 	movw	r1, #1284	; 0x504
    5b34:	f2c2 0100 	movt	r1, #8192	; 0x2000
    5b38:	461a      	mov	r2, r3
    5b3a:	f04f 0304 	mov.w	r3, #4
    5b3e:	f7ff fcf5 	bl	552c <adf_read_from_memory>
	preamble = pre[3];
    5b42:	78fb      	ldrb	r3, [r7, #3]
    5b44:	71fb      	strb	r3, [r7, #7]

	return preamble;
    5b46:	79fb      	ldrb	r3, [r7, #7]
}
    5b48:	4618      	mov	r0, r3
    5b4a:	f107 0708 	add.w	r7, r7, #8
    5b4e:	46bd      	mov	sp, r7
    5b50:	bd80      	pop	{r7, pc}
    5b52:	bf00      	nop

00005b54 <get_sync_word>:

uint32_t get_sync_word(){
    5b54:	b580      	push	{r7, lr}
    5b56:	b084      	sub	sp, #16
    5b58:	af00      	add	r7, sp, #0
	uint8_t sw[6];
	uint32_t sync_word;

	adf_read_from_memory(RMODE_1, SYNC_WORD_READ_REG, sw, 4);
    5b5a:	f107 0304 	add.w	r3, r7, #4
    5b5e:	f04f 0078 	mov.w	r0, #120	; 0x78
    5b62:	f240 5114 	movw	r1, #1300	; 0x514
    5b66:	f2c2 0100 	movt	r1, #8192	; 0x2000
    5b6a:	461a      	mov	r2, r3
    5b6c:	f04f 0304 	mov.w	r3, #4
    5b70:	f7ff fcdc 	bl	552c <adf_read_from_memory>
	sync_word = (sw[2] << 24) | (sw[3] << 16) | (sw[4] << 8) | (sw[5]);
    5b74:	79bb      	ldrb	r3, [r7, #6]
    5b76:	ea4f 6203 	mov.w	r2, r3, lsl #24
    5b7a:	79fb      	ldrb	r3, [r7, #7]
    5b7c:	ea4f 4303 	mov.w	r3, r3, lsl #16
    5b80:	ea42 0203 	orr.w	r2, r2, r3
    5b84:	7a3b      	ldrb	r3, [r7, #8]
    5b86:	ea4f 2303 	mov.w	r3, r3, lsl #8
    5b8a:	ea42 0203 	orr.w	r2, r2, r3
    5b8e:	7a7b      	ldrb	r3, [r7, #9]
    5b90:	ea42 0303 	orr.w	r3, r2, r3
    5b94:	60fb      	str	r3, [r7, #12]

	return sync_word;
    5b96:	68fb      	ldr	r3, [r7, #12]
}
    5b98:	4618      	mov	r0, r3
    5b9a:	f107 0710 	add.w	r7, r7, #16
    5b9e:	46bd      	mov	sp, r7
    5ba0:	bd80      	pop	{r7, pc}
    5ba2:	bf00      	nop

00005ba4 <get_freq>:

uint32_t get_freq(){
    5ba4:	b580      	push	{r7, lr}
    5ba6:	b084      	sub	sp, #16
    5ba8:	af00      	add	r7, sp, #0
	uint8_t fre[6];
	uint32_t frequency;

	adf_read_from_memory(RMODE_1, PROFILE_CH_FREQ, fre, 4);
    5baa:	f107 0304 	add.w	r3, r7, #4
    5bae:	f04f 0078 	mov.w	r0, #120	; 0x78
    5bb2:	f240 21ec 	movw	r1, #748	; 0x2ec
    5bb6:	f2c2 0100 	movt	r1, #8192	; 0x2000
    5bba:	461a      	mov	r2, r3
    5bbc:	f04f 0304 	mov.w	r3, #4
    5bc0:	f7ff fcb4 	bl	552c <adf_read_from_memory>
	frequency = (fre[2] << 24) | (fre[3] << 16) | (fre[4] << 8) | (fre[5]);
    5bc4:	79bb      	ldrb	r3, [r7, #6]
    5bc6:	ea4f 6203 	mov.w	r2, r3, lsl #24
    5bca:	79fb      	ldrb	r3, [r7, #7]
    5bcc:	ea4f 4303 	mov.w	r3, r3, lsl #16
    5bd0:	ea42 0203 	orr.w	r2, r2, r3
    5bd4:	7a3b      	ldrb	r3, [r7, #8]
    5bd6:	ea4f 2303 	mov.w	r3, r3, lsl #8
    5bda:	ea42 0203 	orr.w	r2, r2, r3
    5bde:	7a7b      	ldrb	r3, [r7, #9]
    5be0:	ea42 0303 	orr.w	r3, r2, r3
    5be4:	60fb      	str	r3, [r7, #12]

	return frequency;
    5be6:	68fb      	ldr	r3, [r7, #12]
}
    5be8:	4618      	mov	r0, r3
    5bea:	f107 0710 	add.w	r7, r7, #16
    5bee:	46bd      	mov	sp, r7
    5bf0:	bd80      	pop	{r7, pc}
    5bf2:	bf00      	nop

00005bf4 <HW_set_32bit_reg>:
    5bf4:	6001      	str	r1, [r0, #0]
    5bf6:	4770      	bx	lr

00005bf8 <HW_get_32bit_reg>:
    5bf8:	6800      	ldr	r0, [r0, #0]
    5bfa:	4770      	bx	lr

00005bfc <HW_set_32bit_reg_field>:
    5bfc:	b50e      	push	{r1, r2, r3, lr}
    5bfe:	fa03 f301 	lsl.w	r3, r3, r1
    5c02:	ea03 0302 	and.w	r3, r3, r2
    5c06:	6801      	ldr	r1, [r0, #0]
    5c08:	ea6f 0202 	mvn.w	r2, r2
    5c0c:	ea01 0102 	and.w	r1, r1, r2
    5c10:	ea41 0103 	orr.w	r1, r1, r3
    5c14:	6001      	str	r1, [r0, #0]
    5c16:	bd0e      	pop	{r1, r2, r3, pc}

00005c18 <HW_get_32bit_reg_field>:
    5c18:	6800      	ldr	r0, [r0, #0]
    5c1a:	ea00 0002 	and.w	r0, r0, r2
    5c1e:	fa20 f001 	lsr.w	r0, r0, r1
    5c22:	4770      	bx	lr

00005c24 <HW_set_16bit_reg>:
    5c24:	8001      	strh	r1, [r0, #0]
    5c26:	4770      	bx	lr

00005c28 <HW_get_16bit_reg>:
    5c28:	8800      	ldrh	r0, [r0, #0]
    5c2a:	4770      	bx	lr

00005c2c <HW_set_16bit_reg_field>:
    5c2c:	b50e      	push	{r1, r2, r3, lr}
    5c2e:	fa03 f301 	lsl.w	r3, r3, r1
    5c32:	ea03 0302 	and.w	r3, r3, r2
    5c36:	8801      	ldrh	r1, [r0, #0]
    5c38:	ea6f 0202 	mvn.w	r2, r2
    5c3c:	ea01 0102 	and.w	r1, r1, r2
    5c40:	ea41 0103 	orr.w	r1, r1, r3
    5c44:	8001      	strh	r1, [r0, #0]
    5c46:	bd0e      	pop	{r1, r2, r3, pc}

00005c48 <HW_get_16bit_reg_field>:
    5c48:	8800      	ldrh	r0, [r0, #0]
    5c4a:	ea00 0002 	and.w	r0, r0, r2
    5c4e:	fa20 f001 	lsr.w	r0, r0, r1
    5c52:	4770      	bx	lr

00005c54 <HW_set_8bit_reg>:
    5c54:	7001      	strb	r1, [r0, #0]
    5c56:	4770      	bx	lr

00005c58 <HW_get_8bit_reg>:
    5c58:	7800      	ldrb	r0, [r0, #0]
    5c5a:	4770      	bx	lr

00005c5c <HW_set_8bit_reg_field>:
    5c5c:	b50e      	push	{r1, r2, r3, lr}
    5c5e:	fa03 f301 	lsl.w	r3, r3, r1
    5c62:	ea03 0302 	and.w	r3, r3, r2
    5c66:	7801      	ldrb	r1, [r0, #0]
    5c68:	ea6f 0202 	mvn.w	r2, r2
    5c6c:	ea01 0102 	and.w	r1, r1, r2
    5c70:	ea41 0103 	orr.w	r1, r1, r3
    5c74:	7001      	strb	r1, [r0, #0]
    5c76:	bd0e      	pop	{r1, r2, r3, pc}

00005c78 <HW_get_8bit_reg_field>:
    5c78:	7800      	ldrb	r0, [r0, #0]
    5c7a:	ea00 0002 	and.w	r0, r0, r2
    5c7e:	fa20 f001 	lsr.w	r0, r0, r1
    5c82:	4770      	bx	lr

00005c84 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    5c84:	b480      	push	{r7}
    5c86:	b083      	sub	sp, #12
    5c88:	af00      	add	r7, sp, #0
    5c8a:	4603      	mov	r3, r0
    5c8c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    5c8e:	f24e 1300 	movw	r3, #57600	; 0xe100
    5c92:	f2ce 0300 	movt	r3, #57344	; 0xe000
    5c96:	f997 2007 	ldrsb.w	r2, [r7, #7]
    5c9a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    5c9e:	79f9      	ldrb	r1, [r7, #7]
    5ca0:	f001 011f 	and.w	r1, r1, #31
    5ca4:	f04f 0001 	mov.w	r0, #1
    5ca8:	fa00 f101 	lsl.w	r1, r0, r1
    5cac:	f102 0260 	add.w	r2, r2, #96	; 0x60
    5cb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    5cb4:	f107 070c 	add.w	r7, r7, #12
    5cb8:	46bd      	mov	sp, r7
    5cba:	bc80      	pop	{r7}
    5cbc:	4770      	bx	lr
    5cbe:	bf00      	nop

00005cc0 <set_bit_reg8>:
static __INLINE void set_bit_reg16(volatile uint16_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    5cc0:	b480      	push	{r7}
    5cc2:	b083      	sub	sp, #12
    5cc4:	af00      	add	r7, sp, #0
    5cc6:	6078      	str	r0, [r7, #4]
    5cc8:	460b      	mov	r3, r1
    5cca:	70fb      	strb	r3, [r7, #3]
    HW_REG_BIT(reg,bit) = 0x1;
    5ccc:	687b      	ldr	r3, [r7, #4]
    5cce:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
    5cd2:	687b      	ldr	r3, [r7, #4]
    5cd4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    5cd8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    5cdc:	ea4f 1343 	mov.w	r3, r3, lsl #5
    5ce0:	441a      	add	r2, r3
    5ce2:	78fb      	ldrb	r3, [r7, #3]
    5ce4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5ce8:	4413      	add	r3, r2
    5cea:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
    5cee:	f04f 0201 	mov.w	r2, #1
    5cf2:	601a      	str	r2, [r3, #0]
}
    5cf4:	f107 070c 	add.w	r7, r7, #12
    5cf8:	46bd      	mov	sp, r7
    5cfa:	bc80      	pop	{r7}
    5cfc:	4770      	bx	lr
    5cfe:	bf00      	nop

00005d00 <clear_bit_reg8>:
static __INLINE void clear_bit_reg16(volatile uint16_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    5d00:	b480      	push	{r7}
    5d02:	b083      	sub	sp, #12
    5d04:	af00      	add	r7, sp, #0
    5d06:	6078      	str	r0, [r7, #4]
    5d08:	460b      	mov	r3, r1
    5d0a:	70fb      	strb	r3, [r7, #3]
    HW_REG_BIT(reg,bit) = 0x0;
    5d0c:	687b      	ldr	r3, [r7, #4]
    5d0e:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
    5d12:	687b      	ldr	r3, [r7, #4]
    5d14:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    5d18:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    5d1c:	ea4f 1343 	mov.w	r3, r3, lsl #5
    5d20:	441a      	add	r2, r3
    5d22:	78fb      	ldrb	r3, [r7, #3]
    5d24:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5d28:	4413      	add	r3, r2
    5d2a:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
    5d2e:	f04f 0200 	mov.w	r2, #0
    5d32:	601a      	str	r2, [r3, #0]
}
    5d34:	f107 070c 	add.w	r7, r7, #12
    5d38:	46bd      	mov	sp, r7
    5d3a:	bc80      	pop	{r7}
    5d3c:	4770      	bx	lr
    5d3e:	bf00      	nop

00005d40 <read_bit_reg8>:
static __INLINE uint8_t read_bit_reg16(volatile uint16_t * reg, uint8_t bit)
{
    return (HW_REG_BIT(reg,bit));
}
static __INLINE uint8_t read_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    5d40:	b480      	push	{r7}
    5d42:	b083      	sub	sp, #12
    5d44:	af00      	add	r7, sp, #0
    5d46:	6078      	str	r0, [r7, #4]
    5d48:	460b      	mov	r3, r1
    5d4a:	70fb      	strb	r3, [r7, #3]
    return (HW_REG_BIT(reg,bit));
    5d4c:	687b      	ldr	r3, [r7, #4]
    5d4e:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
    5d52:	687b      	ldr	r3, [r7, #4]
    5d54:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    5d58:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    5d5c:	ea4f 1343 	mov.w	r3, r3, lsl #5
    5d60:	441a      	add	r2, r3
    5d62:	78fb      	ldrb	r3, [r7, #3]
    5d64:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5d68:	4413      	add	r3, r2
    5d6a:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
    5d6e:	681b      	ldr	r3, [r3, #0]
    5d70:	b2db      	uxtb	r3, r3
}
    5d72:	4618      	mov	r0, r3
    5d74:	f107 070c 	add.w	r7, r7, #12
    5d78:	46bd      	mov	sp, r7
    5d7a:	bc80      	pop	{r7}
    5d7c:	4770      	bx	lr
    5d7e:	bf00      	nop

00005d80 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart, 
    uint32_t baud_rate,
    uint8_t line_config
)
{
    5d80:	b580      	push	{r7, lr}
    5d82:	b084      	sub	sp, #16
    5d84:	af00      	add	r7, sp, #0
    5d86:	60f8      	str	r0, [r7, #12]
    5d88:	60b9      	str	r1, [r7, #8]
    5d8a:	4613      	mov	r3, r2
    5d8c:	71fb      	strb	r3, [r7, #7]
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    5d8e:	68fa      	ldr	r2, [r7, #12]
    5d90:	f241 43c0 	movw	r3, #5312	; 0x14c0
    5d94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5d98:	429a      	cmp	r2, r3
    5d9a:	d007      	beq.n	5dac <MSS_UART_init+0x2c>
    5d9c:	68fa      	ldr	r2, [r7, #12]
    5d9e:	f241 4380 	movw	r3, #5248	; 0x1480
    5da2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5da6:	429a      	cmp	r2, r3
    5da8:	d000      	beq.n	5dac <MSS_UART_init+0x2c>
    5daa:	be00      	bkpt	0x0000

    /* Perform generic initialization */
    global_init(this_uart, baud_rate, line_config);
    5dac:	79fb      	ldrb	r3, [r7, #7]
    5dae:	68f8      	ldr	r0, [r7, #12]
    5db0:	68b9      	ldr	r1, [r7, #8]
    5db2:	461a      	mov	r2, r3
    5db4:	f000 f988 	bl	60c8 <global_init>

    /* Disable LIN mode */
    clear_bit_reg8(&this_uart->hw_reg->MM0, ELIN);
    5db8:	68fb      	ldr	r3, [r7, #12]
    5dba:	681b      	ldr	r3, [r3, #0]
    5dbc:	f103 0330 	add.w	r3, r3, #48	; 0x30
    5dc0:	4618      	mov	r0, r3
    5dc2:	f04f 0103 	mov.w	r1, #3
    5dc6:	f7ff ff9b 	bl	5d00 <clear_bit_reg8>

    /* Disable IrDA mode */
    clear_bit_reg8(&this_uart->hw_reg->MM1, EIRD);
    5dca:	68fb      	ldr	r3, [r7, #12]
    5dcc:	681b      	ldr	r3, [r3, #0]
    5dce:	f103 0334 	add.w	r3, r3, #52	; 0x34
    5dd2:	4618      	mov	r0, r3
    5dd4:	f04f 0102 	mov.w	r1, #2
    5dd8:	f7ff ff92 	bl	5d00 <clear_bit_reg8>

    /* Disable SmartCard Mode */
    clear_bit_reg8(&this_uart->hw_reg->MM2, EERR);
    5ddc:	68fb      	ldr	r3, [r7, #12]
    5dde:	681b      	ldr	r3, [r3, #0]
    5de0:	f103 0338 	add.w	r3, r3, #56	; 0x38
    5de4:	4618      	mov	r0, r3
    5de6:	f04f 0100 	mov.w	r1, #0
    5dea:	f7ff ff89 	bl	5d00 <clear_bit_reg8>

    /* set default tx handler for automated TX using interrupt in USART mode */
    this_uart->tx_handler = default_tx_handler;
    5dee:	68fa      	ldr	r2, [r7, #12]
    5df0:	f246 5361 	movw	r3, #25953	; 0x6561
    5df4:	f2c0 0300 	movt	r3, #0
    5df8:	6253      	str	r3, [r2, #36]	; 0x24
}
    5dfa:	f107 0710 	add.w	r7, r7, #16
    5dfe:	46bd      	mov	sp, r7
    5e00:	bd80      	pop	{r7, pc}
    5e02:	bf00      	nop

00005e04 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    5e04:	b480      	push	{r7}
    5e06:	b089      	sub	sp, #36	; 0x24
    5e08:	af00      	add	r7, sp, #0
    5e0a:	60f8      	str	r0, [r7, #12]
    5e0c:	60b9      	str	r1, [r7, #8]
    5e0e:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0u;
    5e10:	f04f 0300 	mov.w	r3, #0
    5e14:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    5e16:	68fa      	ldr	r2, [r7, #12]
    5e18:	f241 43c0 	movw	r3, #5312	; 0x14c0
    5e1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e20:	429a      	cmp	r2, r3
    5e22:	d007      	beq.n	5e34 <MSS_UART_polled_tx+0x30>
    5e24:	68fa      	ldr	r2, [r7, #12]
    5e26:	f241 4380 	movw	r3, #5248	; 0x1480
    5e2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e2e:	429a      	cmp	r2, r3
    5e30:	d000      	beq.n	5e34 <MSS_UART_polled_tx+0x30>
    5e32:	be00      	bkpt	0x0000
    ASSERT(pbuff != ( (uint8_t *)0));
    5e34:	68bb      	ldr	r3, [r7, #8]
    5e36:	2b00      	cmp	r3, #0
    5e38:	d100      	bne.n	5e3c <MSS_UART_polled_tx+0x38>
    5e3a:	be00      	bkpt	0x0000
    ASSERT(tx_size > 0u);
    5e3c:	687b      	ldr	r3, [r7, #4]
    5e3e:	2b00      	cmp	r3, #0
    5e40:	d100      	bne.n	5e44 <MSS_UART_polled_tx+0x40>
    5e42:	be00      	bkpt	0x0000

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
    5e44:	68fa      	ldr	r2, [r7, #12]
    5e46:	f241 43c0 	movw	r3, #5312	; 0x14c0
    5e4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e4e:	429a      	cmp	r2, r3
    5e50:	d006      	beq.n	5e60 <MSS_UART_polled_tx+0x5c>
    5e52:	68fa      	ldr	r2, [r7, #12]
    5e54:	f241 4380 	movw	r3, #5248	; 0x1480
    5e58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e5c:	429a      	cmp	r2, r3
    5e5e:	d13d      	bne.n	5edc <MSS_UART_polled_tx+0xd8>
    5e60:	68bb      	ldr	r3, [r7, #8]
    5e62:	2b00      	cmp	r3, #0
    5e64:	d03a      	beq.n	5edc <MSS_UART_polled_tx+0xd8>
    5e66:	687b      	ldr	r3, [r7, #4]
    5e68:	2b00      	cmp	r3, #0
    5e6a:	d037      	beq.n	5edc <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    5e6c:	68fb      	ldr	r3, [r7, #12]
    5e6e:	681b      	ldr	r3, [r3, #0]
    5e70:	7d1b      	ldrb	r3, [r3, #20]
    5e72:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    5e74:	68fb      	ldr	r3, [r7, #12]
    5e76:	7b5a      	ldrb	r2, [r3, #13]
    5e78:	7efb      	ldrb	r3, [r7, #27]
    5e7a:	ea42 0303 	orr.w	r3, r2, r3
    5e7e:	b2da      	uxtb	r2, r3
    5e80:	68fb      	ldr	r3, [r7, #12]
    5e82:	735a      	strb	r2, [r3, #13]

            /* Check if TX FIFO is empty. */
            if(status & MSS_UART_THRE)
    5e84:	7efb      	ldrb	r3, [r7, #27]
    5e86:	f003 0320 	and.w	r3, r3, #32
    5e8a:	2b00      	cmp	r3, #0
    5e8c:	d023      	beq.n	5ed6 <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    5e8e:	f04f 0310 	mov.w	r3, #16
    5e92:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if(tx_size < TX_FIFO_SIZE)
    5e94:	687b      	ldr	r3, [r7, #4]
    5e96:	2b0f      	cmp	r3, #15
    5e98:	d801      	bhi.n	5e9e <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    5e9a:	687b      	ldr	r3, [r7, #4]
    5e9c:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for(size_sent = 0u; size_sent < fill_size; ++size_sent)
    5e9e:	f04f 0300 	mov.w	r3, #0
    5ea2:	617b      	str	r3, [r7, #20]
    5ea4:	e00e      	b.n	5ec4 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx];
    5ea6:	68fb      	ldr	r3, [r7, #12]
    5ea8:	681b      	ldr	r3, [r3, #0]
    5eaa:	68b9      	ldr	r1, [r7, #8]
    5eac:	693a      	ldr	r2, [r7, #16]
    5eae:	440a      	add	r2, r1
    5eb0:	7812      	ldrb	r2, [r2, #0]
    5eb2:	701a      	strb	r2, [r3, #0]
                    char_idx++;
    5eb4:	693b      	ldr	r3, [r7, #16]
    5eb6:	f103 0301 	add.w	r3, r3, #1
    5eba:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for(size_sent = 0u; size_sent < fill_size; ++size_sent)
    5ebc:	697b      	ldr	r3, [r7, #20]
    5ebe:	f103 0301 	add.w	r3, r3, #1
    5ec2:	617b      	str	r3, [r7, #20]
    5ec4:	697a      	ldr	r2, [r7, #20]
    5ec6:	69fb      	ldr	r3, [r7, #28]
    5ec8:	429a      	cmp	r2, r3
    5eca:	d3ec      	bcc.n	5ea6 <MSS_UART_polled_tx+0xa2>
                    this_uart->hw_reg->THR = pbuff[char_idx];
                    char_idx++;
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    5ecc:	687a      	ldr	r2, [r7, #4]
    5ece:	697b      	ldr	r3, [r7, #20]
    5ed0:	ebc3 0302 	rsb	r3, r3, r2
    5ed4:	607b      	str	r3, [r7, #4]
            }
        } while(tx_size);
    5ed6:	687b      	ldr	r3, [r7, #4]
    5ed8:	2b00      	cmp	r3, #0
    5eda:	d1c7      	bne.n	5e6c <MSS_UART_polled_tx+0x68>
    }
}
    5edc:	f107 0724 	add.w	r7, r7, #36	; 0x24
    5ee0:	46bd      	mov	sp, r7
    5ee2:	bc80      	pop	{r7}
    5ee4:	4770      	bx	lr
    5ee6:	bf00      	nop

00005ee8 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler(void)
#else
void UART0_IRQHandler(void)
#endif
{
    5ee8:	4668      	mov	r0, sp
    5eea:	f020 0107 	bic.w	r1, r0, #7
    5eee:	468d      	mov	sp, r1
    5ef0:	b589      	push	{r0, r3, r7, lr}
    5ef2:	af00      	add	r7, sp, #0
    MSS_UART_isr(&g_mss_uart0);
    5ef4:	f241 40c0 	movw	r0, #5312	; 0x14c0
    5ef8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    5efc:	f000 fa1a 	bl	6334 <MSS_UART_isr>
}
    5f00:	46bd      	mov	sp, r7
    5f02:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    5f06:	4685      	mov	sp, r0
    5f08:	4770      	bx	lr
    5f0a:	bf00      	nop

00005f0c <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler(void)
#else
void UART1_IRQHandler(void)
#endif
{
    5f0c:	4668      	mov	r0, sp
    5f0e:	f020 0107 	bic.w	r1, r0, #7
    5f12:	468d      	mov	sp, r1
    5f14:	b589      	push	{r0, r3, r7, lr}
    5f16:	af00      	add	r7, sp, #0
    MSS_UART_isr(&g_mss_uart1);
    5f18:	f241 4080 	movw	r0, #5248	; 0x1480
    5f1c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    5f20:	f000 fa08 	bl	6334 <MSS_UART_isr>
}
    5f24:	46bd      	mov	sp, r7
    5f26:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    5f2a:	4685      	mov	sp, r0
    5f2c:	4770      	bx	lr
    5f2e:	bf00      	nop

00005f30 <config_baud_divisors>:
config_baud_divisors
(
    mss_uart_instance_t * this_uart,
    uint32_t baudrate    
)
{
    5f30:	b580      	push	{r7, lr}
    5f32:	b088      	sub	sp, #32
    5f34:	af00      	add	r7, sp, #0
    5f36:	6078      	str	r0, [r7, #4]
    5f38:	6039      	str	r1, [r7, #0]
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    5f3a:	687a      	ldr	r2, [r7, #4]
    5f3c:	f241 43c0 	movw	r3, #5312	; 0x14c0
    5f40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f44:	429a      	cmp	r2, r3
    5f46:	d007      	beq.n	5f58 <config_baud_divisors+0x28>
    5f48:	687a      	ldr	r2, [r7, #4]
    5f4a:	f241 4380 	movw	r3, #5248	; 0x1480
    5f4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f52:	429a      	cmp	r2, r3
    5f54:	d000      	beq.n	5f58 <config_baud_divisors+0x28>
    5f56:	be00      	bkpt	0x0000
    
    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
    5f58:	687a      	ldr	r2, [r7, #4]
    5f5a:	f241 43c0 	movw	r3, #5312	; 0x14c0
    5f5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f62:	429a      	cmp	r2, r3
    5f64:	d007      	beq.n	5f76 <config_baud_divisors+0x46>
    5f66:	687a      	ldr	r2, [r7, #4]
    5f68:	f241 4380 	movw	r3, #5248	; 0x1480
    5f6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f70:	429a      	cmp	r2, r3
    5f72:	f040 80a4 	bne.w	60be <config_baud_divisors+0x18e>
        uint32_t baud_value_by_64;
        uint32_t baud_value_by_128;
        uint32_t fractional_baud_value;
        uint32_t pclk_freq;

        this_uart->baudrate = baudrate;
    5f76:	687b      	ldr	r3, [r7, #4]
    5f78:	683a      	ldr	r2, [r7, #0]
    5f7a:	609a      	str	r2, [r3, #8]

        /* Force the value of the CMSIS global variables holding the various system
          * clock frequencies to be updated. */
        SystemCoreClockUpdate();
    5f7c:	f004 f9bc 	bl	a2f8 <SystemCoreClockUpdate>
        if(this_uart == &g_mss_uart0)
    5f80:	687a      	ldr	r2, [r7, #4]
    5f82:	f241 43c0 	movw	r3, #5312	; 0x14c0
    5f86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f8a:	429a      	cmp	r2, r3
    5f8c:	d106      	bne.n	5f9c <config_baud_divisors+0x6c>
        {
            pclk_freq = g_FrequencyPCLK0;
    5f8e:	f240 3330 	movw	r3, #816	; 0x330
    5f92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f96:	681b      	ldr	r3, [r3, #0]
    5f98:	61fb      	str	r3, [r7, #28]
    5f9a:	e005      	b.n	5fa8 <config_baud_divisors+0x78>
        }
        else
        {
            pclk_freq = g_FrequencyPCLK1;
    5f9c:	f240 3334 	movw	r3, #820	; 0x334
    5fa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5fa4:	681b      	ldr	r3, [r3, #0]
    5fa6:	61fb      	str	r3, [r7, #28]
        /*
         * Compute baud value based on requested baud rate and PCLK frequency.
         * The baud value is computed using the following equation:
         *      baud_value = PCLK_Frequency / (baud_rate * 16)
         */
        baud_value_by_128 = (8u * pclk_freq) / baudrate;
    5fa8:	69fb      	ldr	r3, [r7, #28]
    5faa:	ea4f 02c3 	mov.w	r2, r3, lsl #3
    5fae:	683b      	ldr	r3, [r7, #0]
    5fb0:	fbb2 f3f3 	udiv	r3, r2, r3
    5fb4:	617b      	str	r3, [r7, #20]
        baud_value_by_64 = baud_value_by_128 / 2u;
    5fb6:	697b      	ldr	r3, [r7, #20]
    5fb8:	ea4f 0353 	mov.w	r3, r3, lsr #1
    5fbc:	613b      	str	r3, [r7, #16]
        baud_value = baud_value_by_64 / 64u;
    5fbe:	693b      	ldr	r3, [r7, #16]
    5fc0:	ea4f 1393 	mov.w	r3, r3, lsr #6
    5fc4:	60fb      	str	r3, [r7, #12]
        fractional_baud_value = baud_value_by_64 - (baud_value * 64u);
    5fc6:	68fb      	ldr	r3, [r7, #12]
    5fc8:	ea4f 1383 	mov.w	r3, r3, lsl #6
    5fcc:	693a      	ldr	r2, [r7, #16]
    5fce:	ebc3 0302 	rsb	r3, r3, r2
    5fd2:	61bb      	str	r3, [r7, #24]
        fractional_baud_value += (baud_value_by_128 - (baud_value * 128u)) - (fractional_baud_value * 2u);
    5fd4:	68fb      	ldr	r3, [r7, #12]
    5fd6:	ea4f 13c3 	mov.w	r3, r3, lsl #7
    5fda:	697a      	ldr	r2, [r7, #20]
    5fdc:	ebc3 0202 	rsb	r2, r3, r2
    5fe0:	69bb      	ldr	r3, [r7, #24]
    5fe2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5fe6:	ebc3 0302 	rsb	r3, r3, r2
    5fea:	69ba      	ldr	r2, [r7, #24]
    5fec:	4413      	add	r3, r2
    5fee:	61bb      	str	r3, [r7, #24]
        
        /* Assert if integer baud value fits in 16-bit. */
        ASSERT(baud_value <= UINT16_MAX);
    5ff0:	68fa      	ldr	r2, [r7, #12]
    5ff2:	f64f 73ff 	movw	r3, #65535	; 0xffff
    5ff6:	429a      	cmp	r2, r3
    5ff8:	d900      	bls.n	5ffc <config_baud_divisors+0xcc>
    5ffa:	be00      	bkpt	0x0000
    
        if(baud_value <= (uint32_t)UINT16_MAX)
    5ffc:	68fa      	ldr	r2, [r7, #12]
    5ffe:	f64f 73ff 	movw	r3, #65535	; 0xffff
    6002:	429a      	cmp	r2, r3
    6004:	d85b      	bhi.n	60be <config_baud_divisors+0x18e>
        {
            if(baud_value > 1u)
    6006:	68fb      	ldr	r3, [r7, #12]
    6008:	2b01      	cmp	r3, #1
    600a:	d931      	bls.n	6070 <config_baud_divisors+0x140>
            {
                /* 
                 * Use Frational baud rate divisors
                 */
                /* set divisor latch */
                set_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
    600c:	687b      	ldr	r3, [r7, #4]
    600e:	681b      	ldr	r3, [r3, #0]
    6010:	f103 030c 	add.w	r3, r3, #12
    6014:	4618      	mov	r0, r3
    6016:	f04f 0107 	mov.w	r1, #7
    601a:	f7ff fe51 	bl	5cc0 <set_bit_reg8>
            
                /* msb of baud value */
                this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    601e:	687b      	ldr	r3, [r7, #4]
    6020:	681b      	ldr	r3, [r3, #0]
    6022:	68fa      	ldr	r2, [r7, #12]
    6024:	ea4f 2212 	mov.w	r2, r2, lsr #8
    6028:	b2d2      	uxtb	r2, r2
    602a:	711a      	strb	r2, [r3, #4]
                /* lsb of baud value */
                this_uart->hw_reg->DLR = (uint8_t)baud_value;
    602c:	687b      	ldr	r3, [r7, #4]
    602e:	681b      	ldr	r3, [r3, #0]
    6030:	68fa      	ldr	r2, [r7, #12]
    6032:	b2d2      	uxtb	r2, r2
    6034:	701a      	strb	r2, [r3, #0]
            
                /* reset divisor latch */
                clear_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
    6036:	687b      	ldr	r3, [r7, #4]
    6038:	681b      	ldr	r3, [r3, #0]
    603a:	f103 030c 	add.w	r3, r3, #12
    603e:	4618      	mov	r0, r3
    6040:	f04f 0107 	mov.w	r1, #7
    6044:	f7ff fe5c 	bl	5d00 <clear_bit_reg8>
        
                /* Enable Fractional baud rate */
                set_bit_reg8(&this_uart->hw_reg->MM0,EFBR);
    6048:	687b      	ldr	r3, [r7, #4]
    604a:	681b      	ldr	r3, [r3, #0]
    604c:	f103 0330 	add.w	r3, r3, #48	; 0x30
    6050:	4618      	mov	r0, r3
    6052:	f04f 0107 	mov.w	r1, #7
    6056:	f7ff fe33 	bl	5cc0 <set_bit_reg8>
        
                /* Load the fractional baud rate register */
                ASSERT(fractional_baud_value <= (uint32_t)UINT8_MAX);
    605a:	69bb      	ldr	r3, [r7, #24]
    605c:	2bff      	cmp	r3, #255	; 0xff
    605e:	d900      	bls.n	6062 <config_baud_divisors+0x132>
    6060:	be00      	bkpt	0x0000
                this_uart->hw_reg->DFR = (uint8_t)fractional_baud_value;
    6062:	687b      	ldr	r3, [r7, #4]
    6064:	681b      	ldr	r3, [r3, #0]
    6066:	69ba      	ldr	r2, [r7, #24]
    6068:	b2d2      	uxtb	r2, r2
    606a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    606e:	e026      	b.n	60be <config_baud_divisors+0x18e>
            {
                /*
                 * Do NOT use Frational baud rate divisors.
                 */
                /* set divisor latch */
                set_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
    6070:	687b      	ldr	r3, [r7, #4]
    6072:	681b      	ldr	r3, [r3, #0]
    6074:	f103 030c 	add.w	r3, r3, #12
    6078:	4618      	mov	r0, r3
    607a:	f04f 0107 	mov.w	r1, #7
    607e:	f7ff fe1f 	bl	5cc0 <set_bit_reg8>
            
                /* msb of baud value */
                this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8u);
    6082:	687b      	ldr	r3, [r7, #4]
    6084:	681b      	ldr	r3, [r3, #0]
    6086:	68fa      	ldr	r2, [r7, #12]
    6088:	ea4f 2212 	mov.w	r2, r2, lsr #8
    608c:	b2d2      	uxtb	r2, r2
    608e:	711a      	strb	r2, [r3, #4]
                /* lsb of baud value */
                this_uart->hw_reg->DLR = (uint8_t)baud_value;
    6090:	687b      	ldr	r3, [r7, #4]
    6092:	681b      	ldr	r3, [r3, #0]
    6094:	68fa      	ldr	r2, [r7, #12]
    6096:	b2d2      	uxtb	r2, r2
    6098:	701a      	strb	r2, [r3, #0]
            
                /* reset divisor latch */
                clear_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
    609a:	687b      	ldr	r3, [r7, #4]
    609c:	681b      	ldr	r3, [r3, #0]
    609e:	f103 030c 	add.w	r3, r3, #12
    60a2:	4618      	mov	r0, r3
    60a4:	f04f 0107 	mov.w	r1, #7
    60a8:	f7ff fe2a 	bl	5d00 <clear_bit_reg8>
                
                /* Disable Fractional baud rate */
                clear_bit_reg8(&this_uart->hw_reg->MM0,EFBR);
    60ac:	687b      	ldr	r3, [r7, #4]
    60ae:	681b      	ldr	r3, [r3, #0]
    60b0:	f103 0330 	add.w	r3, r3, #48	; 0x30
    60b4:	4618      	mov	r0, r3
    60b6:	f04f 0107 	mov.w	r1, #7
    60ba:	f7ff fe21 	bl	5d00 <clear_bit_reg8>
            }
        }
    }
}
    60be:	f107 0720 	add.w	r7, r7, #32
    60c2:	46bd      	mov	sp, r7
    60c4:	bd80      	pop	{r7, pc}
    60c6:	bf00      	nop

000060c8 <global_init>:
(
    mss_uart_instance_t * this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    60c8:	b580      	push	{r7, lr}
    60ca:	b084      	sub	sp, #16
    60cc:	af00      	add	r7, sp, #0
    60ce:	60f8      	str	r0, [r7, #12]
    60d0:	60b9      	str	r1, [r7, #8]
    60d2:	4613      	mov	r3, r2
    60d4:	71fb      	strb	r3, [r7, #7]
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    60d6:	68fa      	ldr	r2, [r7, #12]
    60d8:	f241 43c0 	movw	r3, #5312	; 0x14c0
    60dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    60e0:	429a      	cmp	r2, r3
    60e2:	d007      	beq.n	60f4 <global_init+0x2c>
    60e4:	68fa      	ldr	r2, [r7, #12]
    60e6:	f241 4380 	movw	r3, #5248	; 0x1480
    60ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    60ee:	429a      	cmp	r2, r3
    60f0:	d000      	beq.n	60f4 <global_init+0x2c>
    60f2:	be00      	bkpt	0x0000

    if(this_uart == &g_mss_uart0)
    60f4:	68fa      	ldr	r2, [r7, #12]
    60f6:	f241 43c0 	movw	r3, #5312	; 0x14c0
    60fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    60fe:	429a      	cmp	r2, r3
    6100:	d124      	bne.n	614c <global_init+0x84>
    {
        this_uart->hw_reg = UART0;
    6102:	68fb      	ldr	r3, [r7, #12]
    6104:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    6108:	601a      	str	r2, [r3, #0]
        this_uart->irqn = UART0_IRQn;
    610a:	68fb      	ldr	r3, [r7, #12]
    610c:	f04f 020a 	mov.w	r2, #10
    6110:	711a      	strb	r2, [r3, #4]
        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_MMUART0_SOFTRESET_MASK;
    6112:	f248 0300 	movw	r3, #32768	; 0x8000
    6116:	f2c4 0303 	movt	r3, #16387	; 0x4003
    611a:	f248 0200 	movw	r2, #32768	; 0x8000
    611e:	f2c4 0203 	movt	r2, #16387	; 0x4003
    6122:	6c92      	ldr	r2, [r2, #72]	; 0x48
    6124:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    6128:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ(UART0_IRQn);
    612a:	f04f 000a 	mov.w	r0, #10
    612e:	f7ff fda9 	bl	5c84 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_MMUART0_SOFTRESET_MASK;
    6132:	f248 0300 	movw	r3, #32768	; 0x8000
    6136:	f2c4 0303 	movt	r3, #16387	; 0x4003
    613a:	f248 0200 	movw	r2, #32768	; 0x8000
    613e:	f2c4 0203 	movt	r2, #16387	; 0x4003
    6142:	6c92      	ldr	r2, [r2, #72]	; 0x48
    6144:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    6148:	649a      	str	r2, [r3, #72]	; 0x48
    614a:	e025      	b.n	6198 <global_init+0xd0>
    }
    else
    {
        this_uart->hw_reg = UART1;
    614c:	68fa      	ldr	r2, [r7, #12]
    614e:	f240 0300 	movw	r3, #0
    6152:	f2c4 0301 	movt	r3, #16385	; 0x4001
    6156:	6013      	str	r3, [r2, #0]
        this_uart->irqn = UART1_IRQn;
    6158:	68fb      	ldr	r3, [r7, #12]
    615a:	f04f 020b 	mov.w	r2, #11
    615e:	711a      	strb	r2, [r3, #4]
        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_MMUART1_SOFTRESET_MASK;
    6160:	f248 0300 	movw	r3, #32768	; 0x8000
    6164:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6168:	f248 0200 	movw	r2, #32768	; 0x8000
    616c:	f2c4 0203 	movt	r2, #16387	; 0x4003
    6170:	6c92      	ldr	r2, [r2, #72]	; 0x48
    6172:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    6176:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ(UART1_IRQn);
    6178:	f04f 000b 	mov.w	r0, #11
    617c:	f7ff fd82 	bl	5c84 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_MMUART1_SOFTRESET_MASK;
    6180:	f248 0300 	movw	r3, #32768	; 0x8000
    6184:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6188:	f248 0200 	movw	r2, #32768	; 0x8000
    618c:	f2c4 0203 	movt	r2, #16387	; 0x4003
    6190:	6c92      	ldr	r2, [r2, #72]	; 0x48
    6192:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    6196:	649a      	str	r2, [r3, #72]	; 0x48
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0u;
    6198:	68fb      	ldr	r3, [r7, #12]
    619a:	681b      	ldr	r3, [r3, #0]
    619c:	f04f 0200 	mov.w	r2, #0
    61a0:	711a      	strb	r2, [r3, #4]

    /* FIFO configuration */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE;
    61a2:	68fb      	ldr	r3, [r7, #12]
    61a4:	681b      	ldr	r3, [r3, #0]
    61a6:	f04f 0200 	mov.w	r2, #0
    61aa:	721a      	strb	r2, [r3, #8]
    /* clear receiver FIFO */
    set_bit_reg8(&this_uart->hw_reg->FCR,CLEAR_RX_FIFO);
    61ac:	68fb      	ldr	r3, [r7, #12]
    61ae:	681b      	ldr	r3, [r3, #0]
    61b0:	f103 0308 	add.w	r3, r3, #8
    61b4:	4618      	mov	r0, r3
    61b6:	f04f 0101 	mov.w	r1, #1
    61ba:	f7ff fd81 	bl	5cc0 <set_bit_reg8>
    /* clear transmitter FIFO */
    set_bit_reg8(&this_uart->hw_reg->FCR,CLEAR_TX_FIFO);
    61be:	68fb      	ldr	r3, [r7, #12]
    61c0:	681b      	ldr	r3, [r3, #0]
    61c2:	f103 0308 	add.w	r3, r3, #8
    61c6:	4618      	mov	r0, r3
    61c8:	f04f 0102 	mov.w	r1, #2
    61cc:	f7ff fd78 	bl	5cc0 <set_bit_reg8>

    /* set default READY mode : Mode 0*/
    /* enable RXRDYN and TXRDYN pins. The earlier FCR write to set the TX FIFO
     * trigger level inadvertently disabled the FCR_RXRDY_TXRDYN_EN bit. */
    set_bit_reg8(&this_uart->hw_reg->FCR,RXRDY_TXRDYN_EN);
    61d0:	68fb      	ldr	r3, [r7, #12]
    61d2:	681b      	ldr	r3, [r3, #0]
    61d4:	f103 0308 	add.w	r3, r3, #8
    61d8:	4618      	mov	r0, r3
    61da:	f04f 0100 	mov.w	r1, #0
    61de:	f7ff fd6f 	bl	5cc0 <set_bit_reg8>

    /* disable loopback : local * remote */
    clear_bit_reg8(&this_uart->hw_reg->MCR,LOOP);
    61e2:	68fb      	ldr	r3, [r7, #12]
    61e4:	681b      	ldr	r3, [r3, #0]
    61e6:	f103 0310 	add.w	r3, r3, #16
    61ea:	4618      	mov	r0, r3
    61ec:	f04f 0104 	mov.w	r1, #4
    61f0:	f7ff fd86 	bl	5d00 <clear_bit_reg8>
    clear_bit_reg8(&this_uart->hw_reg->MCR,RLOOP);
    61f4:	68fb      	ldr	r3, [r7, #12]
    61f6:	681b      	ldr	r3, [r3, #0]
    61f8:	f103 0310 	add.w	r3, r3, #16
    61fc:	4618      	mov	r0, r3
    61fe:	f04f 0105 	mov.w	r1, #5
    6202:	f7ff fd7d 	bl	5d00 <clear_bit_reg8>

    /* set default TX endian */
    clear_bit_reg8(&this_uart->hw_reg->MM1,E_MSB_TX);
    6206:	68fb      	ldr	r3, [r7, #12]
    6208:	681b      	ldr	r3, [r3, #0]
    620a:	f103 0334 	add.w	r3, r3, #52	; 0x34
    620e:	4618      	mov	r0, r3
    6210:	f04f 0101 	mov.w	r1, #1
    6214:	f7ff fd74 	bl	5d00 <clear_bit_reg8>
    /* set default RX endian */
    clear_bit_reg8(&this_uart->hw_reg->MM1,E_MSB_RX);
    6218:	68fb      	ldr	r3, [r7, #12]
    621a:	681b      	ldr	r3, [r3, #0]
    621c:	f103 0334 	add.w	r3, r3, #52	; 0x34
    6220:	4618      	mov	r0, r3
    6222:	f04f 0100 	mov.w	r1, #0
    6226:	f7ff fd6b 	bl	5d00 <clear_bit_reg8>

    /* default AFM : disabled */
    clear_bit_reg8(&this_uart->hw_reg->MM2,EAFM);
    622a:	68fb      	ldr	r3, [r7, #12]
    622c:	681b      	ldr	r3, [r3, #0]
    622e:	f103 0338 	add.w	r3, r3, #56	; 0x38
    6232:	4618      	mov	r0, r3
    6234:	f04f 0101 	mov.w	r1, #1
    6238:	f7ff fd62 	bl	5d00 <clear_bit_reg8>

    /* disable TX time gaurd */
    clear_bit_reg8(&this_uart->hw_reg->MM0,ETTG); 
    623c:	68fb      	ldr	r3, [r7, #12]
    623e:	681b      	ldr	r3, [r3, #0]
    6240:	f103 0330 	add.w	r3, r3, #48	; 0x30
    6244:	4618      	mov	r0, r3
    6246:	f04f 0105 	mov.w	r1, #5
    624a:	f7ff fd59 	bl	5d00 <clear_bit_reg8>

    /* set default RX timeout */
    clear_bit_reg8(&this_uart->hw_reg->MM0,ERTO); 
    624e:	68fb      	ldr	r3, [r7, #12]
    6250:	681b      	ldr	r3, [r3, #0]
    6252:	f103 0330 	add.w	r3, r3, #48	; 0x30
    6256:	4618      	mov	r0, r3
    6258:	f04f 0106 	mov.w	r1, #6
    625c:	f7ff fd50 	bl	5d00 <clear_bit_reg8>

    /* disable fractional baud-rate */
    clear_bit_reg8(&this_uart->hw_reg->MM0,EFBR); 
    6260:	68fb      	ldr	r3, [r7, #12]
    6262:	681b      	ldr	r3, [r3, #0]
    6264:	f103 0330 	add.w	r3, r3, #48	; 0x30
    6268:	4618      	mov	r0, r3
    626a:	f04f 0107 	mov.w	r1, #7
    626e:	f7ff fd47 	bl	5d00 <clear_bit_reg8>

    /* disable single wire mode */
    clear_bit_reg8(&this_uart->hw_reg->MM2,ESWM);
    6272:	68fb      	ldr	r3, [r7, #12]
    6274:	681b      	ldr	r3, [r3, #0]
    6276:	f103 0338 	add.w	r3, r3, #56	; 0x38
    627a:	4618      	mov	r0, r3
    627c:	f04f 0103 	mov.w	r1, #3
    6280:	f7ff fd3e 	bl	5d00 <clear_bit_reg8>

    /* set filter to minimum value */
    this_uart->hw_reg->GFR = 0u;
    6284:	68fb      	ldr	r3, [r7, #12]
    6286:	681b      	ldr	r3, [r3, #0]
    6288:	f04f 0200 	mov.w	r2, #0
    628c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    /* set default TX time gaurd */
    this_uart->hw_reg->TTG = 0u;
    6290:	68fb      	ldr	r3, [r7, #12]
    6292:	681b      	ldr	r3, [r3, #0]
    6294:	f04f 0200 	mov.w	r2, #0
    6298:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    /* set default RX timeout */
    this_uart->hw_reg->RTO = 0u;
    629c:	68fb      	ldr	r3, [r7, #12]
    629e:	681b      	ldr	r3, [r3, #0]
    62a0:	f04f 0200 	mov.w	r2, #0
    62a4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    
    /* 
     * Configure baud rate divisors. This uses the frational baud rate divisor
     * where possible to provide the most accurate baud rat possible.
     */
    config_baud_divisors(this_uart, baud_rate);
    62a8:	68f8      	ldr	r0, [r7, #12]
    62aa:	68b9      	ldr	r1, [r7, #8]
    62ac:	f7ff fe40 	bl	5f30 <config_baud_divisors>

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    62b0:	68fb      	ldr	r3, [r7, #12]
    62b2:	681b      	ldr	r3, [r3, #0]
    62b4:	79fa      	ldrb	r2, [r7, #7]
    62b6:	731a      	strb	r2, [r3, #12]

    /* Instance setup */
    this_uart->baudrate = baud_rate;
    62b8:	68fb      	ldr	r3, [r7, #12]
    62ba:	68ba      	ldr	r2, [r7, #8]
    62bc:	609a      	str	r2, [r3, #8]
    this_uart->lineconfig = line_config;
    62be:	68fb      	ldr	r3, [r7, #12]
    62c0:	79fa      	ldrb	r2, [r7, #7]
    62c2:	731a      	strb	r2, [r3, #12]
    this_uart->tx_buff_size = TX_COMPLETE;
    62c4:	68fb      	ldr	r3, [r7, #12]
    62c6:	f04f 0200 	mov.w	r2, #0
    62ca:	615a      	str	r2, [r3, #20]
    this_uart->tx_buffer = (const uint8_t *)0;
    62cc:	68fb      	ldr	r3, [r7, #12]
    62ce:	f04f 0200 	mov.w	r2, #0
    62d2:	611a      	str	r2, [r3, #16]
    this_uart->tx_idx = 0u;
    62d4:	68fb      	ldr	r3, [r7, #12]
    62d6:	f04f 0200 	mov.w	r2, #0
    62da:	619a      	str	r2, [r3, #24]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    62dc:	68fb      	ldr	r3, [r7, #12]
    62de:	f04f 0200 	mov.w	r2, #0
    62e2:	621a      	str	r2, [r3, #32]
    this_uart->tx_handler       = NULL_HANDLER;
    62e4:	68fb      	ldr	r3, [r7, #12]
    62e6:	f04f 0200 	mov.w	r2, #0
    62ea:	625a      	str	r2, [r3, #36]	; 0x24
    this_uart->linests_handler  = NULL_HANDLER;
    62ec:	68fb      	ldr	r3, [r7, #12]
    62ee:	f04f 0200 	mov.w	r2, #0
    62f2:	61da      	str	r2, [r3, #28]
    this_uart->modemsts_handler = NULL_HANDLER;
    62f4:	68fb      	ldr	r3, [r7, #12]
    62f6:	f04f 0200 	mov.w	r2, #0
    62fa:	629a      	str	r2, [r3, #40]	; 0x28
    this_uart->rto_handler      = NULL_HANDLER;    
    62fc:	68fb      	ldr	r3, [r7, #12]
    62fe:	f04f 0200 	mov.w	r2, #0
    6302:	62da      	str	r2, [r3, #44]	; 0x2c
    this_uart->nack_handler     = NULL_HANDLER;   
    6304:	68fb      	ldr	r3, [r7, #12]
    6306:	f04f 0200 	mov.w	r2, #0
    630a:	631a      	str	r2, [r3, #48]	; 0x30
    this_uart->pid_pei_handler  = NULL_HANDLER;
    630c:	68fb      	ldr	r3, [r7, #12]
    630e:	f04f 0200 	mov.w	r2, #0
    6312:	635a      	str	r2, [r3, #52]	; 0x34
    this_uart->break_handler    = NULL_HANDLER;    
    6314:	68fb      	ldr	r3, [r7, #12]
    6316:	f04f 0200 	mov.w	r2, #0
    631a:	639a      	str	r2, [r3, #56]	; 0x38
    this_uart->sync_handler     = NULL_HANDLER;   
    631c:	68fb      	ldr	r3, [r7, #12]
    631e:	f04f 0200 	mov.w	r2, #0
    6322:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the sticky status */
    this_uart->status = 0u;
    6324:	68fb      	ldr	r3, [r7, #12]
    6326:	f04f 0200 	mov.w	r2, #0
    632a:	735a      	strb	r2, [r3, #13]
}
    632c:	f107 0710 	add.w	r7, r7, #16
    6330:	46bd      	mov	sp, r7
    6332:	bd80      	pop	{r7, pc}

00006334 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    6334:	b580      	push	{r7, lr}
    6336:	b084      	sub	sp, #16
    6338:	af00      	add	r7, sp, #0
    633a:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    633c:	687a      	ldr	r2, [r7, #4]
    633e:	f241 43c0 	movw	r3, #5312	; 0x14c0
    6342:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6346:	429a      	cmp	r2, r3
    6348:	d007      	beq.n	635a <MSS_UART_isr+0x26>
    634a:	687a      	ldr	r2, [r7, #4]
    634c:	f241 4380 	movw	r3, #5248	; 0x1480
    6350:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6354:	429a      	cmp	r2, r3
    6356:	d000      	beq.n	635a <MSS_UART_isr+0x26>
    6358:	be00      	bkpt	0x0000

    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
    635a:	687a      	ldr	r2, [r7, #4]
    635c:	f241 43c0 	movw	r3, #5312	; 0x14c0
    6360:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6364:	429a      	cmp	r2, r3
    6366:	d007      	beq.n	6378 <MSS_UART_isr+0x44>
    6368:	687a      	ldr	r2, [r7, #4]
    636a:	f241 4380 	movw	r3, #5248	; 0x1480
    636e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6372:	429a      	cmp	r2, r3
    6374:	f040 80ef 	bne.w	6556 <MSS_UART_isr+0x222>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    6378:	687b      	ldr	r3, [r7, #4]
    637a:	681b      	ldr	r3, [r3, #0]
    637c:	7a1b      	ldrb	r3, [r3, #8]
    637e:	b2db      	uxtb	r3, r3
    6380:	f003 030f 	and.w	r3, r3, #15
    6384:	73fb      	strb	r3, [r7, #15]

        switch (iirf)
    6386:	7bfb      	ldrb	r3, [r7, #15]
    6388:	2b0c      	cmp	r3, #12
    638a:	f200 80d7 	bhi.w	653c <MSS_UART_isr+0x208>
    638e:	a201      	add	r2, pc, #4	; (adr r2, 6394 <MSS_UART_isr+0x60>)
    6390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    6394:	000063c9 	.word	0x000063c9
    6398:	0000653d 	.word	0x0000653d
    639c:	000063e7 	.word	0x000063e7
    63a0:	00006441 	.word	0x00006441
    63a4:	00006405 	.word	0x00006405
    63a8:	0000653d 	.word	0x0000653d
    63ac:	00006423 	.word	0x00006423
    63b0:	0000653d 	.word	0x0000653d
    63b4:	0000653d 	.word	0x0000653d
    63b8:	0000653d 	.word	0x0000653d
    63bc:	0000653d 	.word	0x0000653d
    63c0:	0000653d 	.word	0x0000653d
    63c4:	00006405 	.word	0x00006405
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT(NULL_HANDLER != this_uart->modemsts_handler);
    63c8:	687b      	ldr	r3, [r7, #4]
    63ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    63cc:	2b00      	cmp	r3, #0
    63ce:	d100      	bne.n	63d2 <MSS_UART_isr+0x9e>
    63d0:	be00      	bkpt	0x0000
                if(NULL_HANDLER != this_uart->modemsts_handler)
    63d2:	687b      	ldr	r3, [r7, #4]
    63d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    63d6:	2b00      	cmp	r3, #0
    63d8:	f000 80b2 	beq.w	6540 <MSS_UART_isr+0x20c>
                {
                   (*(this_uart->modemsts_handler))(this_uart);
    63dc:	687b      	ldr	r3, [r7, #4]
    63de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    63e0:	6878      	ldr	r0, [r7, #4]
    63e2:	4798      	blx	r3
                }
            }
            break;
    63e4:	e0b7      	b.n	6556 <MSS_UART_isr+0x222>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT(NULL_HANDLER != this_uart->tx_handler);
    63e6:	687b      	ldr	r3, [r7, #4]
    63e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    63ea:	2b00      	cmp	r3, #0
    63ec:	d100      	bne.n	63f0 <MSS_UART_isr+0xbc>
    63ee:	be00      	bkpt	0x0000
                if(NULL_HANDLER != this_uart->tx_handler)
    63f0:	687b      	ldr	r3, [r7, #4]
    63f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    63f4:	2b00      	cmp	r3, #0
    63f6:	f000 80a5 	beq.w	6544 <MSS_UART_isr+0x210>
                {
                    (*(this_uart->tx_handler))(this_uart);
    63fa:	687b      	ldr	r3, [r7, #4]
    63fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    63fe:	6878      	ldr	r0, [r7, #4]
    6400:	4798      	blx	r3
                }
            }
            break;
    6402:	e0a8      	b.n	6556 <MSS_UART_isr+0x222>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT(NULL_HANDLER != this_uart->rx_handler);
    6404:	687b      	ldr	r3, [r7, #4]
    6406:	6a1b      	ldr	r3, [r3, #32]
    6408:	2b00      	cmp	r3, #0
    640a:	d100      	bne.n	640e <MSS_UART_isr+0xda>
    640c:	be00      	bkpt	0x0000
                if(NULL_HANDLER != this_uart->rx_handler)
    640e:	687b      	ldr	r3, [r7, #4]
    6410:	6a1b      	ldr	r3, [r3, #32]
    6412:	2b00      	cmp	r3, #0
    6414:	f000 8098 	beq.w	6548 <MSS_UART_isr+0x214>
                {
                    (*(this_uart->rx_handler))(this_uart);
    6418:	687b      	ldr	r3, [r7, #4]
    641a:	6a1b      	ldr	r3, [r3, #32]
    641c:	6878      	ldr	r0, [r7, #4]
    641e:	4798      	blx	r3
                }
            }
            break;
    6420:	e099      	b.n	6556 <MSS_UART_isr+0x222>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT(NULL_HANDLER != this_uart->linests_handler);
    6422:	687b      	ldr	r3, [r7, #4]
    6424:	69db      	ldr	r3, [r3, #28]
    6426:	2b00      	cmp	r3, #0
    6428:	d100      	bne.n	642c <MSS_UART_isr+0xf8>
    642a:	be00      	bkpt	0x0000
                if(NULL_HANDLER != this_uart->linests_handler)
    642c:	687b      	ldr	r3, [r7, #4]
    642e:	69db      	ldr	r3, [r3, #28]
    6430:	2b00      	cmp	r3, #0
    6432:	f000 808b 	beq.w	654c <MSS_UART_isr+0x218>
                {
                   (*(this_uart->linests_handler))(this_uart);
    6436:	687b      	ldr	r3, [r7, #4]
    6438:	69db      	ldr	r3, [r3, #28]
    643a:	6878      	ldr	r0, [r7, #4]
    643c:	4798      	blx	r3
                }
            }
            break;
    643e:	e08a      	b.n	6556 <MSS_UART_isr+0x222>
            case IIRF_MMI:
            {
                /* Identify multimode interrupts and handle */

                /* Receiver time-out interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ERTOI))
    6440:	687b      	ldr	r3, [r7, #4]
    6442:	681b      	ldr	r3, [r3, #0]
    6444:	f103 0328 	add.w	r3, r3, #40	; 0x28
    6448:	4618      	mov	r0, r3
    644a:	f04f 0100 	mov.w	r1, #0
    644e:	f7ff fc77 	bl	5d40 <read_bit_reg8>
    6452:	4603      	mov	r3, r0
    6454:	2b00      	cmp	r3, #0
    6456:	d00c      	beq.n	6472 <MSS_UART_isr+0x13e>
                {
                    ASSERT(NULL_HANDLER != this_uart->rto_handler);
    6458:	687b      	ldr	r3, [r7, #4]
    645a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    645c:	2b00      	cmp	r3, #0
    645e:	d100      	bne.n	6462 <MSS_UART_isr+0x12e>
    6460:	be00      	bkpt	0x0000
                    if(NULL_HANDLER != this_uart->rto_handler)
    6462:	687b      	ldr	r3, [r7, #4]
    6464:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6466:	2b00      	cmp	r3, #0
    6468:	d003      	beq.n	6472 <MSS_UART_isr+0x13e>
                    {
                        (*(this_uart->rto_handler))(this_uart);
    646a:	687b      	ldr	r3, [r7, #4]
    646c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    646e:	6878      	ldr	r0, [r7, #4]
    6470:	4798      	blx	r3
                    }
                }
                /* NACK interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ENACKI))
    6472:	687b      	ldr	r3, [r7, #4]
    6474:	681b      	ldr	r3, [r3, #0]
    6476:	f103 0328 	add.w	r3, r3, #40	; 0x28
    647a:	4618      	mov	r0, r3
    647c:	f04f 0101 	mov.w	r1, #1
    6480:	f7ff fc5e 	bl	5d40 <read_bit_reg8>
    6484:	4603      	mov	r3, r0
    6486:	2b00      	cmp	r3, #0
    6488:	d00c      	beq.n	64a4 <MSS_UART_isr+0x170>
                {
                    ASSERT(NULL_HANDLER != this_uart->nack_handler);
    648a:	687b      	ldr	r3, [r7, #4]
    648c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    648e:	2b00      	cmp	r3, #0
    6490:	d100      	bne.n	6494 <MSS_UART_isr+0x160>
    6492:	be00      	bkpt	0x0000
                    if(NULL_HANDLER != this_uart->nack_handler)
    6494:	687b      	ldr	r3, [r7, #4]
    6496:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    6498:	2b00      	cmp	r3, #0
    649a:	d003      	beq.n	64a4 <MSS_UART_isr+0x170>
                    {
                        (*(this_uart->nack_handler))(this_uart);
    649c:	687b      	ldr	r3, [r7, #4]
    649e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    64a0:	6878      	ldr	r0, [r7, #4]
    64a2:	4798      	blx	r3
                    }
                }

                /* PID parity error interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,EPID_PEI))
    64a4:	687b      	ldr	r3, [r7, #4]
    64a6:	681b      	ldr	r3, [r3, #0]
    64a8:	f103 0328 	add.w	r3, r3, #40	; 0x28
    64ac:	4618      	mov	r0, r3
    64ae:	f04f 0102 	mov.w	r1, #2
    64b2:	f7ff fc45 	bl	5d40 <read_bit_reg8>
    64b6:	4603      	mov	r3, r0
    64b8:	2b00      	cmp	r3, #0
    64ba:	d00c      	beq.n	64d6 <MSS_UART_isr+0x1a2>
                {
                    ASSERT(NULL_HANDLER != this_uart->pid_pei_handler);
    64bc:	687b      	ldr	r3, [r7, #4]
    64be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    64c0:	2b00      	cmp	r3, #0
    64c2:	d100      	bne.n	64c6 <MSS_UART_isr+0x192>
    64c4:	be00      	bkpt	0x0000
                    if(NULL_HANDLER != this_uart->pid_pei_handler)
    64c6:	687b      	ldr	r3, [r7, #4]
    64c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    64ca:	2b00      	cmp	r3, #0
    64cc:	d003      	beq.n	64d6 <MSS_UART_isr+0x1a2>
                    {
                        (*(this_uart->pid_pei_handler))(this_uart);
    64ce:	687b      	ldr	r3, [r7, #4]
    64d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    64d2:	6878      	ldr	r0, [r7, #4]
    64d4:	4798      	blx	r3
                    }
                }

                /* LIN break detection interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ELINBI))
    64d6:	687b      	ldr	r3, [r7, #4]
    64d8:	681b      	ldr	r3, [r3, #0]
    64da:	f103 0328 	add.w	r3, r3, #40	; 0x28
    64de:	4618      	mov	r0, r3
    64e0:	f04f 0103 	mov.w	r1, #3
    64e4:	f7ff fc2c 	bl	5d40 <read_bit_reg8>
    64e8:	4603      	mov	r3, r0
    64ea:	2b00      	cmp	r3, #0
    64ec:	d00c      	beq.n	6508 <MSS_UART_isr+0x1d4>
                {
                    ASSERT(NULL_HANDLER != this_uart->break_handler);
    64ee:	687b      	ldr	r3, [r7, #4]
    64f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    64f2:	2b00      	cmp	r3, #0
    64f4:	d100      	bne.n	64f8 <MSS_UART_isr+0x1c4>
    64f6:	be00      	bkpt	0x0000
                    if(NULL_HANDLER != this_uart->break_handler)
    64f8:	687b      	ldr	r3, [r7, #4]
    64fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    64fc:	2b00      	cmp	r3, #0
    64fe:	d003      	beq.n	6508 <MSS_UART_isr+0x1d4>
                    {
                        (*(this_uart->break_handler))(this_uart);
    6500:	687b      	ldr	r3, [r7, #4]
    6502:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    6504:	6878      	ldr	r0, [r7, #4]
    6506:	4798      	blx	r3
                    }
                }

                /* LIN Sync detection interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ELINSI))
    6508:	687b      	ldr	r3, [r7, #4]
    650a:	681b      	ldr	r3, [r3, #0]
    650c:	f103 0328 	add.w	r3, r3, #40	; 0x28
    6510:	4618      	mov	r0, r3
    6512:	f04f 0104 	mov.w	r1, #4
    6516:	f7ff fc13 	bl	5d40 <read_bit_reg8>
    651a:	4603      	mov	r3, r0
    651c:	2b00      	cmp	r3, #0
    651e:	d017      	beq.n	6550 <MSS_UART_isr+0x21c>
                {
                    ASSERT(NULL_HANDLER != this_uart->sync_handler);
    6520:	687b      	ldr	r3, [r7, #4]
    6522:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    6524:	2b00      	cmp	r3, #0
    6526:	d100      	bne.n	652a <MSS_UART_isr+0x1f6>
    6528:	be00      	bkpt	0x0000
                    if(NULL_HANDLER != this_uart->sync_handler)
    652a:	687b      	ldr	r3, [r7, #4]
    652c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    652e:	2b00      	cmp	r3, #0
    6530:	d010      	beq.n	6554 <MSS_UART_isr+0x220>
                    {
                        (*(this_uart->sync_handler))(this_uart);
    6532:	687b      	ldr	r3, [r7, #4]
    6534:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    6536:	6878      	ldr	r0, [r7, #4]
    6538:	4798      	blx	r3
                    }
                }
                break;
    653a:	e00c      	b.n	6556 <MSS_UART_isr+0x222>
            }

            default:
            {
                ASSERT(INVALID_INTERRUPT);
    653c:	be00      	bkpt	0x0000
    653e:	e00a      	b.n	6556 <MSS_UART_isr+0x222>
                if(NULL_HANDLER != this_uart->modemsts_handler)
                {
                   (*(this_uart->modemsts_handler))(this_uart);
                }
            }
            break;
    6540:	bf00      	nop
    6542:	e008      	b.n	6556 <MSS_UART_isr+0x222>
                if(NULL_HANDLER != this_uart->tx_handler)
                {
                    (*(this_uart->tx_handler))(this_uart);
                }
            }
            break;
    6544:	bf00      	nop
    6546:	e006      	b.n	6556 <MSS_UART_isr+0x222>
                if(NULL_HANDLER != this_uart->rx_handler)
                {
                    (*(this_uart->rx_handler))(this_uart);
                }
            }
            break;
    6548:	bf00      	nop
    654a:	e004      	b.n	6556 <MSS_UART_isr+0x222>
                if(NULL_HANDLER != this_uart->linests_handler)
                {
                   (*(this_uart->linests_handler))(this_uart);
                }
            }
            break;
    654c:	bf00      	nop
    654e:	e002      	b.n	6556 <MSS_UART_isr+0x222>
                    if(NULL_HANDLER != this_uart->sync_handler)
                    {
                        (*(this_uart->sync_handler))(this_uart);
                    }
                }
                break;
    6550:	bf00      	nop
    6552:	e000      	b.n	6556 <MSS_UART_isr+0x222>
    6554:	bf00      	nop
                ASSERT(INVALID_INTERRUPT);
            }
            break;
        }
    }
}
    6556:	f107 0710 	add.w	r7, r7, #16
    655a:	46bd      	mov	sp, r7
    655c:	bd80      	pop	{r7, pc}
    655e:	bf00      	nop

00006560 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    6560:	b580      	push	{r7, lr}
    6562:	b086      	sub	sp, #24
    6564:	af00      	add	r7, sp, #0
    6566:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    6568:	687a      	ldr	r2, [r7, #4]
    656a:	f241 43c0 	movw	r3, #5312	; 0x14c0
    656e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6572:	429a      	cmp	r2, r3
    6574:	d007      	beq.n	6586 <default_tx_handler+0x26>
    6576:	687a      	ldr	r2, [r7, #4]
    6578:	f241 4380 	movw	r3, #5248	; 0x1480
    657c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6580:	429a      	cmp	r2, r3
    6582:	d000      	beq.n	6586 <default_tx_handler+0x26>
    6584:	be00      	bkpt	0x0000
    ASSERT(( (uint8_t *)0 ) != this_uart->tx_buffer);
    6586:	687b      	ldr	r3, [r7, #4]
    6588:	691b      	ldr	r3, [r3, #16]
    658a:	2b00      	cmp	r3, #0
    658c:	d100      	bne.n	6590 <default_tx_handler+0x30>
    658e:	be00      	bkpt	0x0000
    ASSERT(0u < this_uart->tx_buff_size);
    6590:	687b      	ldr	r3, [r7, #4]
    6592:	695b      	ldr	r3, [r3, #20]
    6594:	2b00      	cmp	r3, #0
    6596:	d100      	bne.n	659a <default_tx_handler+0x3a>
    6598:	be00      	bkpt	0x0000

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
    659a:	687a      	ldr	r2, [r7, #4]
    659c:	f241 43c0 	movw	r3, #5312	; 0x14c0
    65a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    65a4:	429a      	cmp	r2, r3
    65a6:	d006      	beq.n	65b6 <default_tx_handler+0x56>
    65a8:	687a      	ldr	r2, [r7, #4]
    65aa:	f241 4380 	movw	r3, #5248	; 0x1480
    65ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    65b2:	429a      	cmp	r2, r3
    65b4:	d155      	bne.n	6662 <default_tx_handler+0x102>
       (((uint8_t *)0 ) != this_uart->tx_buffer) &&
    65b6:	687b      	ldr	r3, [r7, #4]
    65b8:	691b      	ldr	r3, [r3, #16]

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(( (uint8_t *)0 ) != this_uart->tx_buffer);
    ASSERT(0u < this_uart->tx_buff_size);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
    65ba:	2b00      	cmp	r3, #0
    65bc:	d051      	beq.n	6662 <default_tx_handler+0x102>
       (((uint8_t *)0 ) != this_uart->tx_buffer) &&
       (0u < this_uart->tx_buff_size))
    65be:	687b      	ldr	r3, [r7, #4]
    65c0:	695b      	ldr	r3, [r3, #20]

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(( (uint8_t *)0 ) != this_uart->tx_buffer);
    ASSERT(0u < this_uart->tx_buff_size);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
    65c2:	2b00      	cmp	r3, #0
    65c4:	d04d      	beq.n	6662 <default_tx_handler+0x102>
       (((uint8_t *)0 ) != this_uart->tx_buffer) &&
       (0u < this_uart->tx_buff_size))
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    65c6:	687b      	ldr	r3, [r7, #4]
    65c8:	681b      	ldr	r3, [r3, #0]
    65ca:	7d1b      	ldrb	r3, [r3, #20]
    65cc:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    65ce:	687b      	ldr	r3, [r7, #4]
    65d0:	7b5a      	ldrb	r2, [r3, #13]
    65d2:	7afb      	ldrb	r3, [r7, #11]
    65d4:	ea42 0303 	orr.w	r3, r2, r3
    65d8:	b2da      	uxtb	r2, r3
    65da:	687b      	ldr	r3, [r7, #4]
    65dc:	735a      	strb	r2, [r3, #13]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if(status & MSS_UART_THRE)
    65de:	7afb      	ldrb	r3, [r7, #11]
    65e0:	f003 0320 	and.w	r3, r3, #32
    65e4:	2b00      	cmp	r3, #0
    65e6:	d029      	beq.n	663c <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    65e8:	f04f 0310 	mov.w	r3, #16
    65ec:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    65ee:	687b      	ldr	r3, [r7, #4]
    65f0:	695a      	ldr	r2, [r3, #20]
    65f2:	687b      	ldr	r3, [r7, #4]
    65f4:	699b      	ldr	r3, [r3, #24]
    65f6:	ebc3 0302 	rsb	r3, r3, r2
    65fa:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if(tx_remain < TX_FIFO_SIZE)
    65fc:	697b      	ldr	r3, [r7, #20]
    65fe:	2b0f      	cmp	r3, #15
    6600:	d801      	bhi.n	6606 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    6602:	697b      	ldr	r3, [r7, #20]
    6604:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for(i = 0u; i < fill_size; ++i)
    6606:	f04f 0300 	mov.w	r3, #0
    660a:	60fb      	str	r3, [r7, #12]
    660c:	e012      	b.n	6634 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    660e:	687b      	ldr	r3, [r7, #4]
    6610:	681b      	ldr	r3, [r3, #0]
    6612:	687a      	ldr	r2, [r7, #4]
    6614:	6911      	ldr	r1, [r2, #16]
    6616:	687a      	ldr	r2, [r7, #4]
    6618:	6992      	ldr	r2, [r2, #24]
    661a:	440a      	add	r2, r1
    661c:	7812      	ldrb	r2, [r2, #0]
    661e:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    6620:	687b      	ldr	r3, [r7, #4]
    6622:	699b      	ldr	r3, [r3, #24]
    6624:	f103 0201 	add.w	r2, r3, #1
    6628:	687b      	ldr	r3, [r7, #4]
    662a:	619a      	str	r2, [r3, #24]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for(i = 0u; i < fill_size; ++i)
    662c:	68fb      	ldr	r3, [r7, #12]
    662e:	f103 0301 	add.w	r3, r3, #1
    6632:	60fb      	str	r3, [r7, #12]
    6634:	68fa      	ldr	r2, [r7, #12]
    6636:	693b      	ldr	r3, [r7, #16]
    6638:	429a      	cmp	r2, r3
    663a:	d3e8      	bcc.n	660e <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if(this_uart->tx_idx == this_uart->tx_buff_size)
    663c:	687b      	ldr	r3, [r7, #4]
    663e:	699a      	ldr	r2, [r3, #24]
    6640:	687b      	ldr	r3, [r7, #4]
    6642:	695b      	ldr	r3, [r3, #20]
    6644:	429a      	cmp	r2, r3
    6646:	d10c      	bne.n	6662 <default_tx_handler+0x102>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    6648:	687b      	ldr	r3, [r7, #4]
    664a:	f04f 0200 	mov.w	r2, #0
    664e:	615a      	str	r2, [r3, #20]
            /* disables TX interrupt */
            clear_bit_reg8(&this_uart->hw_reg->IER,ETBEI);
    6650:	687b      	ldr	r3, [r7, #4]
    6652:	681b      	ldr	r3, [r3, #0]
    6654:	f103 0304 	add.w	r3, r3, #4
    6658:	4618      	mov	r0, r3
    665a:	f04f 0101 	mov.w	r1, #1
    665e:	f7ff fb4f 	bl	5d00 <clear_bit_reg8>
        }
    }
}
    6662:	f107 0718 	add.w	r7, r7, #24
    6666:	46bd      	mov	sp, r7
    6668:	bd80      	pop	{r7, pc}
    666a:	bf00      	nop

0000666c <MSS_SYS_init>:

/*==============================================================================
 * See mss_sys_services.h for details.
 */
void MSS_SYS_init(sys_serv_async_event_handler_t event_handler)
{   
    666c:	b580      	push	{r7, lr}
    666e:	b082      	sub	sp, #8
    6670:	af00      	add	r7, sp, #0
    6672:	6078      	str	r0, [r7, #4]
    g_event_handler = event_handler;
    6674:	f240 3378 	movw	r3, #888	; 0x378
    6678:	f2c2 0300 	movt	r3, #8192	; 0x2000
    667c:	687a      	ldr	r2, [r7, #4]
    667e:	601a      	str	r2, [r3, #0]
    g_last_response_length = 0u;
    6680:	f240 3376 	movw	r3, #886	; 0x376
    6684:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6688:	f04f 0200 	mov.w	r2, #0
    668c:	801a      	strh	r2, [r3, #0]
    g_request_in_progress = 0u;
    668e:	f240 3375 	movw	r3, #885	; 0x375
    6692:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6696:	f04f 0200 	mov.w	r2, #0
    669a:	701a      	strb	r2, [r3, #0]
    
    /*
     * Set a default good value for g_initial_mssddr_facc1_cr used to control
     * the clock dividers coming in and out of Flash*Freeze.
     */
    g_initial_mssddr_facc1_cr = SYSREG->MSSDDR_FACC1_CR;
    669c:	f248 0300 	movw	r3, #32768	; 0x8000
    66a0:	f2c4 0303 	movt	r3, #16387	; 0x4003
    66a4:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    66a8:	f240 3380 	movw	r3, #896	; 0x380
    66ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    66b0:	601a      	str	r2, [r3, #0]
    
    /*
     * Initialize the COMBLK used to communicate with the System Controller.
     */
    MSS_COMBLK_init(asynchronous_event_handler, g_response);
    66b2:	f246 60d1 	movw	r0, #26321	; 0x66d1
    66b6:	f2c0 0000 	movt	r0, #0
    66ba:	f240 317c 	movw	r1, #892	; 0x37c
    66be:	f2c2 0100 	movt	r1, #8192	; 0x2000
    66c2:	f003 ffd1 	bl	a668 <MSS_COMBLK_init>
}
    66c6:	f107 0708 	add.w	r7, r7, #8
    66ca:	46bd      	mov	sp, r7
    66cc:	bd80      	pop	{r7, pc}
    66ce:	bf00      	nop

000066d0 <asynchronous_event_handler>:
#define TAMPER_HARDWARE_MONITOR_ERROR_OPCODE_RANGE_MAX   0xB7u

#define FACC_GLMUX_SEL_MASK         0x00001000u
#define DELAY_MORE_THAN_10US        5000U
static void asynchronous_event_handler(uint8_t event_opcode)
{
    66d0:	b580      	push	{r7, lr}
    66d2:	b086      	sub	sp, #24
    66d4:	af00      	add	r7, sp, #0
    66d6:	4603      	mov	r3, r0
    66d8:	71fb      	strb	r3, [r7, #7]
    if (event_opcode == FLASH_FREEZE_SHUTDOWN_OPCODE)
    66da:	79fb      	ldrb	r3, [r7, #7]
    66dc:	2be0      	cmp	r3, #224	; 0xe0
    66de:	d12b      	bne.n	6738 <asynchronous_event_handler+0x68>
        /*
         * Wait for the System Controller to switch the system's clock
         * from the main clock to the  standby clock. This should take place
         * within 10us of receiving the shut-down event.
         */
        timeout = DELAY_MORE_THAN_10US;
    66e0:	f241 3388 	movw	r3, #5000	; 0x1388
    66e4:	60fb      	str	r3, [r7, #12]
        do
        {
            running_on_standby_clock = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
    66e6:	f248 0300 	movw	r3, #32768	; 0x8000
    66ea:	f2c4 0303 	movt	r3, #16387	; 0x4003
    66ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    66f2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    66f6:	613b      	str	r3, [r7, #16]
            --timeout;
    66f8:	68fb      	ldr	r3, [r7, #12]
    66fa:	f103 33ff 	add.w	r3, r3, #4294967295
    66fe:	60fb      	str	r3, [r7, #12]
        }
        while ((running_on_standby_clock == 0U) && (timeout != 0U));
    6700:	693b      	ldr	r3, [r7, #16]
    6702:	2b00      	cmp	r3, #0
    6704:	d102      	bne.n	670c <asynchronous_event_handler+0x3c>
    6706:	68fb      	ldr	r3, [r7, #12]
    6708:	2b00      	cmp	r3, #0
    670a:	d1ec      	bne.n	66e6 <asynchronous_event_handler+0x16>

        /* Call the user's event handler. */
        if(g_event_handler != 0)
    670c:	f240 3378 	movw	r3, #888	; 0x378
    6710:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6714:	681b      	ldr	r3, [r3, #0]
    6716:	2b00      	cmp	r3, #0
    6718:	d068      	beq.n	67ec <asynchronous_event_handler+0x11c>
        {
            g_event_handler(event_opcode, g_response[1]);
    671a:	f240 3378 	movw	r3, #888	; 0x378
    671e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6722:	681a      	ldr	r2, [r3, #0]
    6724:	f240 337c 	movw	r3, #892	; 0x37c
    6728:	f2c2 0300 	movt	r3, #8192	; 0x2000
    672c:	785b      	ldrb	r3, [r3, #1]
    672e:	79f9      	ldrb	r1, [r7, #7]
    6730:	4608      	mov	r0, r1
    6732:	4619      	mov	r1, r3
    6734:	4790      	blx	r2
    6736:	e05c      	b.n	67f2 <asynchronous_event_handler+0x122>
        }
    }
    else if (event_opcode == FLASH_FREEZE_EXIT_OPCODE)
    6738:	79fb      	ldrb	r3, [r7, #7]
    673a:	2be1      	cmp	r3, #225	; 0xe1
    673c:	d12d      	bne.n	679a <asynchronous_event_handler+0xca>
        /*
         * Wait for the System Controller to switch the system's clock
         * from the standby clock to the main clock. This should take place
         * within 10us of receiving the shut-down event.
         */
        timeout = DELAY_MORE_THAN_10US;
    673e:	f241 3388 	movw	r3, #5000	; 0x1388
    6742:	60bb      	str	r3, [r7, #8]
        do
        {
            running_on_standby_clock = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
    6744:	f248 0300 	movw	r3, #32768	; 0x8000
    6748:	f2c4 0303 	movt	r3, #16387	; 0x4003
    674c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    6750:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    6754:	617b      	str	r3, [r7, #20]
            --timeout;
    6756:	68bb      	ldr	r3, [r7, #8]
    6758:	f103 33ff 	add.w	r3, r3, #4294967295
    675c:	60bb      	str	r3, [r7, #8]
        }
        while ((running_on_standby_clock != 0U) && (timeout != 0U));
    675e:	697b      	ldr	r3, [r7, #20]
    6760:	2b00      	cmp	r3, #0
    6762:	d002      	beq.n	676a <asynchronous_event_handler+0x9a>
    6764:	68bb      	ldr	r3, [r7, #8]
    6766:	2b00      	cmp	r3, #0
    6768:	d1ec      	bne.n	6744 <asynchronous_event_handler+0x74>
        
        /* Restore the clock dividers values of FACC1 register. */
        revert_clk_config();
    676a:	f000 f8ab 	bl	68c4 <revert_clk_config>
        
        if(g_event_handler != 0)
    676e:	f240 3378 	movw	r3, #888	; 0x378
    6772:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6776:	681b      	ldr	r3, [r3, #0]
    6778:	2b00      	cmp	r3, #0
    677a:	d039      	beq.n	67f0 <asynchronous_event_handler+0x120>
        {
            /* Call the user's event handler. */
            g_event_handler(event_opcode, g_response[1]);
    677c:	f240 3378 	movw	r3, #888	; 0x378
    6780:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6784:	681a      	ldr	r2, [r3, #0]
    6786:	f240 337c 	movw	r3, #892	; 0x37c
    678a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    678e:	785b      	ldrb	r3, [r3, #1]
    6790:	79f9      	ldrb	r1, [r7, #7]
    6792:	4608      	mov	r0, r1
    6794:	4619      	mov	r1, r3
    6796:	4790      	blx	r2
    6798:	e02b      	b.n	67f2 <asynchronous_event_handler+0x122>
        }
    }
    else
    {
        if ((event_opcode == POR_DIGEST_ERROR_OPCODE) || \
    679a:	79fb      	ldrb	r3, [r7, #7]
    679c:	2bf1      	cmp	r3, #241	; 0xf1
    679e:	d00f      	beq.n	67c0 <asynchronous_event_handler+0xf0>
            ((event_opcode >= TAMPER_ATTEMPT_DETECT_OPCODE_RANGE_MIN) && \
    67a0:	79fb      	ldrb	r3, [r7, #7]
            g_event_handler(event_opcode, g_response[1]);
        }
    }
    else
    {
        if ((event_opcode == POR_DIGEST_ERROR_OPCODE) || \
    67a2:	b25b      	sxtb	r3, r3
    67a4:	2b00      	cmp	r3, #0
    67a6:	da02      	bge.n	67ae <asynchronous_event_handler+0xde>
    67a8:	79fb      	ldrb	r3, [r7, #7]
    67aa:	2b9f      	cmp	r3, #159	; 0x9f
    67ac:	d908      	bls.n	67c0 <asynchronous_event_handler+0xf0>
    67ae:	79fb      	ldrb	r3, [r7, #7]
    67b0:	2ba0      	cmp	r3, #160	; 0xa0
    67b2:	d005      	beq.n	67c0 <asynchronous_event_handler+0xf0>
    67b4:	79fb      	ldrb	r3, [r7, #7]
    67b6:	2bb0      	cmp	r3, #176	; 0xb0
    67b8:	d91b      	bls.n	67f2 <asynchronous_event_handler+0x122>
    67ba:	79fb      	ldrb	r3, [r7, #7]
    67bc:	2bb7      	cmp	r3, #183	; 0xb7
    67be:	d818      	bhi.n	67f2 <asynchronous_event_handler+0x122>
            /* 
             * Inform to the application that new asynchronous message is received, 
             * only if application call-back function is registered during 
             * initialization. 
             */
            if(g_event_handler != 0)
    67c0:	f240 3378 	movw	r3, #888	; 0x378
    67c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    67c8:	681b      	ldr	r3, [r3, #0]
    67ca:	2b00      	cmp	r3, #0
    67cc:	d011      	beq.n	67f2 <asynchronous_event_handler+0x122>
            {
                /* Call the user's event handler. */
                g_event_handler(event_opcode, g_response[1]);
    67ce:	f240 3378 	movw	r3, #888	; 0x378
    67d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    67d6:	681a      	ldr	r2, [r3, #0]
    67d8:	f240 337c 	movw	r3, #892	; 0x37c
    67dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    67e0:	785b      	ldrb	r3, [r3, #1]
    67e2:	79f9      	ldrb	r1, [r7, #7]
    67e4:	4608      	mov	r0, r1
    67e6:	4619      	mov	r1, r3
    67e8:	4790      	blx	r2
    67ea:	e002      	b.n	67f2 <asynchronous_event_handler+0x122>
        while ((running_on_standby_clock == 0U) && (timeout != 0U));

        /* Call the user's event handler. */
        if(g_event_handler != 0)
        {
            g_event_handler(event_opcode, g_response[1]);
    67ec:	bf00      	nop
    67ee:	e000      	b.n	67f2 <asynchronous_event_handler+0x122>
        revert_clk_config();
        
        if(g_event_handler != 0)
        {
            /* Call the user's event handler. */
            g_event_handler(event_opcode, g_response[1]);
    67f0:	bf00      	nop
                /* Call the user's event handler. */
                g_event_handler(event_opcode, g_response[1]);
            }
        }
    }
}
    67f2:	f107 0718 	add.w	r7, r7, #24
    67f6:	46bd      	mov	sp, r7
    67f8:	bd80      	pop	{r7, pc}
    67fa:	bf00      	nop

000067fc <determine_seq>:
 */
uint32_t divisor[4] = {0x00};
volatile uint8_t ind = 0;

static uint8_t* determine_seq(uint8_t val, uint8_t* len)
{
    67fc:	b480      	push	{r7}
    67fe:	b085      	sub	sp, #20
    6800:	af00      	add	r7, sp, #0
    6802:	4603      	mov	r3, r0
    6804:	6039      	str	r1, [r7, #0]
    6806:	71fb      	strb	r3, [r7, #7]
    uint8_t*seq;
    
    switch(val)
    6808:	79fb      	ldrb	r3, [r7, #7]
    680a:	2b06      	cmp	r3, #6
    680c:	d84c      	bhi.n	68a8 <determine_seq+0xac>
    680e:	a201      	add	r2, pc, #4	; (adr r2, 6814 <determine_seq+0x18>)
    6810:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    6814:	00006831 	.word	0x00006831
    6818:	00006845 	.word	0x00006845
    681c:	00006859 	.word	0x00006859
    6820:	000068a9 	.word	0x000068a9
    6824:	0000686d 	.word	0x0000686d
    6828:	00006881 	.word	0x00006881
    682c:	00006895 	.word	0x00006895
    {
        case 0:
                seq = &div1_seq[0];
    6830:	f240 3310 	movw	r3, #784	; 0x310
    6834:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6838:	60fb      	str	r3, [r7, #12]
                *len = 4;
    683a:	683b      	ldr	r3, [r7, #0]
    683c:	f04f 0204 	mov.w	r2, #4
    6840:	701a      	strb	r2, [r3, #0]
            break;
    6842:	e038      	b.n	68b6 <determine_seq+0xba>

        case 1:
                seq = &div2_seq[0];
    6844:	f240 3314 	movw	r3, #788	; 0x314
    6848:	f2c2 0300 	movt	r3, #8192	; 0x2000
    684c:	60fb      	str	r3, [r7, #12]
                *len = 3;
    684e:	683b      	ldr	r3, [r7, #0]
    6850:	f04f 0203 	mov.w	r2, #3
    6854:	701a      	strb	r2, [r3, #0]
            break;
    6856:	e02e      	b.n	68b6 <determine_seq+0xba>

        case 2:
                seq = &div4_seq[0];
    6858:	f240 3318 	movw	r3, #792	; 0x318
    685c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6860:	60fb      	str	r3, [r7, #12]
                *len = 5;
    6862:	683b      	ldr	r3, [r7, #0]
    6864:	f04f 0205 	mov.w	r2, #5
    6868:	701a      	strb	r2, [r3, #0]
            break;
    686a:	e024      	b.n	68b6 <determine_seq+0xba>

        case 4:
                seq = &div8_seq[0];
    686c:	f240 3320 	movw	r3, #800	; 0x320
    6870:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6874:	60fb      	str	r3, [r7, #12]
                *len = 3;
    6876:	683b      	ldr	r3, [r7, #0]
    6878:	f04f 0203 	mov.w	r2, #3
    687c:	701a      	strb	r2, [r3, #0]
            break;
    687e:	e01a      	b.n	68b6 <determine_seq+0xba>

        case 5:
                seq = &div16_seq[0];
    6880:	f240 3324 	movw	r3, #804	; 0x324
    6884:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6888:	60fb      	str	r3, [r7, #12]
                *len = 2;
    688a:	683b      	ldr	r3, [r7, #0]
    688c:	f04f 0202 	mov.w	r2, #2
    6890:	701a      	strb	r2, [r3, #0]
            break;
    6892:	e010      	b.n	68b6 <determine_seq+0xba>

        case 6:
                seq = &div32_seq[0];
    6894:	f240 3328 	movw	r3, #808	; 0x328
    6898:	f2c2 0300 	movt	r3, #8192	; 0x2000
    689c:	60fb      	str	r3, [r7, #12]
                *len = 2;
    689e:	683b      	ldr	r3, [r7, #0]
    68a0:	f04f 0202 	mov.w	r2, #2
    68a4:	701a      	strb	r2, [r3, #0]
            break;
    68a6:	e006      	b.n	68b6 <determine_seq+0xba>

        default:
                *len = 0;
    68a8:	683b      	ldr	r3, [r7, #0]
    68aa:	f04f 0200 	mov.w	r2, #0
    68ae:	701a      	strb	r2, [r3, #0]
                seq = NULL;
    68b0:	f04f 0300 	mov.w	r3, #0
    68b4:	60fb      	str	r3, [r7, #12]
            break;
    }
    
    return seq;
    68b6:	68fb      	ldr	r3, [r7, #12]
}
    68b8:	4618      	mov	r0, r3
    68ba:	f107 0714 	add.w	r7, r7, #20
    68be:	46bd      	mov	sp, r7
    68c0:	bc80      	pop	{r7}
    68c2:	4770      	bx	lr

000068c4 <revert_clk_config>:
/* SAR 80563 - Workaround for Glitchless Clock Multiplexer Switching Issue
 * Revert back original values of various divisor in FACC1 register after 
 * completing the fabric digest check/IAP/Flash Freeze service. 
 */
static void revert_clk_config(void)
{
    68c4:	b580      	push	{r7, lr}
    68c6:	b086      	sub	sp, #24
    68c8:	af00      	add	r7, sp, #0
    uint8_t* sequence;
    uint8_t len;
    uint8_t var = 0;
    68ca:	f04f 0300 	mov.w	r3, #0
    68ce:	73fb      	strb	r3, [r7, #15]
    uint32_t temp = 0;
    68d0:	f04f 0300 	mov.w	r3, #0
    68d4:	613b      	str	r3, [r7, #16]
    uint32_t device_version;

    device_version = (SYSREG->DEVICE_VERSION & 0xFFFFu);
    68d6:	f248 0300 	movw	r3, #32768	; 0x8000
    68da:	f2c4 0303 	movt	r3, #16387	; 0x4003
    68de:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
    68e2:	ea4f 4303 	mov.w	r3, r3, lsl #16
    68e6:	ea4f 4313 	mov.w	r3, r3, lsr #16
    68ea:	617b      	str	r3, [r7, #20]

    /* Revert back values for 10/25/50/90/150 devices */
    if((0xF802u == device_version) || (0xF803u == device_version) || \
    68ec:	697a      	ldr	r2, [r7, #20]
    68ee:	f64f 0302 	movw	r3, #63490	; 0xf802
    68f2:	429a      	cmp	r2, r3
    68f4:	d013      	beq.n	691e <revert_clk_config+0x5a>
    68f6:	697a      	ldr	r2, [r7, #20]
    68f8:	f64f 0303 	movw	r3, #63491	; 0xf803
    68fc:	429a      	cmp	r2, r3
    68fe:	d00e      	beq.n	691e <revert_clk_config+0x5a>
    6900:	697a      	ldr	r2, [r7, #20]
    6902:	f64f 0304 	movw	r3, #63492	; 0xf804
    6906:	429a      	cmp	r2, r3
    6908:	d009      	beq.n	691e <revert_clk_config+0x5a>
    690a:	697a      	ldr	r2, [r7, #20]
    690c:	f64f 0307 	movw	r3, #63495	; 0xf807
    6910:	429a      	cmp	r2, r3
    6912:	d004      	beq.n	691e <revert_clk_config+0x5a>
    6914:	697a      	ldr	r2, [r7, #20]
    6916:	f64f 0306 	movw	r3, #63494	; 0xf806
    691a:	429a      	cmp	r2, r3
    691c:	d10b      	bne.n	6936 <revert_clk_config+0x72>
       (0xF804u == device_version)||(0xF807u == device_version) ||   \
       (0xF806u == device_version))
    {
        /* Restore the MSS clock dividers to their normal operations value. */
        SYSREG->MSSDDR_FACC1_CR = g_initial_mssddr_facc1_cr;
    691e:	f248 0300 	movw	r3, #32768	; 0x8000
    6922:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6926:	f240 3280 	movw	r2, #896	; 0x380
    692a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    692e:	6812      	ldr	r2, [r2, #0]
    6930:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    uint32_t device_version;

    device_version = (SYSREG->DEVICE_VERSION & 0xFFFFu);

    /* Revert back values for 10/25/50/90/150 devices */
    if((0xF802u == device_version) || (0xF803u == device_version) || \
    6934:	e0eb      	b.n	6b0e <revert_clk_config+0x24a>
        /* Restore the MSS clock dividers to their normal operations value. */
        SYSREG->MSSDDR_FACC1_CR = g_initial_mssddr_facc1_cr;
    }

    /* Revert back values for 05 devices in reverse sequence. */
    else if(0xF805u == device_version)
    6936:	697a      	ldr	r2, [r7, #20]
    6938:	f64f 0305 	movw	r3, #63493	; 0xf805
    693c:	429a      	cmp	r2, r3
    693e:	f040 80e6 	bne.w	6b0e <revert_clk_config+0x24a>
    {
        sequence = determine_seq(divisor[0], &len);
    6942:	f240 3384 	movw	r3, #900	; 0x384
    6946:	f2c2 0300 	movt	r3, #8192	; 0x2000
    694a:	681b      	ldr	r3, [r3, #0]
    694c:	b2da      	uxtb	r2, r3
    694e:	f107 0307 	add.w	r3, r7, #7
    6952:	4610      	mov	r0, r2
    6954:	4619      	mov	r1, r3
    6956:	f7ff ff51 	bl	67fc <determine_seq>
    695a:	4603      	mov	r3, r0
    695c:	60bb      	str	r3, [r7, #8]
        for(var = len; var > 0; var--)
    695e:	79fb      	ldrb	r3, [r7, #7]
    6960:	73fb      	strb	r3, [r7, #15]
    6962:	e021      	b.n	69a8 <revert_clk_config+0xe4>
        {
            temp = SYSREG->MSSDDR_FACC1_CR;
    6964:	f248 0300 	movw	r3, #32768	; 0x8000
    6968:	f2c4 0303 	movt	r3, #16387	; 0x4003
    696c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    6970:	613b      	str	r3, [r7, #16]
            temp &= 0xFFFFFFE3u;
    6972:	693b      	ldr	r3, [r7, #16]
    6974:	f023 031c 	bic.w	r3, r3, #28
    6978:	613b      	str	r3, [r7, #16]
            temp |= ((uint32_t)(sequence[var - 1]) << 2);
    697a:	7bfb      	ldrb	r3, [r7, #15]
    697c:	f103 32ff 	add.w	r2, r3, #4294967295
    6980:	68bb      	ldr	r3, [r7, #8]
    6982:	4413      	add	r3, r2
    6984:	781b      	ldrb	r3, [r3, #0]
    6986:	ea4f 0383 	mov.w	r3, r3, lsl #2
    698a:	693a      	ldr	r2, [r7, #16]
    698c:	ea42 0303 	orr.w	r3, r2, r3
    6990:	613b      	str	r3, [r7, #16]
            SYSREG->MSSDDR_FACC1_CR = temp;
    6992:	f248 0300 	movw	r3, #32768	; 0x8000
    6996:	f2c4 0303 	movt	r3, #16387	; 0x4003
    699a:	693a      	ldr	r2, [r7, #16]
    699c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

    /* Revert back values for 05 devices in reverse sequence. */
    else if(0xF805u == device_version)
    {
        sequence = determine_seq(divisor[0], &len);
        for(var = len; var > 0; var--)
    69a0:	7bfb      	ldrb	r3, [r7, #15]
    69a2:	f103 33ff 	add.w	r3, r3, #4294967295
    69a6:	73fb      	strb	r3, [r7, #15]
    69a8:	7bfb      	ldrb	r3, [r7, #15]
    69aa:	2b00      	cmp	r3, #0
    69ac:	d1da      	bne.n	6964 <revert_clk_config+0xa0>
            temp |= ((uint32_t)(sequence[var - 1]) << 2);
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For APB1_DIVISOR setting */
        sequence = determine_seq(divisor[1], &len);
    69ae:	f240 3384 	movw	r3, #900	; 0x384
    69b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    69b6:	685b      	ldr	r3, [r3, #4]
    69b8:	b2da      	uxtb	r2, r3
    69ba:	f107 0307 	add.w	r3, r7, #7
    69be:	4610      	mov	r0, r2
    69c0:	4619      	mov	r1, r3
    69c2:	f7ff ff1b 	bl	67fc <determine_seq>
    69c6:	4603      	mov	r3, r0
    69c8:	60bb      	str	r3, [r7, #8]
        for(var = len; var > 0; var--)
    69ca:	79fb      	ldrb	r3, [r7, #7]
    69cc:	73fb      	strb	r3, [r7, #15]
    69ce:	e021      	b.n	6a14 <revert_clk_config+0x150>
        {
            temp = SYSREG->MSSDDR_FACC1_CR;
    69d0:	f248 0300 	movw	r3, #32768	; 0x8000
    69d4:	f2c4 0303 	movt	r3, #16387	; 0x4003
    69d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    69dc:	613b      	str	r3, [r7, #16]
            temp &= 0xFFFFFF1Fu;
    69de:	693b      	ldr	r3, [r7, #16]
    69e0:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
    69e4:	613b      	str	r3, [r7, #16]
            temp |= ((uint32_t)(sequence[var - 1]) << 5);
    69e6:	7bfb      	ldrb	r3, [r7, #15]
    69e8:	f103 32ff 	add.w	r2, r3, #4294967295
    69ec:	68bb      	ldr	r3, [r7, #8]
    69ee:	4413      	add	r3, r2
    69f0:	781b      	ldrb	r3, [r3, #0]
    69f2:	ea4f 1343 	mov.w	r3, r3, lsl #5
    69f6:	693a      	ldr	r2, [r7, #16]
    69f8:	ea42 0303 	orr.w	r3, r2, r3
    69fc:	613b      	str	r3, [r7, #16]
            SYSREG->MSSDDR_FACC1_CR = temp;
    69fe:	f248 0300 	movw	r3, #32768	; 0x8000
    6a02:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6a06:	693a      	ldr	r2, [r7, #16]
    6a08:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For APB1_DIVISOR setting */
        sequence = determine_seq(divisor[1], &len);
        for(var = len; var > 0; var--)
    6a0c:	7bfb      	ldrb	r3, [r7, #15]
    6a0e:	f103 33ff 	add.w	r3, r3, #4294967295
    6a12:	73fb      	strb	r3, [r7, #15]
    6a14:	7bfb      	ldrb	r3, [r7, #15]
    6a16:	2b00      	cmp	r3, #0
    6a18:	d1da      	bne.n	69d0 <revert_clk_config+0x10c>
            temp |= ((uint32_t)(sequence[var - 1]) << 5);
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For M3_CLK_DIVISOR setting */
        sequence = determine_seq(divisor[2], &len);
    6a1a:	f240 3384 	movw	r3, #900	; 0x384
    6a1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6a22:	689b      	ldr	r3, [r3, #8]
    6a24:	b2da      	uxtb	r2, r3
    6a26:	f107 0307 	add.w	r3, r7, #7
    6a2a:	4610      	mov	r0, r2
    6a2c:	4619      	mov	r1, r3
    6a2e:	f7ff fee5 	bl	67fc <determine_seq>
    6a32:	4603      	mov	r3, r0
    6a34:	60bb      	str	r3, [r7, #8]
        for(var = len; var > 0; var--)
    6a36:	79fb      	ldrb	r3, [r7, #7]
    6a38:	73fb      	strb	r3, [r7, #15]
    6a3a:	e021      	b.n	6a80 <revert_clk_config+0x1bc>
        {
            temp = SYSREG->MSSDDR_FACC1_CR;
    6a3c:	f248 0300 	movw	r3, #32768	; 0x8000
    6a40:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6a44:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    6a48:	613b      	str	r3, [r7, #16]
            temp &= 0xFFFFF1FFu;
    6a4a:	693b      	ldr	r3, [r7, #16]
    6a4c:	f423 6360 	bic.w	r3, r3, #3584	; 0xe00
    6a50:	613b      	str	r3, [r7, #16]
            temp |= ((uint32_t)(sequence[var - 1]) << 9);
    6a52:	7bfb      	ldrb	r3, [r7, #15]
    6a54:	f103 32ff 	add.w	r2, r3, #4294967295
    6a58:	68bb      	ldr	r3, [r7, #8]
    6a5a:	4413      	add	r3, r2
    6a5c:	781b      	ldrb	r3, [r3, #0]
    6a5e:	ea4f 2343 	mov.w	r3, r3, lsl #9
    6a62:	693a      	ldr	r2, [r7, #16]
    6a64:	ea42 0303 	orr.w	r3, r2, r3
    6a68:	613b      	str	r3, [r7, #16]
            SYSREG->MSSDDR_FACC1_CR = temp;
    6a6a:	f248 0300 	movw	r3, #32768	; 0x8000
    6a6e:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6a72:	693a      	ldr	r2, [r7, #16]
    6a74:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For M3_CLK_DIVISOR setting */
        sequence = determine_seq(divisor[2], &len);
        for(var = len; var > 0; var--)
    6a78:	7bfb      	ldrb	r3, [r7, #15]
    6a7a:	f103 33ff 	add.w	r3, r3, #4294967295
    6a7e:	73fb      	strb	r3, [r7, #15]
    6a80:	7bfb      	ldrb	r3, [r7, #15]
    6a82:	2b00      	cmp	r3, #0
    6a84:	d1da      	bne.n	6a3c <revert_clk_config+0x178>
            temp |= ((uint32_t)(sequence[var - 1]) << 9);
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For FIC64_DIVISOR setting */
        sequence = determine_seq(divisor[3], &len);
    6a86:	f240 3384 	movw	r3, #900	; 0x384
    6a8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6a8e:	68db      	ldr	r3, [r3, #12]
    6a90:	b2da      	uxtb	r2, r3
    6a92:	f107 0307 	add.w	r3, r7, #7
    6a96:	4610      	mov	r0, r2
    6a98:	4619      	mov	r1, r3
    6a9a:	f7ff feaf 	bl	67fc <determine_seq>
    6a9e:	4603      	mov	r3, r0
    6aa0:	60bb      	str	r3, [r7, #8]
        for(var = len; var > 0; var--)
    6aa2:	79fb      	ldrb	r3, [r7, #7]
    6aa4:	73fb      	strb	r3, [r7, #15]
    6aa6:	e021      	b.n	6aec <revert_clk_config+0x228>
        {
            temp = SYSREG->MSSDDR_FACC1_CR;
    6aa8:	f248 0300 	movw	r3, #32768	; 0x8000
    6aac:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6ab0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    6ab4:	613b      	str	r3, [r7, #16]
            temp &= 0xFFC7FFFFu;
    6ab6:	693b      	ldr	r3, [r7, #16]
    6ab8:	f423 1360 	bic.w	r3, r3, #3670016	; 0x380000
    6abc:	613b      	str	r3, [r7, #16]
            temp |= ((uint32_t)(sequence[var - 1]) << 19);
    6abe:	7bfb      	ldrb	r3, [r7, #15]
    6ac0:	f103 32ff 	add.w	r2, r3, #4294967295
    6ac4:	68bb      	ldr	r3, [r7, #8]
    6ac6:	4413      	add	r3, r2
    6ac8:	781b      	ldrb	r3, [r3, #0]
    6aca:	ea4f 43c3 	mov.w	r3, r3, lsl #19
    6ace:	693a      	ldr	r2, [r7, #16]
    6ad0:	ea42 0303 	orr.w	r3, r2, r3
    6ad4:	613b      	str	r3, [r7, #16]
            SYSREG->MSSDDR_FACC1_CR = temp;
    6ad6:	f248 0300 	movw	r3, #32768	; 0x8000
    6ada:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6ade:	693a      	ldr	r2, [r7, #16]
    6ae0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For FIC64_DIVISOR setting */
        sequence = determine_seq(divisor[3], &len);
        for(var = len; var > 0; var--)
    6ae4:	7bfb      	ldrb	r3, [r7, #15]
    6ae6:	f103 33ff 	add.w	r3, r3, #4294967295
    6aea:	73fb      	strb	r3, [r7, #15]
    6aec:	7bfb      	ldrb	r3, [r7, #15]
    6aee:	2b00      	cmp	r3, #0
    6af0:	d1da      	bne.n	6aa8 <revert_clk_config+0x1e4>
        
        /* Set the value of FACC_GLMUX_SEL bitfield of FACC1 register to 0 so 
         * that M3_CLK, PCLK0, PCLK1, CLK_FIC64 all driven from stage 2 
         * dividers (from CLK_SRC).
         */
        SYSREG->MSSDDR_FACC1_CR = SYSREG->MSSDDR_FACC1_CR & 0xFFFFEFFFu;
    6af2:	f248 0300 	movw	r3, #32768	; 0x8000
    6af6:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6afa:	f248 0200 	movw	r2, #32768	; 0x8000
    6afe:	f2c4 0203 	movt	r2, #16387	; 0x4003
    6b02:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
    6b06:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
    6b0a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    }
    else
    {
        /* Do Nothing. */
    }
}
    6b0e:	f107 0718 	add.w	r7, r7, #24
    6b12:	46bd      	mov	sp, r7
    6b14:	bd80      	pop	{r7, pc}
    6b16:	bf00      	nop

00006b18 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    6b18:	b480      	push	{r7}
    6b1a:	b083      	sub	sp, #12
    6b1c:	af00      	add	r7, sp, #0
    6b1e:	4603      	mov	r3, r0
    6b20:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    6b22:	f24e 1300 	movw	r3, #57600	; 0xe100
    6b26:	f2ce 0300 	movt	r3, #57344	; 0xe000
    6b2a:	f997 2007 	ldrsb.w	r2, [r7, #7]
    6b2e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    6b32:	79f9      	ldrb	r1, [r7, #7]
    6b34:	f001 011f 	and.w	r1, r1, #31
    6b38:	f04f 0001 	mov.w	r0, #1
    6b3c:	fa00 f101 	lsl.w	r1, r0, r1
    6b40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    6b44:	f107 070c 	add.w	r7, r7, #12
    6b48:	46bd      	mov	sp, r7
    6b4a:	bc80      	pop	{r7}
    6b4c:	4770      	bx	lr
    6b4e:	bf00      	nop

00006b50 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    6b50:	b480      	push	{r7}
    6b52:	b083      	sub	sp, #12
    6b54:	af00      	add	r7, sp, #0
    6b56:	4603      	mov	r3, r0
    6b58:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    6b5a:	f24e 1300 	movw	r3, #57600	; 0xe100
    6b5e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    6b62:	f997 2007 	ldrsb.w	r2, [r7, #7]
    6b66:	ea4f 1252 	mov.w	r2, r2, lsr #5
    6b6a:	79f9      	ldrb	r1, [r7, #7]
    6b6c:	f001 011f 	and.w	r1, r1, #31
    6b70:	f04f 0001 	mov.w	r0, #1
    6b74:	fa00 f101 	lsl.w	r1, r0, r1
    6b78:	f102 0220 	add.w	r2, r2, #32
    6b7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    6b80:	f107 070c 	add.w	r7, r7, #12
    6b84:	46bd      	mov	sp, r7
    6b86:	bc80      	pop	{r7}
    6b88:	4770      	bx	lr
    6b8a:	bf00      	nop

00006b8c <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    6b8c:	b480      	push	{r7}
    6b8e:	b083      	sub	sp, #12
    6b90:	af00      	add	r7, sp, #0
    6b92:	4603      	mov	r3, r0
    6b94:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    6b96:	f24e 1300 	movw	r3, #57600	; 0xe100
    6b9a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    6b9e:	f997 2007 	ldrsb.w	r2, [r7, #7]
    6ba2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    6ba6:	79f9      	ldrb	r1, [r7, #7]
    6ba8:	f001 011f 	and.w	r1, r1, #31
    6bac:	f04f 0001 	mov.w	r0, #1
    6bb0:	fa00 f101 	lsl.w	r1, r0, r1
    6bb4:	f102 0260 	add.w	r2, r2, #96	; 0x60
    6bb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    6bbc:	f107 070c 	add.w	r7, r7, #12
    6bc0:	46bd      	mov	sp, r7
    6bc2:	bc80      	pop	{r7}
    6bc4:	4770      	bx	lr
    6bc6:	bf00      	nop

00006bc8 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
    6bc8:	b580      	push	{r7, lr}
    6bca:	b084      	sub	sp, #16
    6bcc:	af00      	add	r7, sp, #0
    6bce:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    6bd0:	687a      	ldr	r2, [r7, #4]
    6bd2:	f241 5384 	movw	r3, #5508	; 0x1584
    6bd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6bda:	429a      	cmp	r2, r3
    6bdc:	d007      	beq.n	6bee <MSS_SPI_init+0x26>
    6bde:	687a      	ldr	r2, [r7, #4]
    6be0:	f241 5300 	movw	r3, #5376	; 0x1500
    6be4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6be8:	429a      	cmp	r2, r3
    6bea:	d000      	beq.n	6bee <MSS_SPI_init+0x26>
    6bec:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    6bee:	687b      	ldr	r3, [r7, #4]
    6bf0:	791b      	ldrb	r3, [r3, #4]
    6bf2:	b25b      	sxtb	r3, r3
    6bf4:	4618      	mov	r0, r3
    6bf6:	f7ff ffab 	bl	6b50 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    6bfa:	6878      	ldr	r0, [r7, #4]
    6bfc:	f04f 0100 	mov.w	r1, #0
    6c00:	f04f 0284 	mov.w	r2, #132	; 0x84
    6c04:	f004 f9b2 	bl	af6c <memset>
    
    this_spi->cmd_done = 1u;
    6c08:	687b      	ldr	r3, [r7, #4]
    6c0a:	f04f 0201 	mov.w	r2, #1
    6c0e:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    6c10:	f04f 0300 	mov.w	r3, #0
    6c14:	81fb      	strh	r3, [r7, #14]
    6c16:	e00d      	b.n	6c34 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    6c18:	89fb      	ldrh	r3, [r7, #14]
    6c1a:	687a      	ldr	r2, [r7, #4]
    6c1c:	f103 0306 	add.w	r3, r3, #6
    6c20:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    6c24:	4413      	add	r3, r2
    6c26:	f04f 32ff 	mov.w	r2, #4294967295
    6c2a:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    6c2c:	89fb      	ldrh	r3, [r7, #14]
    6c2e:	f103 0301 	add.w	r3, r3, #1
    6c32:	81fb      	strh	r3, [r7, #14]
    6c34:	89fb      	ldrh	r3, [r7, #14]
    6c36:	2b07      	cmp	r3, #7
    6c38:	d9ee      	bls.n	6c18 <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
    6c3a:	687a      	ldr	r2, [r7, #4]
    6c3c:	f241 5384 	movw	r3, #5508	; 0x1584
    6c40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6c44:	429a      	cmp	r2, r3
    6c46:	d126      	bne.n	6c96 <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_TypeDef *) SPI0_BASE);
    6c48:	687a      	ldr	r2, [r7, #4]
    6c4a:	f241 0300 	movw	r3, #4096	; 0x1000
    6c4e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    6c52:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    6c54:	687b      	ldr	r3, [r7, #4]
    6c56:	f04f 0202 	mov.w	r2, #2
    6c5a:	711a      	strb	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    6c5c:	f248 0300 	movw	r3, #32768	; 0x8000
    6c60:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6c64:	f248 0200 	movw	r2, #32768	; 0x8000
    6c68:	f2c4 0203 	movt	r2, #16387	; 0x4003
    6c6c:	6c92      	ldr	r2, [r2, #72]	; 0x48
    6c6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    6c72:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    6c74:	f04f 0002 	mov.w	r0, #2
    6c78:	f7ff ff88 	bl	6b8c <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    6c7c:	f248 0300 	movw	r3, #32768	; 0x8000
    6c80:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6c84:	f248 0200 	movw	r2, #32768	; 0x8000
    6c88:	f2c4 0203 	movt	r2, #16387	; 0x4003
    6c8c:	6c92      	ldr	r2, [r2, #72]	; 0x48
    6c8e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    6c92:	649a      	str	r2, [r3, #72]	; 0x48
    6c94:	e025      	b.n	6ce2 <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_TypeDef *) SPI1_BASE);
    6c96:	687a      	ldr	r2, [r7, #4]
    6c98:	f241 0300 	movw	r3, #4096	; 0x1000
    6c9c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    6ca0:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    6ca2:	687b      	ldr	r3, [r7, #4]
    6ca4:	f04f 0203 	mov.w	r2, #3
    6ca8:	711a      	strb	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    6caa:	f248 0300 	movw	r3, #32768	; 0x8000
    6cae:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6cb2:	f248 0200 	movw	r2, #32768	; 0x8000
    6cb6:	f2c4 0203 	movt	r2, #16387	; 0x4003
    6cba:	6c92      	ldr	r2, [r2, #72]	; 0x48
    6cbc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    6cc0:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    6cc2:	f04f 0003 	mov.w	r0, #3
    6cc6:	f7ff ff61 	bl	6b8c <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    6cca:	f248 0300 	movw	r3, #32768	; 0x8000
    6cce:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6cd2:	f248 0200 	movw	r2, #32768	; 0x8000
    6cd6:	f2c4 0203 	movt	r2, #16387	; 0x4003
    6cda:	6c92      	ldr	r2, [r2, #72]	; 0x48
    6cdc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    6ce0:	649a      	str	r2, [r3, #72]	; 0x48
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    6ce2:	687b      	ldr	r3, [r7, #4]
    6ce4:	681b      	ldr	r3, [r3, #0]
    6ce6:	687a      	ldr	r2, [r7, #4]
    6ce8:	6812      	ldr	r2, [r2, #0]
    6cea:	6812      	ldr	r2, [r2, #0]
    6cec:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    6cf0:	601a      	str	r2, [r3, #0]
}
    6cf2:	f107 0710 	add.w	r7, r7, #16
    6cf6:	46bd      	mov	sp, r7
    6cf8:	bd80      	pop	{r7, pc}
    6cfa:	bf00      	nop

00006cfc <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
    6cfc:	b580      	push	{r7, lr}
    6cfe:	b08a      	sub	sp, #40	; 0x28
    6d00:	af00      	add	r7, sp, #0
    6d02:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
    6d04:	687b      	ldr	r3, [r7, #4]
    6d06:	681b      	ldr	r3, [r3, #0]
    6d08:	681b      	ldr	r3, [r3, #0]
    6d0a:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
    6d0c:	687b      	ldr	r3, [r7, #4]
    6d0e:	681b      	ldr	r3, [r3, #0]
    6d10:	699b      	ldr	r3, [r3, #24]
    6d12:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
    6d14:	687b      	ldr	r3, [r7, #4]
    6d16:	681b      	ldr	r3, [r3, #0]
    6d18:	685b      	ldr	r3, [r3, #4]
    6d1a:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
    6d1c:	687b      	ldr	r3, [r7, #4]
    6d1e:	681b      	ldr	r3, [r3, #0]
    6d20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6d22:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
    6d24:	687b      	ldr	r3, [r7, #4]
    6d26:	681b      	ldr	r3, [r3, #0]
    6d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    6d2a:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
    6d2c:	687b      	ldr	r3, [r7, #4]
    6d2e:	681b      	ldr	r3, [r3, #0]
    6d30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    6d32:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
    6d34:	687b      	ldr	r3, [r7, #4]
    6d36:	681b      	ldr	r3, [r3, #0]
    6d38:	69db      	ldr	r3, [r3, #28]
    6d3a:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
    6d3c:	687a      	ldr	r2, [r7, #4]
    6d3e:	f241 5384 	movw	r3, #5508	; 0x1584
    6d42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d46:	429a      	cmp	r2, r3
    6d48:	d12e      	bne.n	6da8 <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_TypeDef *) SPI0_BASE);
    6d4a:	687a      	ldr	r2, [r7, #4]
    6d4c:	f241 0300 	movw	r3, #4096	; 0x1000
    6d50:	f2c4 0300 	movt	r3, #16384	; 0x4000
    6d54:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    6d56:	687b      	ldr	r3, [r7, #4]
    6d58:	f04f 0202 	mov.w	r2, #2
    6d5c:	711a      	strb	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    6d5e:	f248 0300 	movw	r3, #32768	; 0x8000
    6d62:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6d66:	f248 0200 	movw	r2, #32768	; 0x8000
    6d6a:	f2c4 0203 	movt	r2, #16387	; 0x4003
    6d6e:	6c92      	ldr	r2, [r2, #72]	; 0x48
    6d70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    6d74:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    6d76:	f04f 0002 	mov.w	r0, #2
    6d7a:	f7ff ff07 	bl	6b8c <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    6d7e:	f248 0300 	movw	r3, #32768	; 0x8000
    6d82:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6d86:	f248 0200 	movw	r2, #32768	; 0x8000
    6d8a:	f2c4 0203 	movt	r2, #16387	; 0x4003
    6d8e:	6c92      	ldr	r2, [r2, #72]	; 0x48
    6d90:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    6d94:	649a      	str	r2, [r3, #72]	; 0x48

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    6d96:	687b      	ldr	r3, [r7, #4]
    6d98:	681b      	ldr	r3, [r3, #0]
    6d9a:	687a      	ldr	r2, [r7, #4]
    6d9c:	6812      	ldr	r2, [r2, #0]
    6d9e:	6812      	ldr	r2, [r2, #0]
    6da0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    6da4:	601a      	str	r2, [r3, #0]
    6da6:	e02d      	b.n	6e04 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_TypeDef *) SPI1_BASE);
    6da8:	687a      	ldr	r2, [r7, #4]
    6daa:	f241 0300 	movw	r3, #4096	; 0x1000
    6dae:	f2c4 0301 	movt	r3, #16385	; 0x4001
    6db2:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    6db4:	687b      	ldr	r3, [r7, #4]
    6db6:	f04f 0203 	mov.w	r2, #3
    6dba:	711a      	strb	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    6dbc:	f248 0300 	movw	r3, #32768	; 0x8000
    6dc0:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6dc4:	f248 0200 	movw	r2, #32768	; 0x8000
    6dc8:	f2c4 0203 	movt	r2, #16387	; 0x4003
    6dcc:	6c92      	ldr	r2, [r2, #72]	; 0x48
    6dce:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    6dd2:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    6dd4:	f04f 0003 	mov.w	r0, #3
    6dd8:	f7ff fed8 	bl	6b8c <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    6ddc:	f248 0300 	movw	r3, #32768	; 0x8000
    6de0:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6de4:	f248 0200 	movw	r2, #32768	; 0x8000
    6de8:	f2c4 0203 	movt	r2, #16387	; 0x4003
    6dec:	6c92      	ldr	r2, [r2, #72]	; 0x48
    6dee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    6df2:	649a      	str	r2, [r3, #72]	; 0x48
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    6df4:	687b      	ldr	r3, [r7, #4]
    6df6:	681b      	ldr	r3, [r3, #0]
    6df8:	687a      	ldr	r2, [r7, #4]
    6dfa:	6812      	ldr	r2, [r2, #0]
    6dfc:	6812      	ldr	r2, [r2, #0]
    6dfe:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    6e02:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
    6e04:	68fb      	ldr	r3, [r7, #12]
    6e06:	f023 0301 	bic.w	r3, r3, #1
    6e0a:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
    6e0c:	687b      	ldr	r3, [r7, #4]
    6e0e:	681b      	ldr	r3, [r3, #0]
    6e10:	68fa      	ldr	r2, [r7, #12]
    6e12:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
    6e14:	687b      	ldr	r3, [r7, #4]
    6e16:	681b      	ldr	r3, [r3, #0]
    6e18:	693a      	ldr	r2, [r7, #16]
    6e1a:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
    6e1c:	687b      	ldr	r3, [r7, #4]
    6e1e:	681b      	ldr	r3, [r3, #0]
    6e20:	697a      	ldr	r2, [r7, #20]
    6e22:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    6e24:	687b      	ldr	r3, [r7, #4]
    6e26:	681b      	ldr	r3, [r3, #0]
    6e28:	687a      	ldr	r2, [r7, #4]
    6e2a:	6812      	ldr	r2, [r2, #0]
    6e2c:	6812      	ldr	r2, [r2, #0]
    6e2e:	f042 0201 	orr.w	r2, r2, #1
    6e32:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
    6e34:	687b      	ldr	r3, [r7, #4]
    6e36:	681b      	ldr	r3, [r3, #0]
    6e38:	69ba      	ldr	r2, [r7, #24]
    6e3a:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
    6e3c:	687b      	ldr	r3, [r7, #4]
    6e3e:	681b      	ldr	r3, [r3, #0]
    6e40:	69fa      	ldr	r2, [r7, #28]
    6e42:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
    6e44:	687b      	ldr	r3, [r7, #4]
    6e46:	681b      	ldr	r3, [r3, #0]
    6e48:	6a3a      	ldr	r2, [r7, #32]
    6e4a:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
    6e4c:	687b      	ldr	r3, [r7, #4]
    6e4e:	681b      	ldr	r3, [r3, #0]
    6e50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    6e52:	61da      	str	r2, [r3, #28]
}
    6e54:	f107 0728 	add.w	r7, r7, #40	; 0x28
    6e58:	46bd      	mov	sp, r7
    6e5a:	bd80      	pop	{r7, pc}

00006e5c <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    uint32_t                clk_div,
    uint8_t                 frame_bit_length
)
{
    6e5c:	b580      	push	{r7, lr}
    6e5e:	b086      	sub	sp, #24
    6e60:	af00      	add	r7, sp, #0
    6e62:	60f8      	str	r0, [r7, #12]
    6e64:	607a      	str	r2, [r7, #4]
    6e66:	603b      	str	r3, [r7, #0]
    6e68:	460b      	mov	r3, r1
    6e6a:	72fb      	strb	r3, [r7, #11]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    6e6c:	68fa      	ldr	r2, [r7, #12]
    6e6e:	f241 5384 	movw	r3, #5508	; 0x1584
    6e72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6e76:	429a      	cmp	r2, r3
    6e78:	d007      	beq.n	6e8a <MSS_SPI_configure_master_mode+0x2e>
    6e7a:	68fa      	ldr	r2, [r7, #12]
    6e7c:	f241 5300 	movw	r3, #5376	; 0x1500
    6e80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6e84:	429a      	cmp	r2, r3
    6e86:	d000      	beq.n	6e8a <MSS_SPI_configure_master_mode+0x2e>
    6e88:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
    6e8a:	7afb      	ldrb	r3, [r7, #11]
    6e8c:	2b07      	cmp	r3, #7
    6e8e:	d900      	bls.n	6e92 <MSS_SPI_configure_master_mode+0x36>
    6e90:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
    6e92:	f897 3020 	ldrb.w	r3, [r7, #32]
    6e96:	2b20      	cmp	r3, #32
    6e98:	d900      	bls.n	6e9c <MSS_SPI_configure_master_mode+0x40>
    6e9a:	be00      	bkpt	0x0000
     /* Check that the requested clock divider is within range and an even number. */
    ASSERT(clk_div >= 2u);
    6e9c:	683b      	ldr	r3, [r7, #0]
    6e9e:	2b01      	cmp	r3, #1
    6ea0:	d800      	bhi.n	6ea4 <MSS_SPI_configure_master_mode+0x48>
    6ea2:	be00      	bkpt	0x0000
    ASSERT(clk_div <= 512u);
    6ea4:	683b      	ldr	r3, [r7, #0]
    6ea6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    6eaa:	d900      	bls.n	6eae <MSS_SPI_configure_master_mode+0x52>
    6eac:	be00      	bkpt	0x0000
    ASSERT(0u == (clk_div & 0x00000001));
    6eae:	683b      	ldr	r3, [r7, #0]
    6eb0:	f003 0301 	and.w	r3, r3, #1
    6eb4:	2b00      	cmp	r3, #0
    6eb6:	d000      	beq.n	6eba <MSS_SPI_configure_master_mode+0x5e>
    6eb8:	be00      	bkpt	0x0000
   
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    6eba:	68fb      	ldr	r3, [r7, #12]
    6ebc:	791b      	ldrb	r3, [r3, #4]
    6ebe:	b25b      	sxtb	r3, r3
    6ec0:	4618      	mov	r0, r3
    6ec2:	f7ff fe45 	bl	6b50 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
    6ec6:	68fb      	ldr	r3, [r7, #12]
    6ec8:	f04f 0200 	mov.w	r2, #0
    6ecc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    6ed0:	68fb      	ldr	r3, [r7, #12]
    6ed2:	681b      	ldr	r3, [r3, #0]
    6ed4:	68fa      	ldr	r2, [r7, #12]
    6ed6:	6812      	ldr	r2, [r2, #0]
    6ed8:	6812      	ldr	r2, [r2, #0]
    6eda:	f022 0201 	bic.w	r2, r2, #1
    6ede:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
    6ee0:	68fb      	ldr	r3, [r7, #12]
    6ee2:	681b      	ldr	r3, [r3, #0]
    6ee4:	68fa      	ldr	r2, [r7, #12]
    6ee6:	6812      	ldr	r2, [r2, #0]
    6ee8:	6812      	ldr	r2, [r2, #0]
    6eea:	f042 0202 	orr.w	r2, r2, #2
    6eee:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    6ef0:	68fb      	ldr	r3, [r7, #12]
    6ef2:	681b      	ldr	r3, [r3, #0]
    6ef4:	68fa      	ldr	r2, [r7, #12]
    6ef6:	6812      	ldr	r2, [r2, #0]
    6ef8:	6812      	ldr	r2, [r2, #0]
    6efa:	f042 0201 	orr.w	r2, r2, #1
    6efe:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
    6f00:	7afb      	ldrb	r3, [r7, #11]
    6f02:	2b07      	cmp	r3, #7
    6f04:	d847      	bhi.n	6f96 <MSS_SPI_configure_master_mode+0x13a>
        * Setting the SPS bit ensures the slave select remains asserted even
        * if we don't keep the TX FIFO filled in block mode. We only do it for
        * Motorola modes and if you need the slave selected deselected between
        * frames in modes 0 or 2 then remove SPS_MASK from below.
        */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    6f06:	687b      	ldr	r3, [r7, #4]
    6f08:	2b00      	cmp	r3, #0
    6f0a:	d00b      	beq.n	6f24 <MSS_SPI_configure_master_mode+0xc8>
    6f0c:	687b      	ldr	r3, [r7, #4]
    6f0e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    6f12:	d007      	beq.n	6f24 <MSS_SPI_configure_master_mode+0xc8>
    6f14:	687b      	ldr	r3, [r7, #4]
    6f16:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
    6f1a:	d003      	beq.n	6f24 <MSS_SPI_configure_master_mode+0xc8>
    6f1c:	687b      	ldr	r3, [r7, #4]
    6f1e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
    6f22:	d10f      	bne.n	6f44 <MSS_SPI_configure_master_mode+0xe8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
    6f24:	7afa      	ldrb	r2, [r7, #11]
    6f26:	6879      	ldr	r1, [r7, #4]
    6f28:	f240 1302 	movw	r3, #258	; 0x102
    6f2c:	f2c3 4300 	movt	r3, #13312	; 0x3400
    6f30:	ea41 0303 	orr.w	r3, r1, r3
    6f34:	68f9      	ldr	r1, [r7, #12]
    6f36:	f102 0206 	add.w	r2, r2, #6
    6f3a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    6f3e:	440a      	add	r2, r1
    6f40:	6053      	str	r3, [r2, #4]
        * Setting the SPS bit ensures the slave select remains asserted even
        * if we don't keep the TX FIFO filled in block mode. We only do it for
        * Motorola modes and if you need the slave selected deselected between
        * frames in modes 0 or 2 then remove SPS_MASK from below.
        */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    6f42:	e00e      	b.n	6f62 <MSS_SPI_configure_master_mode+0x106>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
    6f44:	7afa      	ldrb	r2, [r7, #11]
    6f46:	6879      	ldr	r1, [r7, #4]
    6f48:	f240 1302 	movw	r3, #258	; 0x102
    6f4c:	f2c3 0300 	movt	r3, #12288	; 0x3000
    6f50:	ea41 0303 	orr.w	r3, r1, r3
    6f54:	68f9      	ldr	r1, [r7, #12]
    6f56:	f102 0206 	add.w	r2, r2, #6
    6f5a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    6f5e:	440a      	add	r2, r1
    6f60:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK | CTRL_CLKMODE_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
    6f62:	7afb      	ldrb	r3, [r7, #11]
    6f64:	68fa      	ldr	r2, [r7, #12]
    6f66:	f103 0306 	add.w	r3, r3, #6
    6f6a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    6f6e:	4413      	add	r3, r2
    6f70:	f897 2020 	ldrb.w	r2, [r7, #32]
    6f74:	721a      	strb	r2, [r3, #8]

        clk_gen = (clk_div / 2u) - 1u;
    6f76:	683b      	ldr	r3, [r7, #0]
    6f78:	ea4f 0353 	mov.w	r3, r3, lsr #1
    6f7c:	f103 33ff 	add.w	r3, r3, #4294967295
    6f80:	617b      	str	r3, [r7, #20]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_gen;
    6f82:	7afb      	ldrb	r3, [r7, #11]
    6f84:	697a      	ldr	r2, [r7, #20]
    6f86:	b2d2      	uxtb	r2, r2
    6f88:	68f9      	ldr	r1, [r7, #12]
    6f8a:	f103 0306 	add.w	r3, r3, #6
    6f8e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    6f92:	440b      	add	r3, r1
    6f94:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    6f96:	68fb      	ldr	r3, [r7, #12]
    6f98:	791b      	ldrb	r3, [r3, #4]
    6f9a:	b25b      	sxtb	r3, r3
    6f9c:	4618      	mov	r0, r3
    6f9e:	f7ff fdbb 	bl	6b18 <NVIC_EnableIRQ>
}
    6fa2:	f107 0718 	add.w	r7, r7, #24
    6fa6:	46bd      	mov	sp, r7
    6fa8:	bd80      	pop	{r7, pc}
    6faa:	bf00      	nop

00006fac <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    6fac:	b580      	push	{r7, lr}
    6fae:	b084      	sub	sp, #16
    6fb0:	af00      	add	r7, sp, #0
    6fb2:	6078      	str	r0, [r7, #4]
    6fb4:	460b      	mov	r3, r1
    6fb6:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    6fb8:	687a      	ldr	r2, [r7, #4]
    6fba:	f241 5384 	movw	r3, #5508	; 0x1584
    6fbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6fc2:	429a      	cmp	r2, r3
    6fc4:	d007      	beq.n	6fd6 <MSS_SPI_set_slave_select+0x2a>
    6fc6:	687a      	ldr	r2, [r7, #4]
    6fc8:	f241 5300 	movw	r3, #5376	; 0x1500
    6fcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6fd0:	429a      	cmp	r2, r3
    6fd2:	d000      	beq.n	6fd6 <MSS_SPI_set_slave_select+0x2a>
    6fd4:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    6fd6:	687b      	ldr	r3, [r7, #4]
    6fd8:	681b      	ldr	r3, [r3, #0]
    6fda:	681b      	ldr	r3, [r3, #0]
    6fdc:	f003 0302 	and.w	r3, r3, #2
    6fe0:	2b00      	cmp	r3, #0
    6fe2:	d100      	bne.n	6fe6 <MSS_SPI_set_slave_select+0x3a>
    6fe4:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
    6fe6:	78fb      	ldrb	r3, [r7, #3]
    6fe8:	687a      	ldr	r2, [r7, #4]
    6fea:	f103 0306 	add.w	r3, r3, #6
    6fee:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    6ff2:	4413      	add	r3, r2
    6ff4:	685b      	ldr	r3, [r3, #4]
    6ff6:	f1b3 3fff 	cmp.w	r3, #4294967295
    6ffa:	d100      	bne.n	6ffe <MSS_SPI_set_slave_select+0x52>
    6ffc:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    6ffe:	687b      	ldr	r3, [r7, #4]
    7000:	791b      	ldrb	r3, [r3, #4]
    7002:	b25b      	sxtb	r3, r3
    7004:	4618      	mov	r0, r3
    7006:	f7ff fda3 	bl	6b50 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    700a:	687b      	ldr	r3, [r7, #4]
    700c:	681b      	ldr	r3, [r3, #0]
    700e:	689b      	ldr	r3, [r3, #8]
    7010:	f003 0304 	and.w	r3, r3, #4
    7014:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    7016:	68fb      	ldr	r3, [r7, #12]
    7018:	2b00      	cmp	r3, #0
    701a:	d002      	beq.n	7022 <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
    701c:	6878      	ldr	r0, [r7, #4]
    701e:	f7ff fe6d 	bl	6cfc <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    7022:	687b      	ldr	r3, [r7, #4]
    7024:	681b      	ldr	r3, [r3, #0]
    7026:	687a      	ldr	r2, [r7, #4]
    7028:	6812      	ldr	r2, [r2, #0]
    702a:	6812      	ldr	r2, [r2, #0]
    702c:	f022 0201 	bic.w	r2, r2, #1
    7030:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
    7032:	687b      	ldr	r3, [r7, #4]
    7034:	681a      	ldr	r2, [r3, #0]
    7036:	78fb      	ldrb	r3, [r7, #3]
    7038:	6879      	ldr	r1, [r7, #4]
    703a:	f103 0306 	add.w	r3, r3, #6
    703e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    7042:	440b      	add	r3, r1
    7044:	685b      	ldr	r3, [r3, #4]
    7046:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
    7048:	687b      	ldr	r3, [r7, #4]
    704a:	681a      	ldr	r2, [r3, #0]
    704c:	78fb      	ldrb	r3, [r7, #3]
    704e:	6879      	ldr	r1, [r7, #4]
    7050:	f103 0306 	add.w	r3, r3, #6
    7054:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    7058:	440b      	add	r3, r1
    705a:	7a5b      	ldrb	r3, [r3, #9]
    705c:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
    705e:	687b      	ldr	r3, [r7, #4]
    7060:	681a      	ldr	r2, [r3, #0]
    7062:	78fb      	ldrb	r3, [r7, #3]
    7064:	6879      	ldr	r1, [r7, #4]
    7066:	f103 0306 	add.w	r3, r3, #6
    706a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    706e:	440b      	add	r3, r1
    7070:	7a1b      	ldrb	r3, [r3, #8]
    7072:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    7074:	687b      	ldr	r3, [r7, #4]
    7076:	681b      	ldr	r3, [r3, #0]
    7078:	687a      	ldr	r2, [r7, #4]
    707a:	6812      	ldr	r2, [r2, #0]
    707c:	6812      	ldr	r2, [r2, #0]
    707e:	f042 0201 	orr.w	r2, r2, #1
    7082:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
    7084:	687b      	ldr	r3, [r7, #4]
    7086:	681b      	ldr	r3, [r3, #0]
    7088:	687a      	ldr	r2, [r7, #4]
    708a:	6812      	ldr	r2, [r2, #0]
    708c:	69d1      	ldr	r1, [r2, #28]
    708e:	78fa      	ldrb	r2, [r7, #3]
    7090:	f04f 0001 	mov.w	r0, #1
    7094:	fa00 f202 	lsl.w	r2, r0, r2
    7098:	ea41 0202 	orr.w	r2, r1, r2
    709c:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    709e:	687b      	ldr	r3, [r7, #4]
    70a0:	791b      	ldrb	r3, [r3, #4]
    70a2:	b25b      	sxtb	r3, r3
    70a4:	4618      	mov	r0, r3
    70a6:	f7ff fd37 	bl	6b18 <NVIC_EnableIRQ>
}
    70aa:	f107 0710 	add.w	r7, r7, #16
    70ae:	46bd      	mov	sp, r7
    70b0:	bd80      	pop	{r7, pc}
    70b2:	bf00      	nop

000070b4 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    70b4:	b580      	push	{r7, lr}
    70b6:	b084      	sub	sp, #16
    70b8:	af00      	add	r7, sp, #0
    70ba:	6078      	str	r0, [r7, #4]
    70bc:	460b      	mov	r3, r1
    70be:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    70c0:	687a      	ldr	r2, [r7, #4]
    70c2:	f241 5384 	movw	r3, #5508	; 0x1584
    70c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    70ca:	429a      	cmp	r2, r3
    70cc:	d007      	beq.n	70de <MSS_SPI_clear_slave_select+0x2a>
    70ce:	687a      	ldr	r2, [r7, #4]
    70d0:	f241 5300 	movw	r3, #5376	; 0x1500
    70d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    70d8:	429a      	cmp	r2, r3
    70da:	d000      	beq.n	70de <MSS_SPI_clear_slave_select+0x2a>
    70dc:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    70de:	687b      	ldr	r3, [r7, #4]
    70e0:	681b      	ldr	r3, [r3, #0]
    70e2:	681b      	ldr	r3, [r3, #0]
    70e4:	f003 0302 	and.w	r3, r3, #2
    70e8:	2b00      	cmp	r3, #0
    70ea:	d100      	bne.n	70ee <MSS_SPI_clear_slave_select+0x3a>
    70ec:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    70ee:	687b      	ldr	r3, [r7, #4]
    70f0:	791b      	ldrb	r3, [r3, #4]
    70f2:	b25b      	sxtb	r3, r3
    70f4:	4618      	mov	r0, r3
    70f6:	f7ff fd2b 	bl	6b50 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    70fa:	687b      	ldr	r3, [r7, #4]
    70fc:	681b      	ldr	r3, [r3, #0]
    70fe:	689b      	ldr	r3, [r3, #8]
    7100:	f003 0304 	and.w	r3, r3, #4
    7104:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    7106:	68fb      	ldr	r3, [r7, #12]
    7108:	2b00      	cmp	r3, #0
    710a:	d002      	beq.n	7112 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
    710c:	6878      	ldr	r0, [r7, #4]
    710e:	f7ff fdf5 	bl	6cfc <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
    7112:	687b      	ldr	r3, [r7, #4]
    7114:	681b      	ldr	r3, [r3, #0]
    7116:	687a      	ldr	r2, [r7, #4]
    7118:	6812      	ldr	r2, [r2, #0]
    711a:	69d1      	ldr	r1, [r2, #28]
    711c:	78fa      	ldrb	r2, [r7, #3]
    711e:	f04f 0001 	mov.w	r0, #1
    7122:	fa00 f202 	lsl.w	r2, r0, r2
    7126:	ea6f 0202 	mvn.w	r2, r2
    712a:	ea01 0202 	and.w	r2, r1, r2
    712e:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    7130:	687b      	ldr	r3, [r7, #4]
    7132:	791b      	ldrb	r3, [r3, #4]
    7134:	b25b      	sxtb	r3, r3
    7136:	4618      	mov	r0, r3
    7138:	f7ff fcee 	bl	6b18 <NVIC_EnableIRQ>
}
    713c:	f107 0710 	add.w	r7, r7, #16
    7140:	46bd      	mov	sp, r7
    7142:	bd80      	pop	{r7, pc}

00007144 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
    7144:	b480      	push	{r7}
    7146:	b085      	sub	sp, #20
    7148:	af00      	add	r7, sp, #0
    714a:	6078      	str	r0, [r7, #4]
    714c:	6039      	str	r1, [r7, #0]
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    714e:	687a      	ldr	r2, [r7, #4]
    7150:	f241 5384 	movw	r3, #5508	; 0x1584
    7154:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7158:	429a      	cmp	r2, r3
    715a:	d007      	beq.n	716c <MSS_SPI_transfer_frame+0x28>
    715c:	687a      	ldr	r2, [r7, #4]
    715e:	f241 5300 	movw	r3, #5376	; 0x1500
    7162:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7166:	429a      	cmp	r2, r3
    7168:	d000      	beq.n	716c <MSS_SPI_transfer_frame+0x28>
    716a:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    716c:	687b      	ldr	r3, [r7, #4]
    716e:	681b      	ldr	r3, [r3, #0]
    7170:	681b      	ldr	r3, [r3, #0]
    7172:	f003 0302 	and.w	r3, r3, #2
    7176:	2b00      	cmp	r3, #0
    7178:	d100      	bne.n	717c <MSS_SPI_transfer_frame+0x38>
    717a:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    717c:	687b      	ldr	r3, [r7, #4]
    717e:	681a      	ldr	r2, [r3, #0]
    7180:	687b      	ldr	r3, [r7, #4]
    7182:	681b      	ldr	r3, [r3, #0]
    7184:	6819      	ldr	r1, [r3, #0]
    7186:	f240 03ff 	movw	r3, #255	; 0xff
    718a:	f6cf 7300 	movt	r3, #65280	; 0xff00
    718e:	ea01 0303 	and.w	r3, r1, r3
    7192:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    7196:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    7198:	687b      	ldr	r3, [r7, #4]
    719a:	681b      	ldr	r3, [r3, #0]
    719c:	687a      	ldr	r2, [r7, #4]
    719e:	6812      	ldr	r2, [r2, #0]
    71a0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    71a2:	f042 020c 	orr.w	r2, r2, #12
    71a6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    71a8:	687b      	ldr	r3, [r7, #4]
    71aa:	681b      	ldr	r3, [r3, #0]
    71ac:	683a      	ldr	r2, [r7, #0]
    71ae:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    71b0:	687b      	ldr	r3, [r7, #4]
    71b2:	681b      	ldr	r3, [r3, #0]
    71b4:	689b      	ldr	r3, [r3, #8]
    71b6:	f003 0301 	and.w	r3, r3, #1
    71ba:	60fb      	str	r3, [r7, #12]
    while(0u == tx_done)
    71bc:	e005      	b.n	71ca <MSS_SPI_transfer_frame+0x86>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    71be:	687b      	ldr	r3, [r7, #4]
    71c0:	681b      	ldr	r3, [r3, #0]
    71c2:	689b      	ldr	r3, [r3, #8]
    71c4:	f003 0301 	and.w	r3, r3, #1
    71c8:	60fb      	str	r3, [r7, #12]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
    71ca:	68fb      	ldr	r3, [r7, #12]
    71cc:	2b00      	cmp	r3, #0
    71ce:	d0f6      	beq.n	71be <MSS_SPI_transfer_frame+0x7a>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    71d0:	687b      	ldr	r3, [r7, #4]
    71d2:	681b      	ldr	r3, [r3, #0]
    71d4:	689b      	ldr	r3, [r3, #8]
    71d6:	f003 0302 	and.w	r3, r3, #2
    71da:	60bb      	str	r3, [r7, #8]
    while(0u == rx_ready)
    71dc:	e005      	b.n	71ea <MSS_SPI_transfer_frame+0xa6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    71de:	687b      	ldr	r3, [r7, #4]
    71e0:	681b      	ldr	r3, [r3, #0]
    71e2:	689b      	ldr	r3, [r3, #8]
    71e4:	f003 0302 	and.w	r3, r3, #2
    71e8:	60bb      	str	r3, [r7, #8]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
    71ea:	68bb      	ldr	r3, [r7, #8]
    71ec:	2b00      	cmp	r3, #0
    71ee:	d0f6      	beq.n	71de <MSS_SPI_transfer_frame+0x9a>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
    71f0:	687b      	ldr	r3, [r7, #4]
    71f2:	681b      	ldr	r3, [r3, #0]
    71f4:	691b      	ldr	r3, [r3, #16]
}
    71f6:	4618      	mov	r0, r3
    71f8:	f107 0714 	add.w	r7, r7, #20
    71fc:	46bd      	mov	sp, r7
    71fe:	bc80      	pop	{r7}
    7200:	4770      	bx	lr
    7202:	bf00      	nop

00007204 <MSS_SPI_transfer_block>:
    const uint8_t * cmd_buffer,
    uint16_t cmd_byte_size,
    uint8_t * rd_buffer,
    uint16_t rd_byte_size
)
{
    7204:	b580      	push	{r7, lr}
    7206:	b08e      	sub	sp, #56	; 0x38
    7208:	af00      	add	r7, sp, #0
    720a:	60f8      	str	r0, [r7, #12]
    720c:	60b9      	str	r1, [r7, #8]
    720e:	603b      	str	r3, [r7, #0]
    7210:	4613      	mov	r3, r2
    7212:	80fb      	strh	r3, [r7, #6]
    uint16_t transfer_idx = 0u;
    7214:	f04f 0300 	mov.w	r3, #0
    7218:	837b      	strh	r3, [r7, #26]
    uint16_t tx_idx;
    uint16_t rx_idx;
    uint32_t frame_count;
    volatile uint32_t rx_raw;
    uint16_t transit = 0u;
    721a:	f04f 0300 	mov.w	r3, #0
    721e:	84fb      	strh	r3, [r7, #38]	; 0x26
    uint32_t rx_overflow;
    uint32_t rx_fifo_empty;
    
    uint16_t transfer_size;     /* Total number of bytes transfered. */
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    7220:	68fa      	ldr	r2, [r7, #12]
    7222:	f241 5384 	movw	r3, #5508	; 0x1584
    7226:	f2c2 0300 	movt	r3, #8192	; 0x2000
    722a:	429a      	cmp	r2, r3
    722c:	d007      	beq.n	723e <MSS_SPI_transfer_block+0x3a>
    722e:	68fa      	ldr	r2, [r7, #12]
    7230:	f241 5300 	movw	r3, #5376	; 0x1500
    7234:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7238:	429a      	cmp	r2, r3
    723a:	d000      	beq.n	723e <MSS_SPI_transfer_block+0x3a>
    723c:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    723e:	68fb      	ldr	r3, [r7, #12]
    7240:	681b      	ldr	r3, [r3, #0]
    7242:	681b      	ldr	r3, [r3, #0]
    7244:	f003 0302 	and.w	r3, r3, #2
    7248:	2b00      	cmp	r3, #0
    724a:	d100      	bne.n	724e <MSS_SPI_transfer_block+0x4a>
    724c:	be00      	bkpt	0x0000
    
    /* Compute number of bytes to transfer. */
    transfer_size = cmd_byte_size + rd_byte_size;
    724e:	88fa      	ldrh	r2, [r7, #6]
    7250:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
    7254:	4413      	add	r3, r2
    7256:	86fb      	strh	r3, [r7, #54]	; 0x36
    
    /* Adjust to 1 byte transfer to cater for DMA transfers. */
    if(0u == transfer_size)
    7258:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    725a:	2b00      	cmp	r3, #0
    725c:	d103      	bne.n	7266 <MSS_SPI_transfer_block+0x62>
    {
        frame_count = 1u;
    725e:	f04f 0301 	mov.w	r3, #1
    7262:	623b      	str	r3, [r7, #32]
    7264:	e001      	b.n	726a <MSS_SPI_transfer_block+0x66>
    }
    else
    {
        frame_count = transfer_size;
    7266:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    7268:	623b      	str	r3, [r7, #32]
    }

    /* Flush the Tx and Rx FIFOs. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    726a:	68fb      	ldr	r3, [r7, #12]
    726c:	681b      	ldr	r3, [r3, #0]
    726e:	68fa      	ldr	r2, [r7, #12]
    7270:	6812      	ldr	r2, [r2, #0]
    7272:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    7274:	f042 020c 	orr.w	r2, r2, #12
    7278:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    727a:	68fb      	ldr	r3, [r7, #12]
    727c:	681b      	ldr	r3, [r3, #0]
    727e:	689b      	ldr	r3, [r3, #8]
    7280:	f003 0304 	and.w	r3, r3, #4
    7284:	62fb      	str	r3, [r7, #44]	; 0x2c
    if(rx_overflow)
    7286:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    7288:	2b00      	cmp	r3, #0
    728a:	d002      	beq.n	7292 <MSS_SPI_transfer_block+0x8e>
    {
         recover_from_rx_overflow(this_spi);
    728c:	68f8      	ldr	r0, [r7, #12]
    728e:	f7ff fd35 	bl	6cfc <recover_from_rx_overflow>
    }
    
    /* Set frame size to 8 bits and the frame count to the transfer size. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    7292:	68fb      	ldr	r3, [r7, #12]
    7294:	681b      	ldr	r3, [r3, #0]
    7296:	68fa      	ldr	r2, [r7, #12]
    7298:	6812      	ldr	r2, [r2, #0]
    729a:	6812      	ldr	r2, [r2, #0]
    729c:	f022 0201 	bic.w	r2, r2, #1
    72a0:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) | ( (frame_count << TXRXDFCOUNT_SHIFT) & TXRXDFCOUNT_MASK);
    72a2:	68fb      	ldr	r3, [r7, #12]
    72a4:	6819      	ldr	r1, [r3, #0]
    72a6:	68fb      	ldr	r3, [r7, #12]
    72a8:	681b      	ldr	r3, [r3, #0]
    72aa:	681b      	ldr	r3, [r3, #0]
    72ac:	f240 02ff 	movw	r2, #255	; 0xff
    72b0:	f6cf 7200 	movt	r2, #65280	; 0xff00
    72b4:	ea03 0202 	and.w	r2, r3, r2
    72b8:	6a3b      	ldr	r3, [r7, #32]
    72ba:	ea4f 2003 	mov.w	r0, r3, lsl #8
    72be:	f64f 7300 	movw	r3, #65280	; 0xff00
    72c2:	f2c0 03ff 	movt	r3, #255	; 0xff
    72c6:	ea00 0303 	and.w	r3, r0, r3
    72ca:	ea42 0303 	orr.w	r3, r2, r3
    72ce:	600b      	str	r3, [r1, #0]
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    72d0:	68fb      	ldr	r3, [r7, #12]
    72d2:	681b      	ldr	r3, [r3, #0]
    72d4:	f04f 0208 	mov.w	r2, #8
    72d8:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    72da:	68fb      	ldr	r3, [r7, #12]
    72dc:	681b      	ldr	r3, [r3, #0]
    72de:	68fa      	ldr	r2, [r7, #12]
    72e0:	6812      	ldr	r2, [r2, #0]
    72e2:	6812      	ldr	r2, [r2, #0]
    72e4:	f042 0201 	orr.w	r2, r2, #1
    72e8:	601a      	str	r2, [r3, #0]

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    72ea:	68fb      	ldr	r3, [r7, #12]
    72ec:	681b      	ldr	r3, [r3, #0]
    72ee:	689b      	ldr	r3, [r3, #8]
    72f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
    72f4:	633b      	str	r3, [r7, #48]	; 0x30
    while(0u == rx_fifo_empty)
    72f6:	e009      	b.n	730c <MSS_SPI_transfer_block+0x108>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
    72f8:	68fb      	ldr	r3, [r7, #12]
    72fa:	681b      	ldr	r3, [r3, #0]
    72fc:	691b      	ldr	r3, [r3, #16]
    72fe:	617b      	str	r3, [r7, #20]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    7300:	68fb      	ldr	r3, [r7, #12]
    7302:	681b      	ldr	r3, [r3, #0]
    7304:	689b      	ldr	r3, [r3, #8]
    7306:	f003 0340 	and.w	r3, r3, #64	; 0x40
    730a:	633b      	str	r3, [r7, #48]	; 0x30
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
    730c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    730e:	2b00      	cmp	r3, #0
    7310:	d0f2      	beq.n	72f8 <MSS_SPI_transfer_block+0xf4>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    tx_idx = 0u;
    7312:	f04f 0300 	mov.w	r3, #0
    7316:	83bb      	strh	r3, [r7, #28]
    rx_idx = 0u;
    7318:	f04f 0300 	mov.w	r3, #0
    731c:	83fb      	strh	r3, [r7, #30]
    if(tx_idx < cmd_byte_size)
    731e:	8bba      	ldrh	r2, [r7, #28]
    7320:	88fb      	ldrh	r3, [r7, #6]
    7322:	429a      	cmp	r2, r3
    7324:	d20f      	bcs.n	7346 <MSS_SPI_transfer_block+0x142>
    {
        this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
    7326:	68fb      	ldr	r3, [r7, #12]
    7328:	681b      	ldr	r3, [r3, #0]
    732a:	8bb9      	ldrh	r1, [r7, #28]
    732c:	68ba      	ldr	r2, [r7, #8]
    732e:	440a      	add	r2, r1
    7330:	7812      	ldrb	r2, [r2, #0]
    7332:	615a      	str	r2, [r3, #20]
        ++tx_idx;
    7334:	8bbb      	ldrh	r3, [r7, #28]
    7336:	f103 0301 	add.w	r3, r3, #1
    733a:	83bb      	strh	r3, [r7, #28]
        ++transit;
    733c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    733e:	f103 0301 	add.w	r3, r3, #1
    7342:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    7344:	e06a      	b.n	741c <MSS_SPI_transfer_block+0x218>
        ++tx_idx;
        ++transit;
    }
    else
    {
        if(tx_idx < transfer_size)
    7346:	8bba      	ldrh	r2, [r7, #28]
    7348:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    734a:	429a      	cmp	r2, r3
    734c:	d266      	bcs.n	741c <MSS_SPI_transfer_block+0x218>
        {
            this_spi->hw_reg->TX_DATA = 0x00u;
    734e:	68fb      	ldr	r3, [r7, #12]
    7350:	681b      	ldr	r3, [r3, #0]
    7352:	f04f 0200 	mov.w	r2, #0
    7356:	615a      	str	r2, [r3, #20]
            ++tx_idx;
    7358:	8bbb      	ldrh	r3, [r7, #28]
    735a:	f103 0301 	add.w	r3, r3, #1
    735e:	83bb      	strh	r3, [r7, #28]
            ++transit;
    7360:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    7362:	f103 0301 	add.w	r3, r3, #1
    7366:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    7368:	e058      	b.n	741c <MSS_SPI_transfer_block+0x218>
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    736a:	68fb      	ldr	r3, [r7, #12]
    736c:	681b      	ldr	r3, [r3, #0]
    736e:	689b      	ldr	r3, [r3, #8]
    7370:	f003 0340 	and.w	r3, r3, #64	; 0x40
    7374:	633b      	str	r3, [r7, #48]	; 0x30
        if(0u == rx_fifo_empty)
    7376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    7378:	2b00      	cmp	r3, #0
    737a:	d11e      	bne.n	73ba <MSS_SPI_transfer_block+0x1b6>
        {
            /* Process received byte. */
            rx_raw = this_spi->hw_reg->RX_DATA;
    737c:	68fb      	ldr	r3, [r7, #12]
    737e:	681b      	ldr	r3, [r3, #0]
    7380:	691b      	ldr	r3, [r3, #16]
    7382:	617b      	str	r3, [r7, #20]
            if(transfer_idx >= cmd_byte_size)
    7384:	8b7a      	ldrh	r2, [r7, #26]
    7386:	88fb      	ldrh	r3, [r7, #6]
    7388:	429a      	cmp	r2, r3
    738a:	d30e      	bcc.n	73aa <MSS_SPI_transfer_block+0x1a6>
            {
                if(rx_idx < rd_byte_size)
    738c:	8bfa      	ldrh	r2, [r7, #30]
    738e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
    7392:	429a      	cmp	r2, r3
    7394:	d205      	bcs.n	73a2 <MSS_SPI_transfer_block+0x19e>
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
    7396:	8bfa      	ldrh	r2, [r7, #30]
    7398:	683b      	ldr	r3, [r7, #0]
    739a:	4413      	add	r3, r2
    739c:	697a      	ldr	r2, [r7, #20]
    739e:	b2d2      	uxtb	r2, r2
    73a0:	701a      	strb	r2, [r3, #0]
                }
                ++rx_idx;
    73a2:	8bfb      	ldrh	r3, [r7, #30]
    73a4:	f103 0301 	add.w	r3, r3, #1
    73a8:	83fb      	strh	r3, [r7, #30]
            }
            ++transfer_idx;
    73aa:	8b7b      	ldrh	r3, [r7, #26]
    73ac:	f103 0301 	add.w	r3, r3, #1
    73b0:	837b      	strh	r3, [r7, #26]
            --transit;
    73b2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    73b4:	f103 33ff 	add.w	r3, r3, #4294967295
    73b8:	84fb      	strh	r3, [r7, #38]	; 0x26
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    73ba:	68fb      	ldr	r3, [r7, #12]
    73bc:	681b      	ldr	r3, [r3, #0]
    73be:	689b      	ldr	r3, [r3, #8]
    73c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
    73c4:	62bb      	str	r3, [r7, #40]	; 0x28
        if(0u == tx_fifo_full)
    73c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
    73c8:	2b00      	cmp	r3, #0
    73ca:	d127      	bne.n	741c <MSS_SPI_transfer_block+0x218>
        {
            if(transit < RX_FIFO_SIZE)
    73cc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    73ce:	2b03      	cmp	r3, #3
    73d0:	d824      	bhi.n	741c <MSS_SPI_transfer_block+0x218>
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
    73d2:	8bba      	ldrh	r2, [r7, #28]
    73d4:	88fb      	ldrh	r3, [r7, #6]
    73d6:	429a      	cmp	r2, r3
    73d8:	d20f      	bcs.n	73fa <MSS_SPI_transfer_block+0x1f6>
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
    73da:	68fb      	ldr	r3, [r7, #12]
    73dc:	681b      	ldr	r3, [r3, #0]
    73de:	8bb9      	ldrh	r1, [r7, #28]
    73e0:	68ba      	ldr	r2, [r7, #8]
    73e2:	440a      	add	r2, r1
    73e4:	7812      	ldrb	r2, [r2, #0]
    73e6:	615a      	str	r2, [r3, #20]
                    ++tx_idx;
    73e8:	8bbb      	ldrh	r3, [r7, #28]
    73ea:	f103 0301 	add.w	r3, r3, #1
    73ee:	83bb      	strh	r3, [r7, #28]
                    ++transit;
    73f0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    73f2:	f103 0301 	add.w	r3, r3, #1
    73f6:	84fb      	strh	r3, [r7, #38]	; 0x26
    73f8:	e010      	b.n	741c <MSS_SPI_transfer_block+0x218>
                }
                else
                {
                    if(tx_idx < transfer_size)
    73fa:	8bba      	ldrh	r2, [r7, #28]
    73fc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    73fe:	429a      	cmp	r2, r3
    7400:	d20c      	bcs.n	741c <MSS_SPI_transfer_block+0x218>
                    {
                        this_spi->hw_reg->TX_DATA = 0x00u;
    7402:	68fb      	ldr	r3, [r7, #12]
    7404:	681b      	ldr	r3, [r3, #0]
    7406:	f04f 0200 	mov.w	r2, #0
    740a:	615a      	str	r2, [r3, #20]
                        ++tx_idx;
    740c:	8bbb      	ldrh	r3, [r7, #28]
    740e:	f103 0301 	add.w	r3, r3, #1
    7412:	83bb      	strh	r3, [r7, #28]
                        ++transit;
    7414:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    7416:	f103 0301 	add.w	r3, r3, #1
    741a:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    741c:	8b7a      	ldrh	r2, [r7, #26]
    741e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    7420:	429a      	cmp	r2, r3
    7422:	d3a2      	bcc.n	736a <MSS_SPI_transfer_block+0x166>
                    }
                }
            }
        }
    }
}
    7424:	f107 0738 	add.w	r7, r7, #56	; 0x38
    7428:	46bd      	mov	sp, r7
    742a:	bd80      	pop	{r7, pc}

0000742c <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    742c:	b480      	push	{r7}
    742e:	b085      	sub	sp, #20
    7430:	af00      	add	r7, sp, #0
    7432:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
    7434:	f04f 0300 	mov.w	r3, #0
    7438:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    743a:	e00e      	b.n	745a <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
    743c:	687b      	ldr	r3, [r7, #4]
    743e:	681b      	ldr	r3, [r3, #0]
    7440:	687a      	ldr	r2, [r7, #4]
    7442:	6891      	ldr	r1, [r2, #8]
    7444:	687a      	ldr	r2, [r7, #4]
    7446:	6912      	ldr	r2, [r2, #16]
    7448:	440a      	add	r2, r1
    744a:	7812      	ldrb	r2, [r2, #0]
    744c:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
    744e:	687b      	ldr	r3, [r7, #4]
    7450:	691b      	ldr	r3, [r3, #16]
    7452:	f103 0201 	add.w	r2, r3, #1
    7456:	687b      	ldr	r3, [r7, #4]
    7458:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    745a:	687b      	ldr	r3, [r7, #4]
    745c:	681b      	ldr	r3, [r3, #0]
    745e:	689b      	ldr	r3, [r3, #8]
    7460:	f403 7380 	and.w	r3, r3, #256	; 0x100
    7464:	2b00      	cmp	r3, #0
    7466:	d105      	bne.n	7474 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    7468:	687b      	ldr	r3, [r7, #4]
    746a:	691a      	ldr	r2, [r3, #16]
    746c:	687b      	ldr	r3, [r7, #4]
    746e:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    7470:	429a      	cmp	r2, r3
    7472:	d3e3      	bcc.n	743c <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    7474:	687b      	ldr	r3, [r7, #4]
    7476:	691a      	ldr	r2, [r3, #16]
    7478:	687b      	ldr	r3, [r7, #4]
    747a:	68db      	ldr	r3, [r3, #12]
    747c:	429a      	cmp	r2, r3
    747e:	d31c      	bcc.n	74ba <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    7480:	e00e      	b.n	74a0 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
    7482:	687b      	ldr	r3, [r7, #4]
    7484:	681b      	ldr	r3, [r3, #0]
    7486:	687a      	ldr	r2, [r7, #4]
    7488:	6951      	ldr	r1, [r2, #20]
    748a:	687a      	ldr	r2, [r7, #4]
    748c:	69d2      	ldr	r2, [r2, #28]
    748e:	440a      	add	r2, r1
    7490:	7812      	ldrb	r2, [r2, #0]
    7492:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
    7494:	687b      	ldr	r3, [r7, #4]
    7496:	69db      	ldr	r3, [r3, #28]
    7498:	f103 0201 	add.w	r2, r3, #1
    749c:	687b      	ldr	r3, [r7, #4]
    749e:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    74a0:	687b      	ldr	r3, [r7, #4]
    74a2:	681b      	ldr	r3, [r3, #0]
    74a4:	689b      	ldr	r3, [r3, #8]
    74a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
    74aa:	2b00      	cmp	r3, #0
    74ac:	d105      	bne.n	74ba <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
    74ae:	687b      	ldr	r3, [r7, #4]
    74b0:	69da      	ldr	r2, [r3, #28]
    74b2:	687b      	ldr	r3, [r7, #4]
    74b4:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    74b6:	429a      	cmp	r2, r3
    74b8:	d3e3      	bcc.n	7482 <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    74ba:	687b      	ldr	r3, [r7, #4]
    74bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    74be:	2b00      	cmp	r3, #0
    74c0:	d01f      	beq.n	7502 <fill_slave_tx_fifo+0xd6>
    74c2:	687b      	ldr	r3, [r7, #4]
    74c4:	691a      	ldr	r2, [r3, #16]
    74c6:	687b      	ldr	r3, [r7, #4]
    74c8:	68db      	ldr	r3, [r3, #12]
    74ca:	429a      	cmp	r2, r3
    74cc:	d319      	bcc.n	7502 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    74ce:	687b      	ldr	r3, [r7, #4]
    74d0:	69da      	ldr	r2, [r3, #28]
    74d2:	687b      	ldr	r3, [r7, #4]
    74d4:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    74d6:	429a      	cmp	r2, r3
    74d8:	d313      	bcc.n	7502 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    74da:	e008      	b.n	74ee <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
    74dc:	687b      	ldr	r3, [r7, #4]
    74de:	681b      	ldr	r3, [r3, #0]
    74e0:	f04f 0200 	mov.w	r2, #0
    74e4:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
    74e6:	68fb      	ldr	r3, [r7, #12]
    74e8:	f103 0301 	add.w	r3, r3, #1
    74ec:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    74ee:	687b      	ldr	r3, [r7, #4]
    74f0:	681b      	ldr	r3, [r3, #0]
    74f2:	689b      	ldr	r3, [r3, #8]
    74f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
    74f8:	2b00      	cmp	r3, #0
    74fa:	d102      	bne.n	7502 <fill_slave_tx_fifo+0xd6>
    74fc:	68fb      	ldr	r3, [r7, #12]
    74fe:	2b1f      	cmp	r3, #31
    7500:	d9ec      	bls.n	74dc <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
    7502:	f107 0714 	add.w	r7, r7, #20
    7506:	46bd      	mov	sp, r7
    7508:	bc80      	pop	{r7}
    750a:	4770      	bx	lr

0000750c <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    750c:	b580      	push	{r7, lr}
    750e:	b084      	sub	sp, #16
    7510:	af00      	add	r7, sp, #0
    7512:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    7514:	687b      	ldr	r3, [r7, #4]
    7516:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    751a:	2b02      	cmp	r3, #2
    751c:	d115      	bne.n	754a <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    751e:	e00c      	b.n	753a <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
    7520:	687b      	ldr	r3, [r7, #4]
    7522:	681b      	ldr	r3, [r3, #0]
    7524:	691b      	ldr	r3, [r3, #16]
    7526:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
    7528:	687b      	ldr	r3, [r7, #4]
    752a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    752c:	2b00      	cmp	r3, #0
    752e:	d004      	beq.n	753a <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
    7530:	687b      	ldr	r3, [r7, #4]
    7532:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    7534:	68fa      	ldr	r2, [r7, #12]
    7536:	4610      	mov	r0, r2
    7538:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    753a:	687b      	ldr	r3, [r7, #4]
    753c:	681b      	ldr	r3, [r3, #0]
    753e:	689b      	ldr	r3, [r3, #8]
    7540:	f003 0340 	and.w	r3, r3, #64	; 0x40
    7544:	2b00      	cmp	r3, #0
    7546:	d0eb      	beq.n	7520 <read_slave_rx_fifo+0x14>
    7548:	e032      	b.n	75b0 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    754a:	687b      	ldr	r3, [r7, #4]
    754c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    7550:	2b01      	cmp	r3, #1
    7552:	d125      	bne.n	75a0 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    7554:	e017      	b.n	7586 <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    7556:	687b      	ldr	r3, [r7, #4]
    7558:	681b      	ldr	r3, [r3, #0]
    755a:	691b      	ldr	r3, [r3, #16]
    755c:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
    755e:	687b      	ldr	r3, [r7, #4]
    7560:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    7562:	687b      	ldr	r3, [r7, #4]
    7564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7566:	429a      	cmp	r2, r3
    7568:	d207      	bcs.n	757a <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    756a:	687b      	ldr	r3, [r7, #4]
    756c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    756e:	687b      	ldr	r3, [r7, #4]
    7570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    7572:	4413      	add	r3, r2
    7574:	68fa      	ldr	r2, [r7, #12]
    7576:	b2d2      	uxtb	r2, r2
    7578:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
    757a:	687b      	ldr	r3, [r7, #4]
    757c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    757e:	f103 0201 	add.w	r2, r3, #1
    7582:	687b      	ldr	r3, [r7, #4]
    7584:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    7586:	687b      	ldr	r3, [r7, #4]
    7588:	681b      	ldr	r3, [r3, #0]
    758a:	689b      	ldr	r3, [r3, #8]
    758c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    7590:	2b00      	cmp	r3, #0
    7592:	d0e0      	beq.n	7556 <read_slave_rx_fifo+0x4a>
    7594:	e00c      	b.n	75b0 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    7596:	687b      	ldr	r3, [r7, #4]
    7598:	681b      	ldr	r3, [r3, #0]
    759a:	691b      	ldr	r3, [r3, #16]
    759c:	60fb      	str	r3, [r7, #12]
    759e:	e000      	b.n	75a2 <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    75a0:	bf00      	nop
    75a2:	687b      	ldr	r3, [r7, #4]
    75a4:	681b      	ldr	r3, [r3, #0]
    75a6:	689b      	ldr	r3, [r3, #8]
    75a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
    75ac:	2b00      	cmp	r3, #0
    75ae:	d0f2      	beq.n	7596 <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
    75b0:	f107 0710 	add.w	r7, r7, #16
    75b4:	46bd      	mov	sp, r7
    75b6:	bd80      	pop	{r7, pc}

000075b8 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
    75b8:	b580      	push	{r7, lr}
    75ba:	b086      	sub	sp, #24
    75bc:	af00      	add	r7, sp, #0
    75be:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
    75c0:	687b      	ldr	r3, [r7, #4]
    75c2:	681b      	ldr	r3, [r3, #0]
    75c4:	f103 0320 	add.w	r3, r3, #32
    75c8:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    75ca:	687a      	ldr	r2, [r7, #4]
    75cc:	f241 5384 	movw	r3, #5508	; 0x1584
    75d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    75d4:	429a      	cmp	r2, r3
    75d6:	d007      	beq.n	75e8 <mss_spi_isr+0x30>
    75d8:	687a      	ldr	r2, [r7, #4]
    75da:	f241 5300 	movw	r3, #5376	; 0x1500
    75de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    75e2:	429a      	cmp	r2, r3
    75e4:	d000      	beq.n	75e8 <mss_spi_isr+0x30>
    75e6:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    75e8:	693b      	ldr	r3, [r7, #16]
    75ea:	681b      	ldr	r3, [r3, #0]
    75ec:	f003 0302 	and.w	r3, r3, #2
    75f0:	2b00      	cmp	r3, #0
    75f2:	d052      	beq.n	769a <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    75f4:	687b      	ldr	r3, [r7, #4]
    75f6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    75fa:	2b02      	cmp	r3, #2
    75fc:	d115      	bne.n	762a <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    75fe:	e00c      	b.n	761a <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    7600:	687b      	ldr	r3, [r7, #4]
    7602:	681b      	ldr	r3, [r3, #0]
    7604:	691b      	ldr	r3, [r3, #16]
    7606:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
    7608:	687b      	ldr	r3, [r7, #4]
    760a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    760c:	2b00      	cmp	r3, #0
    760e:	d004      	beq.n	761a <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
    7610:	687b      	ldr	r3, [r7, #4]
    7612:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    7614:	68fa      	ldr	r2, [r7, #12]
    7616:	4610      	mov	r0, r2
    7618:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    761a:	687b      	ldr	r3, [r7, #4]
    761c:	681b      	ldr	r3, [r3, #0]
    761e:	689b      	ldr	r3, [r3, #8]
    7620:	f003 0340 	and.w	r3, r3, #64	; 0x40
    7624:	2b00      	cmp	r3, #0
    7626:	d0eb      	beq.n	7600 <mss_spi_isr+0x48>
    7628:	e032      	b.n	7690 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    762a:	687b      	ldr	r3, [r7, #4]
    762c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    7630:	2b01      	cmp	r3, #1
    7632:	d125      	bne.n	7680 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    7634:	e017      	b.n	7666 <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
    7636:	687b      	ldr	r3, [r7, #4]
    7638:	681b      	ldr	r3, [r3, #0]
    763a:	691b      	ldr	r3, [r3, #16]
    763c:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
    763e:	687b      	ldr	r3, [r7, #4]
    7640:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    7642:	687b      	ldr	r3, [r7, #4]
    7644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7646:	429a      	cmp	r2, r3
    7648:	d207      	bcs.n	765a <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    764a:	687b      	ldr	r3, [r7, #4]
    764c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    764e:	687b      	ldr	r3, [r7, #4]
    7650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    7652:	4413      	add	r3, r2
    7654:	68fa      	ldr	r2, [r7, #12]
    7656:	b2d2      	uxtb	r2, r2
    7658:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
    765a:	687b      	ldr	r3, [r7, #4]
    765c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    765e:	f103 0201 	add.w	r2, r3, #1
    7662:	687b      	ldr	r3, [r7, #4]
    7664:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    7666:	687b      	ldr	r3, [r7, #4]
    7668:	681b      	ldr	r3, [r3, #0]
    766a:	689b      	ldr	r3, [r3, #8]
    766c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    7670:	2b00      	cmp	r3, #0
    7672:	d0e0      	beq.n	7636 <mss_spi_isr+0x7e>
    7674:	e00c      	b.n	7690 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    7676:	687b      	ldr	r3, [r7, #4]
    7678:	681b      	ldr	r3, [r3, #0]
    767a:	691b      	ldr	r3, [r3, #16]
    767c:	60fb      	str	r3, [r7, #12]
    767e:	e000      	b.n	7682 <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    7680:	bf00      	nop
    7682:	687b      	ldr	r3, [r7, #4]
    7684:	681b      	ldr	r3, [r3, #0]
    7686:	689b      	ldr	r3, [r3, #8]
    7688:	f003 0340 	and.w	r3, r3, #64	; 0x40
    768c:	2b00      	cmp	r3, #0
    768e:	d0f2      	beq.n	7676 <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
    7690:	687b      	ldr	r3, [r7, #4]
    7692:	681b      	ldr	r3, [r3, #0]
    7694:	f04f 0202 	mov.w	r2, #2
    7698:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
    769a:	693b      	ldr	r3, [r7, #16]
    769c:	681b      	ldr	r3, [r3, #0]
    769e:	f003 0301 	and.w	r3, r3, #1
    76a2:	b2db      	uxtb	r3, r3
    76a4:	2b00      	cmp	r3, #0
    76a6:	d012      	beq.n	76ce <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    76a8:	687b      	ldr	r3, [r7, #4]
    76aa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    76ae:	2b02      	cmp	r3, #2
    76b0:	d105      	bne.n	76be <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    76b2:	687b      	ldr	r3, [r7, #4]
    76b4:	681b      	ldr	r3, [r3, #0]
    76b6:	687a      	ldr	r2, [r7, #4]
    76b8:	6f92      	ldr	r2, [r2, #120]	; 0x78
    76ba:	615a      	str	r2, [r3, #20]
    76bc:	e002      	b.n	76c4 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
    76be:	6878      	ldr	r0, [r7, #4]
    76c0:	f7ff feb4 	bl	742c <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
    76c4:	687b      	ldr	r3, [r7, #4]
    76c6:	681b      	ldr	r3, [r3, #0]
    76c8:	f04f 0201 	mov.w	r2, #1
    76cc:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
    76ce:	693b      	ldr	r3, [r7, #16]
    76d0:	681b      	ldr	r3, [r3, #0]
    76d2:	f003 0310 	and.w	r3, r3, #16
    76d6:	2b00      	cmp	r3, #0
    76d8:	d023      	beq.n	7722 <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
    76da:	6878      	ldr	r0, [r7, #4]
    76dc:	f7ff ff16 	bl	750c <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
    76e0:	687b      	ldr	r3, [r7, #4]
    76e2:	6a1b      	ldr	r3, [r3, #32]
    76e4:	2b00      	cmp	r3, #0
    76e6:	d00b      	beq.n	7700 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
    76e8:	687b      	ldr	r3, [r7, #4]
    76ea:	6a1b      	ldr	r3, [r3, #32]
    76ec:	687a      	ldr	r2, [r7, #4]
    76ee:	6a91      	ldr	r1, [r2, #40]	; 0x28
    76f0:	687a      	ldr	r2, [r7, #4]
    76f2:	6b12      	ldr	r2, [r2, #48]	; 0x30
    76f4:	4608      	mov	r0, r1
    76f6:	4611      	mov	r1, r2
    76f8:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
    76fa:	6878      	ldr	r0, [r7, #4]
    76fc:	f7ff fe96 	bl	742c <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
    7700:	687b      	ldr	r3, [r7, #4]
    7702:	f04f 0201 	mov.w	r2, #1
    7706:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
    7708:	687b      	ldr	r3, [r7, #4]
    770a:	681b      	ldr	r3, [r3, #0]
    770c:	687a      	ldr	r2, [r7, #4]
    770e:	6812      	ldr	r2, [r2, #0]
    7710:	6a92      	ldr	r2, [r2, #40]	; 0x28
    7712:	f022 0210 	bic.w	r2, r2, #16
    7716:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    7718:	687b      	ldr	r3, [r7, #4]
    771a:	681b      	ldr	r3, [r3, #0]
    771c:	f04f 0210 	mov.w	r2, #16
    7720:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
    7722:	693b      	ldr	r3, [r7, #16]
    7724:	681b      	ldr	r3, [r3, #0]
    7726:	f003 0304 	and.w	r3, r3, #4
    772a:	2b00      	cmp	r3, #0
    772c:	d00f      	beq.n	774e <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
    772e:	687b      	ldr	r3, [r7, #4]
    7730:	681b      	ldr	r3, [r3, #0]
    7732:	687a      	ldr	r2, [r7, #4]
    7734:	6812      	ldr	r2, [r2, #0]
    7736:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    7738:	f042 0204 	orr.w	r2, r2, #4
    773c:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
    773e:	6878      	ldr	r0, [r7, #4]
    7740:	f7ff fadc 	bl	6cfc <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
    7744:	687b      	ldr	r3, [r7, #4]
    7746:	681b      	ldr	r3, [r3, #0]
    7748:	f04f 0204 	mov.w	r2, #4
    774c:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
    774e:	693b      	ldr	r3, [r7, #16]
    7750:	681b      	ldr	r3, [r3, #0]
    7752:	f003 0308 	and.w	r3, r3, #8
    7756:	2b00      	cmp	r3, #0
    7758:	d031      	beq.n	77be <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
    775a:	687b      	ldr	r3, [r7, #4]
    775c:	681b      	ldr	r3, [r3, #0]
    775e:	687a      	ldr	r2, [r7, #4]
    7760:	6812      	ldr	r2, [r2, #0]
    7762:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    7764:	f042 0208 	orr.w	r2, r2, #8
    7768:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    776a:	687b      	ldr	r3, [r7, #4]
    776c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    7770:	2b02      	cmp	r3, #2
    7772:	d113      	bne.n	779c <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    7774:	687b      	ldr	r3, [r7, #4]
    7776:	681a      	ldr	r2, [r3, #0]
    7778:	687b      	ldr	r3, [r7, #4]
    777a:	681b      	ldr	r3, [r3, #0]
    777c:	6819      	ldr	r1, [r3, #0]
    777e:	f240 03ff 	movw	r3, #255	; 0xff
    7782:	f6cf 7300 	movt	r3, #65280	; 0xff00
    7786:	ea01 0303 	and.w	r3, r1, r3
    778a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    778e:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    7790:	687b      	ldr	r3, [r7, #4]
    7792:	681b      	ldr	r3, [r3, #0]
    7794:	687a      	ldr	r2, [r7, #4]
    7796:	6f92      	ldr	r2, [r2, #120]	; 0x78
    7798:	615a      	str	r2, [r3, #20]
    779a:	e00b      	b.n	77b4 <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
    779c:	687b      	ldr	r3, [r7, #4]
    779e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    77a2:	2b01      	cmp	r3, #1
    77a4:	d106      	bne.n	77b4 <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
    77a6:	687b      	ldr	r3, [r7, #4]
    77a8:	f04f 0200 	mov.w	r2, #0
    77ac:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
    77ae:	6878      	ldr	r0, [r7, #4]
    77b0:	f7ff fe3c 	bl	742c <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
    77b4:	687b      	ldr	r3, [r7, #4]
    77b6:	681b      	ldr	r3, [r3, #0]
    77b8:	f04f 0208 	mov.w	r2, #8
    77bc:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
    77be:	693b      	ldr	r3, [r7, #16]
    77c0:	681b      	ldr	r3, [r3, #0]
    77c2:	f003 0320 	and.w	r3, r3, #32
    77c6:	2b00      	cmp	r3, #0
    77c8:	d049      	beq.n	785e <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
    77ca:	6878      	ldr	r0, [r7, #4]
    77cc:	f7ff fe9e 	bl	750c <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
    77d0:	687b      	ldr	r3, [r7, #4]
    77d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    77d4:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0 != this_spi->cmd_handler)
    77d6:	687b      	ldr	r3, [r7, #4]
    77d8:	6a1b      	ldr	r3, [r3, #32]
    77da:	2b00      	cmp	r3, #0
    77dc:	d01c      	beq.n	7818 <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
    77de:	687b      	ldr	r3, [r7, #4]
    77e0:	f04f 0200 	mov.w	r2, #0
    77e4:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
    77e6:	687b      	ldr	r3, [r7, #4]
    77e8:	f04f 0200 	mov.w	r2, #0
    77ec:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
    77ee:	687b      	ldr	r3, [r7, #4]
    77f0:	f04f 0200 	mov.w	r2, #0
    77f4:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
    77f6:	687b      	ldr	r3, [r7, #4]
    77f8:	f04f 0200 	mov.w	r2, #0
    77fc:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    77fe:	687b      	ldr	r3, [r7, #4]
    7800:	681b      	ldr	r3, [r3, #0]
    7802:	f04f 0210 	mov.w	r2, #16
    7806:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
    7808:	687b      	ldr	r3, [r7, #4]
    780a:	681b      	ldr	r3, [r3, #0]
    780c:	687a      	ldr	r2, [r7, #4]
    780e:	6812      	ldr	r2, [r2, #0]
    7810:	6a92      	ldr	r2, [r2, #40]	; 0x28
    7812:	f042 0210 	orr.w	r2, r2, #16
    7816:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
    7818:	687b      	ldr	r3, [r7, #4]
    781a:	f04f 0200 	mov.w	r2, #0
    781e:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    7820:	687b      	ldr	r3, [r7, #4]
    7822:	681b      	ldr	r3, [r3, #0]
    7824:	687a      	ldr	r2, [r7, #4]
    7826:	6812      	ldr	r2, [r2, #0]
    7828:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    782a:	f042 020c 	orr.w	r2, r2, #12
    782e:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
    7830:	6878      	ldr	r0, [r7, #4]
    7832:	f7ff fdfb 	bl	742c <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
    7836:	687b      	ldr	r3, [r7, #4]
    7838:	f04f 0200 	mov.w	r2, #0
    783c:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
    783e:	687b      	ldr	r3, [r7, #4]
    7840:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    7842:	2b00      	cmp	r3, #0
    7844:	d006      	beq.n	7854 <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
    7846:	687b      	ldr	r3, [r7, #4]
    7848:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    784a:	687a      	ldr	r2, [r7, #4]
    784c:	6a92      	ldr	r2, [r2, #40]	; 0x28
    784e:	4610      	mov	r0, r2
    7850:	6979      	ldr	r1, [r7, #20]
    7852:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
    7854:	687b      	ldr	r3, [r7, #4]
    7856:	681b      	ldr	r3, [r3, #0]
    7858:	f04f 0220 	mov.w	r2, #32
    785c:	60da      	str	r2, [r3, #12]
    }
}
    785e:	f107 0718 	add.w	r7, r7, #24
    7862:	46bd      	mov	sp, r7
    7864:	bd80      	pop	{r7, pc}
    7866:	bf00      	nop

00007868 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
    7868:	4668      	mov	r0, sp
    786a:	f020 0107 	bic.w	r1, r0, #7
    786e:	468d      	mov	sp, r1
    7870:	b589      	push	{r0, r3, r7, lr}
    7872:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
    7874:	f241 5084 	movw	r0, #5508	; 0x1584
    7878:	f2c2 0000 	movt	r0, #8192	; 0x2000
    787c:	f7ff fe9c 	bl	75b8 <mss_spi_isr>
}
    7880:	46bd      	mov	sp, r7
    7882:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7886:	4685      	mov	sp, r0
    7888:	4770      	bx	lr
    788a:	bf00      	nop

0000788c <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
    788c:	4668      	mov	r0, sp
    788e:	f020 0107 	bic.w	r1, r0, #7
    7892:	468d      	mov	sp, r1
    7894:	b589      	push	{r0, r3, r7, lr}
    7896:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
    7898:	f241 5000 	movw	r0, #5376	; 0x1500
    789c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    78a0:	f7ff fe8a 	bl	75b8 <mss_spi_isr>
}
    78a4:	46bd      	mov	sp, r7
    78a6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    78aa:	4685      	mov	sp, r0
    78ac:	4770      	bx	lr
    78ae:	bf00      	nop

000078b0 <NVM_write>:
    uint32_t start_addr,
    const uint8_t * pidata,
    uint32_t length,
    uint32_t lock_page
)
{
    78b0:	b580      	push	{r7, lr}
    78b2:	b08e      	sub	sp, #56	; 0x38
    78b4:	af02      	add	r7, sp, #8
    78b6:	60f8      	str	r0, [r7, #12]
    78b8:	60b9      	str	r1, [r7, #8]
    78ba:	607a      	str	r2, [r7, #4]
    78bc:	603b      	str	r3, [r7, #0]
    nvm_status_t status;
    nvm_status_t lock_status = NVM_SUCCESS;
    78be:	f04f 0300 	mov.w	r3, #0
    78c2:	75fb      	strb	r3, [r7, #23]
    uint32_t nvm_offset;
    uint32_t device_version;
    uint32_t initial_nvm_config;

    g_do_not_lock_page = OFF;
    78c4:	f240 3394 	movw	r3, #916	; 0x394
    78c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    78cc:	f04f 0200 	mov.w	r2, #0
    78d0:	701a      	strb	r2, [r3, #0]
     * to its maximum value (i.e. 15) to ensure successful writes to eNVM. 
     * Store the value of the eNVM configuration before updating it, so 
     * that the prior configuration can be restored when the eNVM write
     * operation has completed. 
     */
    initial_nvm_config = SYSREG->ENVM_CR;
    78d2:	f248 0300 	movw	r3, #32768	; 0x8000
    78d6:	f2c4 0303 	movt	r3, #16387	; 0x4003
    78da:	68db      	ldr	r3, [r3, #12]
    78dc:	623b      	str	r3, [r7, #32]
    SYSREG->ENVM_CR = (initial_nvm_config & NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;
    78de:	f248 0300 	movw	r3, #32768	; 0x8000
    78e2:	f2c4 0303 	movt	r3, #16387	; 0x4003
    78e6:	6a3a      	ldr	r2, [r7, #32]
    78e8:	f442 52ff 	orr.w	r2, r2, #8160	; 0x1fe0
    78ec:	60da      	str	r2, [r3, #12]

    /* Check input parameters */
    if((start_addr >= (NVM_BASE_ADDRESS + NVM_TOP_OFFSET)) ||
    78ee:	68fa      	ldr	r2, [r7, #12]
    78f0:	f64f 73fe 	movw	r3, #65534	; 0xfffe
    78f4:	f2c6 0307 	movt	r3, #24583	; 0x6007
    78f8:	429a      	cmp	r2, r3
    78fa:	d814      	bhi.n	7926 <NVM_write+0x76>
    78fc:	68fa      	ldr	r2, [r7, #12]
    78fe:	f64f 73fe 	movw	r3, #65534	; 0xfffe
    7902:	f2c0 0307 	movt	r3, #7
    7906:	429a      	cmp	r2, r3
    7908:	d904      	bls.n	7914 <NVM_write+0x64>
    790a:	68fa      	ldr	r2, [r7, #12]
    790c:	f06f 4320 	mvn.w	r3, #2684354560	; 0xa0000000
    7910:	429a      	cmp	r2, r3
    7912:	d908      	bls.n	7926 <NVM_write+0x76>
    7914:	68bb      	ldr	r3, [r7, #8]
    7916:	2b00      	cmp	r3, #0
    7918:	d005      	beq.n	7926 <NVM_write+0x76>
    791a:	687b      	ldr	r3, [r7, #4]
    791c:	2b00      	cmp	r3, #0
    791e:	d002      	beq.n	7926 <NVM_write+0x76>
    7920:	683b      	ldr	r3, [r7, #0]
    7922:	2b02      	cmp	r3, #2
    7924:	d903      	bls.n	792e <NVM_write+0x7e>
        (start_addr < NVM_BASE_ADDRESS)) ||
        (0u == pidata) ||
        (0u == length) ||
        (lock_page > PARAM_LOCK_PAGE_FLAG))
    {
        status =  NVM_INVALID_PARAMETER;
    7926:	f04f 0307 	mov.w	r3, #7
    792a:	75bb      	strb	r3, [r7, #22]
     */
    initial_nvm_config = SYSREG->ENVM_CR;
    SYSREG->ENVM_CR = (initial_nvm_config & NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;

    /* Check input parameters */
    if((start_addr >= (NVM_BASE_ADDRESS + NVM_TOP_OFFSET)) ||
    792c:	e0c1      	b.n	7ab2 <NVM_write+0x202>

        /*
         * Prevent pages being locked for silicon versions which do not allow
         * locked pages to be unlocked.
         */
        device_version = SYSREG->DEVICE_VERSION;
    792e:	f248 0300 	movw	r3, #32768	; 0x8000
    7932:	f2c4 0303 	movt	r3, #16387	; 0x4003
    7936:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
    793a:	61fb      	str	r3, [r7, #28]
        if((0x0000F802u == device_version) || (0x0001F802u == device_version))
    793c:	69fa      	ldr	r2, [r7, #28]
    793e:	f64f 0302 	movw	r3, #63490	; 0xf802
    7942:	429a      	cmp	r2, r3
    7944:	d006      	beq.n	7954 <NVM_write+0xa4>
    7946:	69fa      	ldr	r2, [r7, #28]
    7948:	f64f 0302 	movw	r3, #63490	; 0xf802
    794c:	f2c0 0301 	movt	r3, #1
    7950:	429a      	cmp	r2, r3
    7952:	d102      	bne.n	795a <NVM_write+0xaa>
        {
            lock_page = NVM_DO_NOT_LOCK_PAGE;
    7954:	f04f 0300 	mov.w	r3, #0
    7958:	603b      	str	r3, [r7, #0]
        }

        /* Ignore upper address bits to ignore remapping setting. */
        nvm_offset = start_addr & NVM_OFFSET_SIGNIFICANT_BITS;  
    795a:	68fb      	ldr	r3, [r7, #12]
    795c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    7960:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
    7964:	61bb      	str	r3, [r7, #24]
        
        /* 
         * SAR 70908.
         * Check nvm offset is in protection or reserved area of eNVM
         */
        status = check_protection_reserved_nvm(nvm_offset, length);
    7966:	69b8      	ldr	r0, [r7, #24]
    7968:	6879      	ldr	r1, [r7, #4]
    796a:	f000 fb5b 	bl	8024 <check_protection_reserved_nvm>
    796e:	4603      	mov	r3, r0
    7970:	75bb      	strb	r3, [r7, #22]

        if(NVM_SUCCESS == status)
    7972:	7dbb      	ldrb	r3, [r7, #22]
    7974:	2b00      	cmp	r3, #0
    7976:	f040 809c 	bne.w	7ab2 <NVM_write+0x202>
        {
            /* 
             * SAR 79545. 
             * If eNVM write or No R/W protected is enabled, then don't lock the page
             */
            if((g_do_not_lock_page == ON)  && (NVM_LOCK_PAGE == lock_page)) 
    797a:	f240 3394 	movw	r3, #916	; 0x394
    797e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7982:	781b      	ldrb	r3, [r3, #0]
    7984:	2b01      	cmp	r3, #1
    7986:	d108      	bne.n	799a <NVM_write+0xea>
    7988:	683b      	ldr	r3, [r7, #0]
    798a:	2b01      	cmp	r3, #1
    798c:	d105      	bne.n	799a <NVM_write+0xea>
            {
                lock_page = NVM_DO_NOT_LOCK_PAGE;
    798e:	f04f 0300 	mov.w	r3, #0
    7992:	603b      	str	r3, [r7, #0]
                lock_status = NVM_PAGE_LOCK_WARNING;
    7994:	f04f 0304 	mov.w	r3, #4
    7998:	75fb      	strb	r3, [r7, #23]
            }
            
            device_version = device_version & 0xFFFFu;
    799a:	69fb      	ldr	r3, [r7, #28]
    799c:	ea4f 4303 	mov.w	r3, r3, lsl #16
    79a0:	ea4f 4313 	mov.w	r3, r3, lsr #16
    79a4:	61fb      	str	r3, [r7, #28]
            
            /* Don't lock pages of 090/150  device -eNVM1 memory */
            if((0xF807u == device_version) || (0xF806u == device_version))
    79a6:	69fa      	ldr	r2, [r7, #28]
    79a8:	f64f 0307 	movw	r3, #63495	; 0xf807
    79ac:	429a      	cmp	r2, r3
    79ae:	d004      	beq.n	79ba <NVM_write+0x10a>
    79b0:	69fa      	ldr	r2, [r7, #28]
    79b2:	f64f 0306 	movw	r3, #63494	; 0xf806
    79b6:	429a      	cmp	r2, r3
    79b8:	d116      	bne.n	79e8 <NVM_write+0x138>
            {
                if(((nvm_offset >= NVM1_BOTTOM_OFFSET) || ((nvm_offset + length) > NVM1_BOTTOM_OFFSET))
    79ba:	69ba      	ldr	r2, [r7, #24]
    79bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
    79c0:	f2c0 0303 	movt	r3, #3
    79c4:	429a      	cmp	r2, r3
    79c6:	d805      	bhi.n	79d4 <NVM_write+0x124>
    79c8:	69ba      	ldr	r2, [r7, #24]
    79ca:	687b      	ldr	r3, [r7, #4]
    79cc:	4413      	add	r3, r2
    79ce:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
    79d2:	d918      	bls.n	7a06 <NVM_write+0x156>
    79d4:	683b      	ldr	r3, [r7, #0]
    79d6:	2b01      	cmp	r3, #1
    79d8:	d117      	bne.n	7a0a <NVM_write+0x15a>
                            && (NVM_LOCK_PAGE == lock_page)) 
                {
                    lock_page = NVM_DO_NOT_LOCK_PAGE;
    79da:	f04f 0300 	mov.w	r3, #0
    79de:	603b      	str	r3, [r7, #0]
                    lock_status = NVM_PAGE_LOCK_WARNING;
    79e0:	f04f 0304 	mov.w	r3, #4
    79e4:	75fb      	strb	r3, [r7, #23]
            }
            
            device_version = device_version & 0xFFFFu;
            
            /* Don't lock pages of 090/150  device -eNVM1 memory */
            if((0xF807u == device_version) || (0xF806u == device_version))
    79e6:	e011      	b.n	7a0c <NVM_write+0x15c>
                    lock_page = NVM_DO_NOT_LOCK_PAGE;
                    lock_status = NVM_PAGE_LOCK_WARNING;
                }
            }
            /* Don't lock pages of 060 device */
            else if((0xF808u == device_version) && (NVM_LOCK_PAGE == lock_page)) 
    79e8:	69fa      	ldr	r2, [r7, #28]
    79ea:	f64f 0308 	movw	r3, #63496	; 0xf808
    79ee:	429a      	cmp	r2, r3
    79f0:	d10c      	bne.n	7a0c <NVM_write+0x15c>
    79f2:	683b      	ldr	r3, [r7, #0]
    79f4:	2b01      	cmp	r3, #1
    79f6:	d109      	bne.n	7a0c <NVM_write+0x15c>
            {
                lock_page = NVM_DO_NOT_LOCK_PAGE;
    79f8:	f04f 0300 	mov.w	r3, #0
    79fc:	603b      	str	r3, [r7, #0]
                lock_status = NVM_PAGE_LOCK_WARNING;
    79fe:	f04f 0304 	mov.w	r3, #4
    7a02:	75fb      	strb	r3, [r7, #23]
    7a04:	e002      	b.n	7a0c <NVM_write+0x15c>
            }
            
            device_version = device_version & 0xFFFFu;
            
            /* Don't lock pages of 090/150  device -eNVM1 memory */
            if((0xF807u == device_version) || (0xF806u == device_version))
    7a06:	bf00      	nop
    7a08:	e000      	b.n	7a0c <NVM_write+0x15c>
    7a0a:	bf00      	nop
                lock_page = NVM_DO_NOT_LOCK_PAGE;
                lock_status = NVM_PAGE_LOCK_WARNING;
            }
            
            /* Gain exclusive access to eNVM controller */
            status = get_ctrl_access(nvm_offset, length);
    7a0c:	69b8      	ldr	r0, [r7, #24]
    7a0e:	6879      	ldr	r1, [r7, #4]
    7a10:	f000 f8f0 	bl	7bf4 <get_ctrl_access>
    7a14:	4603      	mov	r3, r0
    7a16:	75bb      	strb	r3, [r7, #22]

            /* Write eNVM one page at a time. */
            if(NVM_SUCCESS == status)
    7a18:	7dbb      	ldrb	r3, [r7, #22]
    7a1a:	2b00      	cmp	r3, #0
    7a1c:	d149      	bne.n	7ab2 <NVM_write+0x202>
            {
                uint32_t remaining_length = length;
    7a1e:	687b      	ldr	r3, [r7, #4]
    7a20:	627b      	str	r3, [r7, #36]	; 0x24
                uint32_t errors_and_warnings;
                
                while(remaining_length > 0u)
    7a22:	e041      	b.n	7aa8 <NVM_write+0x1f8>
                {
                    uint32_t length_written;
                    uint32_t nvm_hw_status = 0u;
    7a24:	f04f 0300 	mov.w	r3, #0
    7a28:	613b      	str	r3, [r7, #16]

                    length_written = write_nvm(start_addr + (length - remaining_length),
    7a2a:	687a      	ldr	r2, [r7, #4]
    7a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7a2e:	ebc3 0202 	rsb	r2, r3, r2
    7a32:	68fb      	ldr	r3, [r7, #12]
    7a34:	441a      	add	r2, r3
                                                &pidata[length - remaining_length],
    7a36:	6879      	ldr	r1, [r7, #4]
    7a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7a3a:	ebc3 0101 	rsb	r1, r3, r1
                while(remaining_length > 0u)
                {
                    uint32_t length_written;
                    uint32_t nvm_hw_status = 0u;

                    length_written = write_nvm(start_addr + (length - remaining_length),
    7a3e:	68bb      	ldr	r3, [r7, #8]
    7a40:	440b      	add	r3, r1
    7a42:	f107 0110 	add.w	r1, r7, #16
    7a46:	9100      	str	r1, [sp, #0]
    7a48:	4610      	mov	r0, r2
    7a4a:	4619      	mov	r1, r3
    7a4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    7a4e:	683b      	ldr	r3, [r7, #0]
    7a50:	f000 f982 	bl	7d58 <write_nvm>
    7a54:	4603      	mov	r3, r0
    7a56:	62fb      	str	r3, [r7, #44]	; 0x2c
                                                remaining_length,
                                                lock_page,
                                                &nvm_hw_status);

                    /* Check for errors and warnings. */
                    errors_and_warnings = nvm_hw_status & (WRITE_ERROR_MASK | MSS_NVM_WRCNT_OVER);
    7a58:	693a      	ldr	r2, [r7, #16]
    7a5a:	f240 033e 	movw	r3, #62	; 0x3e
    7a5e:	f2c0 0304 	movt	r3, #4
    7a62:	ea02 0303 	and.w	r3, r2, r3
    7a66:	62bb      	str	r3, [r7, #40]	; 0x28
                    if(errors_and_warnings)
    7a68:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7a6a:	2b00      	cmp	r3, #0
    7a6c:	d005      	beq.n	7a7a <NVM_write+0x1ca>
                        * Ensure that the status returned by the NVM_write()
                        * function is NVM_WRITE_THRESHOLD_WARNING if at least one
                        * of the written eNVM pages indicate a write over
                        * threshold condition.
                        */ 
                        status = get_error_code(nvm_hw_status);
    7a6e:	693b      	ldr	r3, [r7, #16]
    7a70:	4618      	mov	r0, r3
    7a72:	f000 f839 	bl	7ae8 <get_error_code>
    7a76:	4603      	mov	r3, r0
    7a78:	75bb      	strb	r3, [r7, #22]
                    }

                    if((NVM_SUCCESS == status) || (NVM_WRITE_THRESHOLD_WARNING == status ))
    7a7a:	7dbb      	ldrb	r3, [r7, #22]
    7a7c:	2b00      	cmp	r3, #0
    7a7e:	d002      	beq.n	7a86 <NVM_write+0x1d6>
    7a80:	7dbb      	ldrb	r3, [r7, #22]
    7a82:	2b05      	cmp	r3, #5
    7a84:	d10d      	bne.n	7aa2 <NVM_write+0x1f2>
                    {
                        if(remaining_length > length_written)
    7a86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    7a88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    7a8a:	429a      	cmp	r2, r3
    7a8c:	d905      	bls.n	7a9a <NVM_write+0x1ea>
                        {
                            remaining_length -= length_written;
    7a8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    7a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    7a92:	ebc3 0302 	rsb	r3, r3, r2
    7a96:	627b      	str	r3, [r7, #36]	; 0x24
                        * threshold condition.
                        */ 
                        status = get_error_code(nvm_hw_status);
                    }

                    if((NVM_SUCCESS == status) || (NVM_WRITE_THRESHOLD_WARNING == status ))
    7a98:	e006      	b.n	7aa8 <NVM_write+0x1f8>
                        {
                            remaining_length -= length_written;
                        }
                        else
                        {
                            remaining_length = 0u;
    7a9a:	f04f 0300 	mov.w	r3, #0
    7a9e:	627b      	str	r3, [r7, #36]	; 0x24
                        * threshold condition.
                        */ 
                        status = get_error_code(nvm_hw_status);
                    }

                    if((NVM_SUCCESS == status) || (NVM_WRITE_THRESHOLD_WARNING == status ))
    7aa0:	e002      	b.n	7aa8 <NVM_write+0x1f8>
                            remaining_length = 0u;
                        }
                    }
                    else
                    {
                        remaining_length = 0u;
    7aa2:	f04f 0300 	mov.w	r3, #0
    7aa6:	627b      	str	r3, [r7, #36]	; 0x24
            if(NVM_SUCCESS == status)
            {
                uint32_t remaining_length = length;
                uint32_t errors_and_warnings;
                
                while(remaining_length > 0u)
    7aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7aaa:	2b00      	cmp	r3, #0
    7aac:	d1ba      	bne.n	7a24 <NVM_write+0x174>
                    }

                }

                /* Release eNVM controllers so that other masters can gain access to it. */
                release_ctrl_access();
    7aae:	f000 f8e1 	bl	7c74 <release_ctrl_access>
            }
        }
    }

    g_do_not_lock_page = OFF;
    7ab2:	f240 3394 	movw	r3, #916	; 0x394
    7ab6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7aba:	f04f 0200 	mov.w	r2, #0
    7abe:	701a      	strb	r2, [r3, #0]

    /* Restore back to original value. */
    SYSREG->ENVM_CR = initial_nvm_config;
    7ac0:	f248 0300 	movw	r3, #32768	; 0x8000
    7ac4:	f2c4 0303 	movt	r3, #16387	; 0x4003
    7ac8:	6a3a      	ldr	r2, [r7, #32]
    7aca:	60da      	str	r2, [r3, #12]
    
    if((NVM_SUCCESS == status) && (NVM_PAGE_LOCK_WARNING == lock_status))
    7acc:	7dbb      	ldrb	r3, [r7, #22]
    7ace:	2b00      	cmp	r3, #0
    7ad0:	d104      	bne.n	7adc <NVM_write+0x22c>
    7ad2:	7dfb      	ldrb	r3, [r7, #23]
    7ad4:	2b04      	cmp	r3, #4
    7ad6:	d101      	bne.n	7adc <NVM_write+0x22c>
    {
        status = lock_status;
    7ad8:	7dfb      	ldrb	r3, [r7, #23]
    7ada:	75bb      	strb	r3, [r7, #22]
    }
    return status;
    7adc:	7dbb      	ldrb	r3, [r7, #22]
}
    7ade:	4618      	mov	r0, r3
    7ae0:	f107 0730 	add.w	r7, r7, #48	; 0x30
    7ae4:	46bd      	mov	sp, r7
    7ae6:	bd80      	pop	{r7, pc}

00007ae8 <get_error_code>:
                 MSS_NVM_WRCNT_OVER | \
                 MSS_NVM_WR_DENIED)
  
 */
static nvm_status_t get_error_code(uint32_t nvm_hw_status)
{
    7ae8:	b480      	push	{r7}
    7aea:	b085      	sub	sp, #20
    7aec:	af00      	add	r7, sp, #0
    7aee:	6078      	str	r0, [r7, #4]
    nvm_status_t status;
    
    if(nvm_hw_status & MSS_NVM_WR_DENIED)
    7af0:	687b      	ldr	r3, [r7, #4]
    7af2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
    7af6:	2b00      	cmp	r3, #0
    7af8:	d003      	beq.n	7b02 <get_error_code+0x1a>
    {
        status = NVM_PROTECTION_ERROR;
    7afa:	f04f 0301 	mov.w	r3, #1
    7afe:	73fb      	strb	r3, [r7, #15]
    7b00:	e01d      	b.n	7b3e <get_error_code+0x56>
    }
    else if(nvm_hw_status & MSS_NVM_PEFAIL_LOCK)
    7b02:	687b      	ldr	r3, [r7, #4]
    7b04:	f003 0310 	and.w	r3, r3, #16
    7b08:	2b00      	cmp	r3, #0
    7b0a:	d003      	beq.n	7b14 <get_error_code+0x2c>
    {
        status = NVM_PAGE_LOCK_ERROR;
    7b0c:	f04f 0303 	mov.w	r3, #3
    7b10:	73fb      	strb	r3, [r7, #15]
    7b12:	e014      	b.n	7b3e <get_error_code+0x56>
    }
    else if(nvm_hw_status & (MSS_NVM_VERIFY_FAIL |
    7b14:	687b      	ldr	r3, [r7, #4]
    7b16:	f003 030e 	and.w	r3, r3, #14
    7b1a:	2b00      	cmp	r3, #0
    7b1c:	d003      	beq.n	7b26 <get_error_code+0x3e>
            MSS_NVM_EVERIFY_FAIL | MSS_NVM_WVERIFY_FAIL))
    {
        status = NVM_VERIFY_FAILURE;
    7b1e:	f04f 0302 	mov.w	r3, #2
    7b22:	73fb      	strb	r3, [r7, #15]
    7b24:	e00b      	b.n	7b3e <get_error_code+0x56>
    }
    else if(nvm_hw_status & MSS_NVM_WRCNT_OVER)
    7b26:	687b      	ldr	r3, [r7, #4]
    7b28:	f003 0320 	and.w	r3, r3, #32
    7b2c:	2b00      	cmp	r3, #0
    7b2e:	d003      	beq.n	7b38 <get_error_code+0x50>
    {
        status = NVM_WRITE_THRESHOLD_WARNING;
    7b30:	f04f 0305 	mov.w	r3, #5
    7b34:	73fb      	strb	r3, [r7, #15]
    7b36:	e002      	b.n	7b3e <get_error_code+0x56>
    }
    else
    {
        status = NVM_SUCCESS;
    7b38:	f04f 0300 	mov.w	r3, #0
    7b3c:	73fb      	strb	r3, [r7, #15]
    }
    
    return status;
    7b3e:	7bfb      	ldrb	r3, [r7, #15]
}
    7b40:	4618      	mov	r0, r3
    7b42:	f107 0714 	add.w	r7, r7, #20
    7b46:	46bd      	mov	sp, r7
    7b48:	bc80      	pop	{r7}
    7b4a:	4770      	bx	lr

00007b4c <request_nvm_access>:
#define CORTEX_M3_ACCESS_GRANTED    0x05u

static uint8_t g_envm_ctrl_locks = 0x00u;

static nvm_status_t request_nvm_access(uint32_t nvm_block_id)
{
    7b4c:	b480      	push	{r7}
    7b4e:	b087      	sub	sp, #28
    7b50:	af00      	add	r7, sp, #0
    7b52:	6078      	str	r0, [r7, #4]
    nvm_status_t status = NVM_SUCCESS;
    7b54:	f04f 0300 	mov.w	r3, #0
    7b58:	74fb      	strb	r3, [r7, #19]
    
    /*
     * Use the SystemCoreClock frequency to compute a delay counter value giving
     * us a delay in the 500ms range. This is a very approximate delay.
     */
    timeout_counter = SystemCoreClock / 16u;
    7b5a:	f240 332c 	movw	r3, #812	; 0x32c
    7b5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7b62:	681b      	ldr	r3, [r3, #0]
    7b64:	ea4f 1313 	mov.w	r3, r3, lsr #4
    7b68:	60fb      	str	r3, [r7, #12]
    
    /*
     * Gain access to eNVM controller.
     */
    do {
        g_nvm[nvm_block_id]->REQ_ACCESS = REQUEST_NVM_ACCESS;
    7b6a:	687a      	ldr	r2, [r7, #4]
    7b6c:	f24b 0368 	movw	r3, #45160	; 0xb068
    7b70:	f2c0 0300 	movt	r3, #0
    7b74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    7b78:	f04f 0201 	mov.w	r2, #1
    7b7c:	f8c3 21fc 	str.w	r2, [r3, #508]	; 0x1fc
        access = g_nvm[nvm_block_id]->REQ_ACCESS;
    7b80:	687a      	ldr	r2, [r7, #4]
    7b82:	f24b 0368 	movw	r3, #45160	; 0xb068
    7b86:	f2c0 0300 	movt	r3, #0
    7b8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    7b8e:	f8d3 31fc 	ldr.w	r3, [r3, #508]	; 0x1fc
    7b92:	617b      	str	r3, [r7, #20]
        if(access != CORTEX_M3_ACCESS_GRANTED)
    7b94:	697b      	ldr	r3, [r7, #20]
    7b96:	2b05      	cmp	r3, #5
    7b98:	d009      	beq.n	7bae <request_nvm_access+0x62>
            /*
             * Time out if another AHB master locked access to eNVM to prevent
             * the Cortex-M3 from locking up on eNVM write if some other part
             * of the system fails from releasing the eNVM.
             */
            --timeout_counter;
    7b9a:	68fb      	ldr	r3, [r7, #12]
    7b9c:	f103 33ff 	add.w	r3, r3, #4294967295
    7ba0:	60fb      	str	r3, [r7, #12]
            if(0u == timeout_counter)
    7ba2:	68fb      	ldr	r3, [r7, #12]
    7ba4:	2b00      	cmp	r3, #0
    7ba6:	d102      	bne.n	7bae <request_nvm_access+0x62>
            {
                status = NVM_IN_USE_BY_OTHER_MASTER;
    7ba8:	f04f 0306 	mov.w	r3, #6
    7bac:	74fb      	strb	r3, [r7, #19]
            }
        }
    } while((access != CORTEX_M3_ACCESS_GRANTED) && (NVM_SUCCESS == status));
    7bae:	697b      	ldr	r3, [r7, #20]
    7bb0:	2b05      	cmp	r3, #5
    7bb2:	d002      	beq.n	7bba <request_nvm_access+0x6e>
    7bb4:	7cfb      	ldrb	r3, [r7, #19]
    7bb6:	2b00      	cmp	r3, #0
    7bb8:	d0d7      	beq.n	7b6a <request_nvm_access+0x1e>
    
    /*
     * Mark controller as locked if successful so that it will be unlocked by a
     * call to release_ctrl_access.
     */
    if(NVM_SUCCESS == status)
    7bba:	7cfb      	ldrb	r3, [r7, #19]
    7bbc:	2b00      	cmp	r3, #0
    7bbe:	d112      	bne.n	7be6 <request_nvm_access+0x9a>
    {
        g_envm_ctrl_locks |= (uint8_t)((uint32_t)0x01 << nvm_block_id);
    7bc0:	687b      	ldr	r3, [r7, #4]
    7bc2:	f04f 0201 	mov.w	r2, #1
    7bc6:	fa02 f303 	lsl.w	r3, r2, r3
    7bca:	b2da      	uxtb	r2, r3
    7bcc:	f240 3395 	movw	r3, #917	; 0x395
    7bd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7bd4:	781b      	ldrb	r3, [r3, #0]
    7bd6:	ea42 0303 	orr.w	r3, r2, r3
    7bda:	b2da      	uxtb	r2, r3
    7bdc:	f240 3395 	movw	r3, #917	; 0x395
    7be0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7be4:	701a      	strb	r2, [r3, #0]
    }
    
    return status;
    7be6:	7cfb      	ldrb	r3, [r7, #19]
}
    7be8:	4618      	mov	r0, r3
    7bea:	f107 071c 	add.w	r7, r7, #28
    7bee:	46bd      	mov	sp, r7
    7bf0:	bc80      	pop	{r7}
    7bf2:	4770      	bx	lr

00007bf4 <get_ctrl_access>:

/**************************************************************************//**
 * Get access to eNVM controller for eNVM0 and eNVM1
 */
static nvm_status_t get_ctrl_access(uint32_t nvm_offset, uint32_t length)
{
    7bf4:	b580      	push	{r7, lr}
    7bf6:	b084      	sub	sp, #16
    7bf8:	af00      	add	r7, sp, #0
    7bfa:	6078      	str	r0, [r7, #4]
    7bfc:	6039      	str	r1, [r7, #0]
    nvm_status_t access_req_status;
    
    /*
     * Gain access to eNVM controller(s).
     */
    if(nvm_offset < NVM1_BOTTOM_OFFSET)
    7bfe:	687a      	ldr	r2, [r7, #4]
    7c00:	f64f 73ff 	movw	r3, #65535	; 0xffff
    7c04:	f2c0 0303 	movt	r3, #3
    7c08:	429a      	cmp	r2, r3
    7c0a:	d821      	bhi.n	7c50 <get_ctrl_access+0x5c>
    {
        access_req_status = request_nvm_access(NVM_BLOCK_0);
    7c0c:	f04f 0000 	mov.w	r0, #0
    7c10:	f7ff ff9c 	bl	7b4c <request_nvm_access>
    7c14:	4603      	mov	r3, r0
    7c16:	72fb      	strb	r3, [r7, #11]
        if(NVM_SUCCESS == access_req_status)
    7c18:	7afb      	ldrb	r3, [r7, #11]
    7c1a:	2b00      	cmp	r3, #0
    7c1c:	d11f      	bne.n	7c5e <get_ctrl_access+0x6a>
        {
            uint32_t last_offset;
            last_offset = nvm_offset + (length - 0x1u);
    7c1e:	683a      	ldr	r2, [r7, #0]
    7c20:	687b      	ldr	r3, [r7, #4]
    7c22:	4413      	add	r3, r2
    7c24:	f103 33ff 	add.w	r3, r3, #4294967295
    7c28:	60fb      	str	r3, [r7, #12]
            if(last_offset >= NVM1_BOTTOM_OFFSET)
    7c2a:	68fa      	ldr	r2, [r7, #12]
    7c2c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    7c30:	f2c0 0303 	movt	r3, #3
    7c34:	429a      	cmp	r2, r3
    7c36:	d914      	bls.n	7c62 <get_ctrl_access+0x6e>
            {
                access_req_status = request_nvm_access(NVM_BLOCK_1);
    7c38:	f04f 0001 	mov.w	r0, #1
    7c3c:	f7ff ff86 	bl	7b4c <request_nvm_access>
    7c40:	4603      	mov	r3, r0
    7c42:	72fb      	strb	r3, [r7, #11]
                if(NVM_IN_USE_BY_OTHER_MASTER == access_req_status)
    7c44:	7afb      	ldrb	r3, [r7, #11]
    7c46:	2b06      	cmp	r3, #6
    7c48:	d10d      	bne.n	7c66 <get_ctrl_access+0x72>
                {
                    release_ctrl_access();
    7c4a:	f000 f813 	bl	7c74 <release_ctrl_access>
    7c4e:	e00b      	b.n	7c68 <get_ctrl_access+0x74>
            }
        }
    }
    else
    {
        access_req_status = request_nvm_access(NVM_BLOCK_1);
    7c50:	f04f 0001 	mov.w	r0, #1
    7c54:	f7ff ff7a 	bl	7b4c <request_nvm_access>
    7c58:	4603      	mov	r3, r0
    7c5a:	72fb      	strb	r3, [r7, #11]
    7c5c:	e004      	b.n	7c68 <get_ctrl_access+0x74>
            if(last_offset >= NVM1_BOTTOM_OFFSET)
            {
                access_req_status = request_nvm_access(NVM_BLOCK_1);
                if(NVM_IN_USE_BY_OTHER_MASTER == access_req_status)
                {
                    release_ctrl_access();
    7c5e:	bf00      	nop
    7c60:	e002      	b.n	7c68 <get_ctrl_access+0x74>
    7c62:	bf00      	nop
    7c64:	e000      	b.n	7c68 <get_ctrl_access+0x74>
    7c66:	bf00      	nop
    else
    {
        access_req_status = request_nvm_access(NVM_BLOCK_1);
    }
    
    return access_req_status;
    7c68:	7afb      	ldrb	r3, [r7, #11]
}
    7c6a:	4618      	mov	r0, r3
    7c6c:	f107 0710 	add.w	r7, r7, #16
    7c70:	46bd      	mov	sp, r7
    7c72:	bd80      	pop	{r7, pc}

00007c74 <release_ctrl_access>:
 */
#define NVM_BLOCK_0_LOCK_MASK   0x01u
#define NVM_BLOCK_1_LOCK_MASK   0x02u

static void release_ctrl_access(void)
{
    7c74:	b480      	push	{r7}
    7c76:	b083      	sub	sp, #12
    7c78:	af00      	add	r7, sp, #0
    uint8_t block_locked;
    
    block_locked = g_envm_ctrl_locks & NVM_BLOCK_0_LOCK_MASK;
    7c7a:	f240 3395 	movw	r3, #917	; 0x395
    7c7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7c82:	781b      	ldrb	r3, [r3, #0]
    7c84:	f003 0301 	and.w	r3, r3, #1
    7c88:	71fb      	strb	r3, [r7, #7]
    if(block_locked)
    7c8a:	79fb      	ldrb	r3, [r7, #7]
    7c8c:	2b00      	cmp	r3, #0
    7c8e:	d015      	beq.n	7cbc <release_ctrl_access+0x48>
    {
        g_nvm[NVM_BLOCK_0]->REQ_ACCESS = 0x00u;
    7c90:	f24b 0368 	movw	r3, #45160	; 0xb068
    7c94:	f2c0 0300 	movt	r3, #0
    7c98:	681b      	ldr	r3, [r3, #0]
    7c9a:	f04f 0200 	mov.w	r2, #0
    7c9e:	f8c3 21fc 	str.w	r2, [r3, #508]	; 0x1fc
        g_envm_ctrl_locks &= ~NVM_BLOCK_0_LOCK_MASK;
    7ca2:	f240 3395 	movw	r3, #917	; 0x395
    7ca6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7caa:	781b      	ldrb	r3, [r3, #0]
    7cac:	461a      	mov	r2, r3
    7cae:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    7cb2:	f240 3395 	movw	r3, #917	; 0x395
    7cb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7cba:	701a      	strb	r2, [r3, #0]
    }
    
    block_locked = g_envm_ctrl_locks & NVM_BLOCK_1_LOCK_MASK;
    7cbc:	f240 3395 	movw	r3, #917	; 0x395
    7cc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7cc4:	781b      	ldrb	r3, [r3, #0]
    7cc6:	f003 0302 	and.w	r3, r3, #2
    7cca:	71fb      	strb	r3, [r7, #7]
    if(block_locked)
    7ccc:	79fb      	ldrb	r3, [r7, #7]
    7cce:	2b00      	cmp	r3, #0
    7cd0:	d015      	beq.n	7cfe <release_ctrl_access+0x8a>
    {
        g_nvm[NVM_BLOCK_1]->REQ_ACCESS = 0x00u;
    7cd2:	f24b 0368 	movw	r3, #45160	; 0xb068
    7cd6:	f2c0 0300 	movt	r3, #0
    7cda:	685b      	ldr	r3, [r3, #4]
    7cdc:	f04f 0200 	mov.w	r2, #0
    7ce0:	f8c3 21fc 	str.w	r2, [r3, #508]	; 0x1fc
        g_envm_ctrl_locks &= ~NVM_BLOCK_1_LOCK_MASK;
    7ce4:	f240 3395 	movw	r3, #917	; 0x395
    7ce8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7cec:	781b      	ldrb	r3, [r3, #0]
    7cee:	461a      	mov	r2, r3
    7cf0:	f002 02fd 	and.w	r2, r2, #253	; 0xfd
    7cf4:	f240 3395 	movw	r3, #917	; 0x395
    7cf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7cfc:	701a      	strb	r2, [r3, #0]
    }
}
    7cfe:	f107 070c 	add.w	r7, r7, #12
    7d02:	46bd      	mov	sp, r7
    7d04:	bc80      	pop	{r7}
    7d06:	4770      	bx	lr

00007d08 <wait_nvm_ready>:

/**************************************************************************//**
 * Wait for NVM to become ready from busy state
 */
static uint32_t wait_nvm_ready(uint32_t block) 
{
    7d08:	b480      	push	{r7}
    7d0a:	b087      	sub	sp, #28
    7d0c:	af00      	add	r7, sp, #0
    7d0e:	6078      	str	r0, [r7, #4]
    /*
     * Wait for NVM to become ready.
     * We must ensure that we can read the ready bit set to 1 twice before we
     * can assume that the other status bits are valid. See SmartFusion2 errata.
     */
    for(inc = 0u; inc < 2u; ++inc)
    7d10:	f04f 0300 	mov.w	r3, #0
    7d14:	617b      	str	r3, [r7, #20]
    7d16:	e014      	b.n	7d42 <wait_nvm_ready+0x3a>
    {
        do {
            ctrl_status = g_nvm[block]->STATUS;
    7d18:	687a      	ldr	r2, [r7, #4]
    7d1a:	f24b 0368 	movw	r3, #45160	; 0xb068
    7d1e:	f2c0 0300 	movt	r3, #0
    7d22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    7d26:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
    7d2a:	60fb      	str	r3, [r7, #12]
            ctrl_ready = ctrl_status  & MSS_NVM_BUSY_B;
    7d2c:	68fb      	ldr	r3, [r7, #12]
    7d2e:	f003 0301 	and.w	r3, r3, #1
    7d32:	613b      	str	r3, [r7, #16]
        } while(0u == ctrl_ready);
    7d34:	693b      	ldr	r3, [r7, #16]
    7d36:	2b00      	cmp	r3, #0
    7d38:	d0ee      	beq.n	7d18 <wait_nvm_ready+0x10>
    /*
     * Wait for NVM to become ready.
     * We must ensure that we can read the ready bit set to 1 twice before we
     * can assume that the other status bits are valid. See SmartFusion2 errata.
     */
    for(inc = 0u; inc < 2u; ++inc)
    7d3a:	697b      	ldr	r3, [r7, #20]
    7d3c:	f103 0301 	add.w	r3, r3, #1
    7d40:	617b      	str	r3, [r7, #20]
    7d42:	697b      	ldr	r3, [r7, #20]
    7d44:	2b01      	cmp	r3, #1
    7d46:	d9e7      	bls.n	7d18 <wait_nvm_ready+0x10>
            ctrl_status = g_nvm[block]->STATUS;
            ctrl_ready = ctrl_status  & MSS_NVM_BUSY_B;
        } while(0u == ctrl_ready);
    }
    
    return ctrl_status;
    7d48:	68fb      	ldr	r3, [r7, #12]
}
    7d4a:	4618      	mov	r0, r3
    7d4c:	f107 071c 	add.w	r7, r7, #28
    7d50:	46bd      	mov	sp, r7
    7d52:	bc80      	pop	{r7}
    7d54:	4770      	bx	lr
    7d56:	bf00      	nop

00007d58 <write_nvm>:
    const uint8_t * pidata,
    uint32_t  length,
    uint32_t  lock_page,
    uint32_t * p_status
)
{
    7d58:	b580      	push	{r7, lr}
    7d5a:	b08a      	sub	sp, #40	; 0x28
    7d5c:	af00      	add	r7, sp, #0
    7d5e:	60f8      	str	r0, [r7, #12]
    7d60:	60b9      	str	r1, [r7, #8]
    7d62:	607a      	str	r2, [r7, #4]
    7d64:	603b      	str	r3, [r7, #0]
    uint32_t length_written;
    uint32_t offset;
   
    *p_status = 0u;
    7d66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    7d68:	f04f 0200 	mov.w	r2, #0
    7d6c:	601a      	str	r2, [r3, #0]
    
    /* Ignore upper address bits to ignore remapping setting. */    
    offset = addr & NVM_OFFSET_SIGNIFICANT_BITS;
    7d6e:	68fb      	ldr	r3, [r7, #12]
    7d70:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    7d74:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
    7d78:	61fb      	str	r3, [r7, #28]
    
    ASSERT(offset <= NVM1_TOP_OFFSET);
    7d7a:	69fa      	ldr	r2, [r7, #28]
    7d7c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    7d80:	f2c0 0307 	movt	r3, #7
    7d84:	429a      	cmp	r2, r3
    7d86:	d900      	bls.n	7d8a <write_nvm+0x32>
    7d88:	be00      	bkpt	0x0000
    
    /* Adjust length to fit within one page. */
    length_written = get_remaining_page_length(offset, length);
    7d8a:	69f8      	ldr	r0, [r7, #28]
    7d8c:	6879      	ldr	r1, [r7, #4]
    7d8e:	f000 f88f 	bl	7eb0 <get_remaining_page_length>
    7d92:	4603      	mov	r3, r0
    7d94:	61bb      	str	r3, [r7, #24]
    
    if(offset <= NVM1_TOP_OFFSET)
    7d96:	69fa      	ldr	r2, [r7, #28]
    7d98:	f64f 73ff 	movw	r3, #65535	; 0xffff
    7d9c:	f2c0 0307 	movt	r3, #7
    7da0:	429a      	cmp	r2, r3
    7da2:	d87e      	bhi.n	7ea2 <write_nvm+0x14a>
    {
        uint32_t block;
        volatile uint32_t ctrl_status;
        uint32_t errors;
        
        if(offset < NVM1_BOTTOM_OFFSET)
    7da4:	69fa      	ldr	r2, [r7, #28]
    7da6:	f64f 73ff 	movw	r3, #65535	; 0xffff
    7daa:	f2c0 0303 	movt	r3, #3
    7dae:	429a      	cmp	r2, r3
    7db0:	d803      	bhi.n	7dba <write_nvm+0x62>
        {
            block = NVM_BLOCK_0;
    7db2:	f04f 0300 	mov.w	r3, #0
    7db6:	623b      	str	r3, [r7, #32]
    7db8:	e006      	b.n	7dc8 <write_nvm+0x70>
        }
        else
        {
            block = NVM_BLOCK_1;
    7dba:	f04f 0301 	mov.w	r3, #1
    7dbe:	623b      	str	r3, [r7, #32]
            offset = offset - NVM1_BOTTOM_OFFSET;
    7dc0:	69fb      	ldr	r3, [r7, #28]
    7dc2:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
    7dc6:	61fb      	str	r3, [r7, #28]
        }
        
        if(g_nvm[block]->STATUS & MSS_NVM_WR_DENIED)
    7dc8:	6a3a      	ldr	r2, [r7, #32]
    7dca:	f24b 0368 	movw	r3, #45160	; 0xb068
    7dce:	f2c0 0300 	movt	r3, #0
    7dd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    7dd6:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
    7dda:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
    7dde:	2b00      	cmp	r3, #0
    7de0:	d013      	beq.n	7e0a <write_nvm+0xb2>
        {
            /* Clear the access denied flag */
            g_nvm[block]->CLRHINT |= ACCESS_DENIED_FLAG_CLEAR;
    7de2:	6a3a      	ldr	r2, [r7, #32]
    7de4:	f24b 0368 	movw	r3, #45160	; 0xb068
    7de8:	f2c0 0300 	movt	r3, #0
    7dec:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    7df0:	6a39      	ldr	r1, [r7, #32]
    7df2:	f24b 0368 	movw	r3, #45160	; 0xb068
    7df6:	f2c0 0300 	movt	r3, #0
    7dfa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    7dfe:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
    7e02:	f043 0302 	orr.w	r3, r3, #2
    7e06:	f8c2 3158 	str.w	r3, [r2, #344]	; 0x158
        }

        fill_wd_buffer(pidata, length_written, block, offset);
    7e0a:	68b8      	ldr	r0, [r7, #8]
    7e0c:	69b9      	ldr	r1, [r7, #24]
    7e0e:	6a3a      	ldr	r2, [r7, #32]
    7e10:	69fb      	ldr	r3, [r7, #28]
    7e12:	f000 f86f 	bl	7ef4 <fill_wd_buffer>

        /* Set requested locking option. */
        g_nvm[block]->PAGE_LOCK = lock_page;
    7e16:	6a3a      	ldr	r2, [r7, #32]
    7e18:	f24b 0368 	movw	r3, #45160	; 0xb068
    7e1c:	f2c0 0300 	movt	r3, #0
    7e20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    7e24:	683a      	ldr	r2, [r7, #0]
    7e26:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
        
        /* Issue program command */
        g_nvm[block]->CMD = PROG_ADS | (offset & PAGE_ADDR_MASK);
    7e2a:	6a3a      	ldr	r2, [r7, #32]
    7e2c:	f24b 0368 	movw	r3, #45160	; 0xb068
    7e30:	f2c0 0300 	movt	r3, #0
    7e34:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    7e38:	69fb      	ldr	r3, [r7, #28]
    7e3a:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
    7e3e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
    7e42:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    7e46:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
        
        /* Wait for NVM to become ready. */
        ctrl_status = wait_nvm_ready(block);
    7e4a:	6a38      	ldr	r0, [r7, #32]
    7e4c:	f7ff ff5c 	bl	7d08 <wait_nvm_ready>
    7e50:	4603      	mov	r3, r0
    7e52:	617b      	str	r3, [r7, #20]

        /* Check for errors. */
        errors = ctrl_status & WRITE_ERROR_MASK;
    7e54:	697a      	ldr	r2, [r7, #20]
    7e56:	f240 031e 	movw	r3, #30
    7e5a:	f2c0 0304 	movt	r3, #4
    7e5e:	ea02 0303 	and.w	r3, r2, r3
    7e62:	627b      	str	r3, [r7, #36]	; 0x24
        if(errors)
    7e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7e66:	2b00      	cmp	r3, #0
    7e68:	d003      	beq.n	7e72 <write_nvm+0x11a>
        {
            *p_status = ctrl_status;
    7e6a:	697a      	ldr	r2, [r7, #20]
    7e6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    7e6e:	601a      	str	r2, [r3, #0]
    7e70:	e017      	b.n	7ea2 <write_nvm+0x14a>
        }
        else
        {
            /* Perform a verify. */
            g_nvm[block]->CMD = VERIFY_ADS | (offset & PAGE_ADDR_MASK);
    7e72:	6a3a      	ldr	r2, [r7, #32]
    7e74:	f24b 0368 	movw	r3, #45160	; 0xb068
    7e78:	f2c0 0300 	movt	r3, #0
    7e7c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    7e80:	69fb      	ldr	r3, [r7, #28]
    7e82:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
    7e86:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
    7e8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    7e8e:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
            /* Wait for NVM to become ready. */
            ctrl_status = wait_nvm_ready(block);
    7e92:	6a38      	ldr	r0, [r7, #32]
    7e94:	f7ff ff38 	bl	7d08 <wait_nvm_ready>
    7e98:	4603      	mov	r3, r0
    7e9a:	617b      	str	r3, [r7, #20]

            *p_status = ctrl_status;
    7e9c:	697a      	ldr	r2, [r7, #20]
    7e9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    7ea0:	601a      	str	r2, [r3, #0]
        }
    }
    
    return length_written;
    7ea2:	69bb      	ldr	r3, [r7, #24]
}
    7ea4:	4618      	mov	r0, r3
    7ea6:	f107 0728 	add.w	r7, r7, #40	; 0x28
    7eaa:	46bd      	mov	sp, r7
    7eac:	bd80      	pop	{r7, pc}
    7eae:	bf00      	nop

00007eb0 <get_remaining_page_length>:
  indicates that the WD[] buffer will have to be seeded with the existing
  content of the eNVM before copying the data to program to eNVM into the WD[]
  buffer.
 */
static uint32_t get_remaining_page_length(uint32_t offset, uint32_t length)
{
    7eb0:	b480      	push	{r7}
    7eb2:	b085      	sub	sp, #20
    7eb4:	af00      	add	r7, sp, #0
    7eb6:	6078      	str	r0, [r7, #4]
    7eb8:	6039      	str	r1, [r7, #0]
    uint32_t start_page_plus_one;
    uint32_t last_page;
    
    start_page_plus_one = (offset / BYTES_PER_PAGE) + 1u;
    7eba:	687b      	ldr	r3, [r7, #4]
    7ebc:	ea4f 13d3 	mov.w	r3, r3, lsr #7
    7ec0:	f103 0301 	add.w	r3, r3, #1
    7ec4:	60bb      	str	r3, [r7, #8]
    last_page = (offset + length) / BYTES_PER_PAGE;
    7ec6:	687a      	ldr	r2, [r7, #4]
    7ec8:	683b      	ldr	r3, [r7, #0]
    7eca:	4413      	add	r3, r2
    7ecc:	ea4f 13d3 	mov.w	r3, r3, lsr #7
    7ed0:	60fb      	str	r3, [r7, #12]
    if(last_page >= start_page_plus_one)
    7ed2:	68fa      	ldr	r2, [r7, #12]
    7ed4:	68bb      	ldr	r3, [r7, #8]
    7ed6:	429a      	cmp	r2, r3
    7ed8:	d305      	bcc.n	7ee6 <get_remaining_page_length+0x36>
    {
        length = BYTES_PER_PAGE - (offset % BYTES_PER_PAGE);
    7eda:	687b      	ldr	r3, [r7, #4]
    7edc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    7ee0:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
    7ee4:	603b      	str	r3, [r7, #0]
    }
    
    return length;
    7ee6:	683b      	ldr	r3, [r7, #0]
}
    7ee8:	4618      	mov	r0, r3
    7eea:	f107 0714 	add.w	r7, r7, #20
    7eee:	46bd      	mov	sp, r7
    7ef0:	bc80      	pop	{r7}
    7ef2:	4770      	bx	lr

00007ef4 <fill_wd_buffer>:
    const uint8_t * p_data,
    uint32_t  length,
    uint32_t block,
    uint32_t offset
)
{
    7ef4:	b480      	push	{r7}
    7ef6:	b08b      	sub	sp, #44	; 0x2c
    7ef8:	af00      	add	r7, sp, #0
    7efa:	60f8      	str	r0, [r7, #12]
    7efc:	60b9      	str	r1, [r7, #8]
    7efe:	607a      	str	r2, [r7, #4]
    7f00:	603b      	str	r3, [r7, #0]
    uint32_t inc;
    uint32_t wd_offset;
    
    if(length != BYTES_PER_PAGE)
    7f02:	68bb      	ldr	r3, [r7, #8]
    7f04:	2b80      	cmp	r3, #128	; 0x80
    7f06:	d067      	beq.n	7fd8 <fill_wd_buffer+0xe4>
        uint32_t first_non_written_word;
        /* 
         * Fill beginning of WD[] with current content of NVM page that must not
         * be overwritten.
         */
        p_nvm32 = (uint32_t *)((NVM_BASE_ADDRESS + offset + (block * NVM1_BOTTOM_OFFSET)) & PAGE_ADDR_MASK);
    7f08:	687b      	ldr	r3, [r7, #4]
    7f0a:	ea4f 4283 	mov.w	r2, r3, lsl #18
    7f0e:	683b      	ldr	r3, [r7, #0]
    7f10:	4413      	add	r3, r2
    7f12:	f103 43c0 	add.w	r3, r3, #1610612736	; 0x60000000
    7f16:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
    7f1a:	61fb      	str	r3, [r7, #28]
        nb_non_written_words = (offset % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
    7f1c:	683b      	ldr	r3, [r7, #0]
    7f1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    7f22:	ea4f 0393 	mov.w	r3, r3, lsr #2
    7f26:	623b      	str	r3, [r7, #32]
        if((offset % NB_OF_BYTES_IN_A_WORD) > 0u)
    7f28:	683b      	ldr	r3, [r7, #0]
    7f2a:	f003 0303 	and.w	r3, r3, #3
    7f2e:	2b00      	cmp	r3, #0
    7f30:	d003      	beq.n	7f3a <fill_wd_buffer+0x46>
        {
            ++nb_non_written_words;
    7f32:	6a3b      	ldr	r3, [r7, #32]
    7f34:	f103 0301 	add.w	r3, r3, #1
    7f38:	623b      	str	r3, [r7, #32]
        }
        for(inc = 0u; (inc < WD_WORD_SIZE) && (inc < nb_non_written_words); ++inc)
    7f3a:	f04f 0300 	mov.w	r3, #0
    7f3e:	617b      	str	r3, [r7, #20]
    7f40:	e015      	b.n	7f6e <fill_wd_buffer+0x7a>
        {
            g_nvm32[block]->WD[inc] = p_nvm32[inc];
    7f42:	687a      	ldr	r2, [r7, #4]
    7f44:	f24b 0370 	movw	r3, #45168	; 0xb070
    7f48:	f2c0 0300 	movt	r3, #0
    7f4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    7f50:	697a      	ldr	r2, [r7, #20]
    7f52:	6979      	ldr	r1, [r7, #20]
    7f54:	ea4f 0081 	mov.w	r0, r1, lsl #2
    7f58:	69f9      	ldr	r1, [r7, #28]
    7f5a:	4401      	add	r1, r0
    7f5c:	6809      	ldr	r1, [r1, #0]
    7f5e:	f102 0220 	add.w	r2, r2, #32
    7f62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        nb_non_written_words = (offset % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
        if((offset % NB_OF_BYTES_IN_A_WORD) > 0u)
        {
            ++nb_non_written_words;
        }
        for(inc = 0u; (inc < WD_WORD_SIZE) && (inc < nb_non_written_words); ++inc)
    7f66:	697b      	ldr	r3, [r7, #20]
    7f68:	f103 0301 	add.w	r3, r3, #1
    7f6c:	617b      	str	r3, [r7, #20]
    7f6e:	697b      	ldr	r3, [r7, #20]
    7f70:	2b1f      	cmp	r3, #31
    7f72:	d803      	bhi.n	7f7c <fill_wd_buffer+0x88>
    7f74:	697a      	ldr	r2, [r7, #20]
    7f76:	6a3b      	ldr	r3, [r7, #32]
    7f78:	429a      	cmp	r2, r3
    7f7a:	d3e2      	bcc.n	7f42 <fill_wd_buffer+0x4e>
        
        /*
         * Fill end of WD[] with current content of NVM page that must not be
         * overwritten.
         */
        first_non_written_word = ((offset + length) % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
    7f7c:	683a      	ldr	r2, [r7, #0]
    7f7e:	68bb      	ldr	r3, [r7, #8]
    7f80:	4413      	add	r3, r2
    7f82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    7f86:	ea4f 0393 	mov.w	r3, r3, lsr #2
    7f8a:	627b      	str	r3, [r7, #36]	; 0x24
        nb_non_written_words = (BYTES_PER_PAGE / NB_OF_BYTES_IN_A_WORD) - first_non_written_word;
    7f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7f8e:	f1c3 0320 	rsb	r3, r3, #32
    7f92:	623b      	str	r3, [r7, #32]
        
        for(inc = 0u; inc < nb_non_written_words; ++inc)
    7f94:	f04f 0300 	mov.w	r3, #0
    7f98:	617b      	str	r3, [r7, #20]
    7f9a:	e019      	b.n	7fd0 <fill_wd_buffer+0xdc>
        {
            g_nvm32[block]->WD[first_non_written_word + inc] = p_nvm32[first_non_written_word + inc];
    7f9c:	687a      	ldr	r2, [r7, #4]
    7f9e:	f24b 0370 	movw	r3, #45168	; 0xb070
    7fa2:	f2c0 0300 	movt	r3, #0
    7fa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    7faa:	6a79      	ldr	r1, [r7, #36]	; 0x24
    7fac:	697a      	ldr	r2, [r7, #20]
    7fae:	440a      	add	r2, r1
    7fb0:	6a78      	ldr	r0, [r7, #36]	; 0x24
    7fb2:	6979      	ldr	r1, [r7, #20]
    7fb4:	4401      	add	r1, r0
    7fb6:	ea4f 0081 	mov.w	r0, r1, lsl #2
    7fba:	69f9      	ldr	r1, [r7, #28]
    7fbc:	4401      	add	r1, r0
    7fbe:	6809      	ldr	r1, [r1, #0]
    7fc0:	f102 0220 	add.w	r2, r2, #32
    7fc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
         * overwritten.
         */
        first_non_written_word = ((offset + length) % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
        nb_non_written_words = (BYTES_PER_PAGE / NB_OF_BYTES_IN_A_WORD) - first_non_written_word;
        
        for(inc = 0u; inc < nb_non_written_words; ++inc)
    7fc8:	697b      	ldr	r3, [r7, #20]
    7fca:	f103 0301 	add.w	r3, r3, #1
    7fce:	617b      	str	r3, [r7, #20]
    7fd0:	697a      	ldr	r2, [r7, #20]
    7fd2:	6a3b      	ldr	r3, [r7, #32]
    7fd4:	429a      	cmp	r2, r3
    7fd6:	d3e1      	bcc.n	7f9c <fill_wd_buffer+0xa8>
    }
    
    /*
     * Fill WD[] with data requested to be written into NVM.
     */
    wd_offset = offset % BYTES_PER_PAGE;
    7fd8:	683b      	ldr	r3, [r7, #0]
    7fda:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    7fde:	61bb      	str	r3, [r7, #24]
    for(inc = 0u; inc < length; ++inc)
    7fe0:	f04f 0300 	mov.w	r3, #0
    7fe4:	617b      	str	r3, [r7, #20]
    7fe6:	e014      	b.n	8012 <RAM_SIZE+0x12>
    {
        g_nvm[block]->WD[wd_offset + inc] = p_data[inc];
    7fe8:	687a      	ldr	r2, [r7, #4]
    7fea:	f24b 0368 	movw	r3, #45160	; 0xb068
    7fee:	f2c0 0300 	movt	r3, #0
    7ff2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    7ff6:	69b9      	ldr	r1, [r7, #24]
    7ff8:	697a      	ldr	r2, [r7, #20]
    7ffa:	4411      	add	r1, r2
    7ffc:	68f8      	ldr	r0, [r7, #12]
    7ffe:	697a      	ldr	r2, [r7, #20]
    8000:	4402      	add	r2, r0
    8002:	7812      	ldrb	r2, [r2, #0]
    8004:	440b      	add	r3, r1
    8006:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    
    /*
     * Fill WD[] with data requested to be written into NVM.
     */
    wd_offset = offset % BYTES_PER_PAGE;
    for(inc = 0u; inc < length; ++inc)
    800a:	697b      	ldr	r3, [r7, #20]
    800c:	f103 0301 	add.w	r3, r3, #1
    8010:	617b      	str	r3, [r7, #20]
    8012:	697a      	ldr	r2, [r7, #20]
    8014:	68bb      	ldr	r3, [r7, #8]
    8016:	429a      	cmp	r2, r3
    8018:	d3e6      	bcc.n	7fe8 <fill_wd_buffer+0xf4>
    {
        g_nvm[block]->WD[wd_offset + inc] = p_data[inc];
    }
}
    801a:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    801e:	46bd      	mov	sp, r7
    8020:	bc80      	pop	{r7}
    8022:	4770      	bx	lr

00008024 <check_protection_reserved_nvm>:
 *  0x7C000 - 0x7CFFF - 4KB(32 pages) user lower1(bottom) protected area of eNVM1 memory.
 *  0x7B000 - 0x7BFFF - 4KB(32 pages) user upper1(top) protected area of eNVM1 memory.          
 *
 */
static nvm_status_t check_protection_reserved_nvm(uint32_t offset, uint32_t length)
{
    8024:	b580      	push	{r7, lr}
    8026:	b08c      	sub	sp, #48	; 0x30
    8028:	af00      	add	r7, sp, #0
    802a:	6078      	str	r0, [r7, #4]
    802c:	6039      	str	r1, [r7, #0]
    uint32_t protection_user0;
    uint32_t protection_user1;
    uint32_t protection_user2;
    uint32_t protection_user3;
    uint32_t protection_flag;
    uint32_t length_minus_one = 0u;
    802e:	f04f 0300 	mov.w	r3, #0
    8032:	62bb      	str	r3, [r7, #40]	; 0x28
    nvm_status_t status = NVM_SUCCESS;
    8034:	f04f 0300 	mov.w	r3, #0
    8038:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    if(0u != length)
    803c:	683b      	ldr	r3, [r7, #0]
    803e:	2b00      	cmp	r3, #0
    8040:	d003      	beq.n	804a <check_protection_reserved_nvm+0x26>
    {
        length_minus_one = length - 1u;
    8042:	683b      	ldr	r3, [r7, #0]
    8044:	f103 33ff 	add.w	r3, r3, #4294967295
    8048:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    device_version = (SYSREG->DEVICE_VERSION & 0xFFFFu);
    804a:	f248 0300 	movw	r3, #32768	; 0x8000
    804e:	f2c4 0303 	movt	r3, #16387	; 0x4003
    8052:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
    8056:	ea4f 4303 	mov.w	r3, r3, lsl #16
    805a:	ea4f 4313 	mov.w	r3, r3, lsr #16
    805e:	60fb      	str	r3, [r7, #12]
    
    protection_flag = PROTECTION_OFF;
    8060:	f04f 0300 	mov.w	r3, #0
    8064:	627b      	str	r3, [r7, #36]	; 0x24
    
    /* 005 device */
    if(0xF805u == device_version)
    8066:	68fa      	ldr	r2, [r7, #12]
    8068:	f64f 0305 	movw	r3, #63493	; 0xf805
    806c:	429a      	cmp	r2, r3
    806e:	f040 80a6 	bne.w	81be <check_protection_reserved_nvm+0x19a>
    {
        /* Read eNVM user protect register for lower and upper area protection data */
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
    8072:	f248 0300 	movw	r3, #32768	; 0x8000
    8076:	f2c4 0303 	movt	r3, #16387	; 0x4003
    807a:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
    807e:	f649 1399 	movw	r3, #39321	; 0x9999
    8082:	f2c0 0300 	movt	r3, #0
    8086:	ea02 0303 	and.w	r3, r2, r3
    808a:	613b      	str	r3, [r7, #16]
        
        /* Check whether the eNVM0 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
    808c:	693a      	ldr	r2, [r7, #16]
    808e:	f649 1399 	movw	r3, #39321	; 0x9999
    8092:	429a      	cmp	r2, r3
    8094:	d054      	beq.n	8140 <check_protection_reserved_nvm+0x11c>
        {
            protection_user0 = (protection_data & 0x000Fu);
    8096:	693b      	ldr	r3, [r7, #16]
    8098:	f003 030f 	and.w	r3, r3, #15
    809c:	617b      	str	r3, [r7, #20]
            protection_user1 = ((protection_data & 0x00F0u) >> 4u);
    809e:	693b      	ldr	r3, [r7, #16]
    80a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    80a4:	ea4f 1313 	mov.w	r3, r3, lsr #4
    80a8:	61bb      	str	r3, [r7, #24]
            /* 
             * SAR 79545. 
             * Check write or No read/write protection is enabled then don't lock pages
             * of that eNVM block
             */
            if((WRITE_ONLY == protection_user0) || (WRITE_ONLY == protection_user1) ||
    80aa:	697b      	ldr	r3, [r7, #20]
    80ac:	2b08      	cmp	r3, #8
    80ae:	d008      	beq.n	80c2 <check_protection_reserved_nvm+0x9e>
    80b0:	69bb      	ldr	r3, [r7, #24]
    80b2:	2b08      	cmp	r3, #8
    80b4:	d005      	beq.n	80c2 <check_protection_reserved_nvm+0x9e>
    80b6:	697b      	ldr	r3, [r7, #20]
    80b8:	2b00      	cmp	r3, #0
    80ba:	d002      	beq.n	80c2 <check_protection_reserved_nvm+0x9e>
    80bc:	69bb      	ldr	r3, [r7, #24]
    80be:	2b00      	cmp	r3, #0
    80c0:	d106      	bne.n	80d0 <check_protection_reserved_nvm+0xac>
               (NO_READ_WRITE == protection_user0) || (NO_READ_WRITE == protection_user1))
            {
                g_do_not_lock_page = ON;
    80c2:	f240 3394 	movw	r3, #916	; 0x394
    80c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    80ca:	f04f 0201 	mov.w	r2, #1
    80ce:	701a      	strb	r2, [r3, #0]
            
            /* 
             * SAR 70908.
             * Checking NVM0 lower protected area is Read or Write or 'No R/W' access
             */
            if(WRITE_ENABLED != protection_user0)
    80d0:	697b      	ldr	r3, [r7, #20]
    80d2:	2b09      	cmp	r3, #9
    80d4:	d00a      	beq.n	80ec <check_protection_reserved_nvm+0xc8>
            {
                /* Check the offset is in the range of lower protected memory area,
                 * if it is then the memory is protected.
                 */
                if(offset <= LOWER0_PROTECT_TOP_OFFSET)
    80d6:	687a      	ldr	r2, [r7, #4]
    80d8:	f640 73ff 	movw	r3, #4095	; 0xfff
    80dc:	429a      	cmp	r2, r3
    80de:	d805      	bhi.n	80ec <check_protection_reserved_nvm+0xc8>
                {
                    protection_flag = protection_check(protection_user0, length);
    80e0:	6978      	ldr	r0, [r7, #20]
    80e2:	6839      	ldr	r1, [r7, #0]
    80e4:	f000 fade 	bl	86a4 <protection_check>
    80e8:	4603      	mov	r3, r0
    80ea:	627b      	str	r3, [r7, #36]	; 0x24
            
            /*
             * SAR 70908.
             * Checking NVM0 upper protected area is Read or Write or 'No R/W' access 
             */
            if((WRITE_ENABLED != protection_user1) && (OFF == protection_flag))
    80ec:	69bb      	ldr	r3, [r7, #24]
    80ee:	2b09      	cmp	r3, #9
    80f0:	d026      	beq.n	8140 <check_protection_reserved_nvm+0x11c>
    80f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    80f4:	2b00      	cmp	r3, #0
    80f6:	d123      	bne.n	8140 <check_protection_reserved_nvm+0x11c>
            {
                /* Check the offset or (offset + length) is in the range of upper 
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= OO5_UPPER0_PROTECT_BOTTOM_OFFSET) && 
    80f8:	687a      	ldr	r2, [r7, #4]
    80fa:	f64e 73ff 	movw	r3, #61439	; 0xefff
    80fe:	f2c0 0301 	movt	r3, #1
    8102:	429a      	cmp	r2, r3
    8104:	d906      	bls.n	8114 <check_protection_reserved_nvm+0xf0>
    8106:	687a      	ldr	r2, [r7, #4]
    8108:	f64f 73ff 	movw	r3, #65535	; 0xffff
    810c:	f2c0 0301 	movt	r3, #1
    8110:	429a      	cmp	r2, r3
    8112:	d90f      	bls.n	8134 <check_protection_reserved_nvm+0x110>
                    (offset <= OO5_UPPER0_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= OO5_UPPER0_PROTECT_BOTTOM_OFFSET) &&
    8114:	687a      	ldr	r2, [r7, #4]
    8116:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8118:	441a      	add	r2, r3
            if((WRITE_ENABLED != protection_user1) && (OFF == protection_flag))
            {
                /* Check the offset or (offset + length) is in the range of upper 
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= OO5_UPPER0_PROTECT_BOTTOM_OFFSET) && 
    811a:	f64e 73ff 	movw	r3, #61439	; 0xefff
    811e:	f2c0 0301 	movt	r3, #1
    8122:	429a      	cmp	r2, r3
    8124:	d90c      	bls.n	8140 <check_protection_reserved_nvm+0x11c>
    8126:	687a      	ldr	r2, [r7, #4]
    8128:	f64e 73ff 	movw	r3, #61439	; 0xefff
    812c:	f2c0 0301 	movt	r3, #1
    8130:	429a      	cmp	r2, r3
    8132:	d805      	bhi.n	8140 <check_protection_reserved_nvm+0x11c>
                    (offset <= OO5_UPPER0_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= OO5_UPPER0_PROTECT_BOTTOM_OFFSET) &&
                    (offset < OO5_UPPER0_PROTECT_BOTTOM_OFFSET)))
                {
                    protection_flag = protection_check(protection_user1, length);
    8134:	69b8      	ldr	r0, [r7, #24]
    8136:	6839      	ldr	r1, [r7, #0]
    8138:	f000 fab4 	bl	86a4 <protection_check>
    813c:	4603      	mov	r3, r0
    813e:	627b      	str	r3, [r7, #36]	; 0x24
                }
            }
        }
        
        /* Check the eNVM memory is protected or not */
        if(PROTECTION_ON == protection_flag)
    8140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8142:	2b01      	cmp	r3, #1
    8144:	d104      	bne.n	8150 <check_protection_reserved_nvm+0x12c>
        {
            /* Status is protection error if lower or upper area of eNVM is protected */
            status = NVM_PROTECTION_ERROR;
    8146:	f04f 0301 	mov.w	r3, #1
    814a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                else
                {
                    /* Status is success if the offset or (offset + length) is 
                     * in RW access of eNVM memory(not protected)
                     */
                    status = NVM_SUCCESS;
    814e:	e2a2      	b.n	8696 <check_protection_reserved_nvm+0x672>
            status = NVM_PROTECTION_ERROR;
        }
        else
        {
            /* Check (offset + length) is out of eNVM memory */
            if((offset + length_minus_one) > OO5_UPPER0_PROTECT_TOP_OFFSET)
    8150:	687a      	ldr	r2, [r7, #4]
    8152:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8154:	441a      	add	r2, r3
    8156:	f64f 73ff 	movw	r3, #65535	; 0xffff
    815a:	f2c0 0301 	movt	r3, #1
    815e:	429a      	cmp	r2, r3
    8160:	d904      	bls.n	816c <check_protection_reserved_nvm+0x148>
            {
                status = NVM_INVALID_PARAMETER;
    8162:	f04f 0307 	mov.w	r3, #7
    8166:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                else
                {
                    /* Status is success if the offset or (offset + length) is 
                     * in RW access of eNVM memory(not protected)
                     */
                    status = NVM_SUCCESS;
    816a:	e294      	b.n	8696 <check_protection_reserved_nvm+0x672>
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 16 pages reserved */
                if(((offset >= OO5_NVM_RSV_OFFSET) && (offset <= OO5_UPPER0_PROTECT_TOP_OFFSET)) ||
    816c:	687a      	ldr	r2, [r7, #4]
    816e:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    8172:	f2c0 0301 	movt	r3, #1
    8176:	429a      	cmp	r2, r3
    8178:	d906      	bls.n	8188 <check_protection_reserved_nvm+0x164>
    817a:	687a      	ldr	r2, [r7, #4]
    817c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    8180:	f2c0 0301 	movt	r3, #1
    8184:	429a      	cmp	r2, r3
    8186:	d90f      	bls.n	81a8 <check_protection_reserved_nvm+0x184>
                    (((offset + length_minus_one) >= OO5_NVM_RSV_OFFSET) &&
    8188:	687a      	ldr	r2, [r7, #4]
    818a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    818c:	441a      	add	r2, r3
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 16 pages reserved */
                if(((offset >= OO5_NVM_RSV_OFFSET) && (offset <= OO5_UPPER0_PROTECT_TOP_OFFSET)) ||
    818e:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    8192:	f2c0 0301 	movt	r3, #1
    8196:	429a      	cmp	r2, r3
    8198:	d90c      	bls.n	81b4 <check_protection_reserved_nvm+0x190>
    819a:	687a      	ldr	r2, [r7, #4]
    819c:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    81a0:	f2c0 0301 	movt	r3, #1
    81a4:	429a      	cmp	r2, r3
    81a6:	d805      	bhi.n	81b4 <check_protection_reserved_nvm+0x190>
                    /* 
                     * SAR 70908.
                     * Status is protection error if the offset or (offset + length) is 
                     * in reserved area of eNVM
                     */
                    status = NVM_PROTECTION_ERROR;
    81a8:	f04f 0301 	mov.w	r3, #1
    81ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 16 pages reserved */
                if(((offset >= OO5_NVM_RSV_OFFSET) && (offset <= OO5_UPPER0_PROTECT_TOP_OFFSET)) ||
    81b0:	bf00      	nop
    81b2:	e270      	b.n	8696 <check_protection_reserved_nvm+0x672>
                else
                {
                    /* Status is success if the offset or (offset + length) is 
                     * in RW access of eNVM memory(not protected)
                     */
                    status = NVM_SUCCESS;
    81b4:	f04f 0300 	mov.w	r3, #0
    81b8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    81bc:	e26b      	b.n	8696 <check_protection_reserved_nvm+0x672>
            }
        }
    }
    
    /* 010/025/050 device */
    else if((0xF802u == device_version) || (0xF803u == device_version) || (0xF804u == device_version))
    81be:	68fa      	ldr	r2, [r7, #12]
    81c0:	f64f 0302 	movw	r3, #63490	; 0xf802
    81c4:	429a      	cmp	r2, r3
    81c6:	d00a      	beq.n	81de <check_protection_reserved_nvm+0x1ba>
    81c8:	68fa      	ldr	r2, [r7, #12]
    81ca:	f64f 0303 	movw	r3, #63491	; 0xf803
    81ce:	429a      	cmp	r2, r3
    81d0:	d005      	beq.n	81de <check_protection_reserved_nvm+0x1ba>
    81d2:	68fa      	ldr	r2, [r7, #12]
    81d4:	f64f 0304 	movw	r3, #63492	; 0xf804
    81d8:	429a      	cmp	r2, r3
    81da:	f040 80a6 	bne.w	832a <check_protection_reserved_nvm+0x306>
    {    
        /* Read eNVM user protect register for lower and upper area protection data */
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
    81de:	f248 0300 	movw	r3, #32768	; 0x8000
    81e2:	f2c4 0303 	movt	r3, #16387	; 0x4003
    81e6:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
    81ea:	f649 1399 	movw	r3, #39321	; 0x9999
    81ee:	f2c0 0300 	movt	r3, #0
    81f2:	ea02 0303 	and.w	r3, r2, r3
    81f6:	613b      	str	r3, [r7, #16]
        
        /* Check whether the eNVM0 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
    81f8:	693a      	ldr	r2, [r7, #16]
    81fa:	f649 1399 	movw	r3, #39321	; 0x9999
    81fe:	429a      	cmp	r2, r3
    8200:	d054      	beq.n	82ac <check_protection_reserved_nvm+0x288>
        {
            protection_user0 = (protection_data & 0x000Fu);
    8202:	693b      	ldr	r3, [r7, #16]
    8204:	f003 030f 	and.w	r3, r3, #15
    8208:	617b      	str	r3, [r7, #20]
            protection_user1 = ((protection_data & 0x00F0u) >> 4u);
    820a:	693b      	ldr	r3, [r7, #16]
    820c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    8210:	ea4f 1313 	mov.w	r3, r3, lsr #4
    8214:	61bb      	str	r3, [r7, #24]
            /* 
             * SAR 79545. 
             * Check write or No read/write protection is enabled then don't lock pages
             * of that eNVM block
             */
            if((WRITE_ONLY == protection_user0) || (WRITE_ONLY == protection_user1) ||
    8216:	697b      	ldr	r3, [r7, #20]
    8218:	2b08      	cmp	r3, #8
    821a:	d008      	beq.n	822e <check_protection_reserved_nvm+0x20a>
    821c:	69bb      	ldr	r3, [r7, #24]
    821e:	2b08      	cmp	r3, #8
    8220:	d005      	beq.n	822e <check_protection_reserved_nvm+0x20a>
    8222:	697b      	ldr	r3, [r7, #20]
    8224:	2b00      	cmp	r3, #0
    8226:	d002      	beq.n	822e <check_protection_reserved_nvm+0x20a>
    8228:	69bb      	ldr	r3, [r7, #24]
    822a:	2b00      	cmp	r3, #0
    822c:	d106      	bne.n	823c <check_protection_reserved_nvm+0x218>
               (NO_READ_WRITE == protection_user0) || (NO_READ_WRITE == protection_user1))
            {
                g_do_not_lock_page = ON;
    822e:	f240 3394 	movw	r3, #916	; 0x394
    8232:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8236:	f04f 0201 	mov.w	r2, #1
    823a:	701a      	strb	r2, [r3, #0]
            
            /* 
             * SAR 70908.
             * Check NVM0 lower protected area is Read or Write or 'No R/W' access
             */
            if(WRITE_ENABLED != protection_user0)
    823c:	697b      	ldr	r3, [r7, #20]
    823e:	2b09      	cmp	r3, #9
    8240:	d00a      	beq.n	8258 <check_protection_reserved_nvm+0x234>
            {
                /* Check the offset is in the range of lower protected memory area,
                 * if it is then the memory is protected.
                 */
                if(offset <= LOWER0_PROTECT_TOP_OFFSET)
    8242:	687a      	ldr	r2, [r7, #4]
    8244:	f640 73ff 	movw	r3, #4095	; 0xfff
    8248:	429a      	cmp	r2, r3
    824a:	d805      	bhi.n	8258 <check_protection_reserved_nvm+0x234>
                {
                    protection_flag = protection_check(protection_user0, length);
    824c:	6978      	ldr	r0, [r7, #20]
    824e:	6839      	ldr	r1, [r7, #0]
    8250:	f000 fa28 	bl	86a4 <protection_check>
    8254:	4603      	mov	r3, r0
    8256:	627b      	str	r3, [r7, #36]	; 0x24
            
            /* 
             * SAR 70908.
             * Check NVM0 upper protected area is Read or Write or 'No R/W' access
             */
            if((WRITE_ENABLED != protection_user1) && (OFF == protection_flag))
    8258:	69bb      	ldr	r3, [r7, #24]
    825a:	2b09      	cmp	r3, #9
    825c:	d026      	beq.n	82ac <check_protection_reserved_nvm+0x288>
    825e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8260:	2b00      	cmp	r3, #0
    8262:	d123      	bne.n	82ac <check_protection_reserved_nvm+0x288>
            {
                /* Check the offset or (offset + length) is in the range of upper 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= UPPER0_PROTECT_BOTTOM_OFFSET) &&
    8264:	687a      	ldr	r2, [r7, #4]
    8266:	f64e 73ff 	movw	r3, #61439	; 0xefff
    826a:	f2c0 0303 	movt	r3, #3
    826e:	429a      	cmp	r2, r3
    8270:	d906      	bls.n	8280 <check_protection_reserved_nvm+0x25c>
    8272:	687a      	ldr	r2, [r7, #4]
    8274:	f64f 73ff 	movw	r3, #65535	; 0xffff
    8278:	f2c0 0303 	movt	r3, #3
    827c:	429a      	cmp	r2, r3
    827e:	d90f      	bls.n	82a0 <check_protection_reserved_nvm+0x27c>
                    (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= UPPER0_PROTECT_BOTTOM_OFFSET) &&
    8280:	687a      	ldr	r2, [r7, #4]
    8282:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8284:	441a      	add	r2, r3
            if((WRITE_ENABLED != protection_user1) && (OFF == protection_flag))
            {
                /* Check the offset or (offset + length) is in the range of upper 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= UPPER0_PROTECT_BOTTOM_OFFSET) &&
    8286:	f64e 73ff 	movw	r3, #61439	; 0xefff
    828a:	f2c0 0303 	movt	r3, #3
    828e:	429a      	cmp	r2, r3
    8290:	d90c      	bls.n	82ac <check_protection_reserved_nvm+0x288>
    8292:	687a      	ldr	r2, [r7, #4]
    8294:	f64e 73ff 	movw	r3, #61439	; 0xefff
    8298:	f2c0 0303 	movt	r3, #3
    829c:	429a      	cmp	r2, r3
    829e:	d805      	bhi.n	82ac <check_protection_reserved_nvm+0x288>
                    (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= UPPER0_PROTECT_BOTTOM_OFFSET) &&
                    (offset < UPPER0_PROTECT_BOTTOM_OFFSET)))
                {
                    protection_flag = protection_check(protection_user1, length);
    82a0:	69b8      	ldr	r0, [r7, #24]
    82a2:	6839      	ldr	r1, [r7, #0]
    82a4:	f000 f9fe 	bl	86a4 <protection_check>
    82a8:	4603      	mov	r3, r0
    82aa:	627b      	str	r3, [r7, #36]	; 0x24
                }
            } 
        }
        
        /* Check eNVM lower or upper area of memory is protected or not */
        if(PROTECTION_ON == protection_flag)
    82ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    82ae:	2b01      	cmp	r3, #1
    82b0:	d104      	bne.n	82bc <check_protection_reserved_nvm+0x298>
        {
            /* Status is protection error if lower or upper area of eNVM is protected */
            status = NVM_PROTECTION_ERROR;
    82b2:	f04f 0301 	mov.w	r3, #1
    82b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            }
        }
    }
    
    /* 010/025/050 device */
    else if((0xF802u == device_version) || (0xF803u == device_version) || (0xF804u == device_version))
    82ba:	e1ec      	b.n	8696 <check_protection_reserved_nvm+0x672>
            status = NVM_PROTECTION_ERROR;
        }
        else
        {
             /* Check (offset + length) is out of eNVM memory */
            if((offset + length_minus_one) > UPPER0_PROTECT_TOP_OFFSET)
    82bc:	687a      	ldr	r2, [r7, #4]
    82be:	6abb      	ldr	r3, [r7, #40]	; 0x28
    82c0:	441a      	add	r2, r3
    82c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
    82c6:	f2c0 0303 	movt	r3, #3
    82ca:	429a      	cmp	r2, r3
    82cc:	d904      	bls.n	82d8 <check_protection_reserved_nvm+0x2b4>
            {
                status = NVM_INVALID_PARAMETER;
    82ce:	f04f 0307 	mov.w	r3, #7
    82d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            }
        }
    }
    
    /* 010/025/050 device */
    else if((0xF802u == device_version) || (0xF803u == device_version) || (0xF804u == device_version))
    82d6:	e1de      	b.n	8696 <check_protection_reserved_nvm+0x672>
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 16 pages reserved */
                if(((offset >= NVM0_RSV_OFFSET) && (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
    82d8:	687a      	ldr	r2, [r7, #4]
    82da:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    82de:	f2c0 0303 	movt	r3, #3
    82e2:	429a      	cmp	r2, r3
    82e4:	d906      	bls.n	82f4 <check_protection_reserved_nvm+0x2d0>
    82e6:	687a      	ldr	r2, [r7, #4]
    82e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
    82ec:	f2c0 0303 	movt	r3, #3
    82f0:	429a      	cmp	r2, r3
    82f2:	d90f      	bls.n	8314 <check_protection_reserved_nvm+0x2f0>
                    (((offset + length_minus_one) >= NVM0_RSV_OFFSET) && (offset < NVM0_RSV_OFFSET)))
    82f4:	687a      	ldr	r2, [r7, #4]
    82f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
    82f8:	441a      	add	r2, r3
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 16 pages reserved */
                if(((offset >= NVM0_RSV_OFFSET) && (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
    82fa:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    82fe:	f2c0 0303 	movt	r3, #3
    8302:	429a      	cmp	r2, r3
    8304:	d90c      	bls.n	8320 <check_protection_reserved_nvm+0x2fc>
    8306:	687a      	ldr	r2, [r7, #4]
    8308:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    830c:	f2c0 0303 	movt	r3, #3
    8310:	429a      	cmp	r2, r3
    8312:	d805      	bhi.n	8320 <check_protection_reserved_nvm+0x2fc>
                    /* 
                     * SAR 70908.
                     * Status is protection error if the offset or (offset + length) is 
                     * in reserved area of eNVM
                     */
                    status = NVM_PROTECTION_ERROR;
    8314:	f04f 0301 	mov.w	r3, #1
    8318:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 16 pages reserved */
                if(((offset >= NVM0_RSV_OFFSET) && (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
    831c:	bf00      	nop
            }
        }
    }
    
    /* 010/025/050 device */
    else if((0xF802u == device_version) || (0xF803u == device_version) || (0xF804u == device_version))
    831e:	e1ba      	b.n	8696 <check_protection_reserved_nvm+0x672>
                else
                {
                    /* Status is success if offset or (offset + length) is 
                     * in RW access of eNVM memory(not protected)
                     */
                    status = NVM_SUCCESS;
    8320:	f04f 0300 	mov.w	r3, #0
    8324:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            }
        }
    }
    
    /* 010/025/050 device */
    else if((0xF802u == device_version) || (0xF803u == device_version) || (0xF804u == device_version))
    8328:	e1b5      	b.n	8696 <check_protection_reserved_nvm+0x672>
            }
        }
    }
    
    /* 060 device */
    else if(0xF808u == device_version)
    832a:	68fa      	ldr	r2, [r7, #12]
    832c:	f64f 0308 	movw	r3, #63496	; 0xf808
    8330:	429a      	cmp	r2, r3
    8332:	f040 809f 	bne.w	8474 <check_protection_reserved_nvm+0x450>
    {
        /* Read eNVM user protect register for lower and upper area protection data */
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
    8336:	f248 0300 	movw	r3, #32768	; 0x8000
    833a:	f2c4 0303 	movt	r3, #16387	; 0x4003
    833e:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
    8342:	f649 1399 	movw	r3, #39321	; 0x9999
    8346:	f2c0 0300 	movt	r3, #0
    834a:	ea02 0303 	and.w	r3, r2, r3
    834e:	613b      	str	r3, [r7, #16]
        
        /* Check whether the eNVM0 lower0/1 or upper0/1 area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
    8350:	693a      	ldr	r2, [r7, #16]
    8352:	f649 1399 	movw	r3, #39321	; 0x9999
    8356:	429a      	cmp	r2, r3
    8358:	d04d      	beq.n	83f6 <check_protection_reserved_nvm+0x3d2>
        {
            protection_user0 = (protection_data & 0x000Fu);
    835a:	693b      	ldr	r3, [r7, #16]
    835c:	f003 030f 	and.w	r3, r3, #15
    8360:	617b      	str	r3, [r7, #20]
            protection_user1 = ((protection_data & 0x00F0u) >> 4u);
    8362:	693b      	ldr	r3, [r7, #16]
    8364:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    8368:	ea4f 1313 	mov.w	r3, r3, lsr #4
    836c:	61bb      	str	r3, [r7, #24]
            protection_user2 = ((protection_data & 0x0F00u) >> 8u);
    836e:	693b      	ldr	r3, [r7, #16]
    8370:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
    8374:	ea4f 2313 	mov.w	r3, r3, lsr #8
    8378:	61fb      	str	r3, [r7, #28]
            protection_user3 = ((protection_data & 0xF000u) >> 12u);
    837a:	693b      	ldr	r3, [r7, #16]
    837c:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    8380:	ea4f 3313 	mov.w	r3, r3, lsr #12
    8384:	623b      	str	r3, [r7, #32]
            
            /* 
             * SAR 70908.
             * Check NVM0 lower0 protected area is Read or Write or 'No R/W' access
             */
            if(WRITE_ENABLED != protection_user0) 
    8386:	697b      	ldr	r3, [r7, #20]
    8388:	2b09      	cmp	r3, #9
    838a:	d00a      	beq.n	83a2 <check_protection_reserved_nvm+0x37e>
            {
                /* Check the offset is in the range of lower protected memory area,
                 * if it is then the memory is protected.
                 */  
                if(offset <= LOWER0_PROTECT_TOP_OFFSET)
    838c:	687a      	ldr	r2, [r7, #4]
    838e:	f640 73ff 	movw	r3, #4095	; 0xfff
    8392:	429a      	cmp	r2, r3
    8394:	d805      	bhi.n	83a2 <check_protection_reserved_nvm+0x37e>
                {
                    protection_flag = protection_check(protection_user0, length);
    8396:	6978      	ldr	r0, [r7, #20]
    8398:	6839      	ldr	r1, [r7, #0]
    839a:	f000 f983 	bl	86a4 <protection_check>
    839e:	4603      	mov	r3, r0
    83a0:	627b      	str	r3, [r7, #36]	; 0x24
            
            /* 
             * SAR 70908.
             * Check NVM0 upper1 protected area is Read or Write or 'No R/W' access
             */
            if((WRITE_ENABLED != protection_user3) && (OFF == protection_flag))
    83a2:	6a3b      	ldr	r3, [r7, #32]
    83a4:	2b09      	cmp	r3, #9
    83a6:	d026      	beq.n	83f6 <check_protection_reserved_nvm+0x3d2>
    83a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    83aa:	2b00      	cmp	r3, #0
    83ac:	d123      	bne.n	83f6 <check_protection_reserved_nvm+0x3d2>
            {
                /* Check the offset or (offset + length) is in the range of upper1 
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= NVM0_UPPER1_PROTECT_BOTTOM_OFFSET) &&
    83ae:	687a      	ldr	r2, [r7, #4]
    83b0:	f64c 73ff 	movw	r3, #53247	; 0xcfff
    83b4:	f2c0 0303 	movt	r3, #3
    83b8:	429a      	cmp	r2, r3
    83ba:	d906      	bls.n	83ca <check_protection_reserved_nvm+0x3a6>
    83bc:	687a      	ldr	r2, [r7, #4]
    83be:	f64d 73ff 	movw	r3, #57343	; 0xdfff
    83c2:	f2c0 0303 	movt	r3, #3
    83c6:	429a      	cmp	r2, r3
    83c8:	d90f      	bls.n	83ea <check_protection_reserved_nvm+0x3c6>
                    (offset <= NVM0_UPPER1_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= NVM0_UPPER1_PROTECT_BOTTOM_OFFSET) &&
    83ca:	687a      	ldr	r2, [r7, #4]
    83cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
    83ce:	441a      	add	r2, r3
            if((WRITE_ENABLED != protection_user3) && (OFF == protection_flag))
            {
                /* Check the offset or (offset + length) is in the range of upper1 
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= NVM0_UPPER1_PROTECT_BOTTOM_OFFSET) &&
    83d0:	f64c 73ff 	movw	r3, #53247	; 0xcfff
    83d4:	f2c0 0303 	movt	r3, #3
    83d8:	429a      	cmp	r2, r3
    83da:	d90c      	bls.n	83f6 <check_protection_reserved_nvm+0x3d2>
    83dc:	687a      	ldr	r2, [r7, #4]
    83de:	f64c 73ff 	movw	r3, #53247	; 0xcfff
    83e2:	f2c0 0303 	movt	r3, #3
    83e6:	429a      	cmp	r2, r3
    83e8:	d805      	bhi.n	83f6 <check_protection_reserved_nvm+0x3d2>
                    (offset <= NVM0_UPPER1_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= NVM0_UPPER1_PROTECT_BOTTOM_OFFSET) &&
                    (offset < NVM0_UPPER1_PROTECT_BOTTOM_OFFSET)))
                {
                    protection_flag = protection_check(protection_user3, length);
    83ea:	6a38      	ldr	r0, [r7, #32]
    83ec:	6839      	ldr	r1, [r7, #0]
    83ee:	f000 f959 	bl	86a4 <protection_check>
    83f2:	4603      	mov	r3, r0
    83f4:	627b      	str	r3, [r7, #36]	; 0x24
        
        /* Check eNVM lower0 or upper1 memory is protected or not.
         * No protection check for  0x3F000 - 0x3FFFF and 0x3E000 - 0x3EFFF lower1/upper0 
         * protected area of eNVM0 memory because it's fall under eNVM reserved area    
         */
        if(PROTECTION_ON == protection_flag)
    83f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    83f8:	2b01      	cmp	r3, #1
    83fa:	d104      	bne.n	8406 <check_protection_reserved_nvm+0x3e2>
        {
            /* Status is protection error if lower0 or upper1 area of eNVM is protected */
            status = NVM_PROTECTION_ERROR;
    83fc:	f04f 0301 	mov.w	r3, #1
    8400:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                     */
                    status = NVM_PROTECTION_ERROR;
                }
                else
                {
                    status = NVM_SUCCESS;
    8404:	e147      	b.n	8696 <check_protection_reserved_nvm+0x672>
            status = NVM_PROTECTION_ERROR;
        }
        else
        {
            /* Check (offset + length) is out of eNVM memory*/
            if((offset + length_minus_one) > UPPER0_PROTECT_TOP_OFFSET)
    8406:	687a      	ldr	r2, [r7, #4]
    8408:	6abb      	ldr	r3, [r7, #40]	; 0x28
    840a:	441a      	add	r2, r3
    840c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    8410:	f2c0 0303 	movt	r3, #3
    8414:	429a      	cmp	r2, r3
    8416:	d904      	bls.n	8422 <check_protection_reserved_nvm+0x3fe>
            {
                status = NVM_INVALID_PARAMETER;
    8418:	f04f 0307 	mov.w	r3, #7
    841c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                     */
                    status = NVM_PROTECTION_ERROR;
                }
                else
                {
                    status = NVM_SUCCESS;
    8420:	e139      	b.n	8696 <check_protection_reserved_nvm+0x672>
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 64 pages reserved */
                if(((offset >= O60_NVM_RSV_OFFSET) && (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
    8422:	687a      	ldr	r2, [r7, #4]
    8424:	f64d 73ff 	movw	r3, #57343	; 0xdfff
    8428:	f2c0 0303 	movt	r3, #3
    842c:	429a      	cmp	r2, r3
    842e:	d906      	bls.n	843e <check_protection_reserved_nvm+0x41a>
    8430:	687a      	ldr	r2, [r7, #4]
    8432:	f64f 73ff 	movw	r3, #65535	; 0xffff
    8436:	f2c0 0303 	movt	r3, #3
    843a:	429a      	cmp	r2, r3
    843c:	d90f      	bls.n	845e <check_protection_reserved_nvm+0x43a>
                    (((offset + length_minus_one) >= O60_NVM_RSV_OFFSET) &&
    843e:	687a      	ldr	r2, [r7, #4]
    8440:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8442:	441a      	add	r2, r3
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 64 pages reserved */
                if(((offset >= O60_NVM_RSV_OFFSET) && (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
    8444:	f64d 73ff 	movw	r3, #57343	; 0xdfff
    8448:	f2c0 0303 	movt	r3, #3
    844c:	429a      	cmp	r2, r3
    844e:	d90c      	bls.n	846a <check_protection_reserved_nvm+0x446>
    8450:	687a      	ldr	r2, [r7, #4]
    8452:	f64d 73ff 	movw	r3, #57343	; 0xdfff
    8456:	f2c0 0303 	movt	r3, #3
    845a:	429a      	cmp	r2, r3
    845c:	d805      	bhi.n	846a <check_protection_reserved_nvm+0x446>
                    /* 
                     * SAR 70908.
                     * Status is protection error if the offset or (offset + length) is 
                     * in reserved area of eNVM
                     */
                    status = NVM_PROTECTION_ERROR;
    845e:	f04f 0301 	mov.w	r3, #1
    8462:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 64 pages reserved */
                if(((offset >= O60_NVM_RSV_OFFSET) && (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
    8466:	bf00      	nop
    8468:	e115      	b.n	8696 <check_protection_reserved_nvm+0x672>
                     */
                    status = NVM_PROTECTION_ERROR;
                }
                else
                {
                    status = NVM_SUCCESS;
    846a:	f04f 0300 	mov.w	r3, #0
    846e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    8472:	e110      	b.n	8696 <check_protection_reserved_nvm+0x672>
            }
        }    
    }
    
    /* 090/150 device */
    else if((0xF807u == device_version) || (0xF806u == device_version))
    8474:	68fa      	ldr	r2, [r7, #12]
    8476:	f64f 0307 	movw	r3, #63495	; 0xf807
    847a:	429a      	cmp	r2, r3
    847c:	d005      	beq.n	848a <check_protection_reserved_nvm+0x466>
    847e:	68fa      	ldr	r2, [r7, #12]
    8480:	f64f 0306 	movw	r3, #63494	; 0xf806
    8484:	429a      	cmp	r2, r3
    8486:	f040 8106 	bne.w	8696 <check_protection_reserved_nvm+0x672>
    {
        /* Read eNVM user protect register for lower and upper area protection data */
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
    848a:	f248 0300 	movw	r3, #32768	; 0x8000
    848e:	f2c4 0303 	movt	r3, #16387	; 0x4003
    8492:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
    8496:	f649 1399 	movw	r3, #39321	; 0x9999
    849a:	f2c0 0300 	movt	r3, #0
    849e:	ea02 0303 	and.w	r3, r2, r3
    84a2:	613b      	str	r3, [r7, #16]
        
        /* Check whether the eNVM0 and eNVM1 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
    84a4:	693a      	ldr	r2, [r7, #16]
    84a6:	f649 1399 	movw	r3, #39321	; 0x9999
    84aa:	429a      	cmp	r2, r3
    84ac:	f000 80b6 	beq.w	861c <check_protection_reserved_nvm+0x5f8>
        {
            protection_user0 = (protection_data & 0x000Fu);
    84b0:	693b      	ldr	r3, [r7, #16]
    84b2:	f003 030f 	and.w	r3, r3, #15
    84b6:	617b      	str	r3, [r7, #20]
            protection_user1 = ((protection_data & 0x00F0u) >> 4u);
    84b8:	693b      	ldr	r3, [r7, #16]
    84ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    84be:	ea4f 1313 	mov.w	r3, r3, lsr #4
    84c2:	61bb      	str	r3, [r7, #24]
            protection_user2 = ((protection_data & 0x0F00u) >> 8u);
    84c4:	693b      	ldr	r3, [r7, #16]
    84c6:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
    84ca:	ea4f 2313 	mov.w	r3, r3, lsr #8
    84ce:	61fb      	str	r3, [r7, #28]
            protection_user3 = ((protection_data & 0xF000u) >> 12u);
    84d0:	693b      	ldr	r3, [r7, #16]
    84d2:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    84d6:	ea4f 3313 	mov.w	r3, r3, lsr #12
    84da:	623b      	str	r3, [r7, #32]
            /* 
             * SAR 79545. 
             * Check write or No read/write protection is enabled then don't lock pages
             * of that eNVM block
             */
            if((WRITE_ONLY == protection_user0) || (NO_READ_WRITE == protection_user0))
    84dc:	697b      	ldr	r3, [r7, #20]
    84de:	2b08      	cmp	r3, #8
    84e0:	d002      	beq.n	84e8 <check_protection_reserved_nvm+0x4c4>
    84e2:	697b      	ldr	r3, [r7, #20]
    84e4:	2b00      	cmp	r3, #0
    84e6:	d10d      	bne.n	8504 <check_protection_reserved_nvm+0x4e0>
            {
              if(offset < NVM1_BOTTOM_OFFSET)
    84e8:	687a      	ldr	r2, [r7, #4]
    84ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
    84ee:	f2c0 0303 	movt	r3, #3
    84f2:	429a      	cmp	r2, r3
    84f4:	d806      	bhi.n	8504 <check_protection_reserved_nvm+0x4e0>
              {
                 g_do_not_lock_page = ON;
    84f6:	f240 3394 	movw	r3, #916	; 0x394
    84fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    84fe:	f04f 0201 	mov.w	r2, #1
    8502:	701a      	strb	r2, [r3, #0]

            /* 
             * SAR 70908.
             * Check NVM0 lower0 protected area is Read or Write or 'No R/W' access
             */
            if(WRITE_ENABLED != protection_user0) 
    8504:	697b      	ldr	r3, [r7, #20]
    8506:	2b09      	cmp	r3, #9
    8508:	d00a      	beq.n	8520 <check_protection_reserved_nvm+0x4fc>
            {
                /* Check the offset is in the range of lower0 protect memory area,
                 * if it is then the memory is protected.
                 */
                if(offset <= LOWER0_PROTECT_TOP_OFFSET)
    850a:	687a      	ldr	r2, [r7, #4]
    850c:	f640 73ff 	movw	r3, #4095	; 0xfff
    8510:	429a      	cmp	r2, r3
    8512:	d805      	bhi.n	8520 <check_protection_reserved_nvm+0x4fc>
                {
                    protection_flag = protection_check(protection_user0, length);
    8514:	6978      	ldr	r0, [r7, #20]
    8516:	6839      	ldr	r1, [r7, #0]
    8518:	f000 f8c4 	bl	86a4 <protection_check>
    851c:	4603      	mov	r3, r0
    851e:	627b      	str	r3, [r7, #36]	; 0x24
            }
            /* 
             * SAR 70908.
             * Check NVM1 upper1 protected area is Read or Write or 'No R/W' access
             */            
            if((WRITE_ENABLED != protection_user3) && (OFF == protection_flag))
    8520:	6a3b      	ldr	r3, [r7, #32]
    8522:	2b09      	cmp	r3, #9
    8524:	d026      	beq.n	8574 <check_protection_reserved_nvm+0x550>
    8526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8528:	2b00      	cmp	r3, #0
    852a:	d123      	bne.n	8574 <check_protection_reserved_nvm+0x550>
            {
                /* Check the offset or (offset + length)is in the range of upper1 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= UPPER1_PROTECT_BOTTOM_OFFSET) &&
    852c:	687a      	ldr	r2, [r7, #4]
    852e:	f64a 73ff 	movw	r3, #45055	; 0xafff
    8532:	f2c0 0307 	movt	r3, #7
    8536:	429a      	cmp	r2, r3
    8538:	d906      	bls.n	8548 <check_protection_reserved_nvm+0x524>
    853a:	687a      	ldr	r2, [r7, #4]
    853c:	f64b 73ff 	movw	r3, #49151	; 0xbfff
    8540:	f2c0 0307 	movt	r3, #7
    8544:	429a      	cmp	r2, r3
    8546:	d90f      	bls.n	8568 <check_protection_reserved_nvm+0x544>
                    (offset <= UPPER1_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= UPPER1_PROTECT_BOTTOM_OFFSET) &&
    8548:	687a      	ldr	r2, [r7, #4]
    854a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    854c:	441a      	add	r2, r3
            if((WRITE_ENABLED != protection_user3) && (OFF == protection_flag))
            {
                /* Check the offset or (offset + length)is in the range of upper1 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= UPPER1_PROTECT_BOTTOM_OFFSET) &&
    854e:	f64a 73ff 	movw	r3, #45055	; 0xafff
    8552:	f2c0 0307 	movt	r3, #7
    8556:	429a      	cmp	r2, r3
    8558:	d90c      	bls.n	8574 <check_protection_reserved_nvm+0x550>
    855a:	687a      	ldr	r2, [r7, #4]
    855c:	f64a 73ff 	movw	r3, #45055	; 0xafff
    8560:	f2c0 0307 	movt	r3, #7
    8564:	429a      	cmp	r2, r3
    8566:	d805      	bhi.n	8574 <check_protection_reserved_nvm+0x550>
                    (offset <= UPPER1_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= UPPER1_PROTECT_BOTTOM_OFFSET) &&
                    (offset < UPPER1_PROTECT_BOTTOM_OFFSET)))
                {
                    protection_flag = protection_check(protection_user3, length);
    8568:	6a38      	ldr	r0, [r7, #32]
    856a:	6839      	ldr	r1, [r7, #0]
    856c:	f000 f89a 	bl	86a4 <protection_check>
    8570:	4603      	mov	r3, r0
    8572:	627b      	str	r3, [r7, #36]	; 0x24
            }
            /* 
             * SAR 70908.
             * Check NVM1 lower1 protected area is Read or Write or 'No R/W' access
             */
            if((WRITE_ENABLED != protection_user2) && (OFF == protection_flag))
    8574:	69fb      	ldr	r3, [r7, #28]
    8576:	2b09      	cmp	r3, #9
    8578:	d026      	beq.n	85c8 <check_protection_reserved_nvm+0x5a4>
    857a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    857c:	2b00      	cmp	r3, #0
    857e:	d123      	bne.n	85c8 <check_protection_reserved_nvm+0x5a4>
            {
                /* Check the offset or (offset + length)is in the range of lower1 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= LOWER1_PROTECT_BOTTOM_OFFSET) &&
    8580:	687a      	ldr	r2, [r7, #4]
    8582:	f64b 73ff 	movw	r3, #49151	; 0xbfff
    8586:	f2c0 0307 	movt	r3, #7
    858a:	429a      	cmp	r2, r3
    858c:	d906      	bls.n	859c <check_protection_reserved_nvm+0x578>
    858e:	687a      	ldr	r2, [r7, #4]
    8590:	f64c 73ff 	movw	r3, #53247	; 0xcfff
    8594:	f2c0 0307 	movt	r3, #7
    8598:	429a      	cmp	r2, r3
    859a:	d90f      	bls.n	85bc <check_protection_reserved_nvm+0x598>
                    (offset <= LOWER1_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= LOWER1_PROTECT_BOTTOM_OFFSET) &&
    859c:	687a      	ldr	r2, [r7, #4]
    859e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    85a0:	441a      	add	r2, r3
            if((WRITE_ENABLED != protection_user2) && (OFF == protection_flag))
            {
                /* Check the offset or (offset + length)is in the range of lower1 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= LOWER1_PROTECT_BOTTOM_OFFSET) &&
    85a2:	f64b 73ff 	movw	r3, #49151	; 0xbfff
    85a6:	f2c0 0307 	movt	r3, #7
    85aa:	429a      	cmp	r2, r3
    85ac:	d90c      	bls.n	85c8 <check_protection_reserved_nvm+0x5a4>
    85ae:	687a      	ldr	r2, [r7, #4]
    85b0:	f64b 73ff 	movw	r3, #49151	; 0xbfff
    85b4:	f2c0 0307 	movt	r3, #7
    85b8:	429a      	cmp	r2, r3
    85ba:	d805      	bhi.n	85c8 <check_protection_reserved_nvm+0x5a4>
                    (offset <= LOWER1_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= LOWER1_PROTECT_BOTTOM_OFFSET) &&
                    (offset < LOWER1_PROTECT_BOTTOM_OFFSET)))
                {
                    protection_flag = protection_check(protection_user2, length);
    85bc:	69f8      	ldr	r0, [r7, #28]
    85be:	6839      	ldr	r1, [r7, #0]
    85c0:	f000 f870 	bl	86a4 <protection_check>
    85c4:	4603      	mov	r3, r0
    85c6:	627b      	str	r3, [r7, #36]	; 0x24
            }
            /* 
             * SAR 70908.
             * Check eNVM0 upper0 protected area(in eNVM1) is Read or Write or 'No R/W' access
             */
            if((WRITE_ENABLED != protection_user1) && (OFF == protection_flag))
    85c8:	69bb      	ldr	r3, [r7, #24]
    85ca:	2b09      	cmp	r3, #9
    85cc:	d026      	beq.n	861c <check_protection_reserved_nvm+0x5f8>
    85ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    85d0:	2b00      	cmp	r3, #0
    85d2:	d123      	bne.n	861c <check_protection_reserved_nvm+0x5f8>
            {
                /* Check the offset or (offset + length) is in the range of upper0
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= NVM0_UPPER0_PROTECT_BOTTOM_OFFSET) &&
    85d4:	687a      	ldr	r2, [r7, #4]
    85d6:	f64c 73ff 	movw	r3, #53247	; 0xcfff
    85da:	f2c0 0307 	movt	r3, #7
    85de:	429a      	cmp	r2, r3
    85e0:	d906      	bls.n	85f0 <check_protection_reserved_nvm+0x5cc>
    85e2:	687a      	ldr	r2, [r7, #4]
    85e4:	f64d 73ff 	movw	r3, #57343	; 0xdfff
    85e8:	f2c0 0307 	movt	r3, #7
    85ec:	429a      	cmp	r2, r3
    85ee:	d90f      	bls.n	8610 <check_protection_reserved_nvm+0x5ec>
                    (offset <= NVM0_UPPER0_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= NVM0_UPPER0_PROTECT_BOTTOM_OFFSET) &&
    85f0:	687a      	ldr	r2, [r7, #4]
    85f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    85f4:	441a      	add	r2, r3
            if((WRITE_ENABLED != protection_user1) && (OFF == protection_flag))
            {
                /* Check the offset or (offset + length) is in the range of upper0
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= NVM0_UPPER0_PROTECT_BOTTOM_OFFSET) &&
    85f6:	f64c 73ff 	movw	r3, #53247	; 0xcfff
    85fa:	f2c0 0307 	movt	r3, #7
    85fe:	429a      	cmp	r2, r3
    8600:	d90c      	bls.n	861c <check_protection_reserved_nvm+0x5f8>
    8602:	687a      	ldr	r2, [r7, #4]
    8604:	f64c 73ff 	movw	r3, #53247	; 0xcfff
    8608:	f2c0 0307 	movt	r3, #7
    860c:	429a      	cmp	r2, r3
    860e:	d805      	bhi.n	861c <check_protection_reserved_nvm+0x5f8>
                    (offset <= NVM0_UPPER0_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= NVM0_UPPER0_PROTECT_BOTTOM_OFFSET) &&
                    (offset < NVM0_UPPER0_PROTECT_BOTTOM_OFFSET)))
                {
                    protection_flag = protection_check(protection_user1, length);
    8610:	69b8      	ldr	r0, [r7, #24]
    8612:	6839      	ldr	r1, [r7, #0]
    8614:	f000 f846 	bl	86a4 <protection_check>
    8618:	4603      	mov	r3, r0
    861a:	627b      	str	r3, [r7, #36]	; 0x24
                }
            }
        }

        /* Check eNVM lower0/1 and upper0/1 memory is protected or not */
        if(PROTECTION_ON == protection_flag)
    861c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    861e:	2b01      	cmp	r3, #1
    8620:	d104      	bne.n	862c <check_protection_reserved_nvm+0x608>
        {
           /* Status is protection error if lower or upper area of eNVM0 or 
            * eNVM1 is protected 
            */
            status = NVM_PROTECTION_ERROR;
    8622:	f04f 0301 	mov.w	r3, #1
    8626:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    862a:	e034      	b.n	8696 <check_protection_reserved_nvm+0x672>
        }
        else
        {
            /* Check (offset + length) is out of eNVM memory */
            if((offset + length_minus_one) > NVM1_TOP_OFFSET)
    862c:	687a      	ldr	r2, [r7, #4]
    862e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8630:	441a      	add	r2, r3
    8632:	f64f 73ff 	movw	r3, #65535	; 0xffff
    8636:	f2c0 0307 	movt	r3, #7
    863a:	429a      	cmp	r2, r3
    863c:	d904      	bls.n	8648 <check_protection_reserved_nvm+0x624>
            {
                status = NVM_INVALID_PARAMETER;
    863e:	f04f 0307 	mov.w	r3, #7
    8642:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    8646:	e026      	b.n	8696 <check_protection_reserved_nvm+0x672>
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 64 pages reserved */
                if(((offset >= NVM1_RSV_OFFSET) && (offset <= NVM1_TOP_OFFSET)) ||
    8648:	687a      	ldr	r2, [r7, #4]
    864a:	f64d 73ff 	movw	r3, #57343	; 0xdfff
    864e:	f2c0 0307 	movt	r3, #7
    8652:	429a      	cmp	r2, r3
    8654:	d906      	bls.n	8664 <check_protection_reserved_nvm+0x640>
    8656:	687a      	ldr	r2, [r7, #4]
    8658:	f64f 73ff 	movw	r3, #65535	; 0xffff
    865c:	f2c0 0307 	movt	r3, #7
    8660:	429a      	cmp	r2, r3
    8662:	d90f      	bls.n	8684 <check_protection_reserved_nvm+0x660>
                    (((offset + length_minus_one) >= NVM1_RSV_OFFSET) &&
    8664:	687a      	ldr	r2, [r7, #4]
    8666:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8668:	441a      	add	r2, r3
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 64 pages reserved */
                if(((offset >= NVM1_RSV_OFFSET) && (offset <= NVM1_TOP_OFFSET)) ||
    866a:	f64d 73ff 	movw	r3, #57343	; 0xdfff
    866e:	f2c0 0307 	movt	r3, #7
    8672:	429a      	cmp	r2, r3
    8674:	d90b      	bls.n	868e <check_protection_reserved_nvm+0x66a>
    8676:	687a      	ldr	r2, [r7, #4]
    8678:	f64d 73ff 	movw	r3, #57343	; 0xdfff
    867c:	f2c0 0307 	movt	r3, #7
    8680:	429a      	cmp	r2, r3
    8682:	d804      	bhi.n	868e <check_protection_reserved_nvm+0x66a>
                    /* 
                     * SAR 70908.
                     * Status is protection error if the offset or (offset + length) is 
                     * in reserved area of eNVM
                     */
                    status = NVM_PROTECTION_ERROR;
    8684:	f04f 0301 	mov.w	r3, #1
    8688:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 64 pages reserved */
                if(((offset >= NVM1_RSV_OFFSET) && (offset <= NVM1_TOP_OFFSET)) ||
    868c:	e003      	b.n	8696 <check_protection_reserved_nvm+0x672>
                else
                {
                    /* Status is success if offset or (offset + length) is 
                     * in RW access of eNVM memory
                     */
                    status = NVM_SUCCESS;
    868e:	f04f 0300 	mov.w	r3, #0
    8692:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                }
            }
        }
    }
    return status;
    8696:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
    869a:	4618      	mov	r0, r3
    869c:	f107 0730 	add.w	r7, r7, #48	; 0x30
    86a0:	46bd      	mov	sp, r7
    86a2:	bd80      	pop	{r7, pc}

000086a4 <protection_check>:
 *
 * if the eNVM0 or eNVM1 lower/upper protected area with W-Only or No_RW
 * access then return with protection on
 */
static uint32_t protection_check(uint32_t protect_user, uint32_t length)
{    
    86a4:	b480      	push	{r7}
    86a6:	b085      	sub	sp, #20
    86a8:	af00      	add	r7, sp, #0
    86aa:	6078      	str	r0, [r7, #4]
    86ac:	6039      	str	r1, [r7, #0]
    uint32_t protect_flag;
    
    /* Check Read Only access for page write count */
    if((READ_ONLY == protect_user) && (0x0u == length))
    86ae:	687b      	ldr	r3, [r7, #4]
    86b0:	2b01      	cmp	r3, #1
    86b2:	d106      	bne.n	86c2 <protection_check+0x1e>
    86b4:	683b      	ldr	r3, [r7, #0]
    86b6:	2b00      	cmp	r3, #0
    86b8:	d103      	bne.n	86c2 <protection_check+0x1e>
    {
        protect_flag = PROTECTION_OFF;
    86ba:	f04f 0300 	mov.w	r3, #0
    86be:	60fb      	str	r3, [r7, #12]
static uint32_t protection_check(uint32_t protect_user, uint32_t length)
{    
    uint32_t protect_flag;
    
    /* Check Read Only access for page write count */
    if((READ_ONLY == protect_user) && (0x0u == length))
    86c0:	e002      	b.n	86c8 <protection_check+0x24>
    {
        protect_flag = PROTECTION_OFF;
    }
    else
    {
        protect_flag = PROTECTION_ON;
    86c2:	f04f 0301 	mov.w	r3, #1
    86c6:	60fb      	str	r3, [r7, #12]
    }
    return protect_flag;
    86c8:	68fb      	ldr	r3, [r7, #12]
}
    86ca:	4618      	mov	r0, r3
    86cc:	f107 0714 	add.w	r7, r7, #20
    86d0:	46bd      	mov	sp, r7
    86d2:	bc80      	pop	{r7}
    86d4:	4770      	bx	lr
    86d6:	bf00      	nop

000086d8 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    86d8:	b480      	push	{r7}
    86da:	b083      	sub	sp, #12
    86dc:	af00      	add	r7, sp, #0
    86de:	4603      	mov	r3, r0
    86e0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    86e2:	f24e 1300 	movw	r3, #57600	; 0xe100
    86e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    86ea:	f997 2007 	ldrsb.w	r2, [r7, #7]
    86ee:	ea4f 1252 	mov.w	r2, r2, lsr #5
    86f2:	79f9      	ldrb	r1, [r7, #7]
    86f4:	f001 011f 	and.w	r1, r1, #31
    86f8:	f04f 0001 	mov.w	r0, #1
    86fc:	fa00 f101 	lsl.w	r1, r0, r1
    8700:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    8704:	f107 070c 	add.w	r7, r7, #12
    8708:	46bd      	mov	sp, r7
    870a:	bc80      	pop	{r7}
    870c:	4770      	bx	lr
    870e:	bf00      	nop

00008710 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    8710:	b480      	push	{r7}
    8712:	b083      	sub	sp, #12
    8714:	af00      	add	r7, sp, #0
    8716:	4603      	mov	r3, r0
    8718:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    871a:	f24e 1300 	movw	r3, #57600	; 0xe100
    871e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    8722:	f997 2007 	ldrsb.w	r2, [r7, #7]
    8726:	ea4f 1252 	mov.w	r2, r2, lsr #5
    872a:	79f9      	ldrb	r1, [r7, #7]
    872c:	f001 011f 	and.w	r1, r1, #31
    8730:	f04f 0001 	mov.w	r0, #1
    8734:	fa00 f101 	lsl.w	r1, r0, r1
    8738:	f102 0220 	add.w	r2, r2, #32
    873c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    8740:	f107 070c 	add.w	r7, r7, #12
    8744:	46bd      	mov	sp, r7
    8746:	bc80      	pop	{r7}
    8748:	4770      	bx	lr
    874a:	bf00      	nop

0000874c <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    874c:	b480      	push	{r7}
    874e:	b083      	sub	sp, #12
    8750:	af00      	add	r7, sp, #0
    8752:	4603      	mov	r3, r0
    8754:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    8756:	f24e 1300 	movw	r3, #57600	; 0xe100
    875a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    875e:	f997 2007 	ldrsb.w	r2, [r7, #7]
    8762:	ea4f 1252 	mov.w	r2, r2, lsr #5
    8766:	79f9      	ldrb	r1, [r7, #7]
    8768:	f001 011f 	and.w	r1, r1, #31
    876c:	f04f 0001 	mov.w	r0, #1
    8770:	fa00 f101 	lsl.w	r1, r0, r1
    8774:	f102 0260 	add.w	r2, r2, #96	; 0x60
    8778:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    877c:	f107 070c 	add.w	r7, r7, #12
    8780:	46bd      	mov	sp, r7
    8782:	bc80      	pop	{r7}
    8784:	4770      	bx	lr
    8786:	bf00      	nop

00008788 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    8788:	b580      	push	{r7, lr}
    878a:	b082      	sub	sp, #8
    878c:	af00      	add	r7, sp, #0
    uint32_t inc;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    878e:	f248 0300 	movw	r3, #32768	; 0x8000
    8792:	f2c4 0303 	movt	r3, #16387	; 0x4003
    8796:	f248 0200 	movw	r2, #32768	; 0x8000
    879a:	f2c4 0203 	movt	r2, #16387	; 0x4003
    879e:	6c92      	ldr	r2, [r2, #72]	; 0x48
    87a0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
    87a4:	649a      	str	r2, [r3, #72]	; 0x48
    SYSREG->SOFT_RST_CR |= (SYSREG_GPIO_7_0_SOFTRESET_MASK |
    87a6:	f248 0300 	movw	r3, #32768	; 0x8000
    87aa:	f2c4 0303 	movt	r3, #16387	; 0x4003
    87ae:	f248 0200 	movw	r2, #32768	; 0x8000
    87b2:	f2c4 0203 	movt	r2, #16387	; 0x4003
    87b6:	6c92      	ldr	r2, [r2, #72]	; 0x48
    87b8:	f042 72f0 	orr.w	r2, r2, #31457280	; 0x1e00000
    87bc:	649a      	str	r2, [r3, #72]	; 0x48
                            SYSREG_GPIO_15_8_SOFTRESET_MASK |
                            SYSREG_GPIO_23_16_SOFTRESET_MASK |
                            SYSREG_GPIO_31_24_SOFTRESET_MASK);
                            
    /* Clear any previously pended MSS GPIO interrupt */
    for(inc = 0U; inc < NB_OF_GPIO; ++inc)
    87be:	f04f 0300 	mov.w	r3, #0
    87c2:	607b      	str	r3, [r7, #4]
    87c4:	e017      	b.n	87f6 <MSS_GPIO_init+0x6e>
    {
        NVIC_DisableIRQ(g_gpio_irqn_lut[inc]);
    87c6:	687a      	ldr	r2, [r7, #4]
    87c8:	f24b 03f8 	movw	r3, #45304	; 0xb0f8
    87cc:	f2c0 0300 	movt	r3, #0
    87d0:	5c9b      	ldrb	r3, [r3, r2]
    87d2:	b25b      	sxtb	r3, r3
    87d4:	4618      	mov	r0, r3
    87d6:	f7ff ff9b 	bl	8710 <NVIC_DisableIRQ>
        NVIC_ClearPendingIRQ(g_gpio_irqn_lut[inc]);
    87da:	687a      	ldr	r2, [r7, #4]
    87dc:	f24b 03f8 	movw	r3, #45304	; 0xb0f8
    87e0:	f2c0 0300 	movt	r3, #0
    87e4:	5c9b      	ldrb	r3, [r3, r2]
    87e6:	b25b      	sxtb	r3, r3
    87e8:	4618      	mov	r0, r3
    87ea:	f7ff ffaf 	bl	874c <NVIC_ClearPendingIRQ>
                            SYSREG_GPIO_15_8_SOFTRESET_MASK |
                            SYSREG_GPIO_23_16_SOFTRESET_MASK |
                            SYSREG_GPIO_31_24_SOFTRESET_MASK);
                            
    /* Clear any previously pended MSS GPIO interrupt */
    for(inc = 0U; inc < NB_OF_GPIO; ++inc)
    87ee:	687b      	ldr	r3, [r7, #4]
    87f0:	f103 0301 	add.w	r3, r3, #1
    87f4:	607b      	str	r3, [r7, #4]
    87f6:	687b      	ldr	r3, [r7, #4]
    87f8:	2b1f      	cmp	r3, #31
    87fa:	d9e4      	bls.n	87c6 <MSS_GPIO_init+0x3e>
    {
        NVIC_DisableIRQ(g_gpio_irqn_lut[inc]);
        NVIC_ClearPendingIRQ(g_gpio_irqn_lut[inc]);
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~(SYSREG_GPIO_7_0_SOFTRESET_MASK |
    87fc:	f248 0300 	movw	r3, #32768	; 0x8000
    8800:	f2c4 0303 	movt	r3, #16387	; 0x4003
    8804:	f248 0200 	movw	r2, #32768	; 0x8000
    8808:	f2c4 0203 	movt	r2, #16387	; 0x4003
    880c:	6c92      	ldr	r2, [r2, #72]	; 0x48
    880e:	f022 72f0 	bic.w	r2, r2, #31457280	; 0x1e00000
    8812:	649a      	str	r2, [r3, #72]	; 0x48
                             SYSREG_GPIO_15_8_SOFTRESET_MASK |
                             SYSREG_GPIO_23_16_SOFTRESET_MASK |
                             SYSREG_GPIO_31_24_SOFTRESET_MASK);
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    8814:	f248 0300 	movw	r3, #32768	; 0x8000
    8818:	f2c4 0303 	movt	r3, #16387	; 0x4003
    881c:	f248 0200 	movw	r2, #32768	; 0x8000
    8820:	f2c4 0203 	movt	r2, #16387	; 0x4003
    8824:	6c92      	ldr	r2, [r2, #72]	; 0x48
    8826:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
    882a:	649a      	str	r2, [r3, #72]	; 0x48
}
    882c:	f107 0708 	add.w	r7, r7, #8
    8830:	46bd      	mov	sp, r7
    8832:	bd80      	pop	{r7, pc}

00008834 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    8834:	b480      	push	{r7}
    8836:	b085      	sub	sp, #20
    8838:	af00      	add	r7, sp, #0
    883a:	4603      	mov	r3, r0
    883c:	6039      	str	r1, [r7, #0]
    883e:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    8840:	79fb      	ldrb	r3, [r7, #7]
    8842:	60fb      	str	r3, [r7, #12]
    
    ASSERT(gpio_idx < NB_OF_GPIO);
    8844:	68fb      	ldr	r3, [r7, #12]
    8846:	2b1f      	cmp	r3, #31
    8848:	d900      	bls.n	884c <MSS_GPIO_config+0x18>
    884a:	be00      	bkpt	0x0000

    if(gpio_idx < NB_OF_GPIO)
    884c:	68fb      	ldr	r3, [r7, #12]
    884e:	2b1f      	cmp	r3, #31
    8850:	d808      	bhi.n	8864 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    8852:	68fa      	ldr	r2, [r7, #12]
    8854:	f24b 0378 	movw	r3, #45176	; 0xb078
    8858:	f2c0 0300 	movt	r3, #0
    885c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8860:	683a      	ldr	r2, [r7, #0]
    8862:	601a      	str	r2, [r3, #0]
    }
}
    8864:	f107 0714 	add.w	r7, r7, #20
    8868:	46bd      	mov	sp, r7
    886a:	bc80      	pop	{r7}
    886c:	4770      	bx	lr
    886e:	bf00      	nop

00008870 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t port_id,
    uint8_t value
)
{
    8870:	b480      	push	{r7}
    8872:	b085      	sub	sp, #20
    8874:	af00      	add	r7, sp, #0
    8876:	4602      	mov	r2, r0
    8878:	460b      	mov	r3, r1
    887a:	71fa      	strb	r2, [r7, #7]
    887c:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_setting;
    uint32_t gpio_idx = (uint32_t)port_id;
    887e:	79fb      	ldrb	r3, [r7, #7]
    8880:	60fb      	str	r3, [r7, #12]
    
    ASSERT(gpio_idx < NB_OF_GPIO);
    8882:	68fb      	ldr	r3, [r7, #12]
    8884:	2b1f      	cmp	r3, #31
    8886:	d900      	bls.n	888a <MSS_GPIO_set_output+0x1a>
    8888:	be00      	bkpt	0x0000
    
    if(gpio_idx < NB_OF_GPIO)
    888a:	68fb      	ldr	r3, [r7, #12]
    888c:	2b1f      	cmp	r3, #31
    888e:	d822      	bhi.n	88d6 <MSS_GPIO_set_output+0x66>
    {
        gpio_setting = GPIO->GPIO_OUT;
    8890:	f243 0300 	movw	r3, #12288	; 0x3000
    8894:	f2c4 0301 	movt	r3, #16385	; 0x4001
    8898:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    889c:	60bb      	str	r3, [r7, #8]
        gpio_setting &= ~((uint32_t)0x01u << gpio_idx);
    889e:	68fb      	ldr	r3, [r7, #12]
    88a0:	f04f 0201 	mov.w	r2, #1
    88a4:	fa02 f303 	lsl.w	r3, r2, r3
    88a8:	ea6f 0303 	mvn.w	r3, r3
    88ac:	68ba      	ldr	r2, [r7, #8]
    88ae:	ea02 0303 	and.w	r3, r2, r3
    88b2:	60bb      	str	r3, [r7, #8]
        gpio_setting |= ((uint32_t)value & 0x01u) << gpio_idx;
    88b4:	79bb      	ldrb	r3, [r7, #6]
    88b6:	f003 0201 	and.w	r2, r3, #1
    88ba:	68fb      	ldr	r3, [r7, #12]
    88bc:	fa02 f303 	lsl.w	r3, r2, r3
    88c0:	68ba      	ldr	r2, [r7, #8]
    88c2:	ea42 0303 	orr.w	r3, r2, r3
    88c6:	60bb      	str	r3, [r7, #8]
        GPIO->GPIO_OUT = gpio_setting;
    88c8:	f243 0300 	movw	r3, #12288	; 0x3000
    88cc:	f2c4 0301 	movt	r3, #16385	; 0x4001
    88d0:	68ba      	ldr	r2, [r7, #8]
    88d2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }
}
    88d6:	f107 0714 	add.w	r7, r7, #20
    88da:	46bd      	mov	sp, r7
    88dc:	bc80      	pop	{r7}
    88de:	4770      	bx	lr

000088e0 <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
    88e0:	b580      	push	{r7, lr}
    88e2:	b084      	sub	sp, #16
    88e4:	af00      	add	r7, sp, #0
    88e6:	4603      	mov	r3, r0
    88e8:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    88ea:	79fb      	ldrb	r3, [r7, #7]
    88ec:	60fb      	str	r3, [r7, #12]
    
    ASSERT(gpio_idx < NB_OF_GPIO);
    88ee:	68fb      	ldr	r3, [r7, #12]
    88f0:	2b1f      	cmp	r3, #31
    88f2:	d900      	bls.n	88f6 <MSS_GPIO_enable_irq+0x16>
    88f4:	be00      	bkpt	0x0000
    
    if(gpio_idx < NB_OF_GPIO)
    88f6:	68fb      	ldr	r3, [r7, #12]
    88f8:	2b1f      	cmp	r3, #31
    88fa:	d81d      	bhi.n	8938 <MSS_GPIO_enable_irq+0x58>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    88fc:	68fa      	ldr	r2, [r7, #12]
    88fe:	f24b 0378 	movw	r3, #45176	; 0xb078
    8902:	f2c0 0300 	movt	r3, #0
    8906:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    890a:	681b      	ldr	r3, [r3, #0]
    890c:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    890e:	68fa      	ldr	r2, [r7, #12]
    8910:	f24b 0378 	movw	r3, #45176	; 0xb078
    8914:	f2c0 0300 	movt	r3, #0
    8918:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    891c:	68ba      	ldr	r2, [r7, #8]
    891e:	f042 0208 	orr.w	r2, r2, #8
    8922:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ(g_gpio_irqn_lut[gpio_idx]);
    8924:	68fa      	ldr	r2, [r7, #12]
    8926:	f24b 03f8 	movw	r3, #45304	; 0xb0f8
    892a:	f2c0 0300 	movt	r3, #0
    892e:	5c9b      	ldrb	r3, [r3, r2]
    8930:	b25b      	sxtb	r3, r3
    8932:	4618      	mov	r0, r3
    8934:	f7ff fed0 	bl	86d8 <NVIC_EnableIRQ>
    }
}
    8938:	f107 0710 	add.w	r7, r7, #16
    893c:	46bd      	mov	sp, r7
    893e:	bd80      	pop	{r7, pc}

00008940 <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
    8940:	b480      	push	{r7}
    8942:	b085      	sub	sp, #20
    8944:	af00      	add	r7, sp, #0
    8946:	4603      	mov	r3, r0
    8948:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    894a:	79fb      	ldrb	r3, [r7, #7]
    894c:	60fb      	str	r3, [r7, #12]
    
    ASSERT(gpio_idx < NB_OF_GPIO);
    894e:	68fb      	ldr	r3, [r7, #12]
    8950:	2b1f      	cmp	r3, #31
    8952:	d900      	bls.n	8956 <MSS_GPIO_clear_irq+0x16>
    8954:	be00      	bkpt	0x0000
    
    if(gpio_idx < NB_OF_GPIO)
    8956:	68fb      	ldr	r3, [r7, #12]
    8958:	2b1f      	cmp	r3, #31
    895a:	d80a      	bhi.n	8972 <MSS_GPIO_clear_irq+0x32>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    895c:	f243 0300 	movw	r3, #12288	; 0x3000
    8960:	f2c4 0301 	movt	r3, #16385	; 0x4001
    8964:	68fa      	ldr	r2, [r7, #12]
    8966:	f04f 0101 	mov.w	r1, #1
    896a:	fa01 f202 	lsl.w	r2, r1, r2
    896e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
    __ASM volatile ("dsb");
    8972:	f3bf 8f4f 	dsb	sy

}
    8976:	f107 0714 	add.w	r7, r7, #20
    897a:	46bd      	mov	sp, r7
    897c:	bc80      	pop	{r7}
    897e:	4770      	bx	lr

00008980 <TMR_init>:
    addr_t address,
    uint8_t mode,
    uint32_t prescale,
    uint32_t load_value
)
{
    8980:	b580      	push	{r7, lr}
    8982:	b084      	sub	sp, #16
    8984:	af00      	add	r7, sp, #0
    8986:	60f8      	str	r0, [r7, #12]
    8988:	60b9      	str	r1, [r7, #8]
    898a:	603b      	str	r3, [r7, #0]
    898c:	4613      	mov	r3, r2
    898e:	71fb      	strb	r3, [r7, #7]
    HAL_ASSERT( this_timer != NULL_timer_instance )
    8990:	f240 3398 	movw	r3, #920	; 0x398
    8994:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8998:	681b      	ldr	r3, [r3, #0]
    899a:	68fa      	ldr	r2, [r7, #12]
    899c:	429a      	cmp	r2, r3
    899e:	d100      	bne.n	89a2 <TMR_init+0x22>
    89a0:	be00      	bkpt	0x0000
    HAL_ASSERT( prescale <= PRESCALER_DIV_1024 )
    89a2:	683b      	ldr	r3, [r7, #0]
    89a4:	2b09      	cmp	r3, #9
    89a6:	d900      	bls.n	89aa <TMR_init+0x2a>
    89a8:	be00      	bkpt	0x0000
    HAL_ASSERT( load_value != 0 )
    89aa:	69bb      	ldr	r3, [r7, #24]
    89ac:	2b00      	cmp	r3, #0
    89ae:	d100      	bne.n	89b2 <TMR_init+0x32>
    89b0:	be00      	bkpt	0x0000
    
    this_timer->base_address = address;
    89b2:	68fb      	ldr	r3, [r7, #12]
    89b4:	68ba      	ldr	r2, [r7, #8]
    89b6:	601a      	str	r2, [r3, #0]

    /* Disable interrupts. */
    HAL_set_32bit_reg_field( address, InterruptEnable,0 );
    89b8:	68bb      	ldr	r3, [r7, #8]
    89ba:	f103 0308 	add.w	r3, r3, #8
    89be:	4618      	mov	r0, r3
    89c0:	f04f 0101 	mov.w	r1, #1
    89c4:	f04f 0202 	mov.w	r2, #2
    89c8:	f04f 0300 	mov.w	r3, #0
    89cc:	f7fd f916 	bl	5bfc <HW_set_32bit_reg_field>

    /* Disable timer. */
    HAL_set_32bit_reg_field( address, TimerEnable, 0 );
    89d0:	68bb      	ldr	r3, [r7, #8]
    89d2:	f103 0308 	add.w	r3, r3, #8
    89d6:	4618      	mov	r0, r3
    89d8:	f04f 0100 	mov.w	r1, #0
    89dc:	f04f 0201 	mov.w	r2, #1
    89e0:	f04f 0300 	mov.w	r3, #0
    89e4:	f7fd f90a 	bl	5bfc <HW_set_32bit_reg_field>

    /* Clear pending interrupt. */
    HAL_set_32bit_reg( address, TimerIntClr, 1 );
    89e8:	68bb      	ldr	r3, [r7, #8]
    89ea:	f103 0310 	add.w	r3, r3, #16
    89ee:	4618      	mov	r0, r3
    89f0:	f04f 0101 	mov.w	r1, #1
    89f4:	f7fd f8fe 	bl	5bf4 <HW_set_32bit_reg>

    /* Configure prescaler and load value. */    
    HAL_set_32bit_reg( address, TimerPrescale, prescale );
    89f8:	68bb      	ldr	r3, [r7, #8]
    89fa:	f103 030c 	add.w	r3, r3, #12
    89fe:	4618      	mov	r0, r3
    8a00:	6839      	ldr	r1, [r7, #0]
    8a02:	f7fd f8f7 	bl	5bf4 <HW_set_32bit_reg>
    HAL_set_32bit_reg( address, TimerLoad, load_value );
    8a06:	68b8      	ldr	r0, [r7, #8]
    8a08:	69b9      	ldr	r1, [r7, #24]
    8a0a:	f7fd f8f3 	bl	5bf4 <HW_set_32bit_reg>

    /* Set the interrupt mode. */
    if ( mode == TMR_CONTINUOUS_MODE )
    8a0e:	79fb      	ldrb	r3, [r7, #7]
    8a10:	2b00      	cmp	r3, #0
    8a12:	d10c      	bne.n	8a2e <TMR_init+0xae>
    {
        HAL_set_32bit_reg_field( address, TimerMode, 0 );
    8a14:	68bb      	ldr	r3, [r7, #8]
    8a16:	f103 0308 	add.w	r3, r3, #8
    8a1a:	4618      	mov	r0, r3
    8a1c:	f04f 0102 	mov.w	r1, #2
    8a20:	f04f 0204 	mov.w	r2, #4
    8a24:	f04f 0300 	mov.w	r3, #0
    8a28:	f7fd f8e8 	bl	5bfc <HW_set_32bit_reg_field>
    8a2c:	e00b      	b.n	8a46 <TMR_init+0xc6>
    }
    else
    {
        /* TMR_ONE_SHOT_MODE */
        HAL_set_32bit_reg_field( address, TimerMode, 1 );
    8a2e:	68bb      	ldr	r3, [r7, #8]
    8a30:	f103 0308 	add.w	r3, r3, #8
    8a34:	4618      	mov	r0, r3
    8a36:	f04f 0102 	mov.w	r1, #2
    8a3a:	f04f 0204 	mov.w	r2, #4
    8a3e:	f04f 0301 	mov.w	r3, #1
    8a42:	f7fd f8db 	bl	5bfc <HW_set_32bit_reg_field>
    }
}
    8a46:	f107 0710 	add.w	r7, r7, #16
    8a4a:	46bd      	mov	sp, r7
    8a4c:	bd80      	pop	{r7, pc}
    8a4e:	bf00      	nop

00008a50 <TMR_start>:
void
TMR_start
(
    timer_instance_t * this_timer
)
{
    8a50:	b580      	push	{r7, lr}
    8a52:	b082      	sub	sp, #8
    8a54:	af00      	add	r7, sp, #0
    8a56:	6078      	str	r0, [r7, #4]
    HAL_ASSERT( this_timer != NULL_timer_instance )
    8a58:	f240 3398 	movw	r3, #920	; 0x398
    8a5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8a60:	681b      	ldr	r3, [r3, #0]
    8a62:	687a      	ldr	r2, [r7, #4]
    8a64:	429a      	cmp	r2, r3
    8a66:	d100      	bne.n	8a6a <TMR_start+0x1a>
    8a68:	be00      	bkpt	0x0000
    
    HAL_set_32bit_reg_field( this_timer->base_address, TimerEnable, 1 );
    8a6a:	687b      	ldr	r3, [r7, #4]
    8a6c:	681b      	ldr	r3, [r3, #0]
    8a6e:	f103 0308 	add.w	r3, r3, #8
    8a72:	4618      	mov	r0, r3
    8a74:	f04f 0100 	mov.w	r1, #0
    8a78:	f04f 0201 	mov.w	r2, #1
    8a7c:	f04f 0301 	mov.w	r3, #1
    8a80:	f7fd f8bc 	bl	5bfc <HW_set_32bit_reg_field>
}
    8a84:	f107 0708 	add.w	r7, r7, #8
    8a88:	46bd      	mov	sp, r7
    8a8a:	bd80      	pop	{r7, pc}

00008a8c <TMR_stop>:
void
TMR_stop
(
    timer_instance_t * this_timer
)
{
    8a8c:	b580      	push	{r7, lr}
    8a8e:	b082      	sub	sp, #8
    8a90:	af00      	add	r7, sp, #0
    8a92:	6078      	str	r0, [r7, #4]
    HAL_ASSERT( this_timer != NULL_timer_instance )
    8a94:	f240 3398 	movw	r3, #920	; 0x398
    8a98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8a9c:	681b      	ldr	r3, [r3, #0]
    8a9e:	687a      	ldr	r2, [r7, #4]
    8aa0:	429a      	cmp	r2, r3
    8aa2:	d100      	bne.n	8aa6 <TMR_stop+0x1a>
    8aa4:	be00      	bkpt	0x0000
    
    HAL_set_32bit_reg_field( this_timer->base_address, TimerEnable, 0 );
    8aa6:	687b      	ldr	r3, [r7, #4]
    8aa8:	681b      	ldr	r3, [r3, #0]
    8aaa:	f103 0308 	add.w	r3, r3, #8
    8aae:	4618      	mov	r0, r3
    8ab0:	f04f 0100 	mov.w	r1, #0
    8ab4:	f04f 0201 	mov.w	r2, #1
    8ab8:	f04f 0300 	mov.w	r3, #0
    8abc:	f7fd f89e 	bl	5bfc <HW_set_32bit_reg_field>
}
    8ac0:	f107 0708 	add.w	r7, r7, #8
    8ac4:	46bd      	mov	sp, r7
    8ac6:	bd80      	pop	{r7, pc}

00008ac8 <TMR_enable_int>:
void
TMR_enable_int
(
    timer_instance_t * this_timer
)
{
    8ac8:	b580      	push	{r7, lr}
    8aca:	b082      	sub	sp, #8
    8acc:	af00      	add	r7, sp, #0
    8ace:	6078      	str	r0, [r7, #4]
    HAL_ASSERT( this_timer != NULL_timer_instance )
    8ad0:	f240 3398 	movw	r3, #920	; 0x398
    8ad4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8ad8:	681b      	ldr	r3, [r3, #0]
    8ada:	687a      	ldr	r2, [r7, #4]
    8adc:	429a      	cmp	r2, r3
    8ade:	d100      	bne.n	8ae2 <TMR_enable_int+0x1a>
    8ae0:	be00      	bkpt	0x0000
    
    HAL_set_32bit_reg_field( this_timer->base_address, InterruptEnable, 1 );
    8ae2:	687b      	ldr	r3, [r7, #4]
    8ae4:	681b      	ldr	r3, [r3, #0]
    8ae6:	f103 0308 	add.w	r3, r3, #8
    8aea:	4618      	mov	r0, r3
    8aec:	f04f 0101 	mov.w	r1, #1
    8af0:	f04f 0202 	mov.w	r2, #2
    8af4:	f04f 0301 	mov.w	r3, #1
    8af8:	f7fd f880 	bl	5bfc <HW_set_32bit_reg_field>
}
    8afc:	f107 0708 	add.w	r7, r7, #8
    8b00:	46bd      	mov	sp, r7
    8b02:	bd80      	pop	{r7, pc}

00008b04 <TMR_clear_int>:
void
TMR_clear_int
(
    timer_instance_t * this_timer
)
{
    8b04:	b580      	push	{r7, lr}
    8b06:	b082      	sub	sp, #8
    8b08:	af00      	add	r7, sp, #0
    8b0a:	6078      	str	r0, [r7, #4]
    HAL_ASSERT( this_timer != NULL_timer_instance )
    8b0c:	f240 3398 	movw	r3, #920	; 0x398
    8b10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8b14:	681b      	ldr	r3, [r3, #0]
    8b16:	687a      	ldr	r2, [r7, #4]
    8b18:	429a      	cmp	r2, r3
    8b1a:	d100      	bne.n	8b1e <TMR_clear_int+0x1a>
    8b1c:	be00      	bkpt	0x0000
    
    HAL_set_32bit_reg( this_timer->base_address, TimerIntClr, 0x01 );
    8b1e:	687b      	ldr	r3, [r7, #4]
    8b20:	681b      	ldr	r3, [r3, #0]
    8b22:	f103 0310 	add.w	r3, r3, #16
    8b26:	4618      	mov	r0, r3
    8b28:	f04f 0101 	mov.w	r1, #1
    8b2c:	f7fd f862 	bl	5bf4 <HW_set_32bit_reg>
}
    8b30:	f107 0708 	add.w	r7, r7, #8
    8b34:	46bd      	mov	sp, r7
    8b36:	bd80      	pop	{r7, pc}

00008b38 <SPI_init>:
(
    spi_instance_t * this_spi,
    addr_t base_addr,
    uint16_t fifo_depth
)
{
    8b38:	b580      	push	{r7, lr}
    8b3a:	b084      	sub	sp, #16
    8b3c:	af00      	add	r7, sp, #0
    8b3e:	60f8      	str	r0, [r7, #12]
    8b40:	60b9      	str	r1, [r7, #8]
    8b42:	4613      	mov	r3, r2
    8b44:	80fb      	strh	r3, [r7, #6]
    HAL_ASSERT( NULL_INSTANCE != this_spi );
    8b46:	68fb      	ldr	r3, [r7, #12]
    8b48:	2b00      	cmp	r3, #0
    8b4a:	d100      	bne.n	8b4e <SPI_init+0x16>
    8b4c:	be00      	bkpt	0x0000
    HAL_ASSERT( NULL_ADDR != base_addr );
    8b4e:	68bb      	ldr	r3, [r7, #8]
    8b50:	2b00      	cmp	r3, #0
    8b52:	d100      	bne.n	8b56 <SPI_init+0x1e>
    8b54:	be00      	bkpt	0x0000
    HAL_ASSERT( SPI_MAX_FIFO_DEPTH  >= fifo_depth );
    8b56:	88fb      	ldrh	r3, [r7, #6]
    8b58:	2b20      	cmp	r3, #32
    8b5a:	d900      	bls.n	8b5e <SPI_init+0x26>
    8b5c:	be00      	bkpt	0x0000
    HAL_ASSERT( SPI_MIN_FIFO_DEPTH  <= fifo_depth );
    8b5e:	88fb      	ldrh	r3, [r7, #6]
    8b60:	2b00      	cmp	r3, #0
    8b62:	d100      	bne.n	8b66 <SPI_init+0x2e>
    8b64:	be00      	bkpt	0x0000

    if( ( NULL_INSTANCE != this_spi ) && ( base_addr != NULL_ADDR ) )
    8b66:	68fb      	ldr	r3, [r7, #12]
    8b68:	2b00      	cmp	r3, #0
    8b6a:	d052      	beq.n	8c12 <SPI_init+0xda>
    8b6c:	68bb      	ldr	r3, [r7, #8]
    8b6e:	2b00      	cmp	r3, #0
    8b70:	d04f      	beq.n	8c12 <SPI_init+0xda>
         * Relies on the fact that byte filling with 0x00 will equate
         * to 0 for any non byte sized items too.
         */

        /* First fill struct with 0s */
        memset( this_spi, 0, sizeof(spi_instance_t) );
    8b72:	68f8      	ldr	r0, [r7, #12]
    8b74:	f04f 0100 	mov.w	r1, #0
    8b78:	f04f 0248 	mov.w	r2, #72	; 0x48
    8b7c:	f002 f9f6 	bl	af6c <memset>

        /* Configure CoreSPI instance attributes */
        this_spi->base_addr = (addr_t)base_addr;
    8b80:	68fb      	ldr	r3, [r7, #12]
    8b82:	68ba      	ldr	r2, [r7, #8]
    8b84:	601a      	str	r2, [r3, #0]

        /* Store FIFO depth or fall back to minimum if out of range */
        if( ( SPI_MAX_FIFO_DEPTH  >= fifo_depth ) && ( SPI_MIN_FIFO_DEPTH  <= fifo_depth ) )
    8b86:	88fb      	ldrh	r3, [r7, #6]
    8b88:	2b20      	cmp	r3, #32
    8b8a:	d807      	bhi.n	8b9c <SPI_init+0x64>
    8b8c:	88fb      	ldrh	r3, [r7, #6]
    8b8e:	2b00      	cmp	r3, #0
    8b90:	d004      	beq.n	8b9c <SPI_init+0x64>
        {
            this_spi->fifo_depth = fifo_depth;
    8b92:	68fb      	ldr	r3, [r7, #12]
    8b94:	88fa      	ldrh	r2, [r7, #6]
    8b96:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

        /* Configure CoreSPI instance attributes */
        this_spi->base_addr = (addr_t)base_addr;

        /* Store FIFO depth or fall back to minimum if out of range */
        if( ( SPI_MAX_FIFO_DEPTH  >= fifo_depth ) && ( SPI_MIN_FIFO_DEPTH  <= fifo_depth ) )
    8b9a:	e004      	b.n	8ba6 <SPI_init+0x6e>
        {
            this_spi->fifo_depth = fifo_depth;
        }
        else
        {
            this_spi->fifo_depth = SPI_MIN_FIFO_DEPTH;
    8b9c:	68fb      	ldr	r3, [r7, #12]
    8b9e:	f04f 0201 	mov.w	r2, #1
    8ba2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        }
        /* Make sure the CoreSPI is disabled while we configure it */
        HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );
    8ba6:	68fb      	ldr	r3, [r7, #12]
    8ba8:	681b      	ldr	r3, [r3, #0]
    8baa:	4618      	mov	r0, r3
    8bac:	f04f 0100 	mov.w	r1, #0
    8bb0:	f04f 0201 	mov.w	r2, #1
    8bb4:	f04f 0300 	mov.w	r3, #0
    8bb8:	f7fd f850 	bl	5c5c <HW_set_8bit_reg_field>

        /* Ensure all slaves are deselected */
        HAL_set_8bit_reg( this_spi->base_addr, SSEL, 0u );
    8bbc:	68fb      	ldr	r3, [r7, #12]
    8bbe:	681b      	ldr	r3, [r3, #0]
    8bc0:	f103 0324 	add.w	r3, r3, #36	; 0x24
    8bc4:	4618      	mov	r0, r3
    8bc6:	f04f 0100 	mov.w	r1, #0
    8bca:	f7fd f843 	bl	5c54 <HW_set_8bit_reg>

        /* Flush the receive and transmit FIFOs*/
        HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
    8bce:	68fb      	ldr	r3, [r7, #12]
    8bd0:	681b      	ldr	r3, [r3, #0]
    8bd2:	f103 031c 	add.w	r3, r3, #28
    8bd6:	4618      	mov	r0, r3
    8bd8:	f04f 0103 	mov.w	r1, #3
    8bdc:	f7fd f83a 	bl	5c54 <HW_set_8bit_reg>

        /* Clear all interrupts */
        HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
    8be0:	68fb      	ldr	r3, [r7, #12]
    8be2:	681b      	ldr	r3, [r3, #0]
    8be4:	f103 0304 	add.w	r3, r3, #4
    8be8:	4618      	mov	r0, r3
    8bea:	f04f 01ff 	mov.w	r1, #255	; 0xff
    8bee:	f7fd f831 	bl	5c54 <HW_set_8bit_reg>

        /* Ensure RXAVAIL, TXRFM, SSEND and CMDINT are disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL2, 0u );
    8bf2:	68fb      	ldr	r3, [r7, #12]
    8bf4:	681b      	ldr	r3, [r3, #0]
    8bf6:	f103 0318 	add.w	r3, r3, #24
    8bfa:	4618      	mov	r0, r3
    8bfc:	f04f 0100 	mov.w	r1, #0
    8c00:	f7fd f828 	bl	5c54 <HW_set_8bit_reg>
        /*
         * Enable the CoreSPI in the reset default of master mode
         * with TXUNDERRUN, RXOVFLOW and TXDONE interrupts disabled.
         * The driver does not currently use interrupts in master mode.
         */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL1,  ENABLE | CTRL1_MASTER_MASK );
    8c04:	68fb      	ldr	r3, [r7, #12]
    8c06:	681b      	ldr	r3, [r3, #0]
    8c08:	4618      	mov	r0, r3
    8c0a:	f04f 0103 	mov.w	r1, #3
    8c0e:	f7fd f821 	bl	5c54 <HW_set_8bit_reg>
    }
}
    8c12:	f107 0710 	add.w	r7, r7, #16
    8c16:	46bd      	mov	sp, r7
    8c18:	bd80      	pop	{r7, pc}
    8c1a:	bf00      	nop

00008c1c <SPI_configure_master_mode>:
 */
void SPI_configure_master_mode
(
    spi_instance_t * this_spi
)
{
    8c1c:	b580      	push	{r7, lr}
    8c1e:	b082      	sub	sp, #8
    8c20:	af00      	add	r7, sp, #0
    8c22:	6078      	str	r0, [r7, #4]
    HAL_ASSERT( NULL_INSTANCE != this_spi );
    8c24:	687b      	ldr	r3, [r7, #4]
    8c26:	2b00      	cmp	r3, #0
    8c28:	d100      	bne.n	8c2c <SPI_configure_master_mode+0x10>
    8c2a:	be00      	bkpt	0x0000
    
    if( NULL_INSTANCE != this_spi )
    8c2c:	687b      	ldr	r3, [r7, #4]
    8c2e:	2b00      	cmp	r3, #0
    8c30:	d031      	beq.n	8c96 <SPI_configure_master_mode+0x7a>
    {
        /* Disable the CoreSPI for a little while, while we configure the CoreSPI */
        HAL_set_8bit_reg_field(this_spi->base_addr, CTRL1_ENABLE, DISABLE);
    8c32:	687b      	ldr	r3, [r7, #4]
    8c34:	681b      	ldr	r3, [r3, #0]
    8c36:	4618      	mov	r0, r3
    8c38:	f04f 0100 	mov.w	r1, #0
    8c3c:	f04f 0201 	mov.w	r2, #1
    8c40:	f04f 0300 	mov.w	r3, #0
    8c44:	f7fd f80a 	bl	5c5c <HW_set_8bit_reg_field>

        /* Reset slave transfer mode to unknown in case it has been set previously */
        this_spi->slave_xfer_mode = SPI_SLAVE_XFER_NONE;
    8c48:	687b      	ldr	r3, [r7, #4]
    8c4a:	f04f 0200 	mov.w	r2, #0
    8c4e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

        /* Flush the receive and transmit FIFOs*/
        HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
    8c52:	687b      	ldr	r3, [r7, #4]
    8c54:	681b      	ldr	r3, [r3, #0]
    8c56:	f103 031c 	add.w	r3, r3, #28
    8c5a:	4618      	mov	r0, r3
    8c5c:	f04f 0103 	mov.w	r1, #3
    8c60:	f7fc fff8 	bl	5c54 <HW_set_8bit_reg>

        /* Clear all interrupts */
        HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
    8c64:	687b      	ldr	r3, [r7, #4]
    8c66:	681b      	ldr	r3, [r3, #0]
    8c68:	f103 0304 	add.w	r3, r3, #4
    8c6c:	4618      	mov	r0, r3
    8c6e:	f04f 01ff 	mov.w	r1, #255	; 0xff
    8c72:	f7fc ffef 	bl	5c54 <HW_set_8bit_reg>

        /* Ensure RXAVAIL, TXRFM, SSEND and CMDINT are disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL2, 0u );
    8c76:	687b      	ldr	r3, [r7, #4]
    8c78:	681b      	ldr	r3, [r3, #0]
    8c7a:	f103 0318 	add.w	r3, r3, #24
    8c7e:	4618      	mov	r0, r3
    8c80:	f04f 0100 	mov.w	r1, #0
    8c84:	f7fc ffe6 	bl	5c54 <HW_set_8bit_reg>

        /* Enable the CoreSPI in master mode with TXUNDERRUN, RXOVFLOW and TXDONE interrupts disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL1, ENABLE | CTRL1_MASTER_MASK );
    8c88:	687b      	ldr	r3, [r7, #4]
    8c8a:	681b      	ldr	r3, [r3, #0]
    8c8c:	4618      	mov	r0, r3
    8c8e:	f04f 0103 	mov.w	r1, #3
    8c92:	f7fc ffdf 	bl	5c54 <HW_set_8bit_reg>
    }
}
    8c96:	f107 0708 	add.w	r7, r7, #8
    8c9a:	46bd      	mov	sp, r7
    8c9c:	bd80      	pop	{r7, pc}
    8c9e:	bf00      	nop

00008ca0 <SPI_set_slave_select>:
void SPI_set_slave_select
(
    spi_instance_t * this_spi,
    spi_slave_t slave
)
{
    8ca0:	b580      	push	{r7, lr}
    8ca2:	b084      	sub	sp, #16
    8ca4:	af00      	add	r7, sp, #0
    8ca6:	6078      	str	r0, [r7, #4]
    8ca8:	460b      	mov	r3, r1
    8caa:	70fb      	strb	r3, [r7, #3]
    spi_slave_t temp = (spi_slave_t)(0x00u) ;
    8cac:	f04f 0300 	mov.w	r3, #0
    8cb0:	73fb      	strb	r3, [r7, #15]

    HAL_ASSERT( NULL_INSTANCE != this_spi );
    8cb2:	687b      	ldr	r3, [r7, #4]
    8cb4:	2b00      	cmp	r3, #0
    8cb6:	d100      	bne.n	8cba <SPI_set_slave_select+0x1a>
    8cb8:	be00      	bkpt	0x0000
    HAL_ASSERT( SPI_MAX_NB_OF_SLAVES > slave );
    8cba:	78fb      	ldrb	r3, [r7, #3]
    8cbc:	2b07      	cmp	r3, #7
    8cbe:	d900      	bls.n	8cc2 <SPI_set_slave_select+0x22>
    8cc0:	be00      	bkpt	0x0000
    
    if( ( NULL_INSTANCE != this_spi ) && ( SPI_MAX_NB_OF_SLAVES > slave ) )
    8cc2:	687b      	ldr	r3, [r7, #4]
    8cc4:	2b00      	cmp	r3, #0
    8cc6:	d03a      	beq.n	8d3e <SPI_set_slave_select+0x9e>
    8cc8:	78fb      	ldrb	r3, [r7, #3]
    8cca:	2b07      	cmp	r3, #7
    8ccc:	d837      	bhi.n	8d3e <SPI_set_slave_select+0x9e>
    {
        /* This function is only intended to be used with an SPI master */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
    8cce:	687b      	ldr	r3, [r7, #4]
    8cd0:	681b      	ldr	r3, [r3, #0]
    8cd2:	4618      	mov	r0, r3
    8cd4:	f04f 0101 	mov.w	r1, #1
    8cd8:	f04f 0202 	mov.w	r2, #2
    8cdc:	f7fc ffcc 	bl	5c78 <HW_get_8bit_reg_field>
    8ce0:	4603      	mov	r3, r0
    8ce2:	2b00      	cmp	r3, #0
    8ce4:	d02b      	beq.n	8d3e <SPI_set_slave_select+0x9e>
        {
            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW ) )
    8ce6:	687b      	ldr	r3, [r7, #4]
    8ce8:	681b      	ldr	r3, [r3, #0]
    8cea:	f103 0320 	add.w	r3, r3, #32
    8cee:	4618      	mov	r0, r3
    8cf0:	f04f 0104 	mov.w	r1, #4
    8cf4:	f04f 0210 	mov.w	r2, #16
    8cf8:	f7fc ffbe 	bl	5c78 <HW_get_8bit_reg_field>
    8cfc:	4603      	mov	r3, r0
    8cfe:	2b01      	cmp	r3, #1
    8d00:	d102      	bne.n	8d08 <SPI_set_slave_select+0x68>
            {
                 recover_from_rx_overflow( this_spi );
    8d02:	6878      	ldr	r0, [r7, #4]
    8d04:	f000 fa76 	bl	91f4 <recover_from_rx_overflow>
            }
            /* Set the correct slave select bit */
            temp = (spi_slave_t)( HAL_get_8bit_reg( this_spi->base_addr, SSEL ) | ((uint32_t)1u << (uint32_t)slave) );
    8d08:	687b      	ldr	r3, [r7, #4]
    8d0a:	681b      	ldr	r3, [r3, #0]
    8d0c:	f103 0324 	add.w	r3, r3, #36	; 0x24
    8d10:	4618      	mov	r0, r3
    8d12:	f7fc ffa1 	bl	5c58 <HW_get_8bit_reg>
    8d16:	4603      	mov	r3, r0
    8d18:	461a      	mov	r2, r3
    8d1a:	78fb      	ldrb	r3, [r7, #3]
    8d1c:	f04f 0101 	mov.w	r1, #1
    8d20:	fa01 f303 	lsl.w	r3, r1, r3
    8d24:	b2db      	uxtb	r3, r3
    8d26:	ea42 0303 	orr.w	r3, r2, r3
    8d2a:	73fb      	strb	r3, [r7, #15]
            HAL_set_8bit_reg( this_spi->base_addr, SSEL, (uint_fast8_t)temp );
    8d2c:	687b      	ldr	r3, [r7, #4]
    8d2e:	681b      	ldr	r3, [r3, #0]
    8d30:	f103 0224 	add.w	r2, r3, #36	; 0x24
    8d34:	7bfb      	ldrb	r3, [r7, #15]
    8d36:	4610      	mov	r0, r2
    8d38:	4619      	mov	r1, r3
    8d3a:	f7fc ff8b 	bl	5c54 <HW_set_8bit_reg>
        }
    }
}
    8d3e:	f107 0710 	add.w	r7, r7, #16
    8d42:	46bd      	mov	sp, r7
    8d44:	bd80      	pop	{r7, pc}
    8d46:	bf00      	nop

00008d48 <SPI_clear_slave_select>:
void SPI_clear_slave_select
(
    spi_instance_t * this_spi,
    spi_slave_t slave
)
{
    8d48:	b580      	push	{r7, lr}
    8d4a:	b084      	sub	sp, #16
    8d4c:	af00      	add	r7, sp, #0
    8d4e:	6078      	str	r0, [r7, #4]
    8d50:	460b      	mov	r3, r1
    8d52:	70fb      	strb	r3, [r7, #3]
    spi_slave_t temp = (spi_slave_t) (0x00u) ;
    8d54:	f04f 0300 	mov.w	r3, #0
    8d58:	73fb      	strb	r3, [r7, #15]

    HAL_ASSERT( NULL_INSTANCE != this_spi );
    8d5a:	687b      	ldr	r3, [r7, #4]
    8d5c:	2b00      	cmp	r3, #0
    8d5e:	d100      	bne.n	8d62 <SPI_clear_slave_select+0x1a>
    8d60:	be00      	bkpt	0x0000
    HAL_ASSERT( SPI_MAX_NB_OF_SLAVES > slave );
    8d62:	78fb      	ldrb	r3, [r7, #3]
    8d64:	2b07      	cmp	r3, #7
    8d66:	d900      	bls.n	8d6a <SPI_clear_slave_select+0x22>
    8d68:	be00      	bkpt	0x0000
    
    if( ( NULL_INSTANCE != this_spi ) && ( SPI_MAX_NB_OF_SLAVES > slave ) )
    8d6a:	687b      	ldr	r3, [r7, #4]
    8d6c:	2b00      	cmp	r3, #0
    8d6e:	d03d      	beq.n	8dec <SPI_clear_slave_select+0xa4>
    8d70:	78fb      	ldrb	r3, [r7, #3]
    8d72:	2b07      	cmp	r3, #7
    8d74:	d83a      	bhi.n	8dec <SPI_clear_slave_select+0xa4>
    {
        /* This function is only intended to be used with an SPI master. */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
    8d76:	687b      	ldr	r3, [r7, #4]
    8d78:	681b      	ldr	r3, [r3, #0]
    8d7a:	4618      	mov	r0, r3
    8d7c:	f04f 0101 	mov.w	r1, #1
    8d80:	f04f 0202 	mov.w	r2, #2
    8d84:	f7fc ff78 	bl	5c78 <HW_get_8bit_reg_field>
    8d88:	4603      	mov	r3, r0
    8d8a:	2b00      	cmp	r3, #0
    8d8c:	d02e      	beq.n	8dec <SPI_clear_slave_select+0xa4>
        {
            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW) )
    8d8e:	687b      	ldr	r3, [r7, #4]
    8d90:	681b      	ldr	r3, [r3, #0]
    8d92:	f103 0320 	add.w	r3, r3, #32
    8d96:	4618      	mov	r0, r3
    8d98:	f04f 0104 	mov.w	r1, #4
    8d9c:	f04f 0210 	mov.w	r2, #16
    8da0:	f7fc ff6a 	bl	5c78 <HW_get_8bit_reg_field>
    8da4:	4603      	mov	r3, r0
    8da6:	2b01      	cmp	r3, #1
    8da8:	d102      	bne.n	8db0 <SPI_clear_slave_select+0x68>
            {
                 recover_from_rx_overflow( this_spi );
    8daa:	6878      	ldr	r0, [r7, #4]
    8dac:	f000 fa22 	bl	91f4 <recover_from_rx_overflow>
            }
            /* Clear the correct slave select bit */
            temp = (spi_slave_t)( HAL_get_8bit_reg( this_spi->base_addr, SSEL ) & ~((uint32_t)1u << (uint32_t)slave) );
    8db0:	687b      	ldr	r3, [r7, #4]
    8db2:	681b      	ldr	r3, [r3, #0]
    8db4:	f103 0324 	add.w	r3, r3, #36	; 0x24
    8db8:	4618      	mov	r0, r3
    8dba:	f7fc ff4d 	bl	5c58 <HW_get_8bit_reg>
    8dbe:	4603      	mov	r3, r0
    8dc0:	461a      	mov	r2, r3
    8dc2:	78fb      	ldrb	r3, [r7, #3]
    8dc4:	f04f 0101 	mov.w	r1, #1
    8dc8:	fa01 f303 	lsl.w	r3, r1, r3
    8dcc:	b2db      	uxtb	r3, r3
    8dce:	ea6f 0303 	mvn.w	r3, r3
    8dd2:	b2db      	uxtb	r3, r3
    8dd4:	ea02 0303 	and.w	r3, r2, r3
    8dd8:	73fb      	strb	r3, [r7, #15]
            HAL_set_8bit_reg( this_spi->base_addr, SSEL, (uint_fast8_t)temp ) ;
    8dda:	687b      	ldr	r3, [r7, #4]
    8ddc:	681b      	ldr	r3, [r3, #0]
    8dde:	f103 0224 	add.w	r2, r3, #36	; 0x24
    8de2:	7bfb      	ldrb	r3, [r7, #15]
    8de4:	4610      	mov	r0, r2
    8de6:	4619      	mov	r1, r3
    8de8:	f7fc ff34 	bl	5c54 <HW_set_8bit_reg>
        }
    }
}
    8dec:	f107 0710 	add.w	r7, r7, #16
    8df0:	46bd      	mov	sp, r7
    8df2:	bd80      	pop	{r7, pc}

00008df4 <SPI_transfer_block>:
    const uint8_t * cmd_buffer,
    uint16_t cmd_byte_size,
    uint8_t * rx_buffer,
    uint16_t rx_byte_size
)
{
    8df4:	b590      	push	{r4, r7, lr}
    8df6:	b089      	sub	sp, #36	; 0x24
    8df8:	af00      	add	r7, sp, #0
    8dfa:	60f8      	str	r0, [r7, #12]
    8dfc:	60b9      	str	r1, [r7, #8]
    8dfe:	603b      	str	r3, [r7, #0]
    8e00:	4613      	mov	r3, r2
    8e02:	80fb      	strh	r3, [r7, #6]
    uint32_t transfer_size = 0U;   /* Total number of bytes to  transfer. */
    8e04:	f04f 0300 	mov.w	r3, #0
    8e08:	617b      	str	r3, [r7, #20]
    uint16_t transfer_idx = 0U;    /* Number of bytes transferred so far */
    8e0a:	f04f 0300 	mov.w	r3, #0
    8e0e:	833b      	strh	r3, [r7, #24]
    uint16_t tx_idx = 0u;          /* Number of valid data bytes sent */
    8e10:	f04f 0300 	mov.w	r3, #0
    8e14:	837b      	strh	r3, [r7, #26]
    uint16_t rx_idx = 0u;          /* Number of valid response bytes received */
    8e16:	f04f 0300 	mov.w	r3, #0
    8e1a:	83bb      	strh	r3, [r7, #28]
    uint16_t transit = 0U;         /* Number of bytes "in flight" to avoid FIFO errors */
    8e1c:	f04f 0300 	mov.w	r3, #0
    8e20:	83fb      	strh	r3, [r7, #30]

    HAL_ASSERT( NULL_INSTANCE != this_spi );
    8e22:	68fb      	ldr	r3, [r7, #12]
    8e24:	2b00      	cmp	r3, #0
    8e26:	d100      	bne.n	8e2a <SPI_transfer_block+0x36>
    8e28:	be00      	bkpt	0x0000

    if( NULL_INSTANCE != this_spi )
    8e2a:	68fb      	ldr	r3, [r7, #12]
    8e2c:	2b00      	cmp	r3, #0
    8e2e:	f000 81dd 	beq.w	91ec <SPI_transfer_block+0x3f8>
    {
        /* This function is only intended to be used with an SPI master. */
        if( ( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) ) &&
    8e32:	68fb      	ldr	r3, [r7, #12]
    8e34:	681b      	ldr	r3, [r3, #0]
    8e36:	4618      	mov	r0, r3
    8e38:	f04f 0101 	mov.w	r1, #1
    8e3c:	f04f 0202 	mov.w	r2, #2
    8e40:	f7fc ff1a 	bl	5c78 <HW_get_8bit_reg_field>
    8e44:	4603      	mov	r3, r0
    8e46:	2b00      	cmp	r3, #0
    8e48:	f000 81d0 	beq.w	91ec <SPI_transfer_block+0x3f8>
            /* Check for empty transfer as well */
            ( 0u != ( (uint32_t)cmd_byte_size + (uint32_t)rx_byte_size ) ) )
    8e4c:	88fa      	ldrh	r2, [r7, #6]
    8e4e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
    8e50:	4413      	add	r3, r2
    HAL_ASSERT( NULL_INSTANCE != this_spi );

    if( NULL_INSTANCE != this_spi )
    {
        /* This function is only intended to be used with an SPI master. */
        if( ( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) ) &&
    8e52:	2b00      	cmp	r3, #0
    8e54:	f000 81ca 	beq.w	91ec <SPI_transfer_block+0x3f8>
            /*
             * tansfer_size is one less than the real amount as we have to write
             * the last frame separately to trigger the slave deselect in case
             * the SPS option is in place.
             */
            transfer_size = ( (uint32_t)cmd_byte_size + (uint32_t)rx_byte_size ) - 1u;
    8e58:	88fa      	ldrh	r2, [r7, #6]
    8e5a:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
    8e5c:	4413      	add	r3, r2
    8e5e:	f103 33ff 	add.w	r3, r3, #4294967295
    8e62:	617b      	str	r3, [r7, #20]
            /* Flush the receive and transmit FIFOs */
            HAL_set_8bit_reg(this_spi->base_addr, CMD, (uint32_t)(CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK ));
    8e64:	68fb      	ldr	r3, [r7, #12]
    8e66:	681b      	ldr	r3, [r3, #0]
    8e68:	f103 031c 	add.w	r3, r3, #28
    8e6c:	4618      	mov	r0, r3
    8e6e:	f04f 0103 	mov.w	r1, #3
    8e72:	f7fc feef 	bl	5c54 <HW_set_8bit_reg>

            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW) )
    8e76:	68fb      	ldr	r3, [r7, #12]
    8e78:	681b      	ldr	r3, [r3, #0]
    8e7a:	f103 0320 	add.w	r3, r3, #32
    8e7e:	4618      	mov	r0, r3
    8e80:	f04f 0104 	mov.w	r1, #4
    8e84:	f04f 0210 	mov.w	r2, #16
    8e88:	f7fc fef6 	bl	5c78 <HW_get_8bit_reg_field>
    8e8c:	4603      	mov	r3, r0
    8e8e:	2b01      	cmp	r3, #1
    8e90:	d102      	bne.n	8e98 <SPI_transfer_block+0xa4>
            {
                 recover_from_rx_overflow( this_spi );
    8e92:	68f8      	ldr	r0, [r7, #12]
    8e94:	f000 f9ae 	bl	91f4 <recover_from_rx_overflow>
            }

            /* Disable the Core SPI for a little bit, while we load the TX FIFO */
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );
    8e98:	68fb      	ldr	r3, [r7, #12]
    8e9a:	681b      	ldr	r3, [r3, #0]
    8e9c:	4618      	mov	r0, r3
    8e9e:	f04f 0100 	mov.w	r1, #0
    8ea2:	f04f 0201 	mov.w	r2, #1
    8ea6:	f04f 0300 	mov.w	r3, #0
    8eaa:	f7fc fed7 	bl	5c5c <HW_set_8bit_reg_field>

            while( ( tx_idx < transfer_size ) && ( tx_idx < this_spi->fifo_depth ) )
    8eae:	e021      	b.n	8ef4 <SPI_transfer_block+0x100>
            {
                if( tx_idx < cmd_byte_size )
    8eb0:	8b7a      	ldrh	r2, [r7, #26]
    8eb2:	88fb      	ldrh	r3, [r7, #6]
    8eb4:	429a      	cmp	r2, r3
    8eb6:	d20c      	bcs.n	8ed2 <SPI_transfer_block+0xde>
                {
                    /* Push out valid data */
                    HAL_set_32bit_reg( this_spi->base_addr, TXDATA, (uint32_t)cmd_buffer[tx_idx] );
    8eb8:	68fb      	ldr	r3, [r7, #12]
    8eba:	681b      	ldr	r3, [r3, #0]
    8ebc:	f103 020c 	add.w	r2, r3, #12
    8ec0:	8b79      	ldrh	r1, [r7, #26]
    8ec2:	68bb      	ldr	r3, [r7, #8]
    8ec4:	440b      	add	r3, r1
    8ec6:	781b      	ldrb	r3, [r3, #0]
    8ec8:	4610      	mov	r0, r2
    8eca:	4619      	mov	r1, r3
    8ecc:	f7fc fe92 	bl	5bf4 <HW_set_32bit_reg>
    8ed0:	e008      	b.n	8ee4 <SPI_transfer_block+0xf0>
                }
                else
                {
                    /* Push out 0s to get data back from slave */
                    HAL_set_32bit_reg( this_spi->base_addr, TXDATA, 0U );
    8ed2:	68fb      	ldr	r3, [r7, #12]
    8ed4:	681b      	ldr	r3, [r3, #0]
    8ed6:	f103 030c 	add.w	r3, r3, #12
    8eda:	4618      	mov	r0, r3
    8edc:	f04f 0100 	mov.w	r1, #0
    8ee0:	f7fc fe88 	bl	5bf4 <HW_set_32bit_reg>
                }
                ++transit;
    8ee4:	8bfb      	ldrh	r3, [r7, #30]
    8ee6:	f103 0301 	add.w	r3, r3, #1
    8eea:	83fb      	strh	r3, [r7, #30]
                ++tx_idx;
    8eec:	8b7b      	ldrh	r3, [r7, #26]
    8eee:	f103 0301 	add.w	r3, r3, #1
    8ef2:	837b      	strh	r3, [r7, #26]
            }

            /* Disable the Core SPI for a little bit, while we load the TX FIFO */
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );

            while( ( tx_idx < transfer_size ) && ( tx_idx < this_spi->fifo_depth ) )
    8ef4:	8b7a      	ldrh	r2, [r7, #26]
    8ef6:	697b      	ldr	r3, [r7, #20]
    8ef8:	429a      	cmp	r2, r3
    8efa:	d205      	bcs.n	8f08 <SPI_transfer_block+0x114>
    8efc:	68fb      	ldr	r3, [r7, #12]
    8efe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    8f02:	8b7a      	ldrh	r2, [r7, #26]
    8f04:	429a      	cmp	r2, r3
    8f06:	d3d3      	bcc.n	8eb0 <SPI_transfer_block+0xbc>
                ++transit;
                ++tx_idx;
            }

            /* If room left to put last frame in before the off, then do it */
            if( ( tx_idx == transfer_size ) && ( tx_idx < this_spi->fifo_depth ) )
    8f08:	8b7a      	ldrh	r2, [r7, #26]
    8f0a:	697b      	ldr	r3, [r7, #20]
    8f0c:	429a      	cmp	r2, r3
    8f0e:	d127      	bne.n	8f60 <SPI_transfer_block+0x16c>
    8f10:	68fb      	ldr	r3, [r7, #12]
    8f12:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    8f16:	8b7a      	ldrh	r2, [r7, #26]
    8f18:	429a      	cmp	r2, r3
    8f1a:	d221      	bcs.n	8f60 <SPI_transfer_block+0x16c>
            {
                if( tx_idx < cmd_byte_size )
    8f1c:	8b7a      	ldrh	r2, [r7, #26]
    8f1e:	88fb      	ldrh	r3, [r7, #6]
    8f20:	429a      	cmp	r2, r3
    8f22:	d20c      	bcs.n	8f3e <SPI_transfer_block+0x14a>
                {
                    /* Push out valid data, not expecting any reply this time */
                    HAL_set_32bit_reg( this_spi->base_addr, TXLAST, (uint32_t)cmd_buffer[tx_idx] );
    8f24:	68fb      	ldr	r3, [r7, #12]
    8f26:	681b      	ldr	r3, [r3, #0]
    8f28:	f103 0228 	add.w	r2, r3, #40	; 0x28
    8f2c:	8b79      	ldrh	r1, [r7, #26]
    8f2e:	68bb      	ldr	r3, [r7, #8]
    8f30:	440b      	add	r3, r1
    8f32:	781b      	ldrb	r3, [r3, #0]
    8f34:	4610      	mov	r0, r2
    8f36:	4619      	mov	r1, r3
    8f38:	f7fc fe5c 	bl	5bf4 <HW_set_32bit_reg>
    8f3c:	e008      	b.n	8f50 <SPI_transfer_block+0x15c>
                }
                else
                {
                    /* Push out last 0 to get data back from slave */
                    HAL_set_32bit_reg( this_spi->base_addr, TXLAST, 0U );
    8f3e:	68fb      	ldr	r3, [r7, #12]
    8f40:	681b      	ldr	r3, [r3, #0]
    8f42:	f103 0328 	add.w	r3, r3, #40	; 0x28
    8f46:	4618      	mov	r0, r3
    8f48:	f04f 0100 	mov.w	r1, #0
    8f4c:	f7fc fe52 	bl	5bf4 <HW_set_32bit_reg>
                }

                ++transit;
    8f50:	8bfb      	ldrh	r3, [r7, #30]
    8f52:	f103 0301 	add.w	r3, r3, #1
    8f56:	83fb      	strh	r3, [r7, #30]
                ++tx_idx;
    8f58:	8b7b      	ldrh	r3, [r7, #26]
    8f5a:	f103 0301 	add.w	r3, r3, #1
    8f5e:	837b      	strh	r3, [r7, #26]
            }

            /* FIFO is all loaded up so enable Core SPI to start transfer */
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, ENABLE );
    8f60:	68fb      	ldr	r3, [r7, #12]
    8f62:	681b      	ldr	r3, [r3, #0]
    8f64:	4618      	mov	r0, r3
    8f66:	f04f 0100 	mov.w	r1, #0
    8f6a:	f04f 0201 	mov.w	r2, #1
    8f6e:	f04f 0301 	mov.w	r3, #1
    8f72:	f7fc fe73 	bl	5c5c <HW_set_8bit_reg_field>
             *
             * First stage transfers remaining command bytes (if any).
             * At this stage anything in the RX FIFO can be discarded as it is
             * not part of a valid response.
             */
            while( tx_idx < cmd_byte_size )
    8f76:	e047      	b.n	9008 <SPI_transfer_block+0x214>
            {
                if( transit < this_spi->fifo_depth )
    8f78:	68fb      	ldr	r3, [r7, #12]
    8f7a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    8f7e:	8bfa      	ldrh	r2, [r7, #30]
    8f80:	429a      	cmp	r2, r3
    8f82:	d224      	bcs.n	8fce <SPI_transfer_block+0x1da>
                {
                    /* Send another byte. */
                    if( tx_idx == transfer_size ) /* Last frame is special... */
    8f84:	8b7a      	ldrh	r2, [r7, #26]
    8f86:	697b      	ldr	r3, [r7, #20]
    8f88:	429a      	cmp	r2, r3
    8f8a:	d10c      	bne.n	8fa6 <SPI_transfer_block+0x1b2>
                    {
                        HAL_set_32bit_reg( this_spi->base_addr, TXLAST, (uint32_t)cmd_buffer[tx_idx] );
    8f8c:	68fb      	ldr	r3, [r7, #12]
    8f8e:	681b      	ldr	r3, [r3, #0]
    8f90:	f103 0228 	add.w	r2, r3, #40	; 0x28
    8f94:	8b79      	ldrh	r1, [r7, #26]
    8f96:	68bb      	ldr	r3, [r7, #8]
    8f98:	440b      	add	r3, r1
    8f9a:	781b      	ldrb	r3, [r3, #0]
    8f9c:	4610      	mov	r0, r2
    8f9e:	4619      	mov	r1, r3
    8fa0:	f7fc fe28 	bl	5bf4 <HW_set_32bit_reg>
    8fa4:	e00b      	b.n	8fbe <SPI_transfer_block+0x1ca>
                    }
                    else
                    {
                        HAL_set_32bit_reg( this_spi->base_addr, TXDATA, (uint32_t)cmd_buffer[tx_idx] );
    8fa6:	68fb      	ldr	r3, [r7, #12]
    8fa8:	681b      	ldr	r3, [r3, #0]
    8faa:	f103 020c 	add.w	r2, r3, #12
    8fae:	8b79      	ldrh	r1, [r7, #26]
    8fb0:	68bb      	ldr	r3, [r7, #8]
    8fb2:	440b      	add	r3, r1
    8fb4:	781b      	ldrb	r3, [r3, #0]
    8fb6:	4610      	mov	r0, r2
    8fb8:	4619      	mov	r1, r3
    8fba:	f7fc fe1b 	bl	5bf4 <HW_set_32bit_reg>
                    }
                    ++tx_idx;
    8fbe:	8b7b      	ldrh	r3, [r7, #26]
    8fc0:	f103 0301 	add.w	r3, r3, #1
    8fc4:	837b      	strh	r3, [r7, #26]
                    ++transit;
    8fc6:	8bfb      	ldrh	r3, [r7, #30]
    8fc8:	f103 0301 	add.w	r3, r3, #1
    8fcc:	83fb      	strh	r3, [r7, #30]
                }
                if( !HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_RXEMPTY ) )
    8fce:	68fb      	ldr	r3, [r7, #12]
    8fd0:	681b      	ldr	r3, [r3, #0]
    8fd2:	f103 0320 	add.w	r3, r3, #32
    8fd6:	4618      	mov	r0, r3
    8fd8:	f04f 0102 	mov.w	r1, #2
    8fdc:	f04f 0204 	mov.w	r2, #4
    8fe0:	f7fc fe4a 	bl	5c78 <HW_get_8bit_reg_field>
    8fe4:	4603      	mov	r3, r0
    8fe6:	2b00      	cmp	r3, #0
    8fe8:	d10e      	bne.n	9008 <SPI_transfer_block+0x214>
                {
                    /* Read and discard. */
                    HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
    8fea:	68fb      	ldr	r3, [r7, #12]
    8fec:	681b      	ldr	r3, [r3, #0]
    8fee:	f103 0308 	add.w	r3, r3, #8
    8ff2:	4618      	mov	r0, r3
    8ff4:	f7fc fe00 	bl	5bf8 <HW_get_32bit_reg>
                    ++transfer_idx;
    8ff8:	8b3b      	ldrh	r3, [r7, #24]
    8ffa:	f103 0301 	add.w	r3, r3, #1
    8ffe:	833b      	strh	r3, [r7, #24]
                    --transit;
    9000:	8bfb      	ldrh	r3, [r7, #30]
    9002:	f103 33ff 	add.w	r3, r3, #4294967295
    9006:	83fb      	strh	r3, [r7, #30]
             *
             * First stage transfers remaining command bytes (if any).
             * At this stage anything in the RX FIFO can be discarded as it is
             * not part of a valid response.
             */
            while( tx_idx < cmd_byte_size )
    9008:	8b7a      	ldrh	r2, [r7, #26]
    900a:	88fb      	ldrh	r3, [r7, #6]
    900c:	429a      	cmp	r2, r3
    900e:	d3b3      	bcc.n	8f78 <SPI_transfer_block+0x184>
            /*
             * Now, we are writing dummy bytes to push through the response from
             * the slave but we still have to keep discarding any read data that
             * corresponds with one of our command bytes.
             */
            while( transfer_idx < cmd_byte_size )
    9010:	e037      	b.n	9082 <SPI_transfer_block+0x28e>
            {
                if( transit < this_spi->fifo_depth )
    9012:	68fb      	ldr	r3, [r7, #12]
    9014:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    9018:	8bfa      	ldrh	r2, [r7, #30]
    901a:	429a      	cmp	r2, r3
    901c:	d214      	bcs.n	9048 <SPI_transfer_block+0x254>
                {
                    if( tx_idx < transfer_size )
    901e:	8b7a      	ldrh	r2, [r7, #26]
    9020:	697b      	ldr	r3, [r7, #20]
    9022:	429a      	cmp	r2, r3
    9024:	d210      	bcs.n	9048 <SPI_transfer_block+0x254>
                    {
                        HAL_set_32bit_reg( this_spi->base_addr, TXDATA, 0U );
    9026:	68fb      	ldr	r3, [r7, #12]
    9028:	681b      	ldr	r3, [r3, #0]
    902a:	f103 030c 	add.w	r3, r3, #12
    902e:	4618      	mov	r0, r3
    9030:	f04f 0100 	mov.w	r1, #0
    9034:	f7fc fdde 	bl	5bf4 <HW_set_32bit_reg>
                        ++tx_idx;
    9038:	8b7b      	ldrh	r3, [r7, #26]
    903a:	f103 0301 	add.w	r3, r3, #1
    903e:	837b      	strh	r3, [r7, #26]
                        ++transit;
    9040:	8bfb      	ldrh	r3, [r7, #30]
    9042:	f103 0301 	add.w	r3, r3, #1
    9046:	83fb      	strh	r3, [r7, #30]
                    }
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
    9048:	68fb      	ldr	r3, [r7, #12]
    904a:	681b      	ldr	r3, [r3, #0]
    904c:	f103 0320 	add.w	r3, r3, #32
    9050:	4618      	mov	r0, r3
    9052:	f04f 0102 	mov.w	r1, #2
    9056:	f04f 0204 	mov.w	r2, #4
    905a:	f7fc fe0d 	bl	5c78 <HW_get_8bit_reg_field>
    905e:	4603      	mov	r3, r0
    9060:	2b00      	cmp	r3, #0
    9062:	d10e      	bne.n	9082 <SPI_transfer_block+0x28e>
                {
                    /* Read and discard. */
                    HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
    9064:	68fb      	ldr	r3, [r7, #12]
    9066:	681b      	ldr	r3, [r3, #0]
    9068:	f103 0308 	add.w	r3, r3, #8
    906c:	4618      	mov	r0, r3
    906e:	f7fc fdc3 	bl	5bf8 <HW_get_32bit_reg>
                    ++transfer_idx;
    9072:	8b3b      	ldrh	r3, [r7, #24]
    9074:	f103 0301 	add.w	r3, r3, #1
    9078:	833b      	strh	r3, [r7, #24]
                    --transit;
    907a:	8bfb      	ldrh	r3, [r7, #30]
    907c:	f103 33ff 	add.w	r3, r3, #4294967295
    9080:	83fb      	strh	r3, [r7, #30]
            /*
             * Now, we are writing dummy bytes to push through the response from
             * the slave but we still have to keep discarding any read data that
             * corresponds with one of our command bytes.
             */
            while( transfer_idx < cmd_byte_size )
    9082:	8b3a      	ldrh	r2, [r7, #24]
    9084:	88fb      	ldrh	r3, [r7, #6]
    9086:	429a      	cmp	r2, r3
    9088:	d3c3      	bcc.n	9012 <SPI_transfer_block+0x21e>
            }
            /*
             * Now we are now only sending dummy data to push through the
             * valid response data which we store in the response buffer.
             */
            while( tx_idx < transfer_size )
    908a:	e03e      	b.n	910a <SPI_transfer_block+0x316>
            {
                if( transit < this_spi->fifo_depth )
    908c:	68fb      	ldr	r3, [r7, #12]
    908e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    9092:	8bfa      	ldrh	r2, [r7, #30]
    9094:	429a      	cmp	r2, r3
    9096:	d210      	bcs.n	90ba <SPI_transfer_block+0x2c6>
                {
                    HAL_set_32bit_reg( this_spi->base_addr, TXDATA, 0U );
    9098:	68fb      	ldr	r3, [r7, #12]
    909a:	681b      	ldr	r3, [r3, #0]
    909c:	f103 030c 	add.w	r3, r3, #12
    90a0:	4618      	mov	r0, r3
    90a2:	f04f 0100 	mov.w	r1, #0
    90a6:	f7fc fda5 	bl	5bf4 <HW_set_32bit_reg>
                    ++tx_idx;
    90aa:	8b7b      	ldrh	r3, [r7, #26]
    90ac:	f103 0301 	add.w	r3, r3, #1
    90b0:	837b      	strh	r3, [r7, #26]
                    ++transit;
    90b2:	8bfb      	ldrh	r3, [r7, #30]
    90b4:	f103 0301 	add.w	r3, r3, #1
    90b8:	83fb      	strh	r3, [r7, #30]
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
    90ba:	68fb      	ldr	r3, [r7, #12]
    90bc:	681b      	ldr	r3, [r3, #0]
    90be:	f103 0320 	add.w	r3, r3, #32
    90c2:	4618      	mov	r0, r3
    90c4:	f04f 0102 	mov.w	r1, #2
    90c8:	f04f 0204 	mov.w	r2, #4
    90cc:	f7fc fdd4 	bl	5c78 <HW_get_8bit_reg_field>
    90d0:	4603      	mov	r3, r0
    90d2:	2b00      	cmp	r3, #0
    90d4:	d119      	bne.n	910a <SPI_transfer_block+0x316>
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
    90d6:	8bba      	ldrh	r2, [r7, #28]
    90d8:	683b      	ldr	r3, [r7, #0]
    90da:	eb02 0403 	add.w	r4, r2, r3
    90de:	68fb      	ldr	r3, [r7, #12]
    90e0:	681b      	ldr	r3, [r3, #0]
    90e2:	f103 0308 	add.w	r3, r3, #8
    90e6:	4618      	mov	r0, r3
    90e8:	f7fc fd86 	bl	5bf8 <HW_get_32bit_reg>
    90ec:	4603      	mov	r3, r0
    90ee:	b2db      	uxtb	r3, r3
    90f0:	7023      	strb	r3, [r4, #0]
                    ++rx_idx;
    90f2:	8bbb      	ldrh	r3, [r7, #28]
    90f4:	f103 0301 	add.w	r3, r3, #1
    90f8:	83bb      	strh	r3, [r7, #28]
                    ++transfer_idx;
    90fa:	8b3b      	ldrh	r3, [r7, #24]
    90fc:	f103 0301 	add.w	r3, r3, #1
    9100:	833b      	strh	r3, [r7, #24]
                    --transit;
    9102:	8bfb      	ldrh	r3, [r7, #30]
    9104:	f103 33ff 	add.w	r3, r3, #4294967295
    9108:	83fb      	strh	r3, [r7, #30]
            }
            /*
             * Now we are now only sending dummy data to push through the
             * valid response data which we store in the response buffer.
             */
            while( tx_idx < transfer_size )
    910a:	8b7a      	ldrh	r2, [r7, #26]
    910c:	697b      	ldr	r3, [r7, #20]
    910e:	429a      	cmp	r2, r3
    9110:	d3bc      	bcc.n	908c <SPI_transfer_block+0x298>
                    ++transfer_idx;
                    --transit;
                }
            }
            /* If we still need to send the last frame */
            while( tx_idx == transfer_size )
    9112:	e03e      	b.n	9192 <SPI_transfer_block+0x39e>
            {
                if( transit < this_spi->fifo_depth )
    9114:	68fb      	ldr	r3, [r7, #12]
    9116:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    911a:	8bfa      	ldrh	r2, [r7, #30]
    911c:	429a      	cmp	r2, r3
    911e:	d210      	bcs.n	9142 <SPI_transfer_block+0x34e>
                {
                    HAL_set_32bit_reg( this_spi->base_addr, TXLAST, 0U );
    9120:	68fb      	ldr	r3, [r7, #12]
    9122:	681b      	ldr	r3, [r3, #0]
    9124:	f103 0328 	add.w	r3, r3, #40	; 0x28
    9128:	4618      	mov	r0, r3
    912a:	f04f 0100 	mov.w	r1, #0
    912e:	f7fc fd61 	bl	5bf4 <HW_set_32bit_reg>
                    ++tx_idx;
    9132:	8b7b      	ldrh	r3, [r7, #26]
    9134:	f103 0301 	add.w	r3, r3, #1
    9138:	837b      	strh	r3, [r7, #26]
                    ++transit;
    913a:	8bfb      	ldrh	r3, [r7, #30]
    913c:	f103 0301 	add.w	r3, r3, #1
    9140:	83fb      	strh	r3, [r7, #30]
                }
                if( !HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_RXEMPTY ) )
    9142:	68fb      	ldr	r3, [r7, #12]
    9144:	681b      	ldr	r3, [r3, #0]
    9146:	f103 0320 	add.w	r3, r3, #32
    914a:	4618      	mov	r0, r3
    914c:	f04f 0102 	mov.w	r1, #2
    9150:	f04f 0204 	mov.w	r2, #4
    9154:	f7fc fd90 	bl	5c78 <HW_get_8bit_reg_field>
    9158:	4603      	mov	r3, r0
    915a:	2b00      	cmp	r3, #0
    915c:	d119      	bne.n	9192 <SPI_transfer_block+0x39e>
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
    915e:	8bba      	ldrh	r2, [r7, #28]
    9160:	683b      	ldr	r3, [r7, #0]
    9162:	eb02 0403 	add.w	r4, r2, r3
    9166:	68fb      	ldr	r3, [r7, #12]
    9168:	681b      	ldr	r3, [r3, #0]
    916a:	f103 0308 	add.w	r3, r3, #8
    916e:	4618      	mov	r0, r3
    9170:	f7fc fd42 	bl	5bf8 <HW_get_32bit_reg>
    9174:	4603      	mov	r3, r0
    9176:	b2db      	uxtb	r3, r3
    9178:	7023      	strb	r3, [r4, #0]
                    ++rx_idx;
    917a:	8bbb      	ldrh	r3, [r7, #28]
    917c:	f103 0301 	add.w	r3, r3, #1
    9180:	83bb      	strh	r3, [r7, #28]
                    ++transfer_idx;
    9182:	8b3b      	ldrh	r3, [r7, #24]
    9184:	f103 0301 	add.w	r3, r3, #1
    9188:	833b      	strh	r3, [r7, #24]
                    --transit;
    918a:	8bfb      	ldrh	r3, [r7, #30]
    918c:	f103 33ff 	add.w	r3, r3, #4294967295
    9190:	83fb      	strh	r3, [r7, #30]
                    ++transfer_idx;
                    --transit;
                }
            }
            /* If we still need to send the last frame */
            while( tx_idx == transfer_size )
    9192:	8b7a      	ldrh	r2, [r7, #26]
    9194:	697b      	ldr	r3, [r7, #20]
    9196:	429a      	cmp	r2, r3
    9198:	d0bc      	beq.n	9114 <SPI_transfer_block+0x320>
            }
            /*
             * Finally, we are now finished sending data and are only reading
             * valid response data which we store in the response buffer.
             */
            while( transfer_idx <= transfer_size )
    919a:	e023      	b.n	91e4 <SPI_transfer_block+0x3f0>
            {
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
    919c:	68fb      	ldr	r3, [r7, #12]
    919e:	681b      	ldr	r3, [r3, #0]
    91a0:	f103 0320 	add.w	r3, r3, #32
    91a4:	4618      	mov	r0, r3
    91a6:	f04f 0102 	mov.w	r1, #2
    91aa:	f04f 0204 	mov.w	r2, #4
    91ae:	f7fc fd63 	bl	5c78 <HW_get_8bit_reg_field>
    91b2:	4603      	mov	r3, r0
    91b4:	2b00      	cmp	r3, #0
    91b6:	d115      	bne.n	91e4 <SPI_transfer_block+0x3f0>
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
    91b8:	8bba      	ldrh	r2, [r7, #28]
    91ba:	683b      	ldr	r3, [r7, #0]
    91bc:	eb02 0403 	add.w	r4, r2, r3
    91c0:	68fb      	ldr	r3, [r7, #12]
    91c2:	681b      	ldr	r3, [r3, #0]
    91c4:	f103 0308 	add.w	r3, r3, #8
    91c8:	4618      	mov	r0, r3
    91ca:	f7fc fd15 	bl	5bf8 <HW_get_32bit_reg>
    91ce:	4603      	mov	r3, r0
    91d0:	b2db      	uxtb	r3, r3
    91d2:	7023      	strb	r3, [r4, #0]
                    ++rx_idx;
    91d4:	8bbb      	ldrh	r3, [r7, #28]
    91d6:	f103 0301 	add.w	r3, r3, #1
    91da:	83bb      	strh	r3, [r7, #28]
                    ++transfer_idx;
    91dc:	8b3b      	ldrh	r3, [r7, #24]
    91de:	f103 0301 	add.w	r3, r3, #1
    91e2:	833b      	strh	r3, [r7, #24]
            }
            /*
             * Finally, we are now finished sending data and are only reading
             * valid response data which we store in the response buffer.
             */
            while( transfer_idx <= transfer_size )
    91e4:	8b3a      	ldrh	r2, [r7, #24]
    91e6:	697b      	ldr	r3, [r7, #20]
    91e8:	429a      	cmp	r2, r3
    91ea:	d9d7      	bls.n	919c <SPI_transfer_block+0x3a8>
                    ++transfer_idx;
                }
            }
        }
    }
}
    91ec:	f107 0724 	add.w	r7, r7, #36	; 0x24
    91f0:	46bd      	mov	sp, r7
    91f2:	bd90      	pop	{r4, r7, pc}

000091f4 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    const spi_instance_t * this_spi
)
{
    91f4:	b580      	push	{r7, lr}
    91f6:	b082      	sub	sp, #8
    91f8:	af00      	add	r7, sp, #0
    91fa:	6078      	str	r0, [r7, #4]
    /* Disable CoreSPI */
    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );
    91fc:	687b      	ldr	r3, [r7, #4]
    91fe:	681b      	ldr	r3, [r3, #0]
    9200:	4618      	mov	r0, r3
    9202:	f04f 0100 	mov.w	r1, #0
    9206:	f04f 0201 	mov.w	r2, #1
    920a:	f04f 0300 	mov.w	r3, #0
    920e:	f7fc fd25 	bl	5c5c <HW_set_8bit_reg_field>

    /* Reset TX and RX FIFOs */
    HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
    9212:	687b      	ldr	r3, [r7, #4]
    9214:	681b      	ldr	r3, [r3, #0]
    9216:	f103 031c 	add.w	r3, r3, #28
    921a:	4618      	mov	r0, r3
    921c:	f04f 0103 	mov.w	r1, #3
    9220:	f7fc fd18 	bl	5c54 <HW_set_8bit_reg>

    /* Clear all interrupts */
    HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
    9224:	687b      	ldr	r3, [r7, #4]
    9226:	681b      	ldr	r3, [r3, #0]
    9228:	f103 0304 	add.w	r3, r3, #4
    922c:	4618      	mov	r0, r3
    922e:	f04f 01ff 	mov.w	r1, #255	; 0xff
    9232:	f7fc fd0f 	bl	5c54 <HW_set_8bit_reg>

    /* Enable CoreSPI */
    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, ENABLE );
    9236:	687b      	ldr	r3, [r7, #4]
    9238:	681b      	ldr	r3, [r3, #0]
    923a:	4618      	mov	r0, r3
    923c:	f04f 0100 	mov.w	r1, #0
    9240:	f04f 0201 	mov.w	r2, #1
    9244:	f04f 0301 	mov.w	r3, #1
    9248:	f7fc fd08 	bl	5c5c <HW_set_8bit_reg_field>
}
    924c:	f107 0708 	add.w	r7, r7, #8
    9250:	46bd      	mov	sp, r7
    9252:	bd80      	pop	{r7, pc}

00009254 <I2C_init>:
    i2c_instance_t * this_i2c,
    addr_t base_address,
    uint8_t ser_address,
    i2c_clock_divider_t ser_clock_speed
)
{
    9254:	b580      	push	{r7, lr}
    9256:	b086      	sub	sp, #24
    9258:	af00      	add	r7, sp, #0
    925a:	60f8      	str	r0, [r7, #12]
    925c:	60b9      	str	r1, [r7, #8]
    925e:	71fa      	strb	r2, [r7, #7]
    9260:	71bb      	strb	r3, [r7, #6]
    psr_t saved_psr;
    uint_fast16_t clock_speed = (uint_fast16_t)ser_clock_speed;
    9262:	79bb      	ldrb	r3, [r7, #6]
    9264:	617b      	str	r3, [r7, #20]
    
    /*
     * We need to disable ints while doing this as there is no guarantee we
     * have not been called already and the ISR is active.
     */
    saved_psr = HAL_disable_interrupts();
    9266:	f001 f99f 	bl	a5a8 <HAL_disable_interrupts>
    926a:	4603      	mov	r3, r0
    926c:	613b      	str	r3, [r7, #16]
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    memset(this_i2c, 0, sizeof(i2c_instance_t));
    926e:	68f8      	ldr	r0, [r7, #12]
    9270:	f04f 0100 	mov.w	r1, #0
    9274:	f04f 026c 	mov.w	r2, #108	; 0x6c
    9278:	f001 fe78 	bl	af6c <memset>
    
    /*
     * Set base address of I2C hardware used by this instance.
     */
    this_i2c->base_address = base_address;
    927c:	68fb      	ldr	r3, [r7, #12]
    927e:	68ba      	ldr	r2, [r7, #8]
    9280:	601a      	str	r2, [r3, #0]

    /*
     * Update Serial address of the device
     */
    this_i2c->ser_address = ((uint_fast8_t)ser_address << 1u);
    9282:	79fb      	ldrb	r3, [r7, #7]
    9284:	ea4f 0243 	mov.w	r2, r3, lsl #1
    9288:	68fb      	ldr	r3, [r7, #12]
    928a:	605a      	str	r2, [r3, #4]
    
    /*
     * Configure hardware.
     */
    HAL_set_8bit_reg_field(this_i2c->base_address, ENS1, 0x00); /* Reset I2C hardware. */
    928c:	68fb      	ldr	r3, [r7, #12]
    928e:	681b      	ldr	r3, [r3, #0]
    9290:	4618      	mov	r0, r3
    9292:	f04f 0106 	mov.w	r1, #6
    9296:	f04f 0240 	mov.w	r2, #64	; 0x40
    929a:	f04f 0300 	mov.w	r3, #0
    929e:	f7fc fcdd 	bl	5c5c <HW_set_8bit_reg_field>
    HAL_set_8bit_reg_field(this_i2c->base_address, ENS1, 0x01); /* set enable bit */
    92a2:	68fb      	ldr	r3, [r7, #12]
    92a4:	681b      	ldr	r3, [r3, #0]
    92a6:	4618      	mov	r0, r3
    92a8:	f04f 0106 	mov.w	r1, #6
    92ac:	f04f 0240 	mov.w	r2, #64	; 0x40
    92b0:	f04f 0301 	mov.w	r3, #1
    92b4:	f7fc fcd2 	bl	5c5c <HW_set_8bit_reg_field>
    HAL_set_8bit_reg_field(this_i2c->base_address, CR2, ( (clock_speed >> 2) & 0x01) );
    92b8:	68fb      	ldr	r3, [r7, #12]
    92ba:	681a      	ldr	r2, [r3, #0]
    92bc:	697b      	ldr	r3, [r7, #20]
    92be:	ea4f 0393 	mov.w	r3, r3, lsr #2
    92c2:	f003 0301 	and.w	r3, r3, #1
    92c6:	4610      	mov	r0, r2
    92c8:	f04f 0107 	mov.w	r1, #7
    92cc:	f04f 0280 	mov.w	r2, #128	; 0x80
    92d0:	f7fc fcc4 	bl	5c5c <HW_set_8bit_reg_field>
    HAL_set_8bit_reg_field(this_i2c->base_address, CR1, ( (clock_speed >> 1) & 0x01) );
    92d4:	68fb      	ldr	r3, [r7, #12]
    92d6:	681a      	ldr	r2, [r3, #0]
    92d8:	697b      	ldr	r3, [r7, #20]
    92da:	ea4f 0353 	mov.w	r3, r3, lsr #1
    92de:	f003 0301 	and.w	r3, r3, #1
    92e2:	4610      	mov	r0, r2
    92e4:	f04f 0101 	mov.w	r1, #1
    92e8:	f04f 0202 	mov.w	r2, #2
    92ec:	f7fc fcb6 	bl	5c5c <HW_set_8bit_reg_field>
    HAL_set_8bit_reg_field(this_i2c->base_address, CR0, ( clock_speed & 0x01) );
    92f0:	68fb      	ldr	r3, [r7, #12]
    92f2:	681a      	ldr	r2, [r3, #0]
    92f4:	697b      	ldr	r3, [r7, #20]
    92f6:	f003 0301 	and.w	r3, r3, #1
    92fa:	4610      	mov	r0, r2
    92fc:	f04f 0100 	mov.w	r1, #0
    9300:	f04f 0201 	mov.w	r2, #1
    9304:	f7fc fcaa 	bl	5c5c <HW_set_8bit_reg_field>

    HAL_set_8bit_reg(this_i2c->base_address, ADDRESS, this_i2c->ser_address);
    9308:	68fb      	ldr	r3, [r7, #12]
    930a:	681b      	ldr	r3, [r3, #0]
    930c:	f103 020c 	add.w	r2, r3, #12
    9310:	68fb      	ldr	r3, [r7, #12]
    9312:	685b      	ldr	r3, [r3, #4]
    9314:	4610      	mov	r0, r2
    9316:	4619      	mov	r1, r3
    9318:	f7fc fc9c 	bl	5c54 <HW_set_8bit_reg>
    HAL_set_8bit_reg(this_i2c->base_address, ADDRESS1, this_i2c->ser_address);
    931c:	68fb      	ldr	r3, [r7, #12]
    931e:	681b      	ldr	r3, [r3, #0]
    9320:	f103 021c 	add.w	r2, r3, #28
    9324:	68fb      	ldr	r3, [r7, #12]
    9326:	685b      	ldr	r3, [r3, #4]
    9328:	4610      	mov	r0, r2
    932a:	4619      	mov	r1, r3
    932c:	f7fc fc92 	bl	5c54 <HW_set_8bit_reg>
    
    /*
     * Finally safe to enable interrupts.
     */
    HAL_restore_interrupts( saved_psr );
    9330:	6938      	ldr	r0, [r7, #16]
    9332:	f001 f93d 	bl	a5b0 <HAL_restore_interrupts>
}
    9336:	f107 0718 	add.w	r7, r7, #24
    933a:	46bd      	mov	sp, r7
    933c:	bd80      	pop	{r7, pc}
    933e:	bf00      	nop

00009340 <I2C_write>:
    uint8_t serial_addr,
    const uint8_t * write_buffer,
    uint16_t write_size,
    uint8_t options
)
{
    9340:	b580      	push	{r7, lr}
    9342:	b086      	sub	sp, #24
    9344:	af00      	add	r7, sp, #0
    9346:	60f8      	str	r0, [r7, #12]
    9348:	607a      	str	r2, [r7, #4]
    934a:	460a      	mov	r2, r1
    934c:	72fa      	strb	r2, [r7, #11]
    934e:	807b      	strh	r3, [r7, #2]
    psr_t saved_psr;
    volatile uint8_t stat_ctrl;

    saved_psr = HAL_disable_interrupts();
    9350:	f001 f92a 	bl	a5a8 <HAL_disable_interrupts>
    9354:	4603      	mov	r3, r0
    9356:	617b      	str	r3, [r7, #20]

    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    9358:	68fb      	ldr	r3, [r7, #12]
    935a:	7b1b      	ldrb	r3, [r3, #12]
    935c:	2b00      	cmp	r3, #0
    935e:	d103      	bne.n	9368 <I2C_write+0x28>
    {
      this_i2c->transaction = MASTER_WRITE_TRANSACTION;
    9360:	68fb      	ldr	r3, [r7, #12]
    9362:	f04f 0201 	mov.w	r2, #1
    9366:	731a      	strb	r2, [r3, #12]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_WRITE_TRANSACTION ;
    9368:	68fb      	ldr	r3, [r7, #12]
    936a:	f04f 0201 	mov.w	r2, #1
    936e:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    9372:	7afb      	ldrb	r3, [r7, #11]
    9374:	ea4f 0243 	mov.w	r2, r3, lsl #1
    9378:	68fb      	ldr	r3, [r7, #12]
    937a:	609a      	str	r2, [r3, #8]
    this_i2c->dir = WRITE_DIR;
    937c:	68fb      	ldr	r3, [r7, #12]
    937e:	f04f 0200 	mov.w	r2, #0
    9382:	625a      	str	r2, [r3, #36]	; 0x24
    this_i2c->master_tx_buffer = write_buffer;
    9384:	68fb      	ldr	r3, [r7, #12]
    9386:	687a      	ldr	r2, [r7, #4]
    9388:	619a      	str	r2, [r3, #24]
    this_i2c->master_tx_size = write_size;
    938a:	887a      	ldrh	r2, [r7, #2]
    938c:	68fb      	ldr	r3, [r7, #12]
    938e:	61da      	str	r2, [r3, #28]
    this_i2c->master_tx_idx = 0u;
    9390:	68fb      	ldr	r3, [r7, #12]
    9392:	f04f 0200 	mov.w	r2, #0
    9396:	621a      	str	r2, [r3, #32]

    /* Set I2C status in progress */
    this_i2c->master_status = I2C_IN_PROGRESS;
    9398:	68fb      	ldr	r3, [r7, #12]
    939a:	f04f 0201 	mov.w	r2, #1
    939e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    this_i2c->options = options;
    93a2:	68fb      	ldr	r3, [r7, #12]
    93a4:	f897 2020 	ldrb.w	r2, [r7, #32]
    93a8:	751a      	strb	r2, [r3, #20]

    if(I2C_IN_PROGRESS == this_i2c->slave_status)
    93aa:	68fb      	ldr	r3, [r7, #12]
    93ac:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
    93b0:	b2db      	uxtb	r3, r3
    93b2:	2b01      	cmp	r3, #1
    93b4:	d105      	bne.n	93c2 <I2C_write+0x82>
    {
        this_i2c->is_transaction_pending = 1u;
    93b6:	68fb      	ldr	r3, [r7, #12]
    93b8:	f04f 0201 	mov.w	r2, #1
    93bc:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
    93c0:	e00a      	b.n	93d8 <I2C_write+0x98>
    }
    else
    {
        HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    93c2:	68fb      	ldr	r3, [r7, #12]
    93c4:	681b      	ldr	r3, [r3, #0]
    93c6:	4618      	mov	r0, r3
    93c8:	f04f 0105 	mov.w	r1, #5
    93cc:	f04f 0220 	mov.w	r2, #32
    93d0:	f04f 0301 	mov.w	r3, #1
    93d4:	f7fc fc42 	bl	5c5c <HW_set_8bit_reg_field>
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( I2C_HOLD_BUS == this_i2c->bus_status )
    93d8:	68fb      	ldr	r3, [r7, #12]
    93da:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
    93de:	2b01      	cmp	r3, #1
    93e0:	d10a      	bne.n	93f8 <I2C_write+0xb8>
    {
        HAL_set_8bit_reg_field(this_i2c->base_address, SI, 0x00u);
    93e2:	68fb      	ldr	r3, [r7, #12]
    93e4:	681b      	ldr	r3, [r3, #0]
    93e6:	4618      	mov	r0, r3
    93e8:	f04f 0103 	mov.w	r1, #3
    93ec:	f04f 0208 	mov.w	r2, #8
    93f0:	f04f 0300 	mov.w	r3, #0
    93f4:	f7fc fc32 	bl	5c5c <HW_set_8bit_reg_field>
    }

    stat_ctrl = HAL_get_8bit_reg( this_i2c->base_address, STATUS);
    93f8:	68fb      	ldr	r3, [r7, #12]
    93fa:	681b      	ldr	r3, [r3, #0]
    93fc:	f103 0304 	add.w	r3, r3, #4
    9400:	4618      	mov	r0, r3
    9402:	f7fc fc29 	bl	5c58 <HW_get_8bit_reg>
    9406:	4603      	mov	r3, r0
    9408:	74fb      	strb	r3, [r7, #19]
    stat_ctrl = stat_ctrl;  /* Avoids lint warning. */
    940a:	7cfb      	ldrb	r3, [r7, #19]
    940c:	b2db      	uxtb	r3, r3
    940e:	74fb      	strb	r3, [r7, #19]

    /* Enable the interrupt. ( Re-enable) */
    I2C_enable_irq( this_i2c );
    9410:	68f8      	ldr	r0, [r7, #12]
    9412:	f000 fec9 	bl	a1a8 <I2C_enable_irq>

    HAL_restore_interrupts( saved_psr );
    9416:	6978      	ldr	r0, [r7, #20]
    9418:	f001 f8ca 	bl	a5b0 <HAL_restore_interrupts>
}
    941c:	f107 0718 	add.w	r7, r7, #24
    9420:	46bd      	mov	sp, r7
    9422:	bd80      	pop	{r7, pc}

00009424 <I2C_read>:
    uint8_t serial_addr,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    9424:	b580      	push	{r7, lr}
    9426:	b086      	sub	sp, #24
    9428:	af00      	add	r7, sp, #0
    942a:	60f8      	str	r0, [r7, #12]
    942c:	607a      	str	r2, [r7, #4]
    942e:	460a      	mov	r2, r1
    9430:	72fa      	strb	r2, [r7, #11]
    9432:	807b      	strh	r3, [r7, #2]
    psr_t saved_psr;
    volatile uint8_t stat_ctrl;

    saved_psr = HAL_disable_interrupts();
    9434:	f001 f8b8 	bl	a5a8 <HAL_disable_interrupts>
    9438:	4603      	mov	r3, r0
    943a:	617b      	str	r3, [r7, #20]
    
    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    943c:	68fb      	ldr	r3, [r7, #12]
    943e:	7b1b      	ldrb	r3, [r3, #12]
    9440:	2b00      	cmp	r3, #0
    9442:	d103      	bne.n	944c <I2C_read+0x28>
    {
      this_i2c->transaction = MASTER_READ_TRANSACTION;
    9444:	68fb      	ldr	r3, [r7, #12]
    9446:	f04f 0202 	mov.w	r2, #2
    944a:	731a      	strb	r2, [r3, #12]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_READ_TRANSACTION ;
    944c:	68fb      	ldr	r3, [r7, #12]
    944e:	f04f 0202 	mov.w	r2, #2
    9452:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    9456:	7afb      	ldrb	r3, [r7, #11]
    9458:	ea4f 0243 	mov.w	r2, r3, lsl #1
    945c:	68fb      	ldr	r3, [r7, #12]
    945e:	609a      	str	r2, [r3, #8]

    this_i2c->dir = READ_DIR;
    9460:	68fb      	ldr	r3, [r7, #12]
    9462:	f04f 0201 	mov.w	r2, #1
    9466:	625a      	str	r2, [r3, #36]	; 0x24

    this_i2c->master_rx_buffer = read_buffer;
    9468:	68fb      	ldr	r3, [r7, #12]
    946a:	687a      	ldr	r2, [r7, #4]
    946c:	629a      	str	r2, [r3, #40]	; 0x28
    this_i2c->master_rx_size = read_size;
    946e:	887a      	ldrh	r2, [r7, #2]
    9470:	68fb      	ldr	r3, [r7, #12]
    9472:	62da      	str	r2, [r3, #44]	; 0x2c
    this_i2c->master_rx_idx = 0u;
    9474:	68fb      	ldr	r3, [r7, #12]
    9476:	f04f 0200 	mov.w	r2, #0
    947a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set I2C status in progress */
    this_i2c->master_status = I2C_IN_PROGRESS;
    947c:	68fb      	ldr	r3, [r7, #12]
    947e:	f04f 0201 	mov.w	r2, #1
    9482:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    this_i2c->options = options;
    9486:	68fb      	ldr	r3, [r7, #12]
    9488:	f897 2020 	ldrb.w	r2, [r7, #32]
    948c:	751a      	strb	r2, [r3, #20]
    
    if(I2C_IN_PROGRESS == this_i2c->slave_status)
    948e:	68fb      	ldr	r3, [r7, #12]
    9490:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
    9494:	b2db      	uxtb	r3, r3
    9496:	2b01      	cmp	r3, #1
    9498:	d105      	bne.n	94a6 <I2C_read+0x82>
    {
        this_i2c->is_transaction_pending = 1u;
    949a:	68fb      	ldr	r3, [r7, #12]
    949c:	f04f 0201 	mov.w	r2, #1
    94a0:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
    94a4:	e00a      	b.n	94bc <I2C_read+0x98>
    }
    else
    {
        HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    94a6:	68fb      	ldr	r3, [r7, #12]
    94a8:	681b      	ldr	r3, [r3, #0]
    94aa:	4618      	mov	r0, r3
    94ac:	f04f 0105 	mov.w	r1, #5
    94b0:	f04f 0220 	mov.w	r2, #32
    94b4:	f04f 0301 	mov.w	r3, #1
    94b8:	f7fc fbd0 	bl	5c5c <HW_set_8bit_reg_field>
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( I2C_HOLD_BUS == this_i2c->bus_status )
    94bc:	68fb      	ldr	r3, [r7, #12]
    94be:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
    94c2:	2b01      	cmp	r3, #1
    94c4:	d10a      	bne.n	94dc <I2C_read+0xb8>
    {
        HAL_set_8bit_reg_field(this_i2c->base_address, SI, 0x00u);
    94c6:	68fb      	ldr	r3, [r7, #12]
    94c8:	681b      	ldr	r3, [r3, #0]
    94ca:	4618      	mov	r0, r3
    94cc:	f04f 0103 	mov.w	r1, #3
    94d0:	f04f 0208 	mov.w	r2, #8
    94d4:	f04f 0300 	mov.w	r3, #0
    94d8:	f7fc fbc0 	bl	5c5c <HW_set_8bit_reg_field>
    }

    stat_ctrl = HAL_get_8bit_reg( this_i2c->base_address, STATUS);
    94dc:	68fb      	ldr	r3, [r7, #12]
    94de:	681b      	ldr	r3, [r3, #0]
    94e0:	f103 0304 	add.w	r3, r3, #4
    94e4:	4618      	mov	r0, r3
    94e6:	f7fc fbb7 	bl	5c58 <HW_get_8bit_reg>
    94ea:	4603      	mov	r3, r0
    94ec:	74fb      	strb	r3, [r7, #19]
    stat_ctrl = stat_ctrl;  /* Avoids lint warning. */
    94ee:	7cfb      	ldrb	r3, [r7, #19]
    94f0:	b2db      	uxtb	r3, r3
    94f2:	74fb      	strb	r3, [r7, #19]

    /* Enable the interrupt. ( Re-enable) */
    I2C_enable_irq( this_i2c );
    94f4:	68f8      	ldr	r0, [r7, #12]
    94f6:	f000 fe57 	bl	a1a8 <I2C_enable_irq>
    HAL_restore_interrupts( saved_psr );
    94fa:	6978      	ldr	r0, [r7, #20]
    94fc:	f001 f858 	bl	a5b0 <HAL_restore_interrupts>
}
    9500:	f107 0718 	add.w	r7, r7, #24
    9504:	46bd      	mov	sp, r7
    9506:	bd80      	pop	{r7, pc}

00009508 <I2C_write_read>:
    uint16_t offset_size,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    9508:	b580      	push	{r7, lr}
    950a:	b086      	sub	sp, #24
    950c:	af00      	add	r7, sp, #0
    950e:	60f8      	str	r0, [r7, #12]
    9510:	607a      	str	r2, [r7, #4]
    9512:	460a      	mov	r2, r1
    9514:	72fa      	strb	r2, [r7, #11]
    9516:	807b      	strh	r3, [r7, #2]
    HAL_ASSERT(offset_size > 0u);
    9518:	887b      	ldrh	r3, [r7, #2]
    951a:	2b00      	cmp	r3, #0
    951c:	d100      	bne.n	9520 <I2C_write_read+0x18>
    951e:	be00      	bkpt	0x0000
    HAL_ASSERT(addr_offset != (uint8_t *)0);
    9520:	687b      	ldr	r3, [r7, #4]
    9522:	2b00      	cmp	r3, #0
    9524:	d100      	bne.n	9528 <I2C_write_read+0x20>
    9526:	be00      	bkpt	0x0000
    HAL_ASSERT(read_size > 0u);
    9528:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
    952a:	2b00      	cmp	r3, #0
    952c:	d100      	bne.n	9530 <I2C_write_read+0x28>
    952e:	be00      	bkpt	0x0000
    HAL_ASSERT(read_buffer != (uint8_t *)0);
    9530:	6a3b      	ldr	r3, [r7, #32]
    9532:	2b00      	cmp	r3, #0
    9534:	d100      	bne.n	9538 <I2C_write_read+0x30>
    9536:	be00      	bkpt	0x0000
    
    this_i2c->master_status = I2C_FAILED;
    9538:	68fb      	ldr	r3, [r7, #12]
    953a:	f04f 0202 	mov.w	r2, #2
    953e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    if((read_size > 0u) && (offset_size > 0u))
    9542:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
    9544:	2b00      	cmp	r3, #0
    9546:	d072      	beq.n	962e <I2C_write_read+0x126>
    9548:	887b      	ldrh	r3, [r7, #2]
    954a:	2b00      	cmp	r3, #0
    954c:	d06f      	beq.n	962e <I2C_write_read+0x126>
    {
        psr_t saved_psr;
        volatile uint8_t stat_ctrl;

        saved_psr = HAL_disable_interrupts();
    954e:	f001 f82b 	bl	a5a8 <HAL_disable_interrupts>
    9552:	4603      	mov	r3, r0
    9554:	617b      	str	r3, [r7, #20]

        /* Update the transaction only when there is no transaction going on I2C */
        if( this_i2c->transaction == NO_TRANSACTION)
    9556:	68fb      	ldr	r3, [r7, #12]
    9558:	7b1b      	ldrb	r3, [r3, #12]
    955a:	2b00      	cmp	r3, #0
    955c:	d103      	bne.n	9566 <I2C_write_read+0x5e>
        {
            this_i2c->transaction = MASTER_RANDOM_READ_TRANSACTION;
    955e:	68fb      	ldr	r3, [r7, #12]
    9560:	f04f 0203 	mov.w	r2, #3
    9564:	731a      	strb	r2, [r3, #12]
        }

        /* Update the Pending transaction information so that transaction can restarted */
        this_i2c->pending_transaction = MASTER_RANDOM_READ_TRANSACTION ;
    9566:	68fb      	ldr	r3, [r7, #12]
    9568:	f04f 0203 	mov.w	r2, #3
    956c:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Update target address */
        this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    9570:	7afb      	ldrb	r3, [r7, #11]
    9572:	ea4f 0243 	mov.w	r2, r3, lsl #1
    9576:	68fb      	ldr	r3, [r7, #12]
    9578:	609a      	str	r2, [r3, #8]

        this_i2c->dir = WRITE_DIR;
    957a:	68fb      	ldr	r3, [r7, #12]
    957c:	f04f 0200 	mov.w	r2, #0
    9580:	625a      	str	r2, [r3, #36]	; 0x24

        this_i2c->master_tx_buffer = addr_offset;
    9582:	68fb      	ldr	r3, [r7, #12]
    9584:	687a      	ldr	r2, [r7, #4]
    9586:	619a      	str	r2, [r3, #24]
        this_i2c->master_tx_size = offset_size;
    9588:	887a      	ldrh	r2, [r7, #2]
    958a:	68fb      	ldr	r3, [r7, #12]
    958c:	61da      	str	r2, [r3, #28]
        this_i2c->master_tx_idx = 0u;
    958e:	68fb      	ldr	r3, [r7, #12]
    9590:	f04f 0200 	mov.w	r2, #0
    9594:	621a      	str	r2, [r3, #32]

        this_i2c->master_rx_buffer = read_buffer;
    9596:	68fb      	ldr	r3, [r7, #12]
    9598:	6a3a      	ldr	r2, [r7, #32]
    959a:	629a      	str	r2, [r3, #40]	; 0x28
        this_i2c->master_rx_size = read_size;
    959c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
    959e:	68fb      	ldr	r3, [r7, #12]
    95a0:	62da      	str	r2, [r3, #44]	; 0x2c
        this_i2c->master_rx_idx = 0u;
    95a2:	68fb      	ldr	r3, [r7, #12]
    95a4:	f04f 0200 	mov.w	r2, #0
    95a8:	631a      	str	r2, [r3, #48]	; 0x30
        
        /* Set I2C status in progress */
        this_i2c->master_status = I2C_IN_PROGRESS;
    95aa:	68fb      	ldr	r3, [r7, #12]
    95ac:	f04f 0201 	mov.w	r2, #1
    95b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        this_i2c->options = options;
    95b4:	68fb      	ldr	r3, [r7, #12]
    95b6:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
    95ba:	751a      	strb	r2, [r3, #20]
        
        if(I2C_IN_PROGRESS == this_i2c->slave_status)
    95bc:	68fb      	ldr	r3, [r7, #12]
    95be:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
    95c2:	b2db      	uxtb	r3, r3
    95c4:	2b01      	cmp	r3, #1
    95c6:	d105      	bne.n	95d4 <I2C_write_read+0xcc>
        {
            this_i2c->is_transaction_pending = 1u;
    95c8:	68fb      	ldr	r3, [r7, #12]
    95ca:	f04f 0201 	mov.w	r2, #1
    95ce:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
    95d2:	e00a      	b.n	95ea <I2C_write_read+0xe2>
        }
        else
        {
            HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    95d4:	68fb      	ldr	r3, [r7, #12]
    95d6:	681b      	ldr	r3, [r3, #0]
    95d8:	4618      	mov	r0, r3
    95da:	f04f 0105 	mov.w	r1, #5
    95de:	f04f 0220 	mov.w	r2, #32
    95e2:	f04f 0301 	mov.w	r3, #1
    95e6:	f7fc fb39 	bl	5c5c <HW_set_8bit_reg_field>
        /*
         * Clear interrupts if required (depends on repeated starts).
         * Since the Bus is on hold, only then prior status needs to
         * be cleared.
         */
        if ( I2C_HOLD_BUS == this_i2c->bus_status )
    95ea:	68fb      	ldr	r3, [r7, #12]
    95ec:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
    95f0:	2b01      	cmp	r3, #1
    95f2:	d10a      	bne.n	960a <I2C_write_read+0x102>
        {
            HAL_set_8bit_reg_field(this_i2c->base_address, SI, 0x00u);
    95f4:	68fb      	ldr	r3, [r7, #12]
    95f6:	681b      	ldr	r3, [r3, #0]
    95f8:	4618      	mov	r0, r3
    95fa:	f04f 0103 	mov.w	r1, #3
    95fe:	f04f 0208 	mov.w	r2, #8
    9602:	f04f 0300 	mov.w	r3, #0
    9606:	f7fc fb29 	bl	5c5c <HW_set_8bit_reg_field>
        }

        stat_ctrl = HAL_get_8bit_reg( this_i2c->base_address, STATUS);
    960a:	68fb      	ldr	r3, [r7, #12]
    960c:	681b      	ldr	r3, [r3, #0]
    960e:	f103 0304 	add.w	r3, r3, #4
    9612:	4618      	mov	r0, r3
    9614:	f7fc fb20 	bl	5c58 <HW_get_8bit_reg>
    9618:	4603      	mov	r3, r0
    961a:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids lint warning. */
    961c:	7cfb      	ldrb	r3, [r7, #19]
    961e:	b2db      	uxtb	r3, r3
    9620:	74fb      	strb	r3, [r7, #19]
            
        /* Enable the interrupt. ( Re-enable) */
        I2C_enable_irq( this_i2c );
    9622:	68f8      	ldr	r0, [r7, #12]
    9624:	f000 fdc0 	bl	a1a8 <I2C_enable_irq>

        HAL_restore_interrupts( saved_psr );
    9628:	6978      	ldr	r0, [r7, #20]
    962a:	f000 ffc1 	bl	a5b0 <HAL_restore_interrupts>
    }
}
    962e:	f107 0718 	add.w	r7, r7, #24
    9632:	46bd      	mov	sp, r7
    9634:	bd80      	pop	{r7, pc}
    9636:	bf00      	nop

00009638 <I2C_wait_complete>:
i2c_status_t I2C_wait_complete
(
    i2c_instance_t * this_i2c,
    uint32_t timeout_ms
)
{
    9638:	b580      	push	{r7, lr}
    963a:	b084      	sub	sp, #16
    963c:	af00      	add	r7, sp, #0
    963e:	6078      	str	r0, [r7, #4]
    9640:	6039      	str	r1, [r7, #0]
     * Because we have no idea of what CPU we are supposed to be running on
     * we need to guard this write to the timeout value to avoid ISR/user code
     * interaction issues. Checking the status below should be fine as only a
     * single byte should change in that.
     */
    saved_psr = HAL_disable_interrupts();
    9642:	f000 ffb1 	bl	a5a8 <HAL_disable_interrupts>
    9646:	4603      	mov	r3, r0
    9648:	60fb      	str	r3, [r7, #12]
    this_i2c->master_timeout_ms = timeout_ms;
    964a:	687b      	ldr	r3, [r7, #4]
    964c:	683a      	ldr	r2, [r7, #0]
    964e:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_restore_interrupts( saved_psr );
    9650:	68f8      	ldr	r0, [r7, #12]
    9652:	f000 ffad 	bl	a5b0 <HAL_restore_interrupts>

    /* Run the loop until state returns I2C_FAILED  or I2C_SUCESS*/
    do {
        i2c_status = this_i2c->master_status;
    9656:	687b      	ldr	r3, [r7, #4]
    9658:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
    965c:	72fb      	strb	r3, [r7, #11]
    } while(I2C_IN_PROGRESS == i2c_status);
    965e:	7afb      	ldrb	r3, [r7, #11]
    9660:	2b01      	cmp	r3, #1
    9662:	d0f8      	beq.n	9656 <I2C_wait_complete+0x1e>
    return i2c_status;
    9664:	7afb      	ldrb	r3, [r7, #11]
}
    9666:	4618      	mov	r0, r3
    9668:	f107 0710 	add.w	r7, r7, #16
    966c:	46bd      	mov	sp, r7
    966e:	bd80      	pop	{r7, pc}

00009670 <enable_slave_if_required>:
 */
static void enable_slave_if_required
(
    i2c_instance_t * this_i2c
)
{
    9670:	b580      	push	{r7, lr}
    9672:	b082      	sub	sp, #8
    9674:	af00      	add	r7, sp, #0
    9676:	6078      	str	r0, [r7, #4]
    /*
     * This function is only called from within the ISR and so does not need
     * guarding on the register access.
     */
    if( 0 != this_i2c->is_slave_enabled )
    9678:	687b      	ldr	r3, [r7, #4]
    967a:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
    967e:	2b00      	cmp	r3, #0
    9680:	d00a      	beq.n	9698 <enable_slave_if_required+0x28>
    {
        HAL_set_8bit_reg_field( this_i2c->base_address, AA, 0x01u );
    9682:	687b      	ldr	r3, [r7, #4]
    9684:	681b      	ldr	r3, [r3, #0]
    9686:	4618      	mov	r0, r3
    9688:	f04f 0102 	mov.w	r1, #2
    968c:	f04f 0204 	mov.w	r2, #4
    9690:	f04f 0301 	mov.w	r3, #1
    9694:	f7fc fae2 	bl	5c5c <HW_set_8bit_reg_field>
    }
}
    9698:	f107 0708 	add.w	r7, r7, #8
    969c:	46bd      	mov	sp, r7
    969e:	bd80      	pop	{r7, pc}

000096a0 <I2C_isr>:
 */
void I2C_isr
(
    i2c_instance_t * this_i2c
)
{
    96a0:	b5b0      	push	{r4, r5, r7, lr}
    96a2:	b084      	sub	sp, #16
    96a4:	af00      	add	r7, sp, #0
    96a6:	6078      	str	r0, [r7, #4]
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
    96a8:	f04f 0301 	mov.w	r3, #1
    96ac:	73bb      	strb	r3, [r7, #14]

    status = HAL_get_8bit_reg( this_i2c->base_address, STATUS);
    96ae:	687b      	ldr	r3, [r7, #4]
    96b0:	681b      	ldr	r3, [r3, #0]
    96b2:	f103 0304 	add.w	r3, r3, #4
    96b6:	4618      	mov	r0, r3
    96b8:	f7fc face 	bl	5c58 <HW_get_8bit_reg>
    96bc:	4603      	mov	r3, r0
    96be:	72fb      	strb	r3, [r7, #11]
    
    switch( status )
    96c0:	7afb      	ldrb	r3, [r7, #11]
    96c2:	b2db      	uxtb	r3, r3
    96c4:	f1a3 0308 	sub.w	r3, r3, #8
    96c8:	2bd8      	cmp	r3, #216	; 0xd8
    96ca:	f200 84e3 	bhi.w	a094 <I2C_isr+0x9f4>
    96ce:	a201      	add	r2, pc, #4	; (adr r2, 96d4 <I2C_isr+0x34>)
    96d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    96d4:	00009a39 	.word	0x00009a39
    96d8:	0000a095 	.word	0x0000a095
    96dc:	0000a095 	.word	0x0000a095
    96e0:	0000a095 	.word	0x0000a095
    96e4:	0000a095 	.word	0x0000a095
    96e8:	0000a095 	.word	0x0000a095
    96ec:	0000a095 	.word	0x0000a095
    96f0:	0000a095 	.word	0x0000a095
    96f4:	00009a39 	.word	0x00009a39
    96f8:	0000a095 	.word	0x0000a095
    96fc:	0000a095 	.word	0x0000a095
    9700:	0000a095 	.word	0x0000a095
    9704:	0000a095 	.word	0x0000a095
    9708:	0000a095 	.word	0x0000a095
    970c:	0000a095 	.word	0x0000a095
    9710:	0000a095 	.word	0x0000a095
    9714:	00009b0f 	.word	0x00009b0f
    9718:	0000a095 	.word	0x0000a095
    971c:	0000a095 	.word	0x0000a095
    9720:	0000a095 	.word	0x0000a095
    9724:	0000a095 	.word	0x0000a095
    9728:	0000a095 	.word	0x0000a095
    972c:	0000a095 	.word	0x0000a095
    9730:	0000a095 	.word	0x0000a095
    9734:	00009adf 	.word	0x00009adf
    9738:	0000a095 	.word	0x0000a095
    973c:	0000a095 	.word	0x0000a095
    9740:	0000a095 	.word	0x0000a095
    9744:	0000a095 	.word	0x0000a095
    9748:	0000a095 	.word	0x0000a095
    974c:	0000a095 	.word	0x0000a095
    9750:	0000a095 	.word	0x0000a095
    9754:	00009b0f 	.word	0x00009b0f
    9758:	0000a095 	.word	0x0000a095
    975c:	0000a095 	.word	0x0000a095
    9760:	0000a095 	.word	0x0000a095
    9764:	0000a095 	.word	0x0000a095
    9768:	0000a095 	.word	0x0000a095
    976c:	0000a095 	.word	0x0000a095
    9770:	0000a095 	.word	0x0000a095
    9774:	00009bbf 	.word	0x00009bbf
    9778:	0000a095 	.word	0x0000a095
    977c:	0000a095 	.word	0x0000a095
    9780:	0000a095 	.word	0x0000a095
    9784:	0000a095 	.word	0x0000a095
    9788:	0000a095 	.word	0x0000a095
    978c:	0000a095 	.word	0x0000a095
    9790:	0000a095 	.word	0x0000a095
    9794:	00009ac7 	.word	0x00009ac7
    9798:	0000a095 	.word	0x0000a095
    979c:	0000a095 	.word	0x0000a095
    97a0:	0000a095 	.word	0x0000a095
    97a4:	0000a095 	.word	0x0000a095
    97a8:	0000a095 	.word	0x0000a095
    97ac:	0000a095 	.word	0x0000a095
    97b0:	0000a095 	.word	0x0000a095
    97b4:	00009bef 	.word	0x00009bef
    97b8:	0000a095 	.word	0x0000a095
    97bc:	0000a095 	.word	0x0000a095
    97c0:	0000a095 	.word	0x0000a095
    97c4:	0000a095 	.word	0x0000a095
    97c8:	0000a095 	.word	0x0000a095
    97cc:	0000a095 	.word	0x0000a095
    97d0:	0000a095 	.word	0x0000a095
    97d4:	00009c6f 	.word	0x00009c6f
    97d8:	0000a095 	.word	0x0000a095
    97dc:	0000a095 	.word	0x0000a095
    97e0:	0000a095 	.word	0x0000a095
    97e4:	0000a095 	.word	0x0000a095
    97e8:	0000a095 	.word	0x0000a095
    97ec:	0000a095 	.word	0x0000a095
    97f0:	0000a095 	.word	0x0000a095
    97f4:	00009c9f 	.word	0x00009c9f
    97f8:	0000a095 	.word	0x0000a095
    97fc:	0000a095 	.word	0x0000a095
    9800:	0000a095 	.word	0x0000a095
    9804:	0000a095 	.word	0x0000a095
    9808:	0000a095 	.word	0x0000a095
    980c:	0000a095 	.word	0x0000a095
    9810:	0000a095 	.word	0x0000a095
    9814:	00009cef 	.word	0x00009cef
    9818:	0000a095 	.word	0x0000a095
    981c:	0000a095 	.word	0x0000a095
    9820:	0000a095 	.word	0x0000a095
    9824:	0000a095 	.word	0x0000a095
    9828:	0000a095 	.word	0x0000a095
    982c:	0000a095 	.word	0x0000a095
    9830:	0000a095 	.word	0x0000a095
    9834:	00009db9 	.word	0x00009db9
    9838:	0000a095 	.word	0x0000a095
    983c:	0000a095 	.word	0x0000a095
    9840:	0000a095 	.word	0x0000a095
    9844:	0000a095 	.word	0x0000a095
    9848:	0000a095 	.word	0x0000a095
    984c:	0000a095 	.word	0x0000a095
    9850:	0000a095 	.word	0x0000a095
    9854:	00009daf 	.word	0x00009daf
    9858:	0000a095 	.word	0x0000a095
    985c:	0000a095 	.word	0x0000a095
    9860:	0000a095 	.word	0x0000a095
    9864:	0000a095 	.word	0x0000a095
    9868:	0000a095 	.word	0x0000a095
    986c:	0000a095 	.word	0x0000a095
    9870:	0000a095 	.word	0x0000a095
    9874:	00009db9 	.word	0x00009db9
    9878:	0000a095 	.word	0x0000a095
    987c:	0000a095 	.word	0x0000a095
    9880:	0000a095 	.word	0x0000a095
    9884:	0000a095 	.word	0x0000a095
    9888:	0000a095 	.word	0x0000a095
    988c:	0000a095 	.word	0x0000a095
    9890:	0000a095 	.word	0x0000a095
    9894:	00009daf 	.word	0x00009daf
    9898:	0000a095 	.word	0x0000a095
    989c:	0000a095 	.word	0x0000a095
    98a0:	0000a095 	.word	0x0000a095
    98a4:	0000a095 	.word	0x0000a095
    98a8:	0000a095 	.word	0x0000a095
    98ac:	0000a095 	.word	0x0000a095
    98b0:	0000a095 	.word	0x0000a095
    98b4:	00009e15 	.word	0x00009e15
    98b8:	0000a095 	.word	0x0000a095
    98bc:	0000a095 	.word	0x0000a095
    98c0:	0000a095 	.word	0x0000a095
    98c4:	0000a095 	.word	0x0000a095
    98c8:	0000a095 	.word	0x0000a095
    98cc:	0000a095 	.word	0x0000a095
    98d0:	0000a095 	.word	0x0000a095
    98d4:	00009d63 	.word	0x00009d63
    98d8:	0000a095 	.word	0x0000a095
    98dc:	0000a095 	.word	0x0000a095
    98e0:	0000a095 	.word	0x0000a095
    98e4:	0000a095 	.word	0x0000a095
    98e8:	0000a095 	.word	0x0000a095
    98ec:	0000a095 	.word	0x0000a095
    98f0:	0000a095 	.word	0x0000a095
    98f4:	00009e15 	.word	0x00009e15
    98f8:	0000a095 	.word	0x0000a095
    98fc:	0000a095 	.word	0x0000a095
    9900:	0000a095 	.word	0x0000a095
    9904:	0000a095 	.word	0x0000a095
    9908:	0000a095 	.word	0x0000a095
    990c:	0000a095 	.word	0x0000a095
    9910:	0000a095 	.word	0x0000a095
    9914:	00009d63 	.word	0x00009d63
    9918:	0000a095 	.word	0x0000a095
    991c:	0000a095 	.word	0x0000a095
    9920:	0000a095 	.word	0x0000a095
    9924:	0000a095 	.word	0x0000a095
    9928:	0000a095 	.word	0x0000a095
    992c:	0000a095 	.word	0x0000a095
    9930:	0000a095 	.word	0x0000a095
    9934:	00009e87 	.word	0x00009e87
    9938:	0000a095 	.word	0x0000a095
    993c:	0000a095 	.word	0x0000a095
    9940:	0000a095 	.word	0x0000a095
    9944:	0000a095 	.word	0x0000a095
    9948:	0000a095 	.word	0x0000a095
    994c:	0000a095 	.word	0x0000a095
    9950:	0000a095 	.word	0x0000a095
    9954:	00009f79 	.word	0x00009f79
    9958:	0000a095 	.word	0x0000a095
    995c:	0000a095 	.word	0x0000a095
    9960:	0000a095 	.word	0x0000a095
    9964:	0000a095 	.word	0x0000a095
    9968:	0000a095 	.word	0x0000a095
    996c:	0000a095 	.word	0x0000a095
    9970:	0000a095 	.word	0x0000a095
    9974:	00009f79 	.word	0x00009f79
    9978:	0000a095 	.word	0x0000a095
    997c:	0000a095 	.word	0x0000a095
    9980:	0000a095 	.word	0x0000a095
    9984:	0000a095 	.word	0x0000a095
    9988:	0000a095 	.word	0x0000a095
    998c:	0000a095 	.word	0x0000a095
    9990:	0000a095 	.word	0x0000a095
    9994:	00009f79 	.word	0x00009f79
    9998:	0000a095 	.word	0x0000a095
    999c:	0000a095 	.word	0x0000a095
    99a0:	0000a095 	.word	0x0000a095
    99a4:	0000a095 	.word	0x0000a095
    99a8:	0000a095 	.word	0x0000a095
    99ac:	0000a095 	.word	0x0000a095
    99b0:	0000a095 	.word	0x0000a095
    99b4:	0000a043 	.word	0x0000a043
    99b8:	0000a095 	.word	0x0000a095
    99bc:	0000a095 	.word	0x0000a095
    99c0:	0000a095 	.word	0x0000a095
    99c4:	0000a095 	.word	0x0000a095
    99c8:	0000a095 	.word	0x0000a095
    99cc:	0000a095 	.word	0x0000a095
    99d0:	0000a095 	.word	0x0000a095
    99d4:	0000a043 	.word	0x0000a043
    99d8:	0000a095 	.word	0x0000a095
    99dc:	0000a095 	.word	0x0000a095
    99e0:	0000a095 	.word	0x0000a095
    99e4:	0000a095 	.word	0x0000a095
    99e8:	0000a095 	.word	0x0000a095
    99ec:	0000a095 	.word	0x0000a095
    99f0:	0000a095 	.word	0x0000a095
    99f4:	0000a095 	.word	0x0000a095
    99f8:	0000a095 	.word	0x0000a095
    99fc:	0000a095 	.word	0x0000a095
    9a00:	0000a095 	.word	0x0000a095
    9a04:	0000a095 	.word	0x0000a095
    9a08:	0000a095 	.word	0x0000a095
    9a0c:	0000a095 	.word	0x0000a095
    9a10:	0000a095 	.word	0x0000a095
    9a14:	00009f4b 	.word	0x00009f4b
    9a18:	0000a095 	.word	0x0000a095
    9a1c:	0000a095 	.word	0x0000a095
    9a20:	0000a095 	.word	0x0000a095
    9a24:	0000a095 	.word	0x0000a095
    9a28:	0000a095 	.word	0x0000a095
    9a2c:	0000a095 	.word	0x0000a095
    9a30:	0000a095 	.word	0x0000a095
    9a34:	0000a0e9 	.word	0x0000a0e9
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            HAL_set_8bit_reg_field( this_i2c->base_address, STA, 0x00u);
    9a38:	687b      	ldr	r3, [r7, #4]
    9a3a:	681b      	ldr	r3, [r3, #0]
    9a3c:	4618      	mov	r0, r3
    9a3e:	f04f 0105 	mov.w	r1, #5
    9a42:	f04f 0220 	mov.w	r2, #32
    9a46:	f04f 0300 	mov.w	r3, #0
    9a4a:	f7fc f907 	bl	5c5c <HW_set_8bit_reg_field>
            HAL_set_8bit_reg( this_i2c->base_address, DATA, this_i2c->target_addr); /* write call address */
    9a4e:	687b      	ldr	r3, [r7, #4]
    9a50:	681b      	ldr	r3, [r3, #0]
    9a52:	f103 0208 	add.w	r2, r3, #8
    9a56:	687b      	ldr	r3, [r7, #4]
    9a58:	689b      	ldr	r3, [r3, #8]
    9a5a:	4610      	mov	r0, r2
    9a5c:	4619      	mov	r1, r3
    9a5e:	f7fc f8f9 	bl	5c54 <HW_set_8bit_reg>
            HAL_set_8bit_reg_field( this_i2c->base_address, DIR, this_i2c->dir); /* set direction bit */
    9a62:	687b      	ldr	r3, [r7, #4]
    9a64:	681b      	ldr	r3, [r3, #0]
    9a66:	f103 0208 	add.w	r2, r3, #8
    9a6a:	687b      	ldr	r3, [r7, #4]
    9a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    9a6e:	4610      	mov	r0, r2
    9a70:	f04f 0100 	mov.w	r1, #0
    9a74:	f04f 0201 	mov.w	r2, #1
    9a78:	f7fc f8f0 	bl	5c5c <HW_set_8bit_reg_field>
            if(this_i2c->dir == WRITE_DIR)
    9a7c:	687b      	ldr	r3, [r7, #4]
    9a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    9a80:	2b00      	cmp	r3, #0
    9a82:	d104      	bne.n	9a8e <I2C_isr+0x3ee>
            {
                 this_i2c->master_tx_idx = 0u;
    9a84:	687b      	ldr	r3, [r7, #4]
    9a86:	f04f 0200 	mov.w	r2, #0
    9a8a:	621a      	str	r2, [r3, #32]
    9a8c:	e003      	b.n	9a96 <I2C_isr+0x3f6>
            }
            else
            {
                 this_i2c->master_rx_idx = 0u;
    9a8e:	687b      	ldr	r3, [r7, #4]
    9a90:	f04f 0200 	mov.w	r2, #0
    9a94:	631a      	str	r2, [r3, #48]	; 0x30
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
    9a96:	687b      	ldr	r3, [r7, #4]
    9a98:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
    9a9c:	2b00      	cmp	r3, #0
    9a9e:	d004      	beq.n	9aaa <I2C_isr+0x40a>
            {
                this_i2c->is_transaction_pending = 0u;
    9aa0:	687b      	ldr	r3, [r7, #4]
    9aa2:	f04f 0200 	mov.w	r2, #0
    9aa6:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
    9aaa:	687b      	ldr	r3, [r7, #4]
    9aac:	7b1a      	ldrb	r2, [r3, #12]
    9aae:	687b      	ldr	r3, [r7, #4]
    9ab0:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
    9ab4:	429a      	cmp	r2, r3
    9ab6:	f000 8319 	beq.w	a0ec <I2C_isr+0xa4c>
            {
                this_i2c->transaction = this_i2c->pending_transaction;
    9aba:	687b      	ldr	r3, [r7, #4]
    9abc:	f893 206a 	ldrb.w	r2, [r3, #106]	; 0x6a
    9ac0:	687b      	ldr	r3, [r7, #4]
    9ac2:	731a      	strb	r2, [r3, #12]
            }
            break;
    9ac4:	e31b      	b.n	a0fe <I2C_isr+0xa5e>
            
        case ST_LOST_ARB:
              /* Set start bit.  Let's keep trying!  Don't give up! */
              HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    9ac6:	687b      	ldr	r3, [r7, #4]
    9ac8:	681b      	ldr	r3, [r3, #0]
    9aca:	4618      	mov	r0, r3
    9acc:	f04f 0105 	mov.w	r1, #5
    9ad0:	f04f 0220 	mov.w	r2, #32
    9ad4:	f04f 0301 	mov.w	r3, #1
    9ad8:	f7fc f8c0 	bl	5c5c <HW_set_8bit_reg_field>
              break;
    9adc:	e30f      	b.n	a0fe <I2C_isr+0xa5e>
              break;

        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);
    9ade:	687b      	ldr	r3, [r7, #4]
    9ae0:	681b      	ldr	r3, [r3, #0]
    9ae2:	4618      	mov	r0, r3
    9ae4:	f04f 0104 	mov.w	r1, #4
    9ae8:	f04f 0210 	mov.w	r2, #16
    9aec:	f04f 0301 	mov.w	r3, #1
    9af0:	f7fc f8b4 	bl	5c5c <HW_set_8bit_reg_field>
            this_i2c->master_status = I2C_FAILED;
    9af4:	687b      	ldr	r3, [r7, #4]
    9af6:	f04f 0202 	mov.w	r2, #2
    9afa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            this_i2c->transaction = NO_TRANSACTION;
    9afe:	687b      	ldr	r3, [r7, #4]
    9b00:	f04f 0200 	mov.w	r2, #0
    9b04:	731a      	strb	r2, [r3, #12]
            enable_slave_if_required(this_i2c);
    9b06:	6878      	ldr	r0, [r7, #4]
    9b08:	f7ff fdb2 	bl	9670 <enable_slave_if_required>
            break;
    9b0c:	e2f7      	b.n	a0fe <I2C_isr+0xa5e>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
    9b0e:	687b      	ldr	r3, [r7, #4]
    9b10:	6a1a      	ldr	r2, [r3, #32]
    9b12:	687b      	ldr	r3, [r7, #4]
    9b14:	69db      	ldr	r3, [r3, #28]
    9b16:	429a      	cmp	r2, r3
    9b18:	d212      	bcs.n	9b40 <I2C_isr+0x4a0>
            {    
                HAL_set_8bit_reg(this_i2c->base_address, DATA, (uint_fast8_t)this_i2c->master_tx_buffer[this_i2c->master_tx_idx++]);
    9b1a:	687b      	ldr	r3, [r7, #4]
    9b1c:	681b      	ldr	r3, [r3, #0]
    9b1e:	f103 0108 	add.w	r1, r3, #8
    9b22:	687b      	ldr	r3, [r7, #4]
    9b24:	699a      	ldr	r2, [r3, #24]
    9b26:	687b      	ldr	r3, [r7, #4]
    9b28:	6a1b      	ldr	r3, [r3, #32]
    9b2a:	441a      	add	r2, r3
    9b2c:	7812      	ldrb	r2, [r2, #0]
    9b2e:	f103 0001 	add.w	r0, r3, #1
    9b32:	687b      	ldr	r3, [r7, #4]
    9b34:	6218      	str	r0, [r3, #32]
    9b36:	4608      	mov	r0, r1
    9b38:	4611      	mov	r1, r2
    9b3a:	f7fc f88b 	bl	5c54 <HW_set_8bit_reg>
                    I2C_disable_irq( this_i2c );
                    clear_irq = 0u;
                }
                this_i2c->master_status = I2C_SUCCESS;
            }
            break;
    9b3e:	e2de      	b.n	a0fe <I2C_isr+0xa5e>
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
            {    
                HAL_set_8bit_reg(this_i2c->base_address, DATA, (uint_fast8_t)this_i2c->master_tx_buffer[this_i2c->master_tx_idx++]);
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
    9b40:	687b      	ldr	r3, [r7, #4]
    9b42:	7b1b      	ldrb	r3, [r3, #12]
    9b44:	2b03      	cmp	r3, #3
    9b46:	d10f      	bne.n	9b68 <I2C_isr+0x4c8>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
    9b48:	687b      	ldr	r3, [r7, #4]
    9b4a:	f04f 0201 	mov.w	r2, #1
    9b4e:	625a      	str	r2, [r3, #36]	; 0x24
                 HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    9b50:	687b      	ldr	r3, [r7, #4]
    9b52:	681b      	ldr	r3, [r3, #0]
    9b54:	4618      	mov	r0, r3
    9b56:	f04f 0105 	mov.w	r1, #5
    9b5a:	f04f 0220 	mov.w	r2, #32
    9b5e:	f04f 0301 	mov.w	r3, #1
    9b62:	f7fc f87b 	bl	5c5c <HW_set_8bit_reg_field>
                    I2C_disable_irq( this_i2c );
                    clear_irq = 0u;
                }
                this_i2c->master_status = I2C_SUCCESS;
            }
            break;
    9b66:	e2ca      	b.n	a0fe <I2C_isr+0xa5e>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
    9b68:	687b      	ldr	r3, [r7, #4]
    9b6a:	f04f 0200 	mov.w	r2, #0
    9b6e:	731a      	strb	r2, [r3, #12]
                hold_bus = this_i2c->options & I2C_HOLD_BUS;
    9b70:	687b      	ldr	r3, [r7, #4]
    9b72:	7d1b      	ldrb	r3, [r3, #20]
    9b74:	f003 0301 	and.w	r3, r3, #1
    9b78:	737b      	strb	r3, [r7, #13]

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
    9b7a:	687b      	ldr	r3, [r7, #4]
    9b7c:	7b7a      	ldrb	r2, [r7, #13]
    9b7e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                if ( hold_bus == 0u )
    9b82:	7b7b      	ldrb	r3, [r7, #13]
    9b84:	2b00      	cmp	r3, #0
    9b86:	d10e      	bne.n	9ba6 <I2C_isr+0x506>
                { 
                    HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);  /*xmt stop condition */
    9b88:	687b      	ldr	r3, [r7, #4]
    9b8a:	681b      	ldr	r3, [r3, #0]
    9b8c:	4618      	mov	r0, r3
    9b8e:	f04f 0104 	mov.w	r1, #4
    9b92:	f04f 0210 	mov.w	r2, #16
    9b96:	f04f 0301 	mov.w	r3, #1
    9b9a:	f7fc f85f 	bl	5c5c <HW_set_8bit_reg_field>
                    enable_slave_if_required(this_i2c);
    9b9e:	6878      	ldr	r0, [r7, #4]
    9ba0:	f7ff fd66 	bl	9670 <enable_slave_if_required>
    9ba4:	e005      	b.n	9bb2 <I2C_isr+0x512>
                }
                else
                {
                    I2C_disable_irq( this_i2c );
    9ba6:	6878      	ldr	r0, [r7, #4]
    9ba8:	f000 fb48 	bl	a23c <I2C_disable_irq>
                    clear_irq = 0u;
    9bac:	f04f 0300 	mov.w	r3, #0
    9bb0:	73bb      	strb	r3, [r7, #14]
                }
                this_i2c->master_status = I2C_SUCCESS;
    9bb2:	687b      	ldr	r3, [r7, #4]
    9bb4:	f04f 0200 	mov.w	r2, #0
    9bb8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            }
            break;
    9bbc:	e29f      	b.n	a0fe <I2C_isr+0xa5e>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);/* xmt stop condition */
    9bbe:	687b      	ldr	r3, [r7, #4]
    9bc0:	681b      	ldr	r3, [r3, #0]
    9bc2:	4618      	mov	r0, r3
    9bc4:	f04f 0104 	mov.w	r1, #4
    9bc8:	f04f 0210 	mov.w	r2, #16
    9bcc:	f04f 0301 	mov.w	r3, #1
    9bd0:	f7fc f844 	bl	5c5c <HW_set_8bit_reg_field>
            this_i2c->master_status = I2C_FAILED;
    9bd4:	687b      	ldr	r3, [r7, #4]
    9bd6:	f04f 0202 	mov.w	r2, #2
    9bda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    9bde:	687b      	ldr	r3, [r7, #4]
    9be0:	f04f 0200 	mov.w	r2, #0
    9be4:	731a      	strb	r2, [r3, #12]
            enable_slave_if_required(this_i2c);
    9be6:	6878      	ldr	r0, [r7, #4]
    9be8:	f7ff fd42 	bl	9670 <enable_slave_if_required>
            break;
    9bec:	e287      	b.n	a0fe <I2C_isr+0xa5e>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
    9bee:	687b      	ldr	r3, [r7, #4]
    9bf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    9bf2:	2b01      	cmp	r3, #1
    9bf4:	d90b      	bls.n	9c0e <I2C_isr+0x56e>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u);
    9bf6:	687b      	ldr	r3, [r7, #4]
    9bf8:	681b      	ldr	r3, [r3, #0]
    9bfa:	4618      	mov	r0, r3
    9bfc:	f04f 0102 	mov.w	r1, #2
    9c00:	f04f 0204 	mov.w	r2, #4
    9c04:	f04f 0301 	mov.w	r3, #1
    9c08:	f7fc f828 	bl	5c5c <HW_set_8bit_reg_field>
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u);
                HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);
                this_i2c->master_status = I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
    9c0c:	e277      	b.n	a0fe <I2C_isr+0xa5e>
             */
            if(this_i2c->master_rx_size > 1u)
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u);
            }
            else if(1u == this_i2c->master_rx_size)
    9c0e:	687b      	ldr	r3, [r7, #4]
    9c10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    9c12:	2b01      	cmp	r3, #1
    9c14:	d10b      	bne.n	9c2e <I2C_isr+0x58e>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u);
    9c16:	687b      	ldr	r3, [r7, #4]
    9c18:	681b      	ldr	r3, [r3, #0]
    9c1a:	4618      	mov	r0, r3
    9c1c:	f04f 0102 	mov.w	r1, #2
    9c20:	f04f 0204 	mov.w	r2, #4
    9c24:	f04f 0300 	mov.w	r3, #0
    9c28:	f7fc f818 	bl	5c5c <HW_set_8bit_reg_field>
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u);
                HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);
                this_i2c->master_status = I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
    9c2c:	e267      	b.n	a0fe <I2C_isr+0xa5e>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u);
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u);
    9c2e:	687b      	ldr	r3, [r7, #4]
    9c30:	681b      	ldr	r3, [r3, #0]
    9c32:	4618      	mov	r0, r3
    9c34:	f04f 0102 	mov.w	r1, #2
    9c38:	f04f 0204 	mov.w	r2, #4
    9c3c:	f04f 0301 	mov.w	r3, #1
    9c40:	f7fc f80c 	bl	5c5c <HW_set_8bit_reg_field>
                HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);
    9c44:	687b      	ldr	r3, [r7, #4]
    9c46:	681b      	ldr	r3, [r3, #0]
    9c48:	4618      	mov	r0, r3
    9c4a:	f04f 0104 	mov.w	r1, #4
    9c4e:	f04f 0210 	mov.w	r2, #16
    9c52:	f04f 0301 	mov.w	r3, #1
    9c56:	f7fc f801 	bl	5c5c <HW_set_8bit_reg_field>
                this_i2c->master_status = I2C_SUCCESS;
    9c5a:	687b      	ldr	r3, [r7, #4]
    9c5c:	f04f 0200 	mov.w	r2, #0
    9c60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
                this_i2c->transaction = NO_TRANSACTION;
    9c64:	687b      	ldr	r3, [r7, #4]
    9c66:	f04f 0200 	mov.w	r2, #0
    9c6a:	731a      	strb	r2, [r3, #12]
            }
            break;
    9c6c:	e247      	b.n	a0fe <I2C_isr+0xa5e>
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);
    9c6e:	687b      	ldr	r3, [r7, #4]
    9c70:	681b      	ldr	r3, [r3, #0]
    9c72:	4618      	mov	r0, r3
    9c74:	f04f 0104 	mov.w	r1, #4
    9c78:	f04f 0210 	mov.w	r2, #16
    9c7c:	f04f 0301 	mov.w	r3, #1
    9c80:	f7fb ffec 	bl	5c5c <HW_set_8bit_reg_field>
            this_i2c->master_status = I2C_FAILED;
    9c84:	687b      	ldr	r3, [r7, #4]
    9c86:	f04f 0202 	mov.w	r2, #2
    9c8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    9c8e:	687b      	ldr	r3, [r7, #4]
    9c90:	f04f 0200 	mov.w	r2, #0
    9c94:	731a      	strb	r2, [r3, #12]
            enable_slave_if_required(this_i2c);
    9c96:	6878      	ldr	r0, [r7, #4]
    9c98:	f7ff fcea 	bl	9670 <enable_slave_if_required>
            break;
    9c9c:	e22f      	b.n	a0fe <I2C_isr+0xa5e>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = HAL_get_8bit_reg(this_i2c->base_address, DATA);
    9c9e:	687b      	ldr	r3, [r7, #4]
    9ca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    9ca2:	687a      	ldr	r2, [r7, #4]
    9ca4:	6b14      	ldr	r4, [r2, #48]	; 0x30
    9ca6:	eb03 0504 	add.w	r5, r3, r4
    9caa:	687b      	ldr	r3, [r7, #4]
    9cac:	681b      	ldr	r3, [r3, #0]
    9cae:	f103 0308 	add.w	r3, r3, #8
    9cb2:	4618      	mov	r0, r3
    9cb4:	f7fb ffd0 	bl	5c58 <HW_get_8bit_reg>
    9cb8:	4603      	mov	r3, r0
    9cba:	702b      	strb	r3, [r5, #0]
    9cbc:	f104 0201 	add.w	r2, r4, #1
    9cc0:	687b      	ldr	r3, [r7, #4]
    9cc2:	631a      	str	r2, [r3, #48]	; 0x30
            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
    9cc4:	687b      	ldr	r3, [r7, #4]
    9cc6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    9cc8:	687b      	ldr	r3, [r7, #4]
    9cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    9ccc:	f103 33ff 	add.w	r3, r3, #4294967295
    9cd0:	429a      	cmp	r2, r3
    9cd2:	f0c0 820d 	bcc.w	a0f0 <I2C_isr+0xa50>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u);
    9cd6:	687b      	ldr	r3, [r7, #4]
    9cd8:	681b      	ldr	r3, [r3, #0]
    9cda:	4618      	mov	r0, r3
    9cdc:	f04f 0102 	mov.w	r1, #2
    9ce0:	f04f 0204 	mov.w	r2, #4
    9ce4:	f04f 0300 	mov.w	r3, #0
    9ce8:	f7fb ffb8 	bl	5c5c <HW_set_8bit_reg_field>
            }
            break;
    9cec:	e207      	b.n	a0fe <I2C_isr+0xa5e>
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = HAL_get_8bit_reg(this_i2c->base_address, DATA);
    9cee:	687b      	ldr	r3, [r7, #4]
    9cf0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    9cf2:	687b      	ldr	r3, [r7, #4]
    9cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    9cf6:	eb02 0403 	add.w	r4, r2, r3
    9cfa:	687b      	ldr	r3, [r7, #4]
    9cfc:	681b      	ldr	r3, [r3, #0]
    9cfe:	f103 0308 	add.w	r3, r3, #8
    9d02:	4618      	mov	r0, r3
    9d04:	f7fb ffa8 	bl	5c58 <HW_get_8bit_reg>
    9d08:	4603      	mov	r3, r0
    9d0a:	7023      	strb	r3, [r4, #0]
          
            hold_bus = this_i2c->options & I2C_HOLD_BUS; 
    9d0c:	687b      	ldr	r3, [r7, #4]
    9d0e:	7d1b      	ldrb	r3, [r3, #20]
    9d10:	f003 0301 	and.w	r3, r3, #1
    9d14:	737b      	strb	r3, [r7, #13]

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
    9d16:	687b      	ldr	r3, [r7, #4]
    9d18:	7b7a      	ldrb	r2, [r7, #13]
    9d1a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
            if ( hold_bus == 0u )
    9d1e:	7b7b      	ldrb	r3, [r7, #13]
    9d20:	2b00      	cmp	r3, #0
    9d22:	d10e      	bne.n	9d42 <I2C_isr+0x6a2>
            { 
                HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);  /*xmt stop condition */
    9d24:	687b      	ldr	r3, [r7, #4]
    9d26:	681b      	ldr	r3, [r3, #0]
    9d28:	4618      	mov	r0, r3
    9d2a:	f04f 0104 	mov.w	r1, #4
    9d2e:	f04f 0210 	mov.w	r2, #16
    9d32:	f04f 0301 	mov.w	r3, #1
    9d36:	f7fb ff91 	bl	5c5c <HW_set_8bit_reg_field>

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
    9d3a:	6878      	ldr	r0, [r7, #4]
    9d3c:	f7ff fc98 	bl	9670 <enable_slave_if_required>
    9d40:	e005      	b.n	9d4e <I2C_isr+0x6ae>
            }
            else
            {
                I2C_disable_irq( this_i2c );
    9d42:	6878      	ldr	r0, [r7, #4]
    9d44:	f000 fa7a 	bl	a23c <I2C_disable_irq>
                clear_irq = 0u;
    9d48:	f04f 0300 	mov.w	r3, #0
    9d4c:	73bb      	strb	r3, [r7, #14]
            }
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    9d4e:	687b      	ldr	r3, [r7, #4]
    9d50:	f04f 0200 	mov.w	r2, #0
    9d54:	731a      	strb	r2, [r3, #12]
            this_i2c->master_status = I2C_SUCCESS;
    9d56:	687b      	ldr	r3, [r7, #4]
    9d58:	f04f 0200 	mov.w	r2, #0
    9d5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            break;
    9d60:	e1cd      	b.n	a0fe <I2C_isr+0xa5e>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u);
    9d62:	687b      	ldr	r3, [r7, #4]
    9d64:	681b      	ldr	r3, [r3, #0]
    9d66:	4618      	mov	r0, r3
    9d68:	f04f 0102 	mov.w	r1, #2
    9d6c:	f04f 0204 	mov.w	r2, #4
    9d70:	f04f 0301 	mov.w	r3, #1
    9d74:	f7fb ff72 	bl	5c5c <HW_set_8bit_reg_field>

            this_i2c->transaction = NO_TRANSACTION;
    9d78:	687b      	ldr	r3, [r7, #4]
    9d7a:	f04f 0200 	mov.w	r2, #0
    9d7e:	731a      	strb	r2, [r3, #12]
            this_i2c->slave_status = I2C_SUCCESS;
    9d80:	687b      	ldr	r3, [r7, #4]
    9d82:	f04f 0200 	mov.w	r2, #0
    9d86:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    9d8a:	687b      	ldr	r3, [r7, #4]
    9d8c:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
    9d90:	2b00      	cmp	r3, #0
    9d92:	f000 81af 	beq.w	a0f4 <I2C_isr+0xa54>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    9d96:	687b      	ldr	r3, [r7, #4]
    9d98:	681b      	ldr	r3, [r3, #0]
    9d9a:	4618      	mov	r0, r3
    9d9c:	f04f 0105 	mov.w	r1, #5
    9da0:	f04f 0220 	mov.w	r2, #32
    9da4:	f04f 0301 	mov.w	r3, #1
    9da8:	f7fb ff58 	bl	5c5c <HW_set_8bit_reg_field>
            }
            break;
    9dac:	e1a7      	b.n	a0fe <I2C_isr+0xa5e>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
    9dae:	687b      	ldr	r3, [r7, #4]
    9db0:	f04f 0201 	mov.w	r2, #1
    9db4:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */
            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
    9db8:	687b      	ldr	r3, [r7, #4]
    9dba:	f04f 0204 	mov.w	r2, #4
    9dbe:	731a      	strb	r2, [r3, #12]
            this_i2c->slave_rx_idx = 0u;
    9dc0:	687b      	ldr	r3, [r7, #4]
    9dc2:	f04f 0200 	mov.w	r2, #0
    9dc6:	651a      	str	r2, [r3, #80]	; 0x50
            this_i2c->random_read_addr = 0u;
    9dc8:	687b      	ldr	r3, [r7, #4]
    9dca:	f04f 0200 	mov.w	r2, #0
    9dce:	611a      	str	r2, [r3, #16]
            /*
             * If Start Bit is set clear it, but store that information since it is because of
             * pending transaction
             */
            if(HAL_get_8bit_reg_field(this_i2c->base_address, STA))
    9dd0:	687b      	ldr	r3, [r7, #4]
    9dd2:	681b      	ldr	r3, [r3, #0]
    9dd4:	4618      	mov	r0, r3
    9dd6:	f04f 0105 	mov.w	r1, #5
    9dda:	f04f 0220 	mov.w	r2, #32
    9dde:	f7fb ff4b 	bl	5c78 <HW_get_8bit_reg_field>
    9de2:	4603      	mov	r3, r0
    9de4:	2b00      	cmp	r3, #0
    9de6:	d00f      	beq.n	9e08 <I2C_isr+0x768>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x00u);
    9de8:	687b      	ldr	r3, [r7, #4]
    9dea:	681b      	ldr	r3, [r3, #0]
    9dec:	4618      	mov	r0, r3
    9dee:	f04f 0105 	mov.w	r1, #5
    9df2:	f04f 0220 	mov.w	r2, #32
    9df6:	f04f 0300 	mov.w	r3, #0
    9dfa:	f7fb ff2f 	bl	5c5c <HW_set_8bit_reg_field>
                this_i2c->is_transaction_pending = 1u;
    9dfe:	687b      	ldr	r3, [r7, #4]
    9e00:	f04f 0201 	mov.w	r2, #1
    9e04:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
            }
            this_i2c->slave_status = I2C_IN_PROGRESS;
    9e08:	687b      	ldr	r3, [r7, #4]
    9e0a:	f04f 0201 	mov.w	r2, #1
    9e0e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
#ifdef INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
    9e12:	e174      	b.n	a0fe <I2C_isr+0xa5e>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
    9e14:	687b      	ldr	r3, [r7, #4]
    9e16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    9e18:	2b00      	cmp	r3, #0
    9e1a:	d021      	beq.n	9e60 <I2C_isr+0x7c0>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
    9e1c:	687b      	ldr	r3, [r7, #4]
    9e1e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    9e20:	687b      	ldr	r3, [r7, #4]
    9e22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
             * beginning of the received write data. */
            break;
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
    9e24:	429a      	cmp	r2, r3
    9e26:	d21b      	bcs.n	9e60 <I2C_isr+0x7c0>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
            {
                data = HAL_get_8bit_reg(this_i2c->base_address, DATA);
    9e28:	687b      	ldr	r3, [r7, #4]
    9e2a:	681b      	ldr	r3, [r3, #0]
    9e2c:	f103 0308 	add.w	r3, r3, #8
    9e30:	4618      	mov	r0, r3
    9e32:	f7fb ff11 	bl	5c58 <HW_get_8bit_reg>
    9e36:	4603      	mov	r3, r0
    9e38:	733b      	strb	r3, [r7, #12]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
    9e3a:	687b      	ldr	r3, [r7, #4]
    9e3c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    9e3e:	687b      	ldr	r3, [r7, #4]
    9e40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    9e42:	441a      	add	r2, r3
    9e44:	7b39      	ldrb	r1, [r7, #12]
    9e46:	7011      	strb	r1, [r2, #0]
    9e48:	f103 0201 	add.w	r2, r3, #1
    9e4c:	687b      	ldr	r3, [r7, #4]
    9e4e:	651a      	str	r2, [r3, #80]	; 0x50
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
    9e50:	687b      	ldr	r3, [r7, #4]
    9e52:	691b      	ldr	r3, [r3, #16]
    9e54:	ea4f 2203 	mov.w	r2, r3, lsl #8
    9e58:	7b3b      	ldrb	r3, [r7, #12]
    9e5a:	441a      	add	r2, r3
    9e5c:	687b      	ldr	r3, [r7, #4]
    9e5e:	611a      	str	r2, [r3, #16]
#ifdef INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if(this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
    9e60:	687b      	ldr	r3, [r7, #4]
    9e62:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    9e64:	687b      	ldr	r3, [r7, #4]
    9e66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    9e68:	429a      	cmp	r2, r3
    9e6a:	f0c0 8145 	bcc.w	a0f8 <I2C_isr+0xa58>
            {
                /* Rx buffer is full. NACK next received byte. */
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u); 
    9e6e:	687b      	ldr	r3, [r7, #4]
    9e70:	681b      	ldr	r3, [r3, #0]
    9e72:	4618      	mov	r0, r3
    9e74:	f04f 0102 	mov.w	r1, #2
    9e78:	f04f 0204 	mov.w	r2, #4
    9e7c:	f04f 0300 	mov.w	r3, #0
    9e80:	f7fb feec 	bl	5c5c <HW_set_8bit_reg_field>
            }
            break;
    9e84:	e13b      	b.n	a0fe <I2C_isr+0xa5e>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
    9e86:	687b      	ldr	r3, [r7, #4]
    9e88:	7b1b      	ldrb	r3, [r3, #12]
    9e8a:	2b04      	cmp	r3, #4
    9e8c:	d13c      	bne.n	9f08 <I2C_isr+0x868>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
    9e8e:	687b      	ldr	r3, [r7, #4]
    9e90:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    9e92:	687b      	ldr	r3, [r7, #4]
    9e94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    9e96:	429a      	cmp	r2, r3
    9e98:	d103      	bne.n	9ea2 <I2C_isr+0x802>
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
    9e9a:	687b      	ldr	r3, [r7, #4]
    9e9c:	691a      	ldr	r2, [r3, #16]
    9e9e:	687b      	ldr	r3, [r7, #4]
    9ea0:	645a      	str	r2, [r3, #68]	; 0x44
                }
                /* Call the slave's write transaction handler if it exists. */
                if ( this_i2c->slave_write_handler != 0u )
    9ea2:	687b      	ldr	r3, [r7, #4]
    9ea4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    9ea6:	2b00      	cmp	r3, #0
    9ea8:	d022      	beq.n	9ef0 <I2C_isr+0x850>
                {
                    i2c_slave_handler_ret_t h_ret;
                    h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
    9eaa:	687b      	ldr	r3, [r7, #4]
    9eac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    9eae:	687a      	ldr	r2, [r7, #4]
    9eb0:	6c91      	ldr	r1, [r2, #72]	; 0x48
    9eb2:	687a      	ldr	r2, [r7, #4]
    9eb4:	6d12      	ldr	r2, [r2, #80]	; 0x50
    9eb6:	b292      	uxth	r2, r2
    9eb8:	6878      	ldr	r0, [r7, #4]
    9eba:	4798      	blx	r3
    9ebc:	4603      	mov	r3, r0
    9ebe:	73fb      	strb	r3, [r7, #15]
                    if ( I2C_REENABLE_SLAVE_RX == h_ret )
    9ec0:	7bfb      	ldrb	r3, [r7, #15]
    9ec2:	2b00      	cmp	r3, #0
    9ec4:	d103      	bne.n	9ece <I2C_isr+0x82e>
                    {
                        /* There is a small risk that the write handler could
                         * call I2C_disable_slave() but return
                         * I2C_REENABLE_SLAVE_RX in error so we only enable
                         * ACKs if still in slave mode. */
                         enable_slave_if_required(this_i2c);
    9ec6:	6878      	ldr	r0, [r7, #4]
    9ec8:	f7ff fbd2 	bl	9670 <enable_slave_if_required>
                    }
                }
                else
                {
                    /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                    HAL_set_8bit_reg_field( this_i2c->base_address, AA, 0x01u );
    9ecc:	e023      	b.n	9f16 <I2C_isr+0x876>
                         * ACKs if still in slave mode. */
                         enable_slave_if_required(this_i2c);
                    }
                    else
                    {
                        HAL_set_8bit_reg_field( this_i2c->base_address, AA, 0x0u );
    9ece:	687b      	ldr	r3, [r7, #4]
    9ed0:	681b      	ldr	r3, [r3, #0]
    9ed2:	4618      	mov	r0, r3
    9ed4:	f04f 0102 	mov.w	r1, #2
    9ed8:	f04f 0204 	mov.w	r2, #4
    9edc:	f04f 0300 	mov.w	r3, #0
    9ee0:	f7fb febc 	bl	5c5c <HW_set_8bit_reg_field>
                        /* Clear slave mode flag as well otherwise in mixed
                         * master/slave applications, the AA bit will get set by
                         * subsequent master operations. */
                        this_i2c->is_slave_enabled = 0u;
    9ee4:	687b      	ldr	r3, [r7, #4]
    9ee6:	f04f 0200 	mov.w	r2, #0
    9eea:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
                    }
                }
                else
                {
                    /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                    HAL_set_8bit_reg_field( this_i2c->base_address, AA, 0x01u );
    9eee:	e012      	b.n	9f16 <I2C_isr+0x876>
    9ef0:	687b      	ldr	r3, [r7, #4]
    9ef2:	681b      	ldr	r3, [r3, #0]
    9ef4:	4618      	mov	r0, r3
    9ef6:	f04f 0102 	mov.w	r1, #2
    9efa:	f04f 0204 	mov.w	r2, #4
    9efe:	f04f 0301 	mov.w	r3, #1
    9f02:	f7fb feab 	bl	5c5c <HW_set_8bit_reg_field>
    9f06:	e006      	b.n	9f16 <I2C_isr+0x876>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
    9f08:	687b      	ldr	r3, [r7, #4]
    9f0a:	f04f 0200 	mov.w	r2, #0
    9f0e:	645a      	str	r2, [r3, #68]	; 0x44
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
    9f10:	6878      	ldr	r0, [r7, #4]
    9f12:	f7ff fbad 	bl	9670 <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = I2C_SUCCESS;
    9f16:	687b      	ldr	r3, [r7, #4]
    9f18:	f04f 0200 	mov.w	r2, #0
    9f1c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    9f20:	687b      	ldr	r3, [r7, #4]
    9f22:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
    9f26:	2b00      	cmp	r3, #0
    9f28:	d00a      	beq.n	9f40 <I2C_isr+0x8a0>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    9f2a:	687b      	ldr	r3, [r7, #4]
    9f2c:	681b      	ldr	r3, [r3, #0]
    9f2e:	4618      	mov	r0, r3
    9f30:	f04f 0105 	mov.w	r1, #5
    9f34:	f04f 0220 	mov.w	r2, #32
    9f38:	f04f 0301 	mov.w	r3, #1
    9f3c:	f7fb fe8e 	bl	5c5c <HW_set_8bit_reg_field>

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    9f40:	687b      	ldr	r3, [r7, #4]
    9f42:	f04f 0200 	mov.w	r2, #0
    9f46:	731a      	strb	r2, [r3, #12]

            break;
    9f48:	e0d9      	b.n	a0fe <I2C_isr+0xa5e>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
    9f4a:	687b      	ldr	r3, [r7, #4]
    9f4c:	f04f 0200 	mov.w	r2, #0
    9f50:	731a      	strb	r2, [r3, #12]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    9f52:	687b      	ldr	r3, [r7, #4]
    9f54:	f04f 0200 	mov.w	r2, #0
    9f58:	645a      	str	r2, [r3, #68]	; 0x44
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(I2C_IN_PROGRESS == this_i2c->slave_status)
    9f5a:	687b      	ldr	r3, [r7, #4]
    9f5c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
    9f60:	b2db      	uxtb	r3, r3
    9f62:	2b01      	cmp	r3, #1
    9f64:	d104      	bne.n	9f70 <I2C_isr+0x8d0>
            {
                this_i2c->slave_status = I2C_FAILED;
    9f66:	687b      	ldr	r3, [r7, #4]
    9f68:	f04f 0202 	mov.w	r2, #2
    9f6c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
    9f70:	6878      	ldr	r0, [r7, #4]
    9f72:	f7ff fb7d 	bl	9670 <enable_slave_if_required>

            break;
    9f76:	e0c2      	b.n	a0fe <I2C_isr+0xa5e>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:       /* Arbitration lost, and: */
        case ST_RACK:           /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
    9f78:	7afb      	ldrb	r3, [r7, #11]
    9f7a:	b2db      	uxtb	r3, r3
    9f7c:	2ba8      	cmp	r3, #168	; 0xa8
    9f7e:	d128      	bne.n	9fd2 <I2C_isr+0x932>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
    9f80:	687b      	ldr	r3, [r7, #4]
    9f82:	f04f 0205 	mov.w	r2, #5
    9f86:	731a      	strb	r2, [r3, #12]
                this_i2c->random_read_addr = 0u;
    9f88:	687b      	ldr	r3, [r7, #4]
    9f8a:	f04f 0200 	mov.w	r2, #0
    9f8e:	611a      	str	r2, [r3, #16]
                this_i2c->slave_status = I2C_IN_PROGRESS;
    9f90:	687b      	ldr	r3, [r7, #4]
    9f92:	f04f 0201 	mov.w	r2, #1
    9f96:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
                /* If Start Bit is set clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(HAL_get_8bit_reg_field(this_i2c->base_address, STA))
    9f9a:	687b      	ldr	r3, [r7, #4]
    9f9c:	681b      	ldr	r3, [r3, #0]
    9f9e:	4618      	mov	r0, r3
    9fa0:	f04f 0105 	mov.w	r1, #5
    9fa4:	f04f 0220 	mov.w	r2, #32
    9fa8:	f7fb fe66 	bl	5c78 <HW_get_8bit_reg_field>
    9fac:	4603      	mov	r3, r0
    9fae:	2b00      	cmp	r3, #0
    9fb0:	d00f      	beq.n	9fd2 <I2C_isr+0x932>
                {
                    HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x00u);
    9fb2:	687b      	ldr	r3, [r7, #4]
    9fb4:	681b      	ldr	r3, [r3, #0]
    9fb6:	4618      	mov	r0, r3
    9fb8:	f04f 0105 	mov.w	r1, #5
    9fbc:	f04f 0220 	mov.w	r2, #32
    9fc0:	f04f 0300 	mov.w	r3, #0
    9fc4:	f7fb fe4a 	bl	5c5c <HW_set_8bit_reg_field>
                    this_i2c->is_transaction_pending = 1u;
    9fc8:	687b      	ldr	r3, [r7, #4]
    9fca:	f04f 0201 	mov.w	r2, #1
    9fce:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
                 }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
    9fd2:	687b      	ldr	r3, [r7, #4]
    9fd4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    9fd6:	687b      	ldr	r3, [r7, #4]
    9fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    9fda:	429a      	cmp	r2, r3
    9fdc:	d309      	bcc.n	9ff2 <I2C_isr+0x952>
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                HAL_set_8bit_reg(this_i2c->base_address, DATA, 0xFFu);
    9fde:	687b      	ldr	r3, [r7, #4]
    9fe0:	681b      	ldr	r3, [r3, #0]
    9fe2:	f103 0308 	add.w	r3, r3, #8
    9fe6:	4618      	mov	r0, r3
    9fe8:	f04f 01ff 	mov.w	r1, #255	; 0xff
    9fec:	f7fb fe32 	bl	5c54 <HW_set_8bit_reg>
    9ff0:	e011      	b.n	a016 <I2C_isr+0x976>
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                HAL_set_8bit_reg(this_i2c->base_address, DATA, (uint_fast8_t)this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++]);
    9ff2:	687b      	ldr	r3, [r7, #4]
    9ff4:	681b      	ldr	r3, [r3, #0]
    9ff6:	f103 0108 	add.w	r1, r3, #8
    9ffa:	687b      	ldr	r3, [r7, #4]
    9ffc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    9ffe:	687b      	ldr	r3, [r7, #4]
    a000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    a002:	441a      	add	r2, r3
    a004:	7812      	ldrb	r2, [r2, #0]
    a006:	f103 0001 	add.w	r0, r3, #1
    a00a:	687b      	ldr	r3, [r7, #4]
    a00c:	6458      	str	r0, [r3, #68]	; 0x44
    a00e:	4608      	mov	r0, r1
    a010:	4611      	mov	r1, r2
    a012:	f7fb fe1f 	bl	5c54 <HW_set_8bit_reg>
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
    a016:	687b      	ldr	r3, [r7, #4]
    a018:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    a01a:	687b      	ldr	r3, [r7, #4]
    a01c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    a01e:	429a      	cmp	r2, r3
    a020:	d36c      	bcc.n	a0fc <I2C_isr+0xa5c>
            {
                 HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u); 
    a022:	687b      	ldr	r3, [r7, #4]
    a024:	681b      	ldr	r3, [r3, #0]
    a026:	4618      	mov	r0, r3
    a028:	f04f 0102 	mov.w	r1, #2
    a02c:	f04f 0204 	mov.w	r2, #4
    a030:	f04f 0300 	mov.w	r3, #0
    a034:	f7fb fe12 	bl	5c5c <HW_set_8bit_reg_field>
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
    a038:	687b      	ldr	r3, [r7, #4]
    a03a:	f04f 0200 	mov.w	r2, #0
    a03e:	645a      	str	r2, [r3, #68]	; 0x44
            }
            break;
    a040:	e05d      	b.n	a0fe <I2C_isr+0xa5e>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
    a042:	687b      	ldr	r3, [r7, #4]
    a044:	f04f 0200 	mov.w	r2, #0
    a048:	645a      	str	r2, [r3, #68]	; 0x44
            HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u); 
    a04a:	687b      	ldr	r3, [r7, #4]
    a04c:	681b      	ldr	r3, [r3, #0]
    a04e:	4618      	mov	r0, r3
    a050:	f04f 0102 	mov.w	r1, #2
    a054:	f04f 0204 	mov.w	r2, #4
    a058:	f04f 0301 	mov.w	r3, #1
    a05c:	f7fb fdfe 	bl	5c5c <HW_set_8bit_reg_field>

            /*  Mark previous state as complete */
            this_i2c->slave_status = I2C_SUCCESS;
    a060:	687b      	ldr	r3, [r7, #4]
    a062:	f04f 0200 	mov.w	r2, #0
    a066:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    a06a:	687b      	ldr	r3, [r7, #4]
    a06c:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
    a070:	2b00      	cmp	r3, #0
    a072:	d00a      	beq.n	a08a <I2C_isr+0x9ea>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    a074:	687b      	ldr	r3, [r7, #4]
    a076:	681b      	ldr	r3, [r3, #0]
    a078:	4618      	mov	r0, r3
    a07a:	f04f 0105 	mov.w	r1, #5
    a07e:	f04f 0220 	mov.w	r2, #32
    a082:	f04f 0301 	mov.w	r3, #1
    a086:	f7fb fde9 	bl	5c5c <HW_set_8bit_reg_field>
            }
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    a08a:	687b      	ldr	r3, [r7, #4]
    a08c:	f04f 0200 	mov.w	r2, #0
    a090:	731a      	strb	r2, [r3, #12]

            break;
    a092:	e034      	b.n	a0fe <I2C_isr+0xa5e>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x00u);
    a094:	687b      	ldr	r3, [r7, #4]
    a096:	681b      	ldr	r3, [r3, #0]
    a098:	4618      	mov	r0, r3
    a09a:	f04f 0105 	mov.w	r1, #5
    a09e:	f04f 0220 	mov.w	r2, #32
    a0a2:	f04f 0300 	mov.w	r3, #0
    a0a6:	f7fb fdd9 	bl	5c5c <HW_set_8bit_reg_field>
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
    a0aa:	687b      	ldr	r3, [r7, #4]
    a0ac:	f04f 0200 	mov.w	r2, #0
    a0b0:	731a      	strb	r2, [r3, #12]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    a0b2:	687b      	ldr	r3, [r7, #4]
    a0b4:	f04f 0200 	mov.w	r2, #0
    a0b8:	645a      	str	r2, [r3, #68]	; 0x44
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(I2C_IN_PROGRESS == this_i2c->master_status)
    a0ba:	687b      	ldr	r3, [r7, #4]
    a0bc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
    a0c0:	b2db      	uxtb	r3, r3
    a0c2:	2b01      	cmp	r3, #1
    a0c4:	d104      	bne.n	a0d0 <I2C_isr+0xa30>
            {
                this_i2c->master_status = I2C_FAILED;
    a0c6:	687b      	ldr	r3, [r7, #4]
    a0c8:	f04f 0202 	mov.w	r2, #2
    a0cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            }

            if(I2C_IN_PROGRESS == this_i2c->slave_status)
    a0d0:	687b      	ldr	r3, [r7, #4]
    a0d2:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
    a0d6:	b2db      	uxtb	r3, r3
    a0d8:	2b01      	cmp	r3, #1
    a0da:	d110      	bne.n	a0fe <I2C_isr+0xa5e>
            {
                this_i2c->slave_status = I2C_FAILED;
    a0dc:	687b      	ldr	r3, [r7, #4]
    a0de:	f04f 0202 	mov.w	r2, #2
    a0e2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
    a0e6:	e00a      	b.n	a0fe <I2C_isr+0xa5e>
              HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
              break;

        case ST_STOP_TRANSMIT:
             /* Stop has been transmitted. Do nothing */
              break;
    a0e8:	bf00      	nop
    a0ea:	e008      	b.n	a0fe <I2C_isr+0xa5e>
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
            {
                this_i2c->transaction = this_i2c->pending_transaction;
            }
            break;
    a0ec:	bf00      	nop
    a0ee:	e006      	b.n	a0fe <I2C_isr+0xa5e>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u);
            }
            break;
    a0f0:	bf00      	nop
    a0f2:	e004      	b.n	a0fe <I2C_isr+0xa5e>
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
            }
            break;
    a0f4:	bf00      	nop
    a0f6:	e002      	b.n	a0fe <I2C_isr+0xa5e>
            if(this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
            {
                /* Rx buffer is full. NACK next received byte. */
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u); 
            }
            break;
    a0f8:	bf00      	nop
    a0fa:	e000      	b.n	a0fe <I2C_isr+0xa5e>
                 HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u); 
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
            }
            break;
    a0fc:	bf00      	nop
            }

            break;
    }
    
    if ( clear_irq )
    a0fe:	7bbb      	ldrb	r3, [r7, #14]
    a100:	2b00      	cmp	r3, #0
    a102:	d00a      	beq.n	a11a <I2C_isr+0xa7a>
    {
        /* clear interrupt. */
        HAL_set_8bit_reg_field(this_i2c->base_address, SI, 0x00u);
    a104:	687b      	ldr	r3, [r7, #4]
    a106:	681b      	ldr	r3, [r3, #0]
    a108:	4618      	mov	r0, r3
    a10a:	f04f 0103 	mov.w	r1, #3
    a10e:	f04f 0208 	mov.w	r2, #8
    a112:	f04f 0300 	mov.w	r3, #0
    a116:	f7fb fda1 	bl	5c5c <HW_set_8bit_reg_field>
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = HAL_get_8bit_reg( this_i2c->base_address, STATUS);
    a11a:	687b      	ldr	r3, [r7, #4]
    a11c:	681b      	ldr	r3, [r3, #0]
    a11e:	f103 0304 	add.w	r3, r3, #4
    a122:	4618      	mov	r0, r3
    a124:	f7fb fd98 	bl	5c58 <HW_get_8bit_reg>
    a128:	4603      	mov	r3, r0
    a12a:	72fb      	strb	r3, [r7, #11]
}
    a12c:	f107 0710 	add.w	r7, r7, #16
    a130:	46bd      	mov	sp, r7
    a132:	bdb0      	pop	{r4, r5, r7, pc}

0000a134 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    a134:	b480      	push	{r7}
    a136:	b083      	sub	sp, #12
    a138:	af00      	add	r7, sp, #0
    a13a:	4603      	mov	r3, r0
    a13c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    a13e:	f24e 1300 	movw	r3, #57600	; 0xe100
    a142:	f2ce 0300 	movt	r3, #57344	; 0xe000
    a146:	f997 2007 	ldrsb.w	r2, [r7, #7]
    a14a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    a14e:	79f9      	ldrb	r1, [r7, #7]
    a150:	f001 011f 	and.w	r1, r1, #31
    a154:	f04f 0001 	mov.w	r0, #1
    a158:	fa00 f101 	lsl.w	r1, r0, r1
    a15c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    a160:	f107 070c 	add.w	r7, r7, #12
    a164:	46bd      	mov	sp, r7
    a166:	bc80      	pop	{r7}
    a168:	4770      	bx	lr
    a16a:	bf00      	nop

0000a16c <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    a16c:	b480      	push	{r7}
    a16e:	b083      	sub	sp, #12
    a170:	af00      	add	r7, sp, #0
    a172:	4603      	mov	r3, r0
    a174:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    a176:	f24e 1300 	movw	r3, #57600	; 0xe100
    a17a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    a17e:	f997 2007 	ldrsb.w	r2, [r7, #7]
    a182:	ea4f 1252 	mov.w	r2, r2, lsr #5
    a186:	79f9      	ldrb	r1, [r7, #7]
    a188:	f001 011f 	and.w	r1, r1, #31
    a18c:	f04f 0001 	mov.w	r0, #1
    a190:	fa00 f101 	lsl.w	r1, r0, r1
    a194:	f102 0220 	add.w	r2, r2, #32
    a198:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    a19c:	f107 070c 	add.w	r7, r7, #12
    a1a0:	46bd      	mov	sp, r7
    a1a2:	bc80      	pop	{r7}
    a1a4:	4770      	bx	lr
    a1a6:	bf00      	nop

0000a1a8 <I2C_enable_irq>:
/*------------------------------------------------------------------------------
 * This function must be modified to enable interrupts generated from the
 * CoreI2C instance identified as parameter.
 */
void I2C_enable_irq( i2c_instance_t * this_i2c )
{
    a1a8:	b580      	push	{r7, lr}
    a1aa:	b082      	sub	sp, #8
    a1ac:	af00      	add	r7, sp, #0
    a1ae:	6078      	str	r0, [r7, #4]
    //HAL_ASSERT(0)
	if(this_i2c == &g_core_i2c0)
    a1b0:	687a      	ldr	r2, [r7, #4]
    a1b2:	f240 4334 	movw	r3, #1076	; 0x434
    a1b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a1ba:	429a      	cmp	r2, r3
    a1bc:	d103      	bne.n	a1c6 <I2C_enable_irq+0x1e>
	{
		NVIC_EnableIRQ( FabricIrq0_IRQn );
    a1be:	f04f 0022 	mov.w	r0, #34	; 0x22
    a1c2:	f7ff ffb7 	bl	a134 <NVIC_EnableIRQ>
	}

	if(this_i2c == &g_core_i2c1)
    a1c6:	687a      	ldr	r2, [r7, #4]
    a1c8:	f240 43a0 	movw	r3, #1184	; 0x4a0
    a1cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a1d0:	429a      	cmp	r2, r3
    a1d2:	d103      	bne.n	a1dc <I2C_enable_irq+0x34>
	{
		NVIC_EnableIRQ( FabricIrq1_IRQn );
    a1d4:	f04f 0023 	mov.w	r0, #35	; 0x23
    a1d8:	f7ff ffac 	bl	a134 <NVIC_EnableIRQ>
	}
	if(this_i2c == &counter_i2c)
    a1dc:	687a      	ldr	r2, [r7, #4]
    a1de:	f241 0348 	movw	r3, #4168	; 0x1048
    a1e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a1e6:	429a      	cmp	r2, r3
    a1e8:	d103      	bne.n	a1f2 <I2C_enable_irq+0x4a>
	{
		NVIC_EnableIRQ( FabricIrq2_IRQn );
    a1ea:	f04f 0024 	mov.w	r0, #36	; 0x24
    a1ee:	f7ff ffa1 	bl	a134 <NVIC_EnableIRQ>
	}
	if(this_i2c == &g_core_i2c3)
    a1f2:	687a      	ldr	r2, [r7, #4]
    a1f4:	f240 53c4 	movw	r3, #1476	; 0x5c4
    a1f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a1fc:	429a      	cmp	r2, r3
    a1fe:	d103      	bne.n	a208 <I2C_enable_irq+0x60>
	{
		NVIC_EnableIRQ( FabricIrq3_IRQn );
    a200:	f04f 0025 	mov.w	r0, #37	; 0x25
    a204:	f7ff ff96 	bl	a134 <NVIC_EnableIRQ>
	}
	if(this_i2c == &g_core_i2c4)
    a208:	687a      	ldr	r2, [r7, #4]
    a20a:	f241 03c4 	movw	r3, #4292	; 0x10c4
    a20e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a212:	429a      	cmp	r2, r3
    a214:	d103      	bne.n	a21e <I2C_enable_irq+0x76>
	{
		NVIC_EnableIRQ( FabricIrq4_IRQn );
    a216:	f04f 0026 	mov.w	r0, #38	; 0x26
    a21a:	f7ff ff8b 	bl	a134 <NVIC_EnableIRQ>
	}
	if(this_i2c == &g_core_i2c5)
    a21e:	687a      	ldr	r2, [r7, #4]
    a220:	f240 5358 	movw	r3, #1368	; 0x558
    a224:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a228:	429a      	cmp	r2, r3
    a22a:	d103      	bne.n	a234 <I2C_enable_irq+0x8c>
	{
		NVIC_EnableIRQ( FabricIrq5_IRQn );
    a22c:	f04f 0027 	mov.w	r0, #39	; 0x27
    a230:	f7ff ff80 	bl	a134 <NVIC_EnableIRQ>
	}
}
    a234:	f107 0708 	add.w	r7, r7, #8
    a238:	46bd      	mov	sp, r7
    a23a:	bd80      	pop	{r7, pc}

0000a23c <I2C_disable_irq>:
/*------------------------------------------------------------------------------
 * This function must be modified to disable interrupts generated from the
 * CoreI2C instance identified as parameter.
 */
void I2C_disable_irq( i2c_instance_t * this_i2c )
{
    a23c:	b580      	push	{r7, lr}
    a23e:	b082      	sub	sp, #8
    a240:	af00      	add	r7, sp, #0
    a242:	6078      	str	r0, [r7, #4]
    //HAL_ASSERT(0)
	if(this_i2c == &g_core_i2c0)
    a244:	687a      	ldr	r2, [r7, #4]
    a246:	f240 4334 	movw	r3, #1076	; 0x434
    a24a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a24e:	429a      	cmp	r2, r3
    a250:	d103      	bne.n	a25a <I2C_disable_irq+0x1e>
	{
		NVIC_DisableIRQ( FabricIrq0_IRQn );
    a252:	f04f 0022 	mov.w	r0, #34	; 0x22
    a256:	f7ff ff89 	bl	a16c <NVIC_DisableIRQ>
	}

	if(this_i2c == &g_core_i2c1)
    a25a:	687a      	ldr	r2, [r7, #4]
    a25c:	f240 43a0 	movw	r3, #1184	; 0x4a0
    a260:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a264:	429a      	cmp	r2, r3
    a266:	d103      	bne.n	a270 <I2C_disable_irq+0x34>
	{
		NVIC_DisableIRQ( FabricIrq1_IRQn );
    a268:	f04f 0023 	mov.w	r0, #35	; 0x23
    a26c:	f7ff ff7e 	bl	a16c <NVIC_DisableIRQ>
	}

	if(this_i2c == &counter_i2c)
    a270:	687a      	ldr	r2, [r7, #4]
    a272:	f241 0348 	movw	r3, #4168	; 0x1048
    a276:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a27a:	429a      	cmp	r2, r3
    a27c:	d103      	bne.n	a286 <I2C_disable_irq+0x4a>
	{
		NVIC_DisableIRQ( FabricIrq2_IRQn );
    a27e:	f04f 0024 	mov.w	r0, #36	; 0x24
    a282:	f7ff ff73 	bl	a16c <NVIC_DisableIRQ>
	}

	if(this_i2c == &g_core_i2c3)
    a286:	687a      	ldr	r2, [r7, #4]
    a288:	f240 53c4 	movw	r3, #1476	; 0x5c4
    a28c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a290:	429a      	cmp	r2, r3
    a292:	d103      	bne.n	a29c <I2C_disable_irq+0x60>
	{
		NVIC_DisableIRQ( FabricIrq3_IRQn );
    a294:	f04f 0025 	mov.w	r0, #37	; 0x25
    a298:	f7ff ff68 	bl	a16c <NVIC_DisableIRQ>
	}

	if(this_i2c == &g_core_i2c4)
    a29c:	687a      	ldr	r2, [r7, #4]
    a29e:	f241 03c4 	movw	r3, #4292	; 0x10c4
    a2a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a2a6:	429a      	cmp	r2, r3
    a2a8:	d103      	bne.n	a2b2 <I2C_disable_irq+0x76>
	{
		NVIC_DisableIRQ( FabricIrq4_IRQn );
    a2aa:	f04f 0026 	mov.w	r0, #38	; 0x26
    a2ae:	f7ff ff5d 	bl	a16c <NVIC_DisableIRQ>
	}

	if(this_i2c == &g_core_i2c5)
    a2b2:	687a      	ldr	r2, [r7, #4]
    a2b4:	f240 5358 	movw	r3, #1368	; 0x558
    a2b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a2bc:	429a      	cmp	r2, r3
    a2be:	d103      	bne.n	a2c8 <I2C_disable_irq+0x8c>
	{
		NVIC_DisableIRQ( FabricIrq5_IRQn );
    a2c0:	f04f 0027 	mov.w	r0, #39	; 0x27
    a2c4:	f7ff ff52 	bl	a16c <NVIC_DisableIRQ>
	}
}
    a2c8:	f107 0708 	add.w	r7, r7, #8
    a2cc:	46bd      	mov	sp, r7
    a2ce:	bd80      	pop	{r7, pc}

0000a2d0 <SystemInit>:

/***************************************************************************//**
 * See system_m2sxxx.h for details.
 */
void SystemInit(void)
{
    a2d0:	b580      	push	{r7, lr}
    a2d2:	af00      	add	r7, sp, #0
     */
#if (MSS_SYS_FACC_INIT_BY_CORTEX == 1)
    complete_clock_config();
#endif

    silicon_workarounds();
    a2d4:	f000 f936 	bl	a544 <silicon_workarounds>
    /*--------------------------------------------------------------------------
     * Set STKALIGN to ensure exception stacking starts on 8 bytes address
     * boundary. This ensures compliance with the "Procedure Call Standards for
     * the ARM Architecture" (AAPCS).
     */
    SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    a2d8:	f64e 5300 	movw	r3, #60672	; 0xed00
    a2dc:	f2ce 0300 	movt	r3, #57344	; 0xe000
    a2e0:	f64e 5200 	movw	r2, #60672	; 0xed00
    a2e4:	f2ce 0200 	movt	r2, #57344	; 0xe000
    a2e8:	6952      	ldr	r2, [r2, #20]
    a2ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    a2ee:	615a      	str	r2, [r3, #20]
#endif

    /*--------------------------------------------------------------------------
     * Call user defined configuration function.
     */
    mscc_post_hw_cfg_init();
    a2f0:	f7f6 f8a0 	bl	434 <mscc_post_hw_cfg_init>
    do
    {
        init_done = CORE_SF2_CFG->INIT_DONE & INIT_DONE_MASK;
    } while (0u == init_done);
#endif
}
    a2f4:	bd80      	pop	{r7, pc}
    a2f6:	bf00      	nop

0000a2f8 <SystemCoreClockUpdate>:
#define FREQ_1MHZ    1000000u
#define FREQ_25MHZ   25000000u
#define FREQ_50MHZ   50000000u

void SystemCoreClockUpdate(void)
{
    a2f8:	b580      	push	{r7, lr}
    a2fa:	b088      	sub	sp, #32
    a2fc:	af00      	add	r7, sp, #0
    uint32_t controller_pll_init;
    uint32_t clk_src;

    controller_pll_init = SYSREG->MSSDDR_FACC1_CR & CONTROLLER_PLL_INIT_MASK;
    a2fe:	f248 0300 	movw	r3, #32768	; 0x8000
    a302:	f2c4 0303 	movt	r3, #16387	; 0x4003
    a306:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    a30a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
    a30e:	60fb      	str	r3, [r7, #12]

    if(0u == controller_pll_init)
    a310:	68fb      	ldr	r3, [r7, #12]
    a312:	2b00      	cmp	r3, #0
    a314:	f040 808b 	bne.w	a42e <SystemCoreClockUpdate+0x136>
    {
        /* Normal operations. */
        uint32_t global_mux_sel;

        global_mux_sel = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
    a318:	f248 0300 	movw	r3, #32768	; 0x8000
    a31c:	f2c4 0303 	movt	r3, #16387	; 0x4003
    a320:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    a324:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    a328:	617b      	str	r3, [r7, #20]
        if(0u == global_mux_sel)
    a32a:	697b      	ldr	r3, [r7, #20]
    a32c:	2b00      	cmp	r3, #0
    a32e:	d13f      	bne.n	a3b0 <SystemCoreClockUpdate+0xb8>
        {
            /* MSS clocked from MSS PLL. Use Libero flow defines. */
            SystemCoreClock = MSS_SYS_M3_CLK_FREQ;
    a330:	f240 332c 	movw	r3, #812	; 0x32c
    a334:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a338:	f24f 0280 	movw	r2, #61568	; 0xf080
    a33c:	f2c0 22fa 	movt	r2, #762	; 0x2fa
    a340:	601a      	str	r2, [r3, #0]
            g_FrequencyPCLK0 = MSS_SYS_APB_0_CLK_FREQ;
    a342:	f240 3330 	movw	r3, #816	; 0x330
    a346:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a34a:	f24f 0280 	movw	r2, #61568	; 0xf080
    a34e:	f2c0 22fa 	movt	r2, #762	; 0x2fa
    a352:	601a      	str	r2, [r3, #0]
            g_FrequencyPCLK1 = MSS_SYS_APB_1_CLK_FREQ;
    a354:	f240 3334 	movw	r3, #820	; 0x334
    a358:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a35c:	f24f 0280 	movw	r2, #61568	; 0xf080
    a360:	f2c0 22fa 	movt	r2, #762	; 0x2fa
    a364:	601a      	str	r2, [r3, #0]
            g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
    a366:	f240 3338 	movw	r3, #824	; 0x338
    a36a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a36e:	f247 02e0 	movw	r2, #28896	; 0x70e0
    a372:	f2c0 0272 	movt	r2, #114	; 0x72
    a376:	601a      	str	r2, [r3, #0]
            g_FrequencyFIC0 = MSS_SYS_FIC_0_CLK_FREQ;
    a378:	f240 333c 	movw	r3, #828	; 0x33c
    a37c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a380:	f24f 0280 	movw	r2, #61568	; 0xf080
    a384:	f2c0 22fa 	movt	r2, #762	; 0x2fa
    a388:	601a      	str	r2, [r3, #0]
            g_FrequencyFIC1 = MSS_SYS_FIC_1_CLK_FREQ;
    a38a:	f240 3340 	movw	r3, #832	; 0x340
    a38e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a392:	f24f 0280 	movw	r2, #61568	; 0xf080
    a396:	f2c0 22fa 	movt	r2, #762	; 0x2fa
    a39a:	601a      	str	r2, [r3, #0]
            g_FrequencyFIC64 = MSS_SYS_FIC64_CLK_FREQ;
    a39c:	f240 3344 	movw	r3, #836	; 0x344
    a3a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a3a4:	f24f 0280 	movw	r2, #61568	; 0xf080
    a3a8:	f2c0 22fa 	movt	r2, #762	; 0x2fa
    a3ac:	601a      	str	r2, [r3, #0]
                break;

                case CCC2ASCI_CLK_SRC:
                    /* Fall through. */
                default:
                    set_clock_frequency_globals(FREQ_1MHZ);
    a3ae:	e045      	b.n	a43c <SystemCoreClockUpdate+0x144>
                                                   RCOSC_25_50MHZ_CLK_SRC,
                                                   CLK_XTAL_CLK_SRC,
                                                   RCOSC_1_MHZ_CLK_SRC,
                                                   RCOSC_1_MHZ_CLK_SRC,
                                                   CCC2ASCI_CLK_SRC,
                                                   CCC2ASCI_CLK_SRC };
    a3b0:	f24b 1318 	movw	r3, #45336	; 0xb118
    a3b4:	f2c0 0300 	movt	r3, #0
    a3b8:	f107 0204 	add.w	r2, r7, #4
    a3bc:	e893 0003 	ldmia.w	r3, {r0, r1}
    a3c0:	e882 0003 	stmia.w	r2, {r0, r1}

            uint32_t standby_sel;
            uint8_t clock_source;

            standby_sel = (SYSREG->MSSDDR_FACC2_CR >> FACC_STANDBY_SHIFT) & FACC_STANDBY_SEL_MASK;
    a3c4:	f248 0300 	movw	r3, #32768	; 0x8000
    a3c8:	f2c4 0303 	movt	r3, #16387	; 0x4003
    a3cc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    a3d0:	ea4f 1393 	mov.w	r3, r3, lsr #6
    a3d4:	f003 0307 	and.w	r3, r3, #7
    a3d8:	61bb      	str	r3, [r7, #24]
            clock_source = standby_clock_lut[standby_sel];
    a3da:	69bb      	ldr	r3, [r7, #24]
    a3dc:	f107 0220 	add.w	r2, r7, #32
    a3e0:	4413      	add	r3, r2
    a3e2:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
    a3e6:	77fb      	strb	r3, [r7, #31]
            switch(clock_source)
    a3e8:	7ffb      	ldrb	r3, [r7, #31]
    a3ea:	2b01      	cmp	r3, #1
    a3ec:	d00b      	beq.n	a406 <SystemCoreClockUpdate+0x10e>
    a3ee:	2b02      	cmp	r3, #2
    a3f0:	d00e      	beq.n	a410 <SystemCoreClockUpdate+0x118>
    a3f2:	2b00      	cmp	r3, #0
    a3f4:	d114      	bne.n	a420 <SystemCoreClockUpdate+0x128>
            {
                case RCOSC_25_50MHZ_CLK_SRC:
                    clk_src = get_rcosc_25_50mhz_frequency();
    a3f6:	f000 f825 	bl	a444 <get_rcosc_25_50mhz_frequency>
    a3fa:	4603      	mov	r3, r0
    a3fc:	613b      	str	r3, [r7, #16]
                    set_clock_frequency_globals(clk_src);
    a3fe:	6938      	ldr	r0, [r7, #16]
    a400:	f000 f842 	bl	a488 <set_clock_frequency_globals>
                break;
    a404:	e01a      	b.n	a43c <SystemCoreClockUpdate+0x144>

                case CLK_XTAL_CLK_SRC:
                    set_clock_frequency_globals(FREQ_32KHZ);
    a406:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    a40a:	f000 f83d 	bl	a488 <set_clock_frequency_globals>
                break;
    a40e:	e015      	b.n	a43c <SystemCoreClockUpdate+0x144>

                case RCOSC_1_MHZ_CLK_SRC:
                    set_clock_frequency_globals(FREQ_1MHZ);
    a410:	f244 2040 	movw	r0, #16960	; 0x4240
    a414:	f2c0 000f 	movt	r0, #15
    a418:	f000 f836 	bl	a488 <set_clock_frequency_globals>
                break;
    a41c:	bf00      	nop
    a41e:	e00d      	b.n	a43c <SystemCoreClockUpdate+0x144>

                case CCC2ASCI_CLK_SRC:
                    /* Fall through. */
                default:
                    set_clock_frequency_globals(FREQ_1MHZ);
    a420:	f244 2040 	movw	r0, #16960	; 0x4240
    a424:	f2c0 000f 	movt	r0, #15
    a428:	f000 f82e 	bl	a488 <set_clock_frequency_globals>
    a42c:	e006      	b.n	a43c <SystemCoreClockUpdate+0x144>
        }
    }
    else
    {
        /* PLL initialization mode. Running from 25/50MHZ RC oscillator. */
        clk_src = get_rcosc_25_50mhz_frequency();
    a42e:	f000 f809 	bl	a444 <get_rcosc_25_50mhz_frequency>
    a432:	4603      	mov	r3, r0
    a434:	613b      	str	r3, [r7, #16]
        set_clock_frequency_globals(clk_src);
    a436:	6938      	ldr	r0, [r7, #16]
    a438:	f000 f826 	bl	a488 <set_clock_frequency_globals>
    }
}
    a43c:	f107 0720 	add.w	r7, r7, #32
    a440:	46bd      	mov	sp, r7
    a442:	bd80      	pop	{r7, pc}

0000a444 <get_rcosc_25_50mhz_frequency>:

/***************************************************************************//**
 * Find out frequency generated by the 25_50mhz RC osciallator.
 */
static uint32_t get_rcosc_25_50mhz_frequency(void)
{
    a444:	b480      	push	{r7}
    a446:	b083      	sub	sp, #12
    a448:	af00      	add	r7, sp, #0
    uint32_t rcosc_div2;
    uint32_t rcosc_frequency;

    rcosc_div2 = SYSREG->MSSDDR_PLL_STATUS & RCOSC_DIV2_MASK;
    a44a:	f248 0300 	movw	r3, #32768	; 0x8000
    a44e:	f2c4 0303 	movt	r3, #16387	; 0x4003
    a452:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
    a456:	f003 0304 	and.w	r3, r3, #4
    a45a:	603b      	str	r3, [r7, #0]
    if(0u == rcosc_div2)
    a45c:	683b      	ldr	r3, [r7, #0]
    a45e:	2b00      	cmp	r3, #0
    a460:	d105      	bne.n	a46e <get_rcosc_25_50mhz_frequency+0x2a>
    {
        /* 25_50mhz oscillator is configured for 25 MHz operations. */
        rcosc_frequency = FREQ_25MHZ;
    a462:	f647 0340 	movw	r3, #30784	; 0x7840
    a466:	f2c0 137d 	movt	r3, #381	; 0x17d
    a46a:	607b      	str	r3, [r7, #4]
    a46c:	e004      	b.n	a478 <get_rcosc_25_50mhz_frequency+0x34>
    }
    else
    {
        /* 25_50mhz oscillator is configured for 50 MHz operations. */
        rcosc_frequency = FREQ_50MHZ;
    a46e:	f24f 0380 	movw	r3, #61568	; 0xf080
    a472:	f2c0 23fa 	movt	r3, #762	; 0x2fa
    a476:	607b      	str	r3, [r7, #4]
    }

    return rcosc_frequency;
    a478:	687b      	ldr	r3, [r7, #4]
}
    a47a:	4618      	mov	r0, r3
    a47c:	f107 070c 	add.w	r7, r7, #12
    a480:	46bd      	mov	sp, r7
    a482:	bc80      	pop	{r7}
    a484:	4770      	bx	lr
    a486:	bf00      	nop

0000a488 <set_clock_frequency_globals>:
        - g_FrequencyFIC0
        - g_FrequencyFIC1
        - g_FrequencyFIC64
 */
static void set_clock_frequency_globals(uint32_t standby_clk)
{
    a488:	b480      	push	{r7}
    a48a:	b083      	sub	sp, #12
    a48c:	af00      	add	r7, sp, #0
    a48e:	6078      	str	r0, [r7, #4]
    SystemCoreClock = standby_clk;
    a490:	f240 332c 	movw	r3, #812	; 0x32c
    a494:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a498:	687a      	ldr	r2, [r7, #4]
    a49a:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = standby_clk;
    a49c:	f240 3330 	movw	r3, #816	; 0x330
    a4a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a4a4:	687a      	ldr	r2, [r7, #4]
    a4a6:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = standby_clk;
    a4a8:	f240 3334 	movw	r3, #820	; 0x334
    a4ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a4b0:	687a      	ldr	r2, [r7, #4]
    a4b2:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
    a4b4:	f240 3338 	movw	r3, #824	; 0x338
    a4b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a4bc:	f247 02e0 	movw	r2, #28896	; 0x70e0
    a4c0:	f2c0 0272 	movt	r2, #114	; 0x72
    a4c4:	601a      	str	r2, [r3, #0]
    g_FrequencyFIC0 = standby_clk;
    a4c6:	f240 333c 	movw	r3, #828	; 0x33c
    a4ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a4ce:	687a      	ldr	r2, [r7, #4]
    a4d0:	601a      	str	r2, [r3, #0]
    g_FrequencyFIC1 = standby_clk;
    a4d2:	f240 3340 	movw	r3, #832	; 0x340
    a4d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a4da:	687a      	ldr	r2, [r7, #4]
    a4dc:	601a      	str	r2, [r3, #0]
    g_FrequencyFIC64 = standby_clk;
    a4de:	f240 3344 	movw	r3, #836	; 0x344
    a4e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a4e6:	687a      	ldr	r2, [r7, #4]
    a4e8:	601a      	str	r2, [r3, #0]
}
    a4ea:	f107 070c 	add.w	r7, r7, #12
    a4ee:	46bd      	mov	sp, r7
    a4f0:	bc80      	pop	{r7}
    a4f2:	4770      	bx	lr

0000a4f4 <get_silicon_revision>:

/*------------------------------------------------------------------------------
  Retrieve silicon revision from system registers.
 */
static uint32_t get_silicon_revision(void)
{
    a4f4:	b480      	push	{r7}
    a4f6:	b083      	sub	sp, #12
    a4f8:	af00      	add	r7, sp, #0
    uint32_t silicon_revision;
    uint32_t device_version;

    device_version = SYSREG->DEVICE_VERSION;
    a4fa:	f248 0300 	movw	r3, #32768	; 0x8000
    a4fe:	f2c4 0303 	movt	r3, #16387	; 0x4003
    a502:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
    a506:	607b      	str	r3, [r7, #4]
    switch(device_version)
    a508:	687a      	ldr	r2, [r7, #4]
    a50a:	f64f 0302 	movw	r3, #63490	; 0xf802
    a50e:	429a      	cmp	r2, r3
    a510:	d006      	beq.n	a520 <get_silicon_revision+0x2c>
    a512:	f64f 0302 	movw	r3, #63490	; 0xf802
    a516:	f2c0 0301 	movt	r3, #1
    a51a:	429a      	cmp	r2, r3
    a51c:	d004      	beq.n	a528 <get_silicon_revision+0x34>
    a51e:	e007      	b.n	a530 <get_silicon_revision+0x3c>
    {
        case 0x0000F802:
            silicon_revision = M2S050_REV_A_SILICON;
    a520:	f04f 0301 	mov.w	r3, #1
    a524:	603b      	str	r3, [r7, #0]
            break;
    a526:	e006      	b.n	a536 <get_silicon_revision+0x42>

        case 0x0001F802:
            silicon_revision = M2S050_REV_B_SILICON;
    a528:	f04f 0302 	mov.w	r3, #2
    a52c:	603b      	str	r3, [r7, #0]
            break;
    a52e:	e002      	b.n	a536 <get_silicon_revision+0x42>

        default:
            silicon_revision = UNKNOWN_SILICON_REV;
    a530:	f04f 0300 	mov.w	r3, #0
    a534:	603b      	str	r3, [r7, #0]
            break;
    }

    return silicon_revision;
    a536:	683b      	ldr	r3, [r7, #0]
}
    a538:	4618      	mov	r0, r3
    a53a:	f107 070c 	add.w	r7, r7, #12
    a53e:	46bd      	mov	sp, r7
    a540:	bc80      	pop	{r7}
    a542:	4770      	bx	lr

0000a544 <silicon_workarounds>:

/*------------------------------------------------------------------------------
  Workarounds for various silicon versions.
 */
static void silicon_workarounds(void)
{
    a544:	b580      	push	{r7, lr}
    a546:	b082      	sub	sp, #8
    a548:	af00      	add	r7, sp, #0
    uint32_t silicon_revision;

    silicon_revision = get_silicon_revision();
    a54a:	f7ff ffd3 	bl	a4f4 <get_silicon_revision>
    a54e:	4603      	mov	r3, r0
    a550:	607b      	str	r3, [r7, #4]

    switch(silicon_revision)
    a552:	687b      	ldr	r3, [r7, #4]
    a554:	2b01      	cmp	r3, #1
    a556:	d101      	bne.n	a55c <silicon_workarounds+0x18>
    {
        case M2S050_REV_A_SILICON:
            m2s050_rev_a_workarounds();
    a558:	f000 f804 	bl	a564 <m2s050_rev_a_workarounds>
        case UNKNOWN_SILICON_REV:
            /* Fall through. */
        default:
            break;
    }
}
    a55c:	f107 0708 	add.w	r7, r7, #8
    a560:	46bd      	mov	sp, r7
    a562:	bd80      	pop	{r7, pc}

0000a564 <m2s050_rev_a_workarounds>:

/*------------------------------------------------------------------------------
  Silicon workarounds for M2S050 rev A.
 */
static void m2s050_rev_a_workarounds(void)
{
    a564:	b480      	push	{r7}
    a566:	af00      	add	r7, sp, #0
    /*--------------------------------------------------------------------------
     * Work around a couple of silicon issues:
     */
    /* DDR_CLK_EN <- 1 */
    SYSREG->MSSDDR_FACC1_CR |= (uint32_t)1 << DDR_CLK_EN_SHIFT;
    a568:	f248 0300 	movw	r3, #32768	; 0x8000
    a56c:	f2c4 0303 	movt	r3, #16387	; 0x4003
    a570:	f248 0200 	movw	r2, #32768	; 0x8000
    a574:	f2c4 0203 	movt	r2, #16387	; 0x4003
    a578:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
    a57c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    a580:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

    /* CONTROLLER_PLL_INIT <- 0 */
    SYSREG->MSSDDR_FACC1_CR = SYSREG->MSSDDR_FACC1_CR & ~CONTROLLER_PLL_INIT_MASK;
    a584:	f248 0300 	movw	r3, #32768	; 0x8000
    a588:	f2c4 0303 	movt	r3, #16387	; 0x4003
    a58c:	f248 0200 	movw	r2, #32768	; 0x8000
    a590:	f2c4 0203 	movt	r2, #16387	; 0x4003
    a594:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
    a598:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
    a59c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
}
    a5a0:	46bd      	mov	sp, r7
    a5a2:	bc80      	pop	{r7}
    a5a4:	4770      	bx	lr
    a5a6:	bf00      	nop

0000a5a8 <HAL_disable_interrupts>:
    a5a8:	f3ef 8010 	mrs	r0, PRIMASK
    a5ac:	b672      	cpsid	i
    a5ae:	4770      	bx	lr

0000a5b0 <HAL_restore_interrupts>:
    a5b0:	f380 8810 	msr	PRIMASK, r0
    a5b4:	4770      	bx	lr
	...

0000a5b8 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    a5b8:	b480      	push	{r7}
    a5ba:	b083      	sub	sp, #12
    a5bc:	af00      	add	r7, sp, #0
    a5be:	4603      	mov	r3, r0
    a5c0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    a5c2:	f24e 1300 	movw	r3, #57600	; 0xe100
    a5c6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    a5ca:	f997 2007 	ldrsb.w	r2, [r7, #7]
    a5ce:	ea4f 1252 	mov.w	r2, r2, lsr #5
    a5d2:	79f9      	ldrb	r1, [r7, #7]
    a5d4:	f001 011f 	and.w	r1, r1, #31
    a5d8:	f04f 0001 	mov.w	r0, #1
    a5dc:	fa00 f101 	lsl.w	r1, r0, r1
    a5e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    a5e4:	f107 070c 	add.w	r7, r7, #12
    a5e8:	46bd      	mov	sp, r7
    a5ea:	bc80      	pop	{r7}
    a5ec:	4770      	bx	lr
    a5ee:	bf00      	nop

0000a5f0 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    a5f0:	b480      	push	{r7}
    a5f2:	b083      	sub	sp, #12
    a5f4:	af00      	add	r7, sp, #0
    a5f6:	4603      	mov	r3, r0
    a5f8:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    a5fa:	f24e 1300 	movw	r3, #57600	; 0xe100
    a5fe:	f2ce 0300 	movt	r3, #57344	; 0xe000
    a602:	f997 2007 	ldrsb.w	r2, [r7, #7]
    a606:	ea4f 1252 	mov.w	r2, r2, lsr #5
    a60a:	79f9      	ldrb	r1, [r7, #7]
    a60c:	f001 011f 	and.w	r1, r1, #31
    a610:	f04f 0001 	mov.w	r0, #1
    a614:	fa00 f101 	lsl.w	r1, r0, r1
    a618:	f102 0220 	add.w	r2, r2, #32
    a61c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    a620:	f107 070c 	add.w	r7, r7, #12
    a624:	46bd      	mov	sp, r7
    a626:	bc80      	pop	{r7}
    a628:	4770      	bx	lr
    a62a:	bf00      	nop

0000a62c <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    a62c:	b480      	push	{r7}
    a62e:	b083      	sub	sp, #12
    a630:	af00      	add	r7, sp, #0
    a632:	4603      	mov	r3, r0
    a634:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    a636:	f24e 1300 	movw	r3, #57600	; 0xe100
    a63a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    a63e:	f997 2007 	ldrsb.w	r2, [r7, #7]
    a642:	ea4f 1252 	mov.w	r2, r2, lsr #5
    a646:	79f9      	ldrb	r1, [r7, #7]
    a648:	f001 011f 	and.w	r1, r1, #31
    a64c:	f04f 0001 	mov.w	r0, #1
    a650:	fa00 f101 	lsl.w	r1, r0, r1
    a654:	f102 0260 	add.w	r2, r2, #96	; 0x60
    a658:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    a65c:	f107 070c 	add.w	r7, r7, #12
    a660:	46bd      	mov	sp, r7
    a662:	bc80      	pop	{r7}
    a664:	4770      	bx	lr
    a666:	bf00      	nop

0000a668 <MSS_COMBLK_init>:
void MSS_COMBLK_init
(
    comblk_async_event_handler_t async_event_handler,
    uint8_t* p_response
)
{
    a668:	b580      	push	{r7, lr}
    a66a:	b082      	sub	sp, #8
    a66c:	af00      	add	r7, sp, #0
    a66e:	6078      	str	r0, [r7, #4]
    a670:	6039      	str	r1, [r7, #0]
    /*
     * Disable and clear previous interrupts.
     */
    NVIC_DisableIRQ(ComBlk_IRQn);
    a672:	f04f 0013 	mov.w	r0, #19
    a676:	f7ff ffbb 	bl	a5f0 <NVIC_DisableIRQ>
    COMBLK->INT_ENABLE = 0u;
    a67a:	f246 0300 	movw	r3, #24576	; 0x6000
    a67e:	f2c4 0301 	movt	r3, #16385	; 0x4001
    a682:	f04f 0200 	mov.w	r2, #0
    a686:	609a      	str	r2, [r3, #8]
    NVIC_ClearPendingIRQ(ComBlk_IRQn);
    a688:	f04f 0013 	mov.w	r0, #19
    a68c:	f7ff ffce 	bl	a62c <NVIC_ClearPendingIRQ>
    
    g_async_event_handler = async_event_handler;
    a690:	f240 33c4 	movw	r3, #964	; 0x3c4
    a694:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a698:	687a      	ldr	r2, [r7, #4]
    a69a:	601a      	str	r2, [r3, #0]
    
    /*
     * Initialize COMBLK driver state variables:
     */
    g_request_in_progress = 0u;
    a69c:	f240 33c0 	movw	r3, #960	; 0x3c0
    a6a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a6a4:	f04f 0200 	mov.w	r2, #0
    a6a8:	701a      	strb	r2, [r3, #0]
    g_comblk_cmd_opcode = 0u;
    a6aa:	f240 339c 	movw	r3, #924	; 0x39c
    a6ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a6b2:	f04f 0200 	mov.w	r2, #0
    a6b6:	701a      	strb	r2, [r3, #0]
    g_comblk_p_cmd = 0u;
    a6b8:	f240 33a0 	movw	r3, #928	; 0x3a0
    a6bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a6c0:	f04f 0200 	mov.w	r2, #0
    a6c4:	601a      	str	r2, [r3, #0]
    g_comblk_cmd_size = 0u;
    a6c6:	f240 33a4 	movw	r3, #932	; 0x3a4
    a6ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a6ce:	f04f 0200 	mov.w	r2, #0
    a6d2:	801a      	strh	r2, [r3, #0]
    g_comblk_p_data = 0u;
    a6d4:	f240 33a8 	movw	r3, #936	; 0x3a8
    a6d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a6dc:	f04f 0200 	mov.w	r2, #0
    a6e0:	601a      	str	r2, [r3, #0]
    g_comblk_data_size = 0u;
    a6e2:	f240 33ac 	movw	r3, #940	; 0x3ac
    a6e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a6ea:	f04f 0200 	mov.w	r2, #0
    a6ee:	601a      	str	r2, [r3, #0]
    g_comblk_p_response = p_response;
    a6f0:	f240 33b0 	movw	r3, #944	; 0x3b0
    a6f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a6f8:	683a      	ldr	r2, [r7, #0]
    a6fa:	601a      	str	r2, [r3, #0]
    g_comblk_response_size = 0u;
    a6fc:	f240 33b4 	movw	r3, #948	; 0x3b4
    a700:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a704:	f04f 0200 	mov.w	r2, #0
    a708:	801a      	strh	r2, [r3, #0]
    g_comblk_response_idx = 0u;
    a70a:	f240 33b6 	movw	r3, #950	; 0x3b6
    a70e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a712:	f04f 0200 	mov.w	r2, #0
    a716:	801a      	strh	r2, [r3, #0]
    g_comblk_completion_handler = 0;
    a718:	f240 33b8 	movw	r3, #952	; 0x3b8
    a71c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a720:	f04f 0200 	mov.w	r2, #0
    a724:	601a      	str	r2, [r3, #0]
    
    g_comblk_state = COMBLK_IDLE;
    a726:	f240 33c1 	movw	r3, #961	; 0x3c1
    a72a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a72e:	f04f 0200 	mov.w	r2, #0
    a732:	701a      	strb	r2, [r3, #0]
    /*
     * Disable loopback before enabling the MSS COMM_BLK to ensure that any
     * codes waiting in the TX FIFO of the System Controller’s COMM_BLK are
     * not lost.
     */
    COMBLK->CONTROL &= ~CR_LOOPBACK_MASK;
    a734:	f246 0300 	movw	r3, #24576	; 0x6000
    a738:	f2c4 0301 	movt	r3, #16385	; 0x4001
    a73c:	f246 0200 	movw	r2, #24576	; 0x6000
    a740:	f2c4 0201 	movt	r2, #16385	; 0x4001
    a744:	6812      	ldr	r2, [r2, #0]
    a746:	f022 0220 	bic.w	r2, r2, #32
    a74a:	601a      	str	r2, [r3, #0]
    COMBLK->CONTROL |= CR_ENABLE_MASK;
    a74c:	f246 0300 	movw	r3, #24576	; 0x6000
    a750:	f2c4 0301 	movt	r3, #16385	; 0x4001
    a754:	f246 0200 	movw	r2, #24576	; 0x6000
    a758:	f2c4 0201 	movt	r2, #16385	; 0x4001
    a75c:	6812      	ldr	r2, [r2, #0]
    a75e:	f042 0210 	orr.w	r2, r2, #16
    a762:	601a      	str	r2, [r3, #0]
    
    /*--------------------------------------------------------------------------
     * Enable receive interrupt to receive asynchronous events from the system
     * controller.
     */
    COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
    a764:	f246 0300 	movw	r3, #24576	; 0x6000
    a768:	f2c4 0301 	movt	r3, #16385	; 0x4001
    a76c:	f246 0200 	movw	r2, #24576	; 0x6000
    a770:	f2c4 0201 	movt	r2, #16385	; 0x4001
    a774:	6892      	ldr	r2, [r2, #8]
    a776:	f022 0201 	bic.w	r2, r2, #1
    a77a:	609a      	str	r2, [r3, #8]
    COMBLK->INT_ENABLE |= RCVOKAY_MASK;
    a77c:	f246 0300 	movw	r3, #24576	; 0x6000
    a780:	f2c4 0301 	movt	r3, #16385	; 0x4001
    a784:	f246 0200 	movw	r2, #24576	; 0x6000
    a788:	f2c4 0201 	movt	r2, #16385	; 0x4001
    a78c:	6892      	ldr	r2, [r2, #8]
    a78e:	f042 0202 	orr.w	r2, r2, #2
    a792:	609a      	str	r2, [r3, #8]
    NVIC_EnableIRQ(ComBlk_IRQn);
    a794:	f04f 0013 	mov.w	r0, #19
    a798:	f7ff ff0e 	bl	a5b8 <NVIC_EnableIRQ>
}
    a79c:	f107 0708 	add.w	r7, r7, #8
    a7a0:	46bd      	mov	sp, r7
    a7a2:	bd80      	pop	{r7, pc}

0000a7a4 <ComBlk_IRQHandler>:

/*==============================================================================
 * COMBLK interrupt handler.
 */
void ComBlk_IRQHandler(void)
{
    a7a4:	b580      	push	{r7, lr}
    a7a6:	b082      	sub	sp, #8
    a7a8:	af00      	add	r7, sp, #0
    uint8_t status;
    uint8_t tx_okay;
    uint8_t rcv_okay;
    
    status = (uint8_t)COMBLK->STATUS;
    a7aa:	f246 0300 	movw	r3, #24576	; 0x6000
    a7ae:	f2c4 0301 	movt	r3, #16385	; 0x4001
    a7b2:	685b      	ldr	r3, [r3, #4]
    a7b4:	717b      	strb	r3, [r7, #5]
    
    /* Mask off interrupt that are not enabled.*/
    status &= COMBLK->INT_ENABLE;
    a7b6:	f246 0300 	movw	r3, #24576	; 0x6000
    a7ba:	f2c4 0301 	movt	r3, #16385	; 0x4001
    a7be:	689b      	ldr	r3, [r3, #8]
    a7c0:	b2da      	uxtb	r2, r3
    a7c2:	797b      	ldrb	r3, [r7, #5]
    a7c4:	ea02 0303 	and.w	r3, r2, r3
    a7c8:	717b      	strb	r3, [r7, #5]
    
    rcv_okay = status & RCVOKAY_MASK;
    a7ca:	797b      	ldrb	r3, [r7, #5]
    a7cc:	f003 0302 	and.w	r3, r3, #2
    a7d0:	71fb      	strb	r3, [r7, #7]
    
    if(rcv_okay)
    a7d2:	79fb      	ldrb	r3, [r7, #7]
    a7d4:	2b00      	cmp	r3, #0
    a7d6:	d001      	beq.n	a7dc <ComBlk_IRQHandler+0x38>
    {
        handle_rx_okay_irq();
    a7d8:	f000 f970 	bl	aabc <handle_rx_okay_irq>
    }
        
    tx_okay = status & TXTOKAY_MASK;
    a7dc:	797b      	ldrb	r3, [r7, #5]
    a7de:	f003 0301 	and.w	r3, r3, #1
    a7e2:	71bb      	strb	r3, [r7, #6]
    if(tx_okay)
    a7e4:	79bb      	ldrb	r3, [r7, #6]
    a7e6:	2b00      	cmp	r3, #0
    a7e8:	d001      	beq.n	a7ee <ComBlk_IRQHandler+0x4a>
    {
        handle_tx_okay_irq();
    a7ea:	f000 f805 	bl	a7f8 <handle_tx_okay_irq>
    }
}
    a7ee:	f107 0708 	add.w	r7, r7, #8
    a7f2:	46bd      	mov	sp, r7
    a7f4:	bd80      	pop	{r7, pc}
    a7f6:	bf00      	nop

0000a7f8 <handle_tx_okay_irq>:

/*==============================================================================
 *
 */
static void handle_tx_okay_irq(void)
{
    a7f8:	b580      	push	{r7, lr}
    a7fa:	b084      	sub	sp, #16
    a7fc:	af00      	add	r7, sp, #0
    switch(g_comblk_state)
    a7fe:	f240 33c1 	movw	r3, #961	; 0x3c1
    a802:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a806:	781b      	ldrb	r3, [r3, #0]
    a808:	2b02      	cmp	r3, #2
    a80a:	d067      	beq.n	a8dc <handle_tx_okay_irq+0xe4>
    a80c:	2b05      	cmp	r3, #5
    a80e:	f000 80b6 	beq.w	a97e <handle_tx_okay_irq+0x186>
    a812:	2b01      	cmp	r3, #1
    a814:	f040 8136 	bne.w	aa84 <handle_tx_okay_irq+0x28c>
        /*----------------------------------------------------------------------
         * The TX_OKAY interrupt should only be enabled for states COMBLK_TX_CMD
         * and COMBLK_TX_DATA.
         */
        case COMBLK_TX_CMD:
            if(g_comblk_cmd_size > 0u)
    a818:	f240 33a4 	movw	r3, #932	; 0x3a4
    a81c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a820:	881b      	ldrh	r3, [r3, #0]
    a822:	b29b      	uxth	r3, r3
    a824:	2b00      	cmp	r3, #0
    a826:	d055      	beq.n	a8d4 <handle_tx_okay_irq+0xdc>
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_cmd, g_comblk_cmd_size);
    a828:	f240 33a0 	movw	r3, #928	; 0x3a0
    a82c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a830:	681a      	ldr	r2, [r3, #0]
    a832:	f240 33a4 	movw	r3, #932	; 0x3a4
    a836:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a83a:	881b      	ldrh	r3, [r3, #0]
    a83c:	b29b      	uxth	r3, r3
    a83e:	4610      	mov	r0, r2
    a840:	4619      	mov	r1, r3
    a842:	f000 fb13 	bl	ae6c <fill_tx_fifo>
    a846:	4603      	mov	r3, r0
    a848:	607b      	str	r3, [r7, #4]
                if(size_sent < g_comblk_cmd_size)
    a84a:	f240 33a4 	movw	r3, #932	; 0x3a4
    a84e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a852:	881b      	ldrh	r3, [r3, #0]
    a854:	b29b      	uxth	r3, r3
    a856:	461a      	mov	r2, r3
    a858:	687b      	ldr	r3, [r7, #4]
    a85a:	429a      	cmp	r2, r3
    a85c:	d91c      	bls.n	a898 <handle_tx_okay_irq+0xa0>
                {
                    g_comblk_cmd_size = g_comblk_cmd_size - (uint16_t)size_sent;
    a85e:	f240 33a4 	movw	r3, #932	; 0x3a4
    a862:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a866:	881b      	ldrh	r3, [r3, #0]
    a868:	b29a      	uxth	r2, r3
    a86a:	687b      	ldr	r3, [r7, #4]
    a86c:	b29b      	uxth	r3, r3
    a86e:	ebc3 0302 	rsb	r3, r3, r2
    a872:	b29a      	uxth	r2, r3
    a874:	f240 33a4 	movw	r3, #932	; 0x3a4
    a878:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a87c:	801a      	strh	r2, [r3, #0]
                    g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
    a87e:	f240 33a0 	movw	r3, #928	; 0x3a0
    a882:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a886:	681a      	ldr	r2, [r3, #0]
    a888:	687b      	ldr	r3, [r7, #4]
    a88a:	441a      	add	r2, r3
    a88c:	f240 33a0 	movw	r3, #928	; 0x3a0
    a890:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a894:	601a      	str	r2, [r3, #0]
                 * or corrupted memory.
                 */
                ASSERT(0);
                abort_current_cmd();
            }
        break;
    a896:	e10c      	b.n	aab2 <handle_tx_okay_irq+0x2ba>
                    g_comblk_cmd_size = g_comblk_cmd_size - (uint16_t)size_sent;
                    g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
                }
                else
                {
                    g_comblk_cmd_size = 0u;
    a898:	f240 33a4 	movw	r3, #932	; 0x3a4
    a89c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a8a0:	f04f 0200 	mov.w	r2, #0
    a8a4:	801a      	strh	r2, [r3, #0]
                    if(g_comblk_data_size > 0u)
    a8a6:	f240 33ac 	movw	r3, #940	; 0x3ac
    a8aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a8ae:	681b      	ldr	r3, [r3, #0]
    a8b0:	2b00      	cmp	r3, #0
    a8b2:	d007      	beq.n	a8c4 <handle_tx_okay_irq+0xcc>
                    {
                        g_comblk_state = COMBLK_TX_DATA;
    a8b4:	f240 33c1 	movw	r3, #961	; 0x3c1
    a8b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a8bc:	f04f 0202 	mov.w	r2, #2
    a8c0:	701a      	strb	r2, [r3, #0]
                 * or corrupted memory.
                 */
                ASSERT(0);
                abort_current_cmd();
            }
        break;
    a8c2:	e0f6      	b.n	aab2 <handle_tx_okay_irq+0x2ba>
                    {
                        g_comblk_state = COMBLK_TX_DATA;
                    }
                    else
                    {
                        g_comblk_state = COMBLK_WAIT_RESPONSE;
    a8c4:	f240 33c1 	movw	r3, #961	; 0x3c1
    a8c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a8cc:	f04f 0203 	mov.w	r2, #3
    a8d0:	701a      	strb	r2, [r3, #0]
                 * or corrupted memory.
                 */
                ASSERT(0);
                abort_current_cmd();
            }
        break;
    a8d2:	e0ee      	b.n	aab2 <handle_tx_okay_irq+0x2ba>
            {
                /*
                 * This is an invalid situation indicating a bug in the driver
                 * or corrupted memory.
                 */
                ASSERT(0);
    a8d4:	be00      	bkpt	0x0000
                abort_current_cmd();
    a8d6:	f000 fa99 	bl	ae0c <abort_current_cmd>
            }
        break;
    a8da:	e0ea      	b.n	aab2 <handle_tx_okay_irq+0x2ba>
            
        case COMBLK_TX_DATA:
            if(g_comblk_data_size > 0u)
    a8dc:	f240 33ac 	movw	r3, #940	; 0x3ac
    a8e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a8e4:	681b      	ldr	r3, [r3, #0]
    a8e6:	2b00      	cmp	r3, #0
    a8e8:	d045      	beq.n	a976 <handle_tx_okay_irq+0x17e>
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_data, g_comblk_data_size);
    a8ea:	f240 33a8 	movw	r3, #936	; 0x3a8
    a8ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a8f2:	681a      	ldr	r2, [r3, #0]
    a8f4:	f240 33ac 	movw	r3, #940	; 0x3ac
    a8f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a8fc:	681b      	ldr	r3, [r3, #0]
    a8fe:	4610      	mov	r0, r2
    a900:	4619      	mov	r1, r3
    a902:	f000 fab3 	bl	ae6c <fill_tx_fifo>
    a906:	4603      	mov	r3, r0
    a908:	60bb      	str	r3, [r7, #8]
                if(size_sent < g_comblk_data_size)
    a90a:	f240 33ac 	movw	r3, #940	; 0x3ac
    a90e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a912:	681b      	ldr	r3, [r3, #0]
    a914:	68ba      	ldr	r2, [r7, #8]
    a916:	429a      	cmp	r2, r3
    a918:	d219      	bcs.n	a94e <handle_tx_okay_irq+0x156>
                {
                    g_comblk_data_size = g_comblk_data_size - size_sent;
    a91a:	f240 33ac 	movw	r3, #940	; 0x3ac
    a91e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a922:	681a      	ldr	r2, [r3, #0]
    a924:	68bb      	ldr	r3, [r7, #8]
    a926:	ebc3 0202 	rsb	r2, r3, r2
    a92a:	f240 33ac 	movw	r3, #940	; 0x3ac
    a92e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a932:	601a      	str	r2, [r3, #0]
                    g_comblk_p_data = &g_comblk_p_data[size_sent];
    a934:	f240 33a8 	movw	r3, #936	; 0x3a8
    a938:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a93c:	681a      	ldr	r2, [r3, #0]
    a93e:	68bb      	ldr	r3, [r7, #8]
    a940:	441a      	add	r2, r3
    a942:	f240 33a8 	movw	r3, #936	; 0x3a8
    a946:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a94a:	601a      	str	r2, [r3, #0]
                 * or corrupted memory.
                 */
                ASSERT(0);
                abort_current_cmd();
            }
        break;
    a94c:	e0b1      	b.n	aab2 <handle_tx_okay_irq+0x2ba>
                    g_comblk_data_size = g_comblk_data_size - size_sent;
                    g_comblk_p_data = &g_comblk_p_data[size_sent];
                }
                else
                {
                    COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
    a94e:	f246 0300 	movw	r3, #24576	; 0x6000
    a952:	f2c4 0301 	movt	r3, #16385	; 0x4001
    a956:	f246 0200 	movw	r2, #24576	; 0x6000
    a95a:	f2c4 0201 	movt	r2, #16385	; 0x4001
    a95e:	6892      	ldr	r2, [r2, #8]
    a960:	f022 0201 	bic.w	r2, r2, #1
    a964:	609a      	str	r2, [r3, #8]
                    g_comblk_state = COMBLK_WAIT_RESPONSE;
    a966:	f240 33c1 	movw	r3, #961	; 0x3c1
    a96a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a96e:	f04f 0203 	mov.w	r2, #3
    a972:	701a      	strb	r2, [r3, #0]
                 * or corrupted memory.
                 */
                ASSERT(0);
                abort_current_cmd();
            }
        break;
    a974:	e09d      	b.n	aab2 <handle_tx_okay_irq+0x2ba>
            {
                /*
                 * This is an invalid situation indicating a bug in the driver
                 * or corrupted memory.
                 */
                ASSERT(0);
    a976:	be00      	bkpt	0x0000
                abort_current_cmd();
    a978:	f000 fa48 	bl	ae0c <abort_current_cmd>
            }
        break;
    a97c:	e099      	b.n	aab2 <handle_tx_okay_irq+0x2ba>
           
        case COMBLK_TX_PAGED_DATA:
            /*
             * Read a page of data if required.
             */
            if(0u == g_comblk_data_size)
    a97e:	f240 33ac 	movw	r3, #940	; 0x3ac
    a982:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a986:	681b      	ldr	r3, [r3, #0]
    a988:	2b00      	cmp	r3, #0
    a98a:	d136      	bne.n	a9fa <handle_tx_okay_irq+0x202>
            {
                if(g_comblk_page_handler != 0)
    a98c:	f240 33bc 	movw	r3, #956	; 0x3bc
    a990:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a994:	681b      	ldr	r3, [r3, #0]
    a996:	2b00      	cmp	r3, #0
    a998:	d02a      	beq.n	a9f0 <handle_tx_okay_irq+0x1f8>
                {
                    g_comblk_data_size = g_comblk_page_handler(&g_comblk_p_data);
    a99a:	f240 33bc 	movw	r3, #956	; 0x3bc
    a99e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a9a2:	681b      	ldr	r3, [r3, #0]
    a9a4:	f240 30a8 	movw	r0, #936	; 0x3a8
    a9a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    a9ac:	4798      	blx	r3
    a9ae:	4602      	mov	r2, r0
    a9b0:	f240 33ac 	movw	r3, #940	; 0x3ac
    a9b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a9b8:	601a      	str	r2, [r3, #0]
                    if(0u == g_comblk_data_size)
    a9ba:	f240 33ac 	movw	r3, #940	; 0x3ac
    a9be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a9c2:	681b      	ldr	r3, [r3, #0]
    a9c4:	2b00      	cmp	r3, #0
    a9c6:	d117      	bne.n	a9f8 <handle_tx_okay_irq+0x200>
                    {
                        COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
    a9c8:	f246 0300 	movw	r3, #24576	; 0x6000
    a9cc:	f2c4 0301 	movt	r3, #16385	; 0x4001
    a9d0:	f246 0200 	movw	r2, #24576	; 0x6000
    a9d4:	f2c4 0201 	movt	r2, #16385	; 0x4001
    a9d8:	6892      	ldr	r2, [r2, #8]
    a9da:	f022 0201 	bic.w	r2, r2, #1
    a9de:	609a      	str	r2, [r3, #8]
                        g_comblk_state = COMBLK_WAIT_RESPONSE;
    a9e0:	f240 33c1 	movw	r3, #961	; 0x3c1
    a9e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a9e8:	f04f 0203 	mov.w	r2, #3
    a9ec:	701a      	strb	r2, [r3, #0]
    a9ee:	e004      	b.n	a9fa <handle_tx_okay_irq+0x202>
                    }
                }
                else
                {
                    ASSERT(0);
    a9f0:	be00      	bkpt	0x0000
                    abort_current_cmd();
    a9f2:	f000 fa0b 	bl	ae0c <abort_current_cmd>
    a9f6:	e000      	b.n	a9fa <handle_tx_okay_irq+0x202>
                {
                    g_comblk_data_size = g_comblk_page_handler(&g_comblk_p_data);
                    if(0u == g_comblk_data_size)
                    {
                        COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
                        g_comblk_state = COMBLK_WAIT_RESPONSE;
    a9f8:	bf00      	nop
            /*
             * Transmit the page data or move to COMBLK_WAIT_RESPONSE state if
             * no further page data could be obtained by the call to the page
             * handler above.
             */
            if(0u == g_comblk_data_size)
    a9fa:	f240 33ac 	movw	r3, #940	; 0x3ac
    a9fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aa02:	681b      	ldr	r3, [r3, #0]
    aa04:	2b00      	cmp	r3, #0
    aa06:	d113      	bne.n	aa30 <handle_tx_okay_irq+0x238>
            {
                COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
    aa08:	f246 0300 	movw	r3, #24576	; 0x6000
    aa0c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    aa10:	f246 0200 	movw	r2, #24576	; 0x6000
    aa14:	f2c4 0201 	movt	r2, #16385	; 0x4001
    aa18:	6892      	ldr	r2, [r2, #8]
    aa1a:	f022 0201 	bic.w	r2, r2, #1
    aa1e:	609a      	str	r2, [r3, #8]
                g_comblk_state = COMBLK_WAIT_RESPONSE;
    aa20:	f240 33c1 	movw	r3, #961	; 0x3c1
    aa24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aa28:	f04f 0203 	mov.w	r2, #3
    aa2c:	701a      	strb	r2, [r3, #0]
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_data, g_comblk_data_size);
                g_comblk_data_size = g_comblk_data_size - size_sent;
                g_comblk_p_data = &g_comblk_p_data[size_sent];
            }
        break;
    aa2e:	e040      	b.n	aab2 <handle_tx_okay_irq+0x2ba>
                g_comblk_state = COMBLK_WAIT_RESPONSE;
            }
            else
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_data, g_comblk_data_size);
    aa30:	f240 33a8 	movw	r3, #936	; 0x3a8
    aa34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aa38:	681a      	ldr	r2, [r3, #0]
    aa3a:	f240 33ac 	movw	r3, #940	; 0x3ac
    aa3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aa42:	681b      	ldr	r3, [r3, #0]
    aa44:	4610      	mov	r0, r2
    aa46:	4619      	mov	r1, r3
    aa48:	f000 fa10 	bl	ae6c <fill_tx_fifo>
    aa4c:	4603      	mov	r3, r0
    aa4e:	60fb      	str	r3, [r7, #12]
                g_comblk_data_size = g_comblk_data_size - size_sent;
    aa50:	f240 33ac 	movw	r3, #940	; 0x3ac
    aa54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aa58:	681a      	ldr	r2, [r3, #0]
    aa5a:	68fb      	ldr	r3, [r7, #12]
    aa5c:	ebc3 0202 	rsb	r2, r3, r2
    aa60:	f240 33ac 	movw	r3, #940	; 0x3ac
    aa64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aa68:	601a      	str	r2, [r3, #0]
                g_comblk_p_data = &g_comblk_p_data[size_sent];
    aa6a:	f240 33a8 	movw	r3, #936	; 0x3a8
    aa6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aa72:	681a      	ldr	r2, [r3, #0]
    aa74:	68fb      	ldr	r3, [r7, #12]
    aa76:	441a      	add	r2, r3
    aa78:	f240 33a8 	movw	r3, #936	; 0x3a8
    aa7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aa80:	601a      	str	r2, [r3, #0]
            }
        break;
    aa82:	e016      	b.n	aab2 <handle_tx_okay_irq+0x2ba>
        case COMBLK_WAIT_RESPONSE:
            /* Fall through */
        case COMBLK_RX_RESPONSE:
            /* Fall through */
        default:
            COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
    aa84:	f246 0300 	movw	r3, #24576	; 0x6000
    aa88:	f2c4 0301 	movt	r3, #16385	; 0x4001
    aa8c:	f246 0200 	movw	r2, #24576	; 0x6000
    aa90:	f2c4 0201 	movt	r2, #16385	; 0x4001
    aa94:	6892      	ldr	r2, [r2, #8]
    aa96:	f022 0201 	bic.w	r2, r2, #1
    aa9a:	609a      	str	r2, [r3, #8]
            complete_request(0u);
    aa9c:	f04f 0000 	mov.w	r0, #0
    aaa0:	f000 f988 	bl	adb4 <complete_request>
            g_comblk_state = COMBLK_IDLE;
    aaa4:	f240 33c1 	movw	r3, #961	; 0x3c1
    aaa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aaac:	f04f 0200 	mov.w	r2, #0
    aab0:	701a      	strb	r2, [r3, #0]
        break;
    }
}
    aab2:	f107 0710 	add.w	r7, r7, #16
    aab6:	46bd      	mov	sp, r7
    aab8:	bd80      	pop	{r7, pc}
    aaba:	bf00      	nop

0000aabc <handle_rx_okay_irq>:

/*==============================================================================
 *
 */
static void handle_rx_okay_irq(void)
{
    aabc:	b580      	push	{r7, lr}
    aabe:	b084      	sub	sp, #16
    aac0:	af00      	add	r7, sp, #0
    uint16_t data16;
    uint16_t is_command;
    uint8_t data8;
    
    data16 = (uint16_t)COMBLK->DATA8;
    aac2:	f246 0300 	movw	r3, #24576	; 0x6000
    aac6:	f2c4 0301 	movt	r3, #16385	; 0x4001
    aaca:	691b      	ldr	r3, [r3, #16]
    aacc:	80bb      	strh	r3, [r7, #4]
    is_command = data16 & DATA8_COMMAND_MASK;
    aace:	88bb      	ldrh	r3, [r7, #4]
    aad0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
    aad4:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
    aad8:	80fb      	strh	r3, [r7, #6]
    data8 = (uint8_t)data16;
    aada:	88bb      	ldrh	r3, [r7, #4]
    aadc:	727b      	strb	r3, [r7, #9]
            
    switch(g_comblk_state)
    aade:	f240 33c1 	movw	r3, #961	; 0x3c1
    aae2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aae6:	781b      	ldrb	r3, [r3, #0]
    aae8:	2b05      	cmp	r3, #5
    aaea:	f200 814b 	bhi.w	ad84 <handle_rx_okay_irq+0x2c8>
    aaee:	a201      	add	r2, pc, #4	; (adr r2, aaf4 <handle_rx_okay_irq+0x38>)
    aaf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    aaf4:	0000ab0d 	.word	0x0000ab0d
    aaf8:	0000ad71 	.word	0x0000ad71
    aafc:	0000ad71 	.word	0x0000ad71
    ab00:	0000ab9d 	.word	0x0000ab9d
    ab04:	0000ac1b 	.word	0x0000ac1b
    ab08:	0000ad33 	.word	0x0000ad33
        * MSS_COMBLK_init() enables the RCV_OKAY interrupt for the COMBLK_IDLE
        * state to receive the asynchronous power-on-reset from the system
        * controller.
        */
        case COMBLK_IDLE:
            if(is_command)
    ab0c:	88fb      	ldrh	r3, [r7, #6]
    ab0e:	2b00      	cmp	r3, #0
    ab10:	f000 8144 	beq.w	ad9c <handle_rx_okay_irq+0x2e0>
            {
                if(data8 != POR_DIGEST_ERROR_OPCODE)
    ab14:	7a7b      	ldrb	r3, [r7, #9]
    ab16:	2bf1      	cmp	r3, #241	; 0xf1
    ab18:	d006      	beq.n	ab28 <handle_rx_okay_irq+0x6c>
                {
                    uint8_t rxed_opcode;
                    rxed_opcode = data8;
    ab1a:	7a7b      	ldrb	r3, [r7, #9]
    ab1c:	72bb      	strb	r3, [r7, #10]
                    process_sys_ctrl_command(rxed_opcode);
    ab1e:	7abb      	ldrb	r3, [r7, #10]
    ab20:	4618      	mov	r0, r3
    ab22:	f000 f9e3 	bl	aeec <process_sys_ctrl_command>
                    g_comblk_response_idx++;
                    g_comblk_p_response[g_comblk_response_idx] = 0x00u;                
                    g_comblk_state = COMBLK_RX_RESPONSE;
                }
            }
        break;
    ab26:	e140      	b.n	adaa <handle_rx_okay_irq+0x2ee>
                    rxed_opcode = data8;
                    process_sys_ctrl_command(rxed_opcode);
                }
                else
                {  
                    g_comblk_response_idx = 0;
    ab28:	f240 33b6 	movw	r3, #950	; 0x3b6
    ab2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ab30:	f04f 0200 	mov.w	r2, #0
    ab34:	801a      	strh	r2, [r3, #0]
                    g_comblk_p_response[g_comblk_response_idx] = data8;
    ab36:	f240 33b0 	movw	r3, #944	; 0x3b0
    ab3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ab3e:	681a      	ldr	r2, [r3, #0]
    ab40:	f240 33b6 	movw	r3, #950	; 0x3b6
    ab44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ab48:	881b      	ldrh	r3, [r3, #0]
    ab4a:	b29b      	uxth	r3, r3
    ab4c:	4413      	add	r3, r2
    ab4e:	7a7a      	ldrb	r2, [r7, #9]
    ab50:	701a      	strb	r2, [r3, #0]
                    g_comblk_response_idx++;
    ab52:	f240 33b6 	movw	r3, #950	; 0x3b6
    ab56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ab5a:	881b      	ldrh	r3, [r3, #0]
    ab5c:	b29b      	uxth	r3, r3
    ab5e:	f103 0301 	add.w	r3, r3, #1
    ab62:	b29a      	uxth	r2, r3
    ab64:	f240 33b6 	movw	r3, #950	; 0x3b6
    ab68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ab6c:	801a      	strh	r2, [r3, #0]
                    g_comblk_p_response[g_comblk_response_idx] = 0x00u;                
    ab6e:	f240 33b0 	movw	r3, #944	; 0x3b0
    ab72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ab76:	681a      	ldr	r2, [r3, #0]
    ab78:	f240 33b6 	movw	r3, #950	; 0x3b6
    ab7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ab80:	881b      	ldrh	r3, [r3, #0]
    ab82:	b29b      	uxth	r3, r3
    ab84:	4413      	add	r3, r2
    ab86:	f04f 0200 	mov.w	r2, #0
    ab8a:	701a      	strb	r2, [r3, #0]
                    g_comblk_state = COMBLK_RX_RESPONSE;
    ab8c:	f240 33c1 	movw	r3, #961	; 0x3c1
    ab90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ab94:	f04f 0204 	mov.w	r2, #4
    ab98:	701a      	strb	r2, [r3, #0]
                }
            }
        break;
    ab9a:	e106      	b.n	adaa <handle_rx_okay_irq+0x2ee>
        /*----------------------------------------------------------------------
         * The RCV_OKAY interrupt should only be enabled for states
         * COMBLK_WAIT_RESPONSE and COMBLK_RX_RESPONSE. 
         */
        case COMBLK_WAIT_RESPONSE:
            if(is_command)
    ab9c:	88fb      	ldrh	r3, [r7, #6]
    ab9e:	2b00      	cmp	r3, #0
    aba0:	f000 80fe 	beq.w	ada0 <handle_rx_okay_irq+0x2e4>
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
    aba4:	7a7b      	ldrb	r3, [r7, #9]
    aba6:	72fb      	strb	r3, [r7, #11]
                if(rxed_opcode == g_comblk_cmd_opcode)
    aba8:	f240 339c 	movw	r3, #924	; 0x39c
    abac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    abb0:	781b      	ldrb	r3, [r3, #0]
    abb2:	b2db      	uxtb	r3, r3
    abb4:	7afa      	ldrb	r2, [r7, #11]
    abb6:	429a      	cmp	r2, r3
    abb8:	d12a      	bne.n	ac10 <handle_rx_okay_irq+0x154>
                {
                    g_comblk_response_idx = 0u;
    abba:	f240 33b6 	movw	r3, #950	; 0x3b6
    abbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    abc2:	f04f 0200 	mov.w	r2, #0
    abc6:	801a      	strh	r2, [r3, #0]
                    g_comblk_p_response[g_comblk_response_idx] = rxed_opcode;
    abc8:	f240 33b0 	movw	r3, #944	; 0x3b0
    abcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    abd0:	681a      	ldr	r2, [r3, #0]
    abd2:	f240 33b6 	movw	r3, #950	; 0x3b6
    abd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    abda:	881b      	ldrh	r3, [r3, #0]
    abdc:	b29b      	uxth	r3, r3
    abde:	4413      	add	r3, r2
    abe0:	7afa      	ldrb	r2, [r7, #11]
    abe2:	701a      	strb	r2, [r3, #0]
                    ++g_comblk_response_idx;
    abe4:	f240 33b6 	movw	r3, #950	; 0x3b6
    abe8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    abec:	881b      	ldrh	r3, [r3, #0]
    abee:	b29b      	uxth	r3, r3
    abf0:	f103 0301 	add.w	r3, r3, #1
    abf4:	b29a      	uxth	r2, r3
    abf6:	f240 33b6 	movw	r3, #950	; 0x3b6
    abfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    abfe:	801a      	strh	r2, [r3, #0]
                    g_comblk_state = COMBLK_RX_RESPONSE;
    ac00:	f240 33c1 	movw	r3, #961	; 0x3c1
    ac04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac08:	f04f 0204 	mov.w	r2, #4
    ac0c:	701a      	strb	r2, [r3, #0]
                else
                {
                    process_sys_ctrl_command(rxed_opcode);
                }
            }
        break;
    ac0e:	e0cc      	b.n	adaa <handle_rx_okay_irq+0x2ee>
                    ++g_comblk_response_idx;
                    g_comblk_state = COMBLK_RX_RESPONSE;
                }
                else
                {
                    process_sys_ctrl_command(rxed_opcode);
    ac10:	7afb      	ldrb	r3, [r7, #11]
    ac12:	4618      	mov	r0, r3
    ac14:	f000 f96a 	bl	aeec <process_sys_ctrl_command>
                }
            }
        break;
    ac18:	e0c7      	b.n	adaa <handle_rx_okay_irq+0x2ee>
            
        case COMBLK_RX_RESPONSE:
            if(is_command)
    ac1a:	88fb      	ldrh	r3, [r7, #6]
    ac1c:	2b00      	cmp	r3, #0
    ac1e:	d006      	beq.n	ac2e <handle_rx_okay_irq+0x172>
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
    ac20:	7a7b      	ldrb	r3, [r7, #9]
    ac22:	733b      	strb	r3, [r7, #12]
                process_sys_ctrl_command(rxed_opcode);
    ac24:	7b3b      	ldrb	r3, [r7, #12]
    ac26:	4618      	mov	r0, r3
    ac28:	f000 f960 	bl	aeec <process_sys_ctrl_command>
                        complete_request(g_comblk_response_idx);
                        g_comblk_state = COMBLK_IDLE;
                    }
                }
            }
        break;
    ac2c:	e0bd      	b.n	adaa <handle_rx_okay_irq+0x2ee>
                rxed_opcode = data8;
                process_sys_ctrl_command(rxed_opcode);
            }
            else
            {
                if( g_comblk_p_response[g_comblk_response_idx-1] == POR_DIGEST_ERROR_OPCODE)
    ac2e:	f240 33b0 	movw	r3, #944	; 0x3b0
    ac32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac36:	681a      	ldr	r2, [r3, #0]
    ac38:	f240 33b6 	movw	r3, #950	; 0x3b6
    ac3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac40:	881b      	ldrh	r3, [r3, #0]
    ac42:	b29b      	uxth	r3, r3
    ac44:	f103 33ff 	add.w	r3, r3, #4294967295
    ac48:	4413      	add	r3, r2
    ac4a:	781b      	ldrb	r3, [r3, #0]
    ac4c:	2bf1      	cmp	r3, #241	; 0xf1
    ac4e:	d127      	bne.n	aca0 <handle_rx_okay_irq+0x1e4>
                {
                    g_comblk_p_response[g_comblk_response_idx] = data8;
    ac50:	f240 33b0 	movw	r3, #944	; 0x3b0
    ac54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac58:	681a      	ldr	r2, [r3, #0]
    ac5a:	f240 33b6 	movw	r3, #950	; 0x3b6
    ac5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac62:	881b      	ldrh	r3, [r3, #0]
    ac64:	b29b      	uxth	r3, r3
    ac66:	4413      	add	r3, r2
    ac68:	7a7a      	ldrb	r2, [r7, #9]
    ac6a:	701a      	strb	r2, [r3, #0]
                    process_sys_ctrl_command(g_comblk_p_response[g_comblk_response_idx-1]);
    ac6c:	f240 33b0 	movw	r3, #944	; 0x3b0
    ac70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac74:	681a      	ldr	r2, [r3, #0]
    ac76:	f240 33b6 	movw	r3, #950	; 0x3b6
    ac7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac7e:	881b      	ldrh	r3, [r3, #0]
    ac80:	b29b      	uxth	r3, r3
    ac82:	f103 33ff 	add.w	r3, r3, #4294967295
    ac86:	4413      	add	r3, r2
    ac88:	781b      	ldrb	r3, [r3, #0]
    ac8a:	4618      	mov	r0, r3
    ac8c:	f000 f92e 	bl	aeec <process_sys_ctrl_command>
                    g_comblk_state = COMBLK_IDLE;
    ac90:	f240 33c1 	movw	r3, #961	; 0x3c1
    ac94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac98:	f04f 0200 	mov.w	r2, #0
    ac9c:	701a      	strb	r2, [r3, #0]
                        complete_request(g_comblk_response_idx);
                        g_comblk_state = COMBLK_IDLE;
                    }
                }
            }
        break;
    ac9e:	e084      	b.n	adaa <handle_rx_okay_irq+0x2ee>
                    process_sys_ctrl_command(g_comblk_p_response[g_comblk_response_idx-1]);
                    g_comblk_state = COMBLK_IDLE;
                }
                else
                {
                    if(g_comblk_response_idx < g_comblk_response_size)
    aca0:	f240 33b6 	movw	r3, #950	; 0x3b6
    aca4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aca8:	881b      	ldrh	r3, [r3, #0]
    acaa:	b29a      	uxth	r2, r3
    acac:	f240 33b4 	movw	r3, #948	; 0x3b4
    acb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    acb4:	881b      	ldrh	r3, [r3, #0]
    acb6:	429a      	cmp	r2, r3
    acb8:	d21d      	bcs.n	acf6 <handle_rx_okay_irq+0x23a>
                    {
                        uint8_t rxed_data;
                        
                        rxed_data = data8;
    acba:	7a7b      	ldrb	r3, [r7, #9]
    acbc:	737b      	strb	r3, [r7, #13]
                        g_comblk_p_response[g_comblk_response_idx] = rxed_data;
    acbe:	f240 33b0 	movw	r3, #944	; 0x3b0
    acc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    acc6:	681a      	ldr	r2, [r3, #0]
    acc8:	f240 33b6 	movw	r3, #950	; 0x3b6
    accc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    acd0:	881b      	ldrh	r3, [r3, #0]
    acd2:	b29b      	uxth	r3, r3
    acd4:	4413      	add	r3, r2
    acd6:	7b7a      	ldrb	r2, [r7, #13]
    acd8:	701a      	strb	r2, [r3, #0]
                        ++g_comblk_response_idx;
    acda:	f240 33b6 	movw	r3, #950	; 0x3b6
    acde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ace2:	881b      	ldrh	r3, [r3, #0]
    ace4:	b29b      	uxth	r3, r3
    ace6:	f103 0301 	add.w	r3, r3, #1
    acea:	b29a      	uxth	r2, r3
    acec:	f240 33b6 	movw	r3, #950	; 0x3b6
    acf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    acf4:	801a      	strh	r2, [r3, #0]
                    }
                    
                    if(g_comblk_response_idx == g_comblk_response_size)
    acf6:	f240 33b6 	movw	r3, #950	; 0x3b6
    acfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    acfe:	881b      	ldrh	r3, [r3, #0]
    ad00:	b29a      	uxth	r2, r3
    ad02:	f240 33b4 	movw	r3, #948	; 0x3b4
    ad06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad0a:	881b      	ldrh	r3, [r3, #0]
    ad0c:	429a      	cmp	r2, r3
    ad0e:	d149      	bne.n	ada4 <handle_rx_okay_irq+0x2e8>
                    {
                        complete_request(g_comblk_response_idx);
    ad10:	f240 33b6 	movw	r3, #950	; 0x3b6
    ad14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad18:	881b      	ldrh	r3, [r3, #0]
    ad1a:	b29b      	uxth	r3, r3
    ad1c:	4618      	mov	r0, r3
    ad1e:	f000 f849 	bl	adb4 <complete_request>
                        g_comblk_state = COMBLK_IDLE;
    ad22:	f240 33c1 	movw	r3, #961	; 0x3c1
    ad26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad2a:	f04f 0200 	mov.w	r2, #0
    ad2e:	701a      	strb	r2, [r3, #0]
                    }
                }
            }
        break;
    ad30:	e03b      	b.n	adaa <handle_rx_okay_irq+0x2ee>
         * The RCV_OKAY interrupt should NOT be enabled for states
         * COMBLK_IDLE, COMBLK_TX_CMD and COMBLK_TX_DATA.
         */
        case COMBLK_TX_PAGED_DATA:
            /* This is needed because when there is an error, we need to terminate loading the data */
            if(!is_command)
    ad32:	88fb      	ldrh	r3, [r7, #6]
    ad34:	2b00      	cmp	r3, #0
    ad36:	d114      	bne.n	ad62 <handle_rx_okay_irq+0x2a6>
            {
                g_comblk_p_response[1] = data8;
    ad38:	f240 33b0 	movw	r3, #944	; 0x3b0
    ad3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad40:	681b      	ldr	r3, [r3, #0]
    ad42:	f103 0301 	add.w	r3, r3, #1
    ad46:	7a7a      	ldrb	r2, [r7, #9]
    ad48:	701a      	strb	r2, [r3, #0]
                complete_request(2u);
    ad4a:	f04f 0002 	mov.w	r0, #2
    ad4e:	f000 f831 	bl	adb4 <complete_request>
                g_comblk_state = COMBLK_IDLE;
    ad52:	f240 33c1 	movw	r3, #961	; 0x3c1
    ad56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad5a:	f04f 0200 	mov.w	r2, #0
    ad5e:	701a      	strb	r2, [r3, #0]
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
                process_sys_ctrl_command(rxed_opcode);
            }
        break;
    ad60:	e023      	b.n	adaa <handle_rx_okay_irq+0x2ee>
                g_comblk_state = COMBLK_IDLE;
            }
            else
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
    ad62:	7a7b      	ldrb	r3, [r7, #9]
    ad64:	73bb      	strb	r3, [r7, #14]
                process_sys_ctrl_command(rxed_opcode);
    ad66:	7bbb      	ldrb	r3, [r7, #14]
    ad68:	4618      	mov	r0, r3
    ad6a:	f000 f8bf 	bl	aeec <process_sys_ctrl_command>
            }
        break;
    ad6e:	e01c      	b.n	adaa <handle_rx_okay_irq+0x2ee>
        
        case COMBLK_TX_CMD:
            /* Fall through */
        case COMBLK_TX_DATA:
            /* Fall through */
            if(is_command)
    ad70:	88fb      	ldrh	r3, [r7, #6]
    ad72:	2b00      	cmp	r3, #0
    ad74:	d018      	beq.n	ada8 <handle_rx_okay_irq+0x2ec>
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
    ad76:	7a7b      	ldrb	r3, [r7, #9]
    ad78:	73fb      	strb	r3, [r7, #15]
                process_sys_ctrl_command(rxed_opcode);
    ad7a:	7bfb      	ldrb	r3, [r7, #15]
    ad7c:	4618      	mov	r0, r3
    ad7e:	f000 f8b5 	bl	aeec <process_sys_ctrl_command>
            }
        break;
    ad82:	e012      	b.n	adaa <handle_rx_okay_irq+0x2ee>
        
        default:
            complete_request(0u);
    ad84:	f04f 0000 	mov.w	r0, #0
    ad88:	f000 f814 	bl	adb4 <complete_request>
            g_comblk_state = COMBLK_IDLE;
    ad8c:	f240 33c1 	movw	r3, #961	; 0x3c1
    ad90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad94:	f04f 0200 	mov.w	r2, #0
    ad98:	701a      	strb	r2, [r3, #0]
    ad9a:	e006      	b.n	adaa <handle_rx_okay_irq+0x2ee>
                    g_comblk_response_idx++;
                    g_comblk_p_response[g_comblk_response_idx] = 0x00u;                
                    g_comblk_state = COMBLK_RX_RESPONSE;
                }
            }
        break;
    ad9c:	bf00      	nop
    ad9e:	e004      	b.n	adaa <handle_rx_okay_irq+0x2ee>
                else
                {
                    process_sys_ctrl_command(rxed_opcode);
                }
            }
        break;
    ada0:	bf00      	nop
    ada2:	e002      	b.n	adaa <handle_rx_okay_irq+0x2ee>
                        complete_request(g_comblk_response_idx);
                        g_comblk_state = COMBLK_IDLE;
                    }
                }
            }
        break;
    ada4:	bf00      	nop
    ada6:	e000      	b.n	adaa <handle_rx_okay_irq+0x2ee>
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
                process_sys_ctrl_command(rxed_opcode);
            }
        break;
    ada8:	bf00      	nop
        default:
            complete_request(0u);
            g_comblk_state = COMBLK_IDLE;
        break;
    }
}
    adaa:	f107 0710 	add.w	r7, r7, #16
    adae:	46bd      	mov	sp, r7
    adb0:	bd80      	pop	{r7, pc}
    adb2:	bf00      	nop

0000adb4 <complete_request>:
 */
static void complete_request
(
    uint16_t response_length
)
{
    adb4:	b580      	push	{r7, lr}
    adb6:	b082      	sub	sp, #8
    adb8:	af00      	add	r7, sp, #0
    adba:	4603      	mov	r3, r0
    adbc:	80fb      	strh	r3, [r7, #6]
    if(g_comblk_completion_handler != 0)
    adbe:	f240 33b8 	movw	r3, #952	; 0x3b8
    adc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    adc6:	681b      	ldr	r3, [r3, #0]
    adc8:	2b00      	cmp	r3, #0
    adca:	d01b      	beq.n	ae04 <complete_request+0x50>
    {
        g_comblk_completion_handler(g_comblk_p_response, response_length);
    adcc:	f240 33b8 	movw	r3, #952	; 0x3b8
    add0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    add4:	681a      	ldr	r2, [r3, #0]
    add6:	f240 33b0 	movw	r3, #944	; 0x3b0
    adda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    adde:	6819      	ldr	r1, [r3, #0]
    ade0:	88fb      	ldrh	r3, [r7, #6]
    ade2:	4608      	mov	r0, r1
    ade4:	4619      	mov	r1, r3
    ade6:	4790      	blx	r2
        g_comblk_completion_handler = 0;
    ade8:	f240 33b8 	movw	r3, #952	; 0x3b8
    adec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    adf0:	f04f 0200 	mov.w	r2, #0
    adf4:	601a      	str	r2, [r3, #0]
        g_request_in_progress = 0u;
    adf6:	f240 33c0 	movw	r3, #960	; 0x3c0
    adfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    adfe:	f04f 0200 	mov.w	r2, #0
    ae02:	701a      	strb	r2, [r3, #0]
    }
}
    ae04:	f107 0708 	add.w	r7, r7, #8
    ae08:	46bd      	mov	sp, r7
    ae0a:	bd80      	pop	{r7, pc}

0000ae0c <abort_current_cmd>:

/*==============================================================================
 *
 */
static void abort_current_cmd(void)
{
    ae0c:	b580      	push	{r7, lr}
    ae0e:	b082      	sub	sp, #8
    ae10:	af00      	add	r7, sp, #0
    if(g_request_in_progress)
    ae12:	f240 33c0 	movw	r3, #960	; 0x3c0
    ae16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae1a:	781b      	ldrb	r3, [r3, #0]
    ae1c:	b2db      	uxtb	r3, r3
    ae1e:	2b00      	cmp	r3, #0
    ae20:	d01f      	beq.n	ae62 <abort_current_cmd+0x56>
        
        /*
         * Call completion handler just in case we are in a multi threaded system
         * to avoid a task lockup.
         */
        complete_request(g_comblk_response_idx);
    ae22:	f240 33b6 	movw	r3, #950	; 0x3b6
    ae26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae2a:	881b      	ldrh	r3, [r3, #0]
    ae2c:	b29b      	uxth	r3, r3
    ae2e:	4618      	mov	r0, r3
    ae30:	f7ff ffc0 	bl	adb4 <complete_request>
        
        /*
         * Flush the FIFOs
         */
        COMBLK->CONTROL |= CR_FLUSHOUT_MASK;
    ae34:	f246 0300 	movw	r3, #24576	; 0x6000
    ae38:	f2c4 0301 	movt	r3, #16385	; 0x4001
    ae3c:	f246 0200 	movw	r2, #24576	; 0x6000
    ae40:	f2c4 0201 	movt	r2, #16385	; 0x4001
    ae44:	6812      	ldr	r2, [r2, #0]
    ae46:	f042 0201 	orr.w	r2, r2, #1
    ae4a:	601a      	str	r2, [r3, #0]
        do {
            flush_in_progress = COMBLK->CONTROL & CR_FLUSHOUT_MASK;
    ae4c:	f246 0300 	movw	r3, #24576	; 0x6000
    ae50:	f2c4 0301 	movt	r3, #16385	; 0x4001
    ae54:	681b      	ldr	r3, [r3, #0]
    ae56:	f003 0301 	and.w	r3, r3, #1
    ae5a:	607b      	str	r3, [r7, #4]
        } while(flush_in_progress);
    ae5c:	687b      	ldr	r3, [r7, #4]
    ae5e:	2b00      	cmp	r3, #0
    ae60:	d1f4      	bne.n	ae4c <abort_current_cmd+0x40>
    }
}
    ae62:	f107 0708 	add.w	r7, r7, #8
    ae66:	46bd      	mov	sp, r7
    ae68:	bd80      	pop	{r7, pc}
    ae6a:	bf00      	nop

0000ae6c <fill_tx_fifo>:
static uint32_t fill_tx_fifo
(
    const uint8_t * p_cmd,
    uint32_t cmd_size
)
{
    ae6c:	b480      	push	{r7}
    ae6e:	b085      	sub	sp, #20
    ae70:	af00      	add	r7, sp, #0
    ae72:	6078      	str	r0, [r7, #4]
    ae74:	6039      	str	r1, [r7, #0]
    volatile uint32_t tx_okay;
    uint32_t size_sent;

    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    ae76:	f246 0300 	movw	r3, #24576	; 0x6000
    ae7a:	f2c4 0301 	movt	r3, #16385	; 0x4001
    ae7e:	f246 0200 	movw	r2, #24576	; 0x6000
    ae82:	f2c4 0201 	movt	r2, #16385	; 0x4001
    ae86:	6812      	ldr	r2, [r2, #0]
    ae88:	f022 0204 	bic.w	r2, r2, #4
    ae8c:	601a      	str	r2, [r3, #0]
    
    size_sent = 0u;
    ae8e:	f04f 0300 	mov.w	r3, #0
    ae92:	60fb      	str	r3, [r7, #12]
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    ae94:	f246 0300 	movw	r3, #24576	; 0x6000
    ae98:	f2c4 0301 	movt	r3, #16385	; 0x4001
    ae9c:	685b      	ldr	r3, [r3, #4]
    ae9e:	f003 0301 	and.w	r3, r3, #1
    aea2:	60bb      	str	r3, [r7, #8]
    while((tx_okay != 0u) && (size_sent < cmd_size))
    aea4:	e014      	b.n	aed0 <fill_tx_fifo+0x64>
    {
        COMBLK->DATA8 = p_cmd[size_sent];
    aea6:	f246 0300 	movw	r3, #24576	; 0x6000
    aeaa:	f2c4 0301 	movt	r3, #16385	; 0x4001
    aeae:	6879      	ldr	r1, [r7, #4]
    aeb0:	68fa      	ldr	r2, [r7, #12]
    aeb2:	440a      	add	r2, r1
    aeb4:	7812      	ldrb	r2, [r2, #0]
    aeb6:	611a      	str	r2, [r3, #16]
        ++size_sent;
    aeb8:	68fb      	ldr	r3, [r7, #12]
    aeba:	f103 0301 	add.w	r3, r3, #1
    aebe:	60fb      	str	r3, [r7, #12]
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    aec0:	f246 0300 	movw	r3, #24576	; 0x6000
    aec4:	f2c4 0301 	movt	r3, #16385	; 0x4001
    aec8:	685b      	ldr	r3, [r3, #4]
    aeca:	f003 0301 	and.w	r3, r3, #1
    aece:	60bb      	str	r3, [r7, #8]
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
    aed0:	68bb      	ldr	r3, [r7, #8]
    aed2:	2b00      	cmp	r3, #0
    aed4:	d003      	beq.n	aede <fill_tx_fifo+0x72>
    aed6:	68fa      	ldr	r2, [r7, #12]
    aed8:	683b      	ldr	r3, [r7, #0]
    aeda:	429a      	cmp	r2, r3
    aedc:	d3e3      	bcc.n	aea6 <fill_tx_fifo+0x3a>
        COMBLK->DATA8 = p_cmd[size_sent];
        ++size_sent;
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    }
    
    return size_sent;
    aede:	68fb      	ldr	r3, [r7, #12]
}
    aee0:	4618      	mov	r0, r3
    aee2:	f107 0714 	add.w	r7, r7, #20
    aee6:	46bd      	mov	sp, r7
    aee8:	bc80      	pop	{r7}
    aeea:	4770      	bx	lr

0000aeec <process_sys_ctrl_command>:

/*==============================================================================
 *
 */
static void process_sys_ctrl_command(uint8_t cmd_opcode)
{
    aeec:	b580      	push	{r7, lr}
    aeee:	b082      	sub	sp, #8
    aef0:	af00      	add	r7, sp, #0
    aef2:	4603      	mov	r3, r0
    aef4:	71fb      	strb	r3, [r7, #7]
    if(g_async_event_handler != 0)
    aef6:	f240 33c4 	movw	r3, #964	; 0x3c4
    aefa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aefe:	681b      	ldr	r3, [r3, #0]
    af00:	2b00      	cmp	r3, #0
    af02:	d007      	beq.n	af14 <process_sys_ctrl_command+0x28>
    {
        g_async_event_handler(cmd_opcode);
    af04:	f240 33c4 	movw	r3, #964	; 0x3c4
    af08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af0c:	681b      	ldr	r3, [r3, #0]
    af0e:	79fa      	ldrb	r2, [r7, #7]
    af10:	4610      	mov	r0, r2
    af12:	4798      	blx	r3
    }
}
    af14:	f107 0708 	add.w	r7, r7, #8
    af18:	46bd      	mov	sp, r7
    af1a:	bd80      	pop	{r7, pc}

0000af1c <__libc_init_array>:
    af1c:	b570      	push	{r4, r5, r6, lr}
    af1e:	f24b 1638 	movw	r6, #45368	; 0xb138
    af22:	f24b 1538 	movw	r5, #45368	; 0xb138
    af26:	f2c0 0600 	movt	r6, #0
    af2a:	f2c0 0500 	movt	r5, #0
    af2e:	1b76      	subs	r6, r6, r5
    af30:	10b6      	asrs	r6, r6, #2
    af32:	d006      	beq.n	af42 <__libc_init_array+0x26>
    af34:	2400      	movs	r4, #0
    af36:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    af3a:	3401      	adds	r4, #1
    af3c:	4798      	blx	r3
    af3e:	42a6      	cmp	r6, r4
    af40:	d8f9      	bhi.n	af36 <__libc_init_array+0x1a>
    af42:	f24b 1538 	movw	r5, #45368	; 0xb138
    af46:	f24b 163c 	movw	r6, #45372	; 0xb13c
    af4a:	f2c0 0500 	movt	r5, #0
    af4e:	f2c0 0600 	movt	r6, #0
    af52:	1b76      	subs	r6, r6, r5
    af54:	f000 f8e4 	bl	b120 <_init>
    af58:	10b6      	asrs	r6, r6, #2
    af5a:	d006      	beq.n	af6a <__libc_init_array+0x4e>
    af5c:	2400      	movs	r4, #0
    af5e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    af62:	3401      	adds	r4, #1
    af64:	4798      	blx	r3
    af66:	42a6      	cmp	r6, r4
    af68:	d8f9      	bhi.n	af5e <__libc_init_array+0x42>
    af6a:	bd70      	pop	{r4, r5, r6, pc}

0000af6c <memset>:
    af6c:	2a03      	cmp	r2, #3
    af6e:	b2c9      	uxtb	r1, r1
    af70:	b430      	push	{r4, r5}
    af72:	d807      	bhi.n	af84 <memset+0x18>
    af74:	b122      	cbz	r2, af80 <memset+0x14>
    af76:	2300      	movs	r3, #0
    af78:	54c1      	strb	r1, [r0, r3]
    af7a:	3301      	adds	r3, #1
    af7c:	4293      	cmp	r3, r2
    af7e:	d1fb      	bne.n	af78 <memset+0xc>
    af80:	bc30      	pop	{r4, r5}
    af82:	4770      	bx	lr
    af84:	eb00 0c02 	add.w	ip, r0, r2
    af88:	4603      	mov	r3, r0
    af8a:	e001      	b.n	af90 <memset+0x24>
    af8c:	f803 1c01 	strb.w	r1, [r3, #-1]
    af90:	f003 0403 	and.w	r4, r3, #3
    af94:	461a      	mov	r2, r3
    af96:	3301      	adds	r3, #1
    af98:	2c00      	cmp	r4, #0
    af9a:	d1f7      	bne.n	af8c <memset+0x20>
    af9c:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    afa0:	ebc2 040c 	rsb	r4, r2, ip
    afa4:	fb03 f301 	mul.w	r3, r3, r1
    afa8:	e01f      	b.n	afea <memset+0x7e>
    afaa:	f842 3c40 	str.w	r3, [r2, #-64]
    afae:	f842 3c3c 	str.w	r3, [r2, #-60]
    afb2:	f842 3c38 	str.w	r3, [r2, #-56]
    afb6:	f842 3c34 	str.w	r3, [r2, #-52]
    afba:	f842 3c30 	str.w	r3, [r2, #-48]
    afbe:	f842 3c2c 	str.w	r3, [r2, #-44]
    afc2:	f842 3c28 	str.w	r3, [r2, #-40]
    afc6:	f842 3c24 	str.w	r3, [r2, #-36]
    afca:	f842 3c20 	str.w	r3, [r2, #-32]
    afce:	f842 3c1c 	str.w	r3, [r2, #-28]
    afd2:	f842 3c18 	str.w	r3, [r2, #-24]
    afd6:	f842 3c14 	str.w	r3, [r2, #-20]
    afda:	f842 3c10 	str.w	r3, [r2, #-16]
    afde:	f842 3c0c 	str.w	r3, [r2, #-12]
    afe2:	f842 3c08 	str.w	r3, [r2, #-8]
    afe6:	f842 3c04 	str.w	r3, [r2, #-4]
    afea:	4615      	mov	r5, r2
    afec:	3240      	adds	r2, #64	; 0x40
    afee:	2c3f      	cmp	r4, #63	; 0x3f
    aff0:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    aff4:	dcd9      	bgt.n	afaa <memset+0x3e>
    aff6:	462a      	mov	r2, r5
    aff8:	ebc5 040c 	rsb	r4, r5, ip
    affc:	e007      	b.n	b00e <memset+0xa2>
    affe:	f842 3c10 	str.w	r3, [r2, #-16]
    b002:	f842 3c0c 	str.w	r3, [r2, #-12]
    b006:	f842 3c08 	str.w	r3, [r2, #-8]
    b00a:	f842 3c04 	str.w	r3, [r2, #-4]
    b00e:	4615      	mov	r5, r2
    b010:	3210      	adds	r2, #16
    b012:	2c0f      	cmp	r4, #15
    b014:	f1a4 0410 	sub.w	r4, r4, #16
    b018:	dcf1      	bgt.n	affe <memset+0x92>
    b01a:	462a      	mov	r2, r5
    b01c:	ebc5 050c 	rsb	r5, r5, ip
    b020:	e001      	b.n	b026 <memset+0xba>
    b022:	f842 3c04 	str.w	r3, [r2, #-4]
    b026:	4614      	mov	r4, r2
    b028:	3204      	adds	r2, #4
    b02a:	2d03      	cmp	r5, #3
    b02c:	f1a5 0504 	sub.w	r5, r5, #4
    b030:	dcf7      	bgt.n	b022 <memset+0xb6>
    b032:	e001      	b.n	b038 <memset+0xcc>
    b034:	f804 1b01 	strb.w	r1, [r4], #1
    b038:	4564      	cmp	r4, ip
    b03a:	d3fb      	bcc.n	b034 <memset+0xc8>
    b03c:	e7a0      	b.n	af80 <memset+0x14>
    b03e:	bf00      	nop
    b040:	6f470d0a 	.word	0x6f470d0a
    b044:	4b482074 	.word	0x4b482074
    b048:	61655220 	.word	0x61655220
    b04c:	676e6964 	.word	0x676e6964
    b050:	00000073 	.word	0x00000073

0000b054 <C.0.1475>:
    b054:	00fc0f05                                ....

0000b058 <C.57.5243>:
    b058:	71290020                                 .)q

0000b05c <C.58.5244>:
    b05c:	20002971                                q). 

0000b060 <C.59.5245>:
    b060:	212a0020                                 .*!

0000b064 <C.60.5246>:
    b064:	20002a21                                !*. 

0000b068 <g_nvm>:
    b068:	60080000 600c0000                       ...`...`

0000b070 <g_nvm32>:
    b070:	60080000 600c0000                       ...`...`

0000b078 <g_config_reg_lut>:
    b078:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
    b088:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
    b098:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
    b0a8:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
    b0b8:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
    b0c8:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
    b0d8:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
    b0e8:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

0000b0f8 <g_gpio_irqn_lut>:
    b0f8:	35343332 39383736 3d3c3b3a 41403f3e     23456789:;<=>?@A
    b108:	45444342 49484746 4d4c4b4a 51504f4e     BCDEFGHIJKLMNOPQ

0000b118 <C.18.3527>:
    b118:	01000100 03030202                       ........

0000b120 <_init>:
    b120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b122:	bf00      	nop
    b124:	bcf8      	pop	{r3, r4, r5, r6, r7}
    b126:	bc08      	pop	{r3}
    b128:	469e      	mov	lr, r3
    b12a:	4770      	bx	lr

0000b12c <_fini>:
    b12c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b12e:	bf00      	nop
    b130:	bcf8      	pop	{r3, r4, r5, r6, r7}
    b132:	bc08      	pop	{r3}
    b134:	469e      	mov	lr, r3
    b136:	4770      	bx	lr

0000b138 <__frame_dummy_init_array_entry>:
    b138:	04d5 0000                                   ....

0000b13c <__do_global_dtors_aux_fini_array_entry>:
    b13c:	04c1 0000                                   ....
