/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright (c) 2019 Amlogic, Inc. All rights reserved.
 */

#ifndef _DPTX_IP_OPS_H_
#define _DPTX_IP_OPS_H_

#include <linux/amlogic/media/vout/DisplayPort/DPTX.h>
#include "dptx_IP_ops.h"
//#include "../dptx_reg_op.h"
#include "../dptx_common.h"

//Source: Table 2-58: uPacket TX AUX CH State and Event Descriptions
//#define DPTX_AUX_REPLY_WAIT_TIMEOUT 5   //times
#define DPTX_AUX_REPLY_WAIT_TIMEOUT 120   //times
#define DPTX_AUX_REPLY_WAIT_TIMER   5   //us (protocol: 400us, check for each 50us, check 10 times)
#define DPTX_AUX_NO_REPLY_TIMEOUT   1   //ms
#define DPTX_AUX_NO_REPLY_RETRY     10   //times
//#define DPTX_AUX_NO_REPLY_RETRY     5   //times
//AUX operation

#define AUX_STATUS_REPLY_ERROR         BIT(3)
#define AUX_STATUS_REQUEST_IN_PROGRESS BIT(2)
#define AUX_STATUS_REPLY_IN_PROGRESS   BIT(1)
#define AUX_STATUS_REPLY_RECEIVED      BIT(0)

#define AUX_REPLY_CODE_ACK       0x0
#define AUX_REPLY_CODE_AUX_NACK  0x1
#define AUX_REPLY_CODE_AUX_Defer 0x2
#define AUX_REPLY_CODE_I2C_NACK  0x4
#define AUX_REPLY_CODE_I2C_Defer 0x8

u8 __dptx_aux_write(struct dptx_drv_s *dptx, u32 addr, int len, u8 *buf);
u8 ____dptx_aux_write_single(struct dptx_drv_s *dptx, u32 addr, u8 val);
u8 __dptx_aux_read(struct dptx_drv_s *dptx, u32 addr, int len, u8 *buf);
u8 dptx_aux_i2c_op(struct dptx_drv_s *dptx, u8 cmd_type, u32 dev_addr, u8 len, u8 *data);

void dptx_transmit_pattern(struct dptx_drv_s *dptx, u8 pattern, u8 lane);

void dptx_set_MSA(struct dptx_drv_s *dptx);

#define DPTX_RESET_COMBO_DPHY   0
#define DPTX_RESET_eDP_PIPE     1
#define DPTX_RESET_eDP_CTRL     2
void __dptx_reset_part(struct dptx_drv_s *dptx, u8 part);
void __dptx_reset(struct dptx_drv_s *dptx);

void dptx_set_lane_config_to_IP(struct dptx_drv_s *dptx);
void dptx_set_phy_config_to_IP(struct dptx_drv_s *dptx, u8 use_preset);

void dptx_transmitter_init(struct dptx_drv_s *dptx);

void dptx_transmitter_shutdown(struct dptx_drv_s *dptx);
void dptx_main_stream_enable(struct dptx_drv_s *dptx);

unsigned short dptx_get_hpd_level(struct dptx_drv_s *dptx);
unsigned short dptx_get_hpd_irq(struct dptx_drv_s *dptx);
void dptx_interrupt_mask_set(struct dptx_drv_s *dptx, u8 en);

#define DPTX_SCRAMBLE_RESET_OFF              0
#define DPTX_SCRAMBLE_RESET_ON               1
#define DPTX_eDP_ALTERNATIVE_SCRAMBLE_RESET  2
void dptx_set_scramble_reset(struct dptx_drv_s *dptx, u8 sr_type);

#endif
