Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed May 28 11:45:45 2014

All signals are completely routed.

WARNING:ParHelpers:361 - There are 96 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   cpu0_i/axi_gp0_M_WSTRB[0]
   cpu0_i/axi_gp0_M_WSTRB[13]
   cpu0_i/axi_gp0_M_WSTRB[14]
   cpu0_i/axi_gp0_M_WSTRB[15]
   cpu0_i/axi_gp0_S_ARADDR[10]
   cpu0_i/axi_gp0_S_ARADDR[11]
   cpu0_i/axi_gp0_S_ARADDR[12]
   cpu0_i/axi_gp0_S_ARADDR[13]
   cpu0_i/axi_gp0_S_ARADDR[14]
   cpu0_i/axi_gp0_S_ARADDR[15]
   cpu0_i/axi_gp0_S_ARADDR[8]
   cpu0_i/axi_gp0_S_ARADDR[9]
   cpu0_i/axi_gp0_S_ARBURST[0]
   cpu0_i/axi_gp0_S_ARBURST[1]
   cpu0_i/axi_gp0_S_ARCACHE[0]
   cpu0_i/axi_gp0_S_ARCACHE[1]
   cpu0_i/axi_gp0_S_ARCACHE[2]
   cpu0_i/axi_gp0_S_ARCACHE[3]
   cpu0_i/axi_gp0_S_ARLOCK[0]
   cpu0_i/axi_gp0_S_ARPROT[0]
   cpu0_i/axi_gp0_S_ARPROT[1]
   cpu0_i/axi_gp0_S_ARPROT[2]
   cpu0_i/axi_gp0_S_AWADDR[10]
   cpu0_i/axi_gp0_S_AWADDR[11]
   cpu0_i/axi_gp0_S_AWADDR[12]
   cpu0_i/axi_gp0_S_AWADDR[13]
   cpu0_i/axi_gp0_S_AWADDR[14]
   cpu0_i/axi_gp0_S_AWADDR[15]
   cpu0_i/axi_gp0_S_AWADDR[8]
   cpu0_i/axi_gp0_S_AWADDR[9]
   cpu0_i/axi_gp0_S_AWBURST[0]
   cpu0_i/axi_gp0_S_AWBURST[1]
   cpu0_i/axi_gp0_S_AWCACHE[0]
   cpu0_i/axi_gp0_S_AWCACHE[1]
   cpu0_i/axi_gp0_S_AWCACHE[2]
   cpu0_i/axi_gp0_S_AWCACHE[3]
   cpu0_i/axi_gp0_S_AWLOCK[0]
   cpu0_i/axi_gp0_S_AWPROT[0]
   cpu0_i/axi_gp0_S_AWPROT[1]
   cpu0_i/axi_gp0_S_AWPROT[2]
   cpu0_i/axi_hp0/axi_hp0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O
   cpu0_i/axi_hp0/axi_hp0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O
   cpu0_i/axi_hp0_M_BRESP[0]
   cpu0_i/axi_hp0_M_BRESP[1]
   cpu0_i/axi_hp2/axi_hp2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O
   cpu0_i/axi_hp2/axi_hp2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O
   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O
   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO
   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO
   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O
   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O
   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O
   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O
   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O
   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O
   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O
   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O
   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O
   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O
   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O
   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O
   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O
   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O
   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O
   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O
   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O
   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O
   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O
   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O
   cpu0_i/axi_hp2_M_BRESP[0]
   cpu0_i/axi_hp2_M_BRESP[1]
   cpu0_i/axi_hp2_M_RID
   cpu0_i/processing_system7_0/processing_system7_0/ENET0_MDIO_T_n
   cpu0_i/processing_system7_0/processing_system7_0/ENET1_MDIO_T_n
   cpu0_i/processing_system7_0/processing_system7_0/I2C0_SCL_T_n
   cpu0_i/processing_system7_0/processing_system7_0/I2C0_SDA_T_n
   cpu0_i/processing_system7_0/processing_system7_0/PJTAG_TD_T_n
   cpu0_i/processing_system7_0/processing_system7_0/SDIO0_CMD_T_n
   cpu0_i/processing_system7_0/processing_system7_0/SDIO0_DATA_T_n[0]
   cpu0_i/processing_system7_0/processing_system7_0/SDIO0_DATA_T_n[1]
   cpu0_i/processing_system7_0/processing_system7_0/SDIO0_DATA_T_n[2]
   cpu0_i/processing_system7_0/processing_system7_0/SDIO0_DATA_T_n[3]
   cpu0_i/processing_system7_0/processing_system7_0/SDIO1_CMD_T_n
   cpu0_i/processing_system7_0/processing_system7_0/SDIO1_DATA_T_n[0]
   cpu0_i/processing_system7_0/processing_system7_0/SDIO1_DATA_T_n[1]
   cpu0_i/processing_system7_0/processing_system7_0/SDIO1_DATA_T_n[2]
   cpu0_i/processing_system7_0/processing_system7_0/SDIO1_DATA_T_n[3]
   cpu0_i/processing_system7_0/processing_system7_0/SPI0_MISO_T_n
   cpu0_i/processing_system7_0/processing_system7_0/SPI0_MOSI_T_n
   cpu0_i/processing_system7_0/processing_system7_0/SPI0_SCLK_T_n
   cpu0_i/processing_system7_0/processing_system7_0/SPI0_SS_T_n
   cpu0_i/processing_system7_0/processing_system7_0/SPI1_MISO_T_n
   cpu0_i/processing_system7_0/processing_system7_0/SPI1_MOSI_T_n
   cpu0_i/processing_system7_0/processing_system7_0/SPI1_SCLK_T_n
   cpu0_i/processing_system7_0/processing_system7_0/SPI1_SS_T_n
   cpu0_i/processing_system7_0/processing_system7_0/gpio_out_t_n[0]


