// Seed: 1404762927
module module_0 ();
endmodule
module module_1 (
    input  wor   id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  uwire id_3,
    output wire  id_4,
    output uwire id_5,
    input  tri0  id_6,
    input  wor   id_7,
    output uwire id_8
);
  module_0 modCall_1 ();
  assign id_4 = id_7;
  tri1 id_10, id_11, id_12, id_13 = id_6 ? id_0 && "" : id_3 && -1, id_14, id_15;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  bit id_9, id_10, id_11;
  logic [7:0] id_12;
  wire id_13;
  reg id_14;
  assign id_9 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always id_11 <= id_14;
endmodule
