
*** Running vivado
    with args -log x_focusal.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source x_focusal.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source x_focusal.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1144.078 ; gain = 0.000
Command: synth_design -top x_focusal -part xa7k160tffg676-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7k160t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8112
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1144.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'x_focusal' [D:/delay line/x_focus/x_focusal.vhd:38]
	Parameter data_width_fixed_point bound to: 17 - type: integer 
	Parameter counter_out bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'rom_1014' declared at 'D:/delay line/x_focus/x_focus.srcs/sources_1/imports/rom_1014/rom_1014.vhd:28' bound to instance 'sin' of component 'rom_1014' [D:/delay line/x_focus/x_focusal.vhd:78]
INFO: [Synth 8-638] synthesizing module 'rom_1014' [D:/delay line/x_focus/x_focus.srcs/sources_1/imports/rom_1014/rom_1014.vhd:36]
	Parameter data_width_fixed_point bound to: 17 - type: integer 
	Parameter counter_out bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rom_1014' (1#1) [D:/delay line/x_focus/x_focus.srcs/sources_1/imports/rom_1014/rom_1014.vhd:36]
WARNING: [Synth 8-5640] Port 'i_clk' is missing in component declaration [D:/delay line/x_focus/x_focusal.vhd:54]
WARNING: [Synth 8-5640] Port 'i_add' is missing in component declaration [D:/delay line/x_focus/x_focusal.vhd:54]
WARNING: [Synth 8-5640] Port 'o_table_cos_saved' is missing in component declaration [D:/delay line/x_focus/x_focusal.vhd:54]
	Parameter data_width_fixed_point bound to: 17 - type: integer 
	Parameter counter_out bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'rom_1018' declared at 'D:/delay line/mrs.aghapoor/rom_1014/rom_1014.srcs/sources_1/new/rom_1018.vhd:28' bound to instance 'cos' of component 'rom_1018' [D:/delay line/x_focus/x_focusal.vhd:90]
ERROR: [Synth 8-3493] module 'rom_1018' declared at 'D:/delay line/mrs.aghapoor/rom_1014/rom_1014.srcs/sources_1/new/rom_1018.vhd:28' does not have matching formal port for component port 'clk' [D:/delay line/x_focus/x_focusal.vhd:90]
ERROR: [Synth 8-3493] module 'rom_1018' declared at 'D:/delay line/mrs.aghapoor/rom_1014/rom_1014.srcs/sources_1/new/rom_1018.vhd:28' does not have matching formal port for component port 'add' [D:/delay line/x_focus/x_focusal.vhd:90]
ERROR: [Synth 8-3493] module 'rom_1018' declared at 'D:/delay line/mrs.aghapoor/rom_1014/rom_1014.srcs/sources_1/new/rom_1018.vhd:28' does not have matching formal port for component port 'table_cos_saved' [D:/delay line/x_focus/x_focusal.vhd:90]
ERROR: [Synth 8-285] failed synthesizing module 'x_focusal' [D:/delay line/x_focus/x_focusal.vhd:38]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 1144.078 ; gain = 0.000
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 3 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Feb  8 14:35:34 2021...

*** Running vivado
    with args -log x_focusal.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source x_focusal.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source x_focusal.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1135.992 ; gain = 6.273
Command: synth_design -top x_focusal -part xa7k160tffg676-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7k160t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10176
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1135.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'x_focusal' [D:/delay line/x_focus/x_focusal.vhd:38]
	Parameter data_width_fixed_point bound to: 17 - type: integer 
	Parameter counter_out bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'rom_1014' declared at 'D:/delay line/x_focus/x_focus.srcs/sources_1/imports/rom_1014/rom_1014.vhd:29' bound to instance 'sin' of component 'rom_1014' [D:/delay line/x_focus/x_focusal.vhd:78]
INFO: [Synth 8-638] synthesizing module 'rom_1014' [D:/delay line/x_focus/x_focus.srcs/sources_1/imports/rom_1014/rom_1014.vhd:40]
	Parameter data_width_fixed_point bound to: 17 - type: integer 
	Parameter counter_out bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rom_1014' (1#1) [D:/delay line/x_focus/x_focus.srcs/sources_1/imports/rom_1014/rom_1014.vhd:40]
	Parameter data_width_fixed_point bound to: 17 - type: integer 
	Parameter counter_out bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'rom_1018' declared at 'D:/delay line/mrs.aghapoor/rom_1014/rom_1014.srcs/sources_1/new/rom_1018.vhd:28' bound to instance 'cos' of component 'rom_1018' [D:/delay line/x_focus/x_focusal.vhd:90]
INFO: [Synth 8-638] synthesizing module 'rom_1018' [D:/delay line/mrs.aghapoor/rom_1014/rom_1014.srcs/sources_1/new/rom_1018.vhd:39]
	Parameter data_width_fixed_point bound to: 17 - type: integer 
	Parameter counter_out bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rom_1018' (2#1) [D:/delay line/mrs.aghapoor/rom_1014/rom_1014.srcs/sources_1/new/rom_1018.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'x_focusal' (3#1) [D:/delay line/x_focus/x_focusal.vhd:38]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 1135.992 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1135.992 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7k160tffg676-1Q
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7k160tffg676-1Q
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 1135.992 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 1135.992 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	                9 Bit    Registers := 2     
+---ROMs : 
	                    ROMs := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP o_Z_focus1_reg, operation Mode is: (A*B2)'.
DSP Report: register cos/o_table_cos_saved_reg is absorbed into DSP o_Z_focus1_reg.
DSP Report: register o_Z_focus1_reg is absorbed into DSP o_Z_focus1_reg.
DSP Report: operator multOp is absorbed into DSP o_Z_focus1_reg.
DSP Report: Generating DSP o_X_focus1_reg, operation Mode is: (A*B2)'.
DSP Report: register sin/o_table_sin_saved_reg is absorbed into DSP o_X_focus1_reg.
DSP Report: register o_X_focus1_reg is absorbed into DSP o_X_focus1_reg.
DSP Report: operator multOp is absorbed into DSP o_X_focus1_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:01:57 . Memory (MB): peak = 1135.992 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+---------------+---------------+----------------+
|Module Name | RTL Object    | Depth x Width | Implemented As | 
+------------+---------------+---------------+----------------+
|x_focusal   | s_add_reg_rep | 512x16        | Block RAM      | 
|x_focusal   | s_add_reg     | 512x17        | Block RAM      | 
+------------+---------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|x_focusal   | (A*B2)'     | 20     | 17     | -      | -      | 37     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|x_focusal   | (A*B2)'     | 20     | 17     | -      | -      | 37     | 0    | 1    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:01:57 . Memory (MB): peak = 1135.992 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance s_add_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance s_add_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:01:58 . Memory (MB): peak = 1135.992 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:02:06 . Memory (MB): peak = 1135.992 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:02:06 . Memory (MB): peak = 1135.992 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:02:06 . Memory (MB): peak = 1135.992 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:02:06 . Memory (MB): peak = 1135.992 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:02:06 . Memory (MB): peak = 1135.992 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:02:06 . Memory (MB): peak = 1135.992 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     3|
|3     |DSP48E1  |     2|
|4     |LUT1     |     1|
|5     |LUT2     |     3|
|6     |LUT3     |     4|
|7     |LUT4     |     8|
|8     |LUT5     |     8|
|9     |LUT6     |    14|
|10    |RAMB18E1 |     2|
|11    |FDRE     |     9|
|12    |IBUF     |    31|
|13    |OBUF     |    74|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   160|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:02:06 . Memory (MB): peak = 1135.992 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:02:07 . Memory (MB): peak = 1135.992 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:02:07 . Memory (MB): peak = 1135.992 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1136.758 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1233.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:02:22 . Memory (MB): peak = 1233.215 ; gain = 97.223
INFO: [Common 17-1381] The checkpoint 'D:/delay line/x_focus/x_focus.runs/synth_1/x_focusal.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file x_focusal_utilization_synth.rpt -pb x_focusal_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 13 08:46:31 2021...
