PPA Report for decoder_partial_match.v (Module: decoder_partial_match)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 1
FF Count: 0
IO Count: 12
Cell Count: 23

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: N/A (Combinational logic)
End-to-End Path Delay: 4.825 ns

POWER METRICS:
-------------
Total Power Consumption: 0.551 W
