// Seed: 3568399080
module module_0;
  assign {1, id_1} = 1'b0 + id_1;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  id_7(
      .id_0(1), .id_1(1), .id_2(1), .id_3(~id_5 - id_5), .id_4(1), .id_5(id_3)
  );
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  wire id_13;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
