# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Full_adder.srcs/sources_1/new/Full_adder.vhd" \
"../../../../Full_adder.srcs/sim_1/new/test.vhd" \

# Do not sort compile order
nosort
