Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  6 16:06:53 2024
| Host         : Sean running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    22 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      6 |            1 |
|      8 |            2 |
|     12 |            5 |
|    16+ |           13 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             152 |           42 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             356 |           51 |
| Yes          | No                    | No                     |             148 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              72 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------------------------------+---------------------------------------------+------------------+----------------+
|      Clock Signal     |             Enable Signal             |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+-----------------------+---------------------------------------+---------------------------------------------+------------------+----------------+
| ~clk6p25m_BUFG        |                                       |                                             |                1 |              2 |
|  clk_IBUF_BUFG        |                                       |                                             |                3 |              6 |
|  clk1k_BUFG           | TEST_BALLISTIC/LD[12]_i_1_n_0         |                                             |                2 |              8 |
|  clk1k_BUFG           | TEST_BALLISTIC/POWER_INPUT[7]_i_2_n_0 | TEST_BALLISTIC/POWER_INPUT[7]_i_1_n_0       |                2 |              8 |
|  CLK_2KHZ/btnD_p2_reg |                                       |                                             |                2 |             12 |
|  clk1k_BUFG           | TEST_BALLISTIC/LD[12]_i_1_n_0         | TEST_BALLISTIC/LD[15]_i_1_n_0               |                2 |             12 |
|  clk1k_BUFG           | TEST_BALLISTIC/THETA1                 |                                             |                2 |             12 |
|  clk1k_BUFG           | TEST_BALLISTIC/THETA2                 |                                             |                2 |             12 |
|  clk1k_BUFG           | TEST_BALLISTIC/bullet_xpos[6]_i_1_n_0 |                                             |                2 |             12 |
|  clk1k_BUFG           |                                       | TEST_BALLISTIC/debounceactive034_out        |                4 |             18 |
|  clk1k_BUFG           | TEST_BALLISTIC/bullet_xpos[6]_i_1_n_0 | TEST_BALLISTIC/DIST_X0_i_1_n_0              |                3 |             20 |
|  clk1k_BUFG           |                                       | TEST_BALLISTIC/debounceactive_centre031_out |                3 |             22 |
|  clk1k_BUFG           |                                       |                                             |               10 |             32 |
|  clk1k_BUFG           | TEST_BALLISTIC/out[0]                 | TEST_BALLISTIC/DIST_X0_i_1_n_0              |                4 |             32 |
| ~clk6p25m_BUFG        |                                       | unit_oled/frame_counter[16]_i_1_n_0         |                5 |             34 |
| ~clk6p25m_BUFG        | unit_oled/delay[0]_i_1_n_0            |                                             |                5 |             40 |
|  clk_IBUF_BUFG        |                                       | CLK_1KHZ/COUNT[0]_i_1__1_n_0                |                8 |             64 |
|  clk_IBUF_BUFG        |                                       | CLK_2KHZ/COUNT[0]_i_1__0_n_0                |                8 |             64 |
|  clk_IBUF_BUFG        |                                       | CLK_6p25MHZ/clear                           |                8 |             64 |
| ~clk6p25m_BUFG        | unit_oled/state                       |                                             |                9 |             64 |
| ~clk6p25m_BUFG        |                                       | unit_oled/spi_word[39]_i_1_n_0              |               15 |             90 |
|  clk6p25m_BUFG        |                                       |                                             |               26 |            100 |
+-----------------------+---------------------------------------+---------------------------------------------+------------------+----------------+


