

================================================================
== Vitis HLS Report for 'guitar_effects_Pipeline_LPF_Loop'
================================================================
* Date:           Thu Apr 25 12:54:25 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6635|     6635|  66.350 us|  66.350 us|  6635|  6635|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LPF_Loop  |     6633|     6633|        34|         15|         15|   441|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    664|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     340|    242|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    151|    -|
|Register         |        -|    -|     330|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|     670|   1057|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+-----+-----+-----+
    |         Instance         |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+-----------------------+---------+----+-----+-----+-----+
    |srem_11ns_10ns_9_15_1_U4  |srem_11ns_10ns_9_15_1  |        0|   0|  340|  242|    0|
    +--------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                     |                       |        0|   0|  340|  242|    0|
    +--------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |                             Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |lpf_coefficients_U  |guitar_effects_Pipeline_LPF_Loop_lpf_coefficients_ROM_AUTO_1R  |        1|  0|   0|    0|   441|   32|     1|        14112|
    +--------------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                                               |        1|  0|   0|    0|   441|   32|     1|        14112|
    +--------------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |add_ln173_fu_153_p2   |         +|   0|  0|   14|           9|           1|
    |add_ln346_fu_226_p2   |         +|   0|  0|   14|           9|           8|
    |grp_fu_169_p0         |         +|   0|  0|   12|          11|          11|
    |result_V_3_fu_319_p2  |         -|   0|  0|   39|           1|          32|
    |sub_ln1512_fu_240_p2  |         -|   0|  0|   15|           7|           8|
    |icmp_ln173_fu_147_p2  |      icmp|   0|  0|   11|           9|           8|
    |r_V_fu_278_p2         |      lshr|   0|  0|  242|          79|          79|
    |result_V_fu_324_p3    |    select|   0|  0|   32|           1|          32|
    |ush_fu_250_p3         |    select|   0|  0|    9|           1|           9|
    |val_fu_312_p3         |    select|   0|  0|   32|           1|          32|
    |r_V_2_fu_284_p2       |       shl|   0|  0|  242|          79|          79|
    |ap_enable_pp0         |       xor|   0|  0|    2|           1|           2|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0|  664|         208|         301|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  65|         16|    1|         16|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                |   9|          2|    9|         18|
    |grp_fu_127_p0                     |  14|          3|   32|         96|
    |i_1_fu_76                         |   9|          2|    9|         18|
    |ret_fu_72                         |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 151|         35|   88|        222|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  15|   0|   15|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |compression_buffer_load_reg_373   |  32|   0|   32|          0|
    |conv8_i_reg_398                   |  32|   0|   32|          0|
    |conv_i_reg_393                    |  32|   0|   32|          0|
    |dc_reg_408                        |  32|   0|   32|          0|
    |i_1_fu_76                         |   9|   0|    9|          0|
    |i_reg_354                         |   9|   0|    9|          0|
    |icmp_ln173_reg_359                |   1|   0|    1|          0|
    |icmp_ln173_reg_359_pp0_iter1_reg  |   1|   0|    1|          0|
    |isNeg_reg_423                     |   1|   0|    1|          0|
    |lpf_coefficients_load_reg_383     |  32|   0|   32|          0|
    |mul_i_reg_403                     |  32|   0|   32|          0|
    |p_Result_9_reg_418                |  23|   0|   23|          0|
    |p_Result_s_reg_413                |   1|   0|    1|          0|
    |ret_fu_72                         |  32|   0|   32|          0|
    |ush_reg_428                       |   9|   0|    9|          0|
    |val_reg_433                       |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 330|   0|  330|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  guitar_effects_Pipeline_LPF_Loop|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  guitar_effects_Pipeline_LPF_Loop|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  guitar_effects_Pipeline_LPF_Loop|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  guitar_effects_Pipeline_LPF_Loop|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  guitar_effects_Pipeline_LPF_Loop|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  guitar_effects_Pipeline_LPF_Loop|  return value|
|grp_fu_2119_p_din0           |  out|   32|  ap_ctrl_hs|  guitar_effects_Pipeline_LPF_Loop|  return value|
|grp_fu_2119_p_din1           |  out|   32|  ap_ctrl_hs|  guitar_effects_Pipeline_LPF_Loop|  return value|
|grp_fu_2119_p_opcode         |  out|    2|  ap_ctrl_hs|  guitar_effects_Pipeline_LPF_Loop|  return value|
|grp_fu_2119_p_dout0          |   in|   32|  ap_ctrl_hs|  guitar_effects_Pipeline_LPF_Loop|  return value|
|grp_fu_2119_p_ce             |  out|    1|  ap_ctrl_hs|  guitar_effects_Pipeline_LPF_Loop|  return value|
|grp_fu_594_p_din0            |  out|   32|  ap_ctrl_hs|  guitar_effects_Pipeline_LPF_Loop|  return value|
|grp_fu_594_p_din1            |  out|   32|  ap_ctrl_hs|  guitar_effects_Pipeline_LPF_Loop|  return value|
|grp_fu_594_p_dout0           |   in|   32|  ap_ctrl_hs|  guitar_effects_Pipeline_LPF_Loop|  return value|
|grp_fu_594_p_ce              |  out|    1|  ap_ctrl_hs|  guitar_effects_Pipeline_LPF_Loop|  return value|
|grp_fu_602_p_din0            |  out|   32|  ap_ctrl_hs|  guitar_effects_Pipeline_LPF_Loop|  return value|
|grp_fu_602_p_dout0           |   in|   32|  ap_ctrl_hs|  guitar_effects_Pipeline_LPF_Loop|  return value|
|grp_fu_602_p_ce              |  out|    1|  ap_ctrl_hs|  guitar_effects_Pipeline_LPF_Loop|  return value|
|sext_ln67                    |   in|   10|     ap_none|                         sext_ln67|        scalar|
|compression_buffer_address0  |  out|    9|   ap_memory|                compression_buffer|         array|
|compression_buffer_ce0       |  out|    1|   ap_memory|                compression_buffer|         array|
|compression_buffer_q0        |   in|   32|   ap_memory|                compression_buffer|         array|
|p_out                        |  out|   32|      ap_vld|                             p_out|       pointer|
|p_out_ap_vld                 |  out|    1|      ap_vld|                             p_out|       pointer|
+-----------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 15, depth = 34


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 1
  Pipeline-0 : II = 15, D = 34, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ret = alloca i32 1"   --->   Operation 37 'alloca' 'ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 38 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln67_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sext_ln67"   --->   Operation 39 'read' 'sext_ln67_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln67_cast = sext i10 %sext_ln67_read"   --->   Operation 40 'sext' 'sext_ln67_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %i_1"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %ret"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%i = load i9 %i_1" [guitar_effects.cpp:173]   --->   Operation 44 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.66ns)   --->   "%icmp_ln173 = icmp_eq  i9 %i, i9 441" [guitar_effects.cpp:173]   --->   Operation 45 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 441, i64 441, i64 441"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.82ns)   --->   "%add_ln173 = add i9 %i, i9 1" [guitar_effects.cpp:173]   --->   Operation 47 'add' 'add_ln173' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %icmp_ln173, void %for.inc.i.split, void %for.end.i.exitStub" [guitar_effects.cpp:173]   --->   Operation 48 'br' 'br_ln173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i9 %i" [guitar_effects.cpp:176]   --->   Operation 49 'zext' 'zext_ln176' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.73ns)   --->   "%add_ln176 = add i11 %zext_ln176, i11 %sext_ln67_cast" [guitar_effects.cpp:176]   --->   Operation 50 'add' 'add_ln176' <Predicate = (!icmp_ln173)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [15/15] (3.22ns)   --->   "%coeff_index = srem i11 %add_ln176, i11 441" [guitar_effects.cpp:176]   --->   Operation 51 'srem' 'coeff_index' <Predicate = (!icmp_ln173)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln173 = store i9 %add_ln173, i9 %i_1" [guitar_effects.cpp:173]   --->   Operation 52 'store' 'store_ln173' <Predicate = (!icmp_ln173)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.22>
ST_2 : Operation 53 [14/15] (3.22ns)   --->   "%coeff_index = srem i11 %add_ln176, i11 441" [guitar_effects.cpp:176]   --->   Operation 53 'srem' 'coeff_index' <Predicate = (!icmp_ln173)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.22>
ST_3 : Operation 54 [13/15] (3.22ns)   --->   "%coeff_index = srem i11 %add_ln176, i11 441" [guitar_effects.cpp:176]   --->   Operation 54 'srem' 'coeff_index' <Predicate = (!icmp_ln173)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.22>
ST_4 : Operation 55 [12/15] (3.22ns)   --->   "%coeff_index = srem i11 %add_ln176, i11 441" [guitar_effects.cpp:176]   --->   Operation 55 'srem' 'coeff_index' <Predicate = (!icmp_ln173)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.22>
ST_5 : Operation 56 [11/15] (3.22ns)   --->   "%coeff_index = srem i11 %add_ln176, i11 441" [guitar_effects.cpp:176]   --->   Operation 56 'srem' 'coeff_index' <Predicate = (!icmp_ln173)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.22>
ST_6 : Operation 57 [10/15] (3.22ns)   --->   "%coeff_index = srem i11 %add_ln176, i11 441" [guitar_effects.cpp:176]   --->   Operation 57 'srem' 'coeff_index' <Predicate = (!icmp_ln173)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.22>
ST_7 : Operation 58 [9/15] (3.22ns)   --->   "%coeff_index = srem i11 %add_ln176, i11 441" [guitar_effects.cpp:176]   --->   Operation 58 'srem' 'coeff_index' <Predicate = (!icmp_ln173)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.22>
ST_8 : Operation 59 [8/15] (3.22ns)   --->   "%coeff_index = srem i11 %add_ln176, i11 441" [guitar_effects.cpp:176]   --->   Operation 59 'srem' 'coeff_index' <Predicate = (!icmp_ln173)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.22>
ST_9 : Operation 60 [7/15] (3.22ns)   --->   "%coeff_index = srem i11 %add_ln176, i11 441" [guitar_effects.cpp:176]   --->   Operation 60 'srem' 'coeff_index' <Predicate = (!icmp_ln173)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.22>
ST_10 : Operation 61 [6/15] (3.22ns)   --->   "%coeff_index = srem i11 %add_ln176, i11 441" [guitar_effects.cpp:176]   --->   Operation 61 'srem' 'coeff_index' <Predicate = (!icmp_ln173)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.22>
ST_11 : Operation 62 [5/15] (3.22ns)   --->   "%coeff_index = srem i11 %add_ln176, i11 441" [guitar_effects.cpp:176]   --->   Operation 62 'srem' 'coeff_index' <Predicate = (!icmp_ln173)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.22>
ST_12 : Operation 63 [4/15] (3.22ns)   --->   "%coeff_index = srem i11 %add_ln176, i11 441" [guitar_effects.cpp:176]   --->   Operation 63 'srem' 'coeff_index' <Predicate = (!icmp_ln173)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.22>
ST_13 : Operation 64 [3/15] (3.22ns)   --->   "%coeff_index = srem i11 %add_ln176, i11 441" [guitar_effects.cpp:176]   --->   Operation 64 'srem' 'coeff_index' <Predicate = (!icmp_ln173)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.22>
ST_14 : Operation 65 [2/15] (3.22ns)   --->   "%coeff_index = srem i11 %add_ln176, i11 441" [guitar_effects.cpp:176]   --->   Operation 65 'srem' 'coeff_index' <Predicate = (!icmp_ln173)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.48>
ST_15 : Operation 66 [1/15] (3.22ns)   --->   "%coeff_index = srem i11 %add_ln176, i11 441" [guitar_effects.cpp:176]   --->   Operation 66 'srem' 'coeff_index' <Predicate = (!icmp_ln173)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln177 = trunc i9 %coeff_index" [guitar_effects.cpp:177]   --->   Operation 67 'trunc' 'trunc_ln177' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_15 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i9 %trunc_ln177" [guitar_effects.cpp:177]   --->   Operation 68 'zext' 'zext_ln177' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_15 : Operation 69 [1/1] (0.00ns)   --->   "%compression_buffer_addr = getelementptr i32 %compression_buffer, i64 0, i64 %zext_ln177" [guitar_effects.cpp:177]   --->   Operation 69 'getelementptr' 'compression_buffer_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_15 : Operation 70 [2/2] (3.25ns)   --->   "%compression_buffer_load = load i9 %compression_buffer_addr" [guitar_effects.cpp:177]   --->   Operation 70 'load' 'compression_buffer_load' <Predicate = (!icmp_ln173)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i9 %i" [guitar_effects.cpp:173]   --->   Operation 71 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 72 [1/2] (3.25ns)   --->   "%compression_buffer_load = load i9 %compression_buffer_addr" [guitar_effects.cpp:177]   --->   Operation 72 'load' 'compression_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_16 : Operation 73 [1/1] (0.00ns)   --->   "%lpf_coefficients_addr = getelementptr i32 %lpf_coefficients, i64 0, i64 %zext_ln173" [guitar_effects.cpp:177]   --->   Operation 73 'getelementptr' 'lpf_coefficients_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 74 [2/2] (3.25ns)   --->   "%lpf_coefficients_load = load i9 %lpf_coefficients_addr" [guitar_effects.cpp:177]   --->   Operation 74 'load' 'lpf_coefficients_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 441> <ROM>

State 17 <SV = 16> <Delay = 6.41>
ST_17 : Operation 75 [6/6] (6.41ns)   --->   "%conv_i = sitofp i32 %compression_buffer_load" [guitar_effects.cpp:177]   --->   Operation 75 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 76 [1/2] (3.25ns)   --->   "%lpf_coefficients_load = load i9 %lpf_coefficients_addr" [guitar_effects.cpp:177]   --->   Operation 76 'load' 'lpf_coefficients_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 441> <ROM>

State 18 <SV = 17> <Delay = 6.41>
ST_18 : Operation 77 [5/6] (6.41ns)   --->   "%conv_i = sitofp i32 %compression_buffer_load" [guitar_effects.cpp:177]   --->   Operation 77 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.41>
ST_19 : Operation 78 [4/6] (6.41ns)   --->   "%conv_i = sitofp i32 %compression_buffer_load" [guitar_effects.cpp:177]   --->   Operation 78 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "%ret_load = load i32 %ret"   --->   Operation 124 'load' 'ret_load' <Predicate = (icmp_ln173)> <Delay = 0.00>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out, i32 %ret_load"   --->   Operation 125 'write' 'write_ln0' <Predicate = (icmp_ln173)> <Delay = 0.00>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 126 'ret' 'ret_ln0' <Predicate = (icmp_ln173)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 6.41>
ST_20 : Operation 79 [1/1] (0.00ns)   --->   "%ret_load_1 = load i32 %ret" [guitar_effects.cpp:177]   --->   Operation 79 'load' 'ret_load_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 80 [3/6] (6.41ns)   --->   "%conv_i = sitofp i32 %compression_buffer_load" [guitar_effects.cpp:177]   --->   Operation 80 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 81 [6/6] (6.41ns)   --->   "%conv8_i = sitofp i32 %ret_load_1" [guitar_effects.cpp:177]   --->   Operation 81 'sitofp' 'conv8_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.41>
ST_21 : Operation 82 [2/6] (6.41ns)   --->   "%conv_i = sitofp i32 %compression_buffer_load" [guitar_effects.cpp:177]   --->   Operation 82 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 83 [5/6] (6.41ns)   --->   "%conv8_i = sitofp i32 %ret_load_1" [guitar_effects.cpp:177]   --->   Operation 83 'sitofp' 'conv8_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.41>
ST_22 : Operation 84 [1/6] (6.41ns)   --->   "%conv_i = sitofp i32 %compression_buffer_load" [guitar_effects.cpp:177]   --->   Operation 84 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 85 [4/6] (6.41ns)   --->   "%conv8_i = sitofp i32 %ret_load_1" [guitar_effects.cpp:177]   --->   Operation 85 'sitofp' 'conv8_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.41>
ST_23 : Operation 86 [4/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv_i, i32 %lpf_coefficients_load" [guitar_effects.cpp:177]   --->   Operation 86 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 87 [3/6] (6.41ns)   --->   "%conv8_i = sitofp i32 %ret_load_1" [guitar_effects.cpp:177]   --->   Operation 87 'sitofp' 'conv8_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.41>
ST_24 : Operation 88 [3/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv_i, i32 %lpf_coefficients_load" [guitar_effects.cpp:177]   --->   Operation 88 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 89 [2/6] (6.41ns)   --->   "%conv8_i = sitofp i32 %ret_load_1" [guitar_effects.cpp:177]   --->   Operation 89 'sitofp' 'conv8_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.41>
ST_25 : Operation 90 [2/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv_i, i32 %lpf_coefficients_load" [guitar_effects.cpp:177]   --->   Operation 90 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 91 [1/6] (6.41ns)   --->   "%conv8_i = sitofp i32 %ret_load_1" [guitar_effects.cpp:177]   --->   Operation 91 'sitofp' 'conv8_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.70>
ST_26 : Operation 92 [1/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv_i, i32 %lpf_coefficients_load" [guitar_effects.cpp:177]   --->   Operation 92 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 93 [5/5] (7.25ns)   --->   "%dc = fadd i32 %conv8_i, i32 %mul_i" [guitar_effects.cpp:177]   --->   Operation 93 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 94 [4/5] (7.25ns)   --->   "%dc = fadd i32 %conv8_i, i32 %mul_i" [guitar_effects.cpp:177]   --->   Operation 94 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 95 [3/5] (7.25ns)   --->   "%dc = fadd i32 %conv8_i, i32 %mul_i" [guitar_effects.cpp:177]   --->   Operation 95 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 96 [2/5] (7.25ns)   --->   "%dc = fadd i32 %conv8_i, i32 %mul_i" [guitar_effects.cpp:177]   --->   Operation 96 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 97 [1/5] (7.25ns)   --->   "%dc = fadd i32 %conv8_i, i32 %mul_i" [guitar_effects.cpp:177]   --->   Operation 97 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.88>
ST_32 : Operation 98 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 98 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 99 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 100 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 100 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_9 = trunc i32 %data_V"   --->   Operation 101 'trunc' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 102 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 103 [1/1] (1.91ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 103 'add' 'add_ln346' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 104 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 104 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 105 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V"   --->   Operation 105 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 106 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 107 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 107 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.42>
ST_33 : Operation 108 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_9, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 108 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 109 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 110 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 111 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 112 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_2 = shl i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 113 'shl' 'r_V_2' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24"   --->   Operation 114 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_33 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp"   --->   Operation 115 'zext' 'zext_ln818' <Predicate = (isNeg)> <Delay = 0.00>
ST_33 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_2, i32 24, i32 55"   --->   Operation 116 'partselect' 'tmp_s' <Predicate = (!isNeg)> <Delay = 0.00>
ST_33 : Operation 117 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_s"   --->   Operation 117 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.83>
ST_34 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln174 = specpipeline void @_ssdm_op_SpecPipeline, i32 15, i32 0, i32 0, i32 0, void @empty_0" [guitar_effects.cpp:174]   --->   Operation 118 'specpipeline' 'specpipeline_ln174' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln173 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [guitar_effects.cpp:173]   --->   Operation 119 'specloopname' 'specloopname_ln173' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 120 [1/1] (2.55ns)   --->   "%result_V_3 = sub i32 0, i32 %val"   --->   Operation 120 'sub' 'result_V_3' <Predicate = (p_Result_s)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 121 [1/1] (0.69ns)   --->   "%result_V = select i1 %p_Result_s, i32 %result_V_3, i32 %val" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 121 'select' 'result_V' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln173 = store i32 %result_V, i32 %ret" [guitar_effects.cpp:173]   --->   Operation 122 'store' 'store_ln173' <Predicate = true> <Delay = 1.58>
ST_34 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln173 = br void %for.inc.i" [guitar_effects.cpp:173]   --->   Operation 123 'br' 'br_ln173' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln67]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compression_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lpf_coefficients]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ret                     (alloca           ) [ 01111111111111111111111111111111111]
i_1                     (alloca           ) [ 01000000000000000000000000000000000]
sext_ln67_read          (read             ) [ 00000000000000000000000000000000000]
sext_ln67_cast          (sext             ) [ 00000000000000000000000000000000000]
store_ln0               (store            ) [ 00000000000000000000000000000000000]
store_ln0               (store            ) [ 00000000000000000000000000000000000]
br_ln0                  (br               ) [ 00000000000000000000000000000000000]
i                       (load             ) [ 01111111111111111000000000000000000]
icmp_ln173              (icmp             ) [ 01111111111111111111000000000000000]
empty                   (speclooptripcount) [ 00000000000000000000000000000000000]
add_ln173               (add              ) [ 00000000000000000000000000000000000]
br_ln173                (br               ) [ 00000000000000000000000000000000000]
zext_ln176              (zext             ) [ 00000000000000000000000000000000000]
add_ln176               (add              ) [ 00111111111111110000000000000000000]
store_ln173             (store            ) [ 00000000000000000000000000000000000]
coeff_index             (srem             ) [ 00000000000000000000000000000000000]
trunc_ln177             (trunc            ) [ 00000000000000000000000000000000000]
zext_ln177              (zext             ) [ 00000000000000000000000000000000000]
compression_buffer_addr (getelementptr    ) [ 01000000000000001000000000000000000]
zext_ln173              (zext             ) [ 00000000000000000000000000000000000]
compression_buffer_load (load             ) [ 00111111000000000111111000000000000]
lpf_coefficients_addr   (getelementptr    ) [ 00100000000000000100000000000000000]
lpf_coefficients_load   (load             ) [ 00011111111100000011111111100000000]
ret_load_1              (load             ) [ 00000011111000000000011111000000000]
conv_i                  (sitofp           ) [ 00000000111100000000000111100000000]
conv8_i                 (sitofp           ) [ 01000000000111110000000000111111000]
mul_i                   (fmul             ) [ 01000000000011110000000000011111000]
dc                      (fadd             ) [ 00100000000000000000000000000000100]
data_V                  (bitcast          ) [ 00000000000000000000000000000000000]
p_Result_s              (bitselect        ) [ 00011000000000000000000000000000011]
xs_exp_V                (partselect       ) [ 00000000000000000000000000000000000]
p_Result_9              (trunc            ) [ 00010000000000000000000000000000010]
zext_ln346              (zext             ) [ 00000000000000000000000000000000000]
add_ln346               (add              ) [ 00000000000000000000000000000000000]
isNeg                   (bitselect        ) [ 00010000000000000000000000000000010]
sub_ln1512              (sub              ) [ 00000000000000000000000000000000000]
sext_ln1512             (sext             ) [ 00000000000000000000000000000000000]
ush                     (select           ) [ 00010000000000000000000000000000010]
mantissa                (bitconcatenate   ) [ 00000000000000000000000000000000000]
zext_ln15               (zext             ) [ 00000000000000000000000000000000000]
sext_ln1488             (sext             ) [ 00000000000000000000000000000000000]
zext_ln1488             (zext             ) [ 00000000000000000000000000000000000]
r_V                     (lshr             ) [ 00000000000000000000000000000000000]
r_V_2                   (shl              ) [ 00000000000000000000000000000000000]
tmp                     (bitselect        ) [ 00000000000000000000000000000000000]
zext_ln818              (zext             ) [ 00000000000000000000000000000000000]
tmp_s                   (partselect       ) [ 00000000000000000000000000000000000]
val                     (select           ) [ 00001000000000000000000000000000001]
specpipeline_ln174      (specpipeline     ) [ 00000000000000000000000000000000000]
specloopname_ln173      (specloopname     ) [ 00000000000000000000000000000000000]
result_V_3              (sub              ) [ 00000000000000000000000000000000000]
result_V                (select           ) [ 00000000000000000000000000000000000]
store_ln173             (store            ) [ 00000000000000000000000000000000000]
br_ln173                (br               ) [ 00000000000000000000000000000000000]
ret_load                (load             ) [ 00000000000000000000000000000000000]
write_ln0               (write            ) [ 00000000000000000000000000000000000]
ret_ln0                 (ret              ) [ 00000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln67">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln67"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="compression_buffer">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lpf_coefficients">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lpf_coefficients"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i79.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="ret_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ret/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="sext_ln67_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="10" slack="0"/>
<pin id="82" dir="0" index="1" bw="10" slack="0"/>
<pin id="83" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln67_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln0_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/19 "/>
</bind>
</comp>

<comp id="93" class="1004" name="compression_buffer_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="9" slack="0"/>
<pin id="97" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compression_buffer_addr/15 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="9" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compression_buffer_load/15 "/>
</bind>
</comp>

<comp id="106" class="1004" name="lpf_coefficients_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="9" slack="0"/>
<pin id="110" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lpf_coefficients_addr/16 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="9" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lpf_coefficients_load/16 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="2"/>
<pin id="121" dir="0" index="1" bw="32" slack="1"/>
<pin id="122" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="dc/27 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="0" index="1" bw="32" slack="6"/>
<pin id="126" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i/23 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv_i/17 conv8_i/20 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sext_ln67_cast_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="0"/>
<pin id="132" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_cast/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="9" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln0_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="i_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="9" slack="0"/>
<pin id="146" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln173_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="9" slack="0"/>
<pin id="149" dir="0" index="1" bw="9" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln173/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln173_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="9" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln176_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="9" slack="0"/>
<pin id="161" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln176_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="9" slack="0"/>
<pin id="165" dir="0" index="1" bw="10" slack="0"/>
<pin id="166" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="11" slack="0"/>
<pin id="171" dir="0" index="1" bw="10" slack="0"/>
<pin id="172" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="coeff_index/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln173_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="9" slack="0"/>
<pin id="177" dir="0" index="1" bw="9" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="trunc_ln177_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="9" slack="0"/>
<pin id="182" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln177/15 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln177_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="9" slack="0"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177/15 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln173_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="15"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/16 "/>
</bind>
</comp>

<comp id="193" class="1004" name="ret_load_1_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="19"/>
<pin id="195" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ret_load_1/20 "/>
</bind>
</comp>

<comp id="197" class="1004" name="data_V_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/32 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_Result_s_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="6" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/32 "/>
</bind>
</comp>

<comp id="208" class="1004" name="xs_exp_V_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="6" slack="0"/>
<pin id="212" dir="0" index="3" bw="6" slack="0"/>
<pin id="213" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V/32 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_Result_9_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_9/32 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln346_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346/32 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln346_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346/32 "/>
</bind>
</comp>

<comp id="232" class="1004" name="isNeg_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="9" slack="0"/>
<pin id="235" dir="0" index="2" bw="5" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/32 "/>
</bind>
</comp>

<comp id="240" class="1004" name="sub_ln1512_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/32 "/>
</bind>
</comp>

<comp id="246" class="1004" name="sext_ln1512_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512/32 "/>
</bind>
</comp>

<comp id="250" class="1004" name="ush_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="9" slack="0"/>
<pin id="253" dir="0" index="2" bw="9" slack="0"/>
<pin id="254" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/32 "/>
</bind>
</comp>

<comp id="258" class="1004" name="mantissa_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="25" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="23" slack="1"/>
<pin id="262" dir="0" index="3" bw="1" slack="0"/>
<pin id="263" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/33 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln15_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="25" slack="0"/>
<pin id="269" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/33 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sext_ln1488_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="9" slack="1"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/33 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln1488_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="9" slack="0"/>
<pin id="276" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/33 "/>
</bind>
</comp>

<comp id="278" class="1004" name="r_V_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="25" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/33 "/>
</bind>
</comp>

<comp id="284" class="1004" name="r_V_2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="25" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_2/33 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="79" slack="0"/>
<pin id="293" dir="0" index="2" bw="6" slack="0"/>
<pin id="294" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/33 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln818_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/33 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_s_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="79" slack="0"/>
<pin id="305" dir="0" index="2" bw="6" slack="0"/>
<pin id="306" dir="0" index="3" bw="7" slack="0"/>
<pin id="307" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/33 "/>
</bind>
</comp>

<comp id="312" class="1004" name="val_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="32" slack="0"/>
<pin id="316" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/33 "/>
</bind>
</comp>

<comp id="319" class="1004" name="result_V_3_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="1"/>
<pin id="322" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_3/34 "/>
</bind>
</comp>

<comp id="324" class="1004" name="result_V_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="2"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="0" index="2" bw="32" slack="1"/>
<pin id="328" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/34 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln173_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="33"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/34 "/>
</bind>
</comp>

<comp id="335" class="1004" name="ret_load_load_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="18"/>
<pin id="337" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ret_load/19 "/>
</bind>
</comp>

<comp id="339" class="1005" name="ret_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="347" class="1005" name="i_1_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="9" slack="0"/>
<pin id="349" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="354" class="1005" name="i_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="9" slack="15"/>
<pin id="356" dir="1" index="1" bw="9" slack="15"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="359" class="1005" name="icmp_ln173_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln173 "/>
</bind>
</comp>

<comp id="363" class="1005" name="add_ln176_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="11" slack="1"/>
<pin id="365" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln176 "/>
</bind>
</comp>

<comp id="368" class="1005" name="compression_buffer_addr_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="1"/>
<pin id="370" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="compression_buffer_addr "/>
</bind>
</comp>

<comp id="373" class="1005" name="compression_buffer_load_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="compression_buffer_load "/>
</bind>
</comp>

<comp id="378" class="1005" name="lpf_coefficients_addr_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="9" slack="1"/>
<pin id="380" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lpf_coefficients_addr "/>
</bind>
</comp>

<comp id="383" class="1005" name="lpf_coefficients_load_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="6"/>
<pin id="385" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="lpf_coefficients_load "/>
</bind>
</comp>

<comp id="388" class="1005" name="ret_load_1_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret_load_1 "/>
</bind>
</comp>

<comp id="393" class="1005" name="conv_i_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_i "/>
</bind>
</comp>

<comp id="398" class="1005" name="conv8_i_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="2"/>
<pin id="400" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv8_i "/>
</bind>
</comp>

<comp id="403" class="1005" name="mul_i_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="408" class="1005" name="dc_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="413" class="1005" name="p_Result_s_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="2"/>
<pin id="415" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="418" class="1005" name="p_Result_9_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="23" slack="1"/>
<pin id="420" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_9 "/>
</bind>
</comp>

<comp id="423" class="1005" name="isNeg_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="428" class="1005" name="ush_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="9" slack="1"/>
<pin id="430" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="433" class="1005" name="val_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="70" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="133"><net_src comp="80" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="151"><net_src comp="144" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="144" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="144" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="130" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="153" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="169" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="192"><net_src comp="189" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="196"><net_src comp="193" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="197" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="214"><net_src comp="32" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="197" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="216"><net_src comp="34" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="221"><net_src comp="197" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="208" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="38" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="40" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="226" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="44" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="208" pin="4"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="232" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="226" pin="2"/><net_sink comp="250" pin=2"/></net>

<net id="264"><net_src comp="46" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="48" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="50" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="270"><net_src comp="258" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="267" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="274" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="267" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="274" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="52" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="278" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="54" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="301"><net_src comp="290" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="56" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="284" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="54" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="311"><net_src comp="58" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="317"><net_src comp="298" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="302" pin="4"/><net_sink comp="312" pin=2"/></net>

<net id="323"><net_src comp="14" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="324" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="335" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="342"><net_src comp="72" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="346"><net_src comp="339" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="350"><net_src comp="76" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="357"><net_src comp="144" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="362"><net_src comp="147" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="163" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="371"><net_src comp="93" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="376"><net_src comp="100" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="381"><net_src comp="106" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="386"><net_src comp="113" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="391"><net_src comp="193" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="396"><net_src comp="127" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="401"><net_src comp="127" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="406"><net_src comp="123" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="411"><net_src comp="119" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="416"><net_src comp="200" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="421"><net_src comp="218" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="426"><net_src comp="232" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="431"><net_src comp="250" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="436"><net_src comp="312" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="324" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {19 }
	Port: lpf_coefficients | {}
 - Input state : 
	Port: guitar_effects_Pipeline_LPF_Loop : sext_ln67 | {1 }
	Port: guitar_effects_Pipeline_LPF_Loop : compression_buffer | {15 16 }
	Port: guitar_effects_Pipeline_LPF_Loop : lpf_coefficients | {16 17 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i : 1
		icmp_ln173 : 2
		add_ln173 : 2
		br_ln173 : 3
		zext_ln176 : 2
		add_ln176 : 3
		coeff_index : 4
		store_ln173 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		trunc_ln177 : 1
		zext_ln177 : 2
		compression_buffer_addr : 3
		compression_buffer_load : 4
	State 16
		lpf_coefficients_addr : 1
		lpf_coefficients_load : 2
	State 17
	State 18
	State 19
		write_ln0 : 1
	State 20
		conv8_i : 1
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		p_Result_s : 1
		xs_exp_V : 1
		p_Result_9 : 1
		zext_ln346 : 2
		add_ln346 : 3
		isNeg : 4
		sub_ln1512 : 2
		sext_ln1512 : 3
		ush : 5
	State 33
		zext_ln15 : 1
		zext_ln1488 : 1
		r_V : 2
		r_V_2 : 2
		tmp : 3
		zext_ln818 : 4
		tmp_s : 3
		val : 5
	State 34
		result_V : 1
		store_ln173 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   fadd   |         grp_fu_119        |    2    |   205   |   390   |
|----------|---------------------------|---------|---------|---------|
|   srem   |         grp_fu_169        |    0    |   340   |   242   |
|----------|---------------------------|---------|---------|---------|
|   fmul   |         grp_fu_123        |    3    |   143   |   321   |
|----------|---------------------------|---------|---------|---------|
|   lshr   |         r_V_fu_278        |    0    |    0    |   100   |
|----------|---------------------------|---------|---------|---------|
|    shl   |        r_V_2_fu_284       |    0    |    0    |   100   |
|----------|---------------------------|---------|---------|---------|
|          |         ush_fu_250        |    0    |    0    |    9    |
|  select  |         val_fu_312        |    0    |    0    |    32   |
|          |      result_V_fu_324      |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|    sub   |     sub_ln1512_fu_240     |    0    |    0    |    15   |
|          |     result_V_3_fu_319     |    0    |    0    |    39   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln173_fu_153     |    0    |    0    |    14   |
|    add   |      add_ln176_fu_163     |    0    |    0    |    13   |
|          |      add_ln346_fu_226     |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |     icmp_ln173_fu_147     |    0    |    0    |    11   |
|----------|---------------------------|---------|---------|---------|
|   read   | sext_ln67_read_read_fu_80 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |   write_ln0_write_fu_86   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|  sitofp  |         grp_fu_127        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |   sext_ln67_cast_fu_130   |    0    |    0    |    0    |
|   sext   |     sext_ln1512_fu_246    |    0    |    0    |    0    |
|          |     sext_ln1488_fu_271    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     zext_ln176_fu_159     |    0    |    0    |    0    |
|          |     zext_ln177_fu_184     |    0    |    0    |    0    |
|          |     zext_ln173_fu_189     |    0    |    0    |    0    |
|   zext   |     zext_ln346_fu_222     |    0    |    0    |    0    |
|          |      zext_ln15_fu_267     |    0    |    0    |    0    |
|          |     zext_ln1488_fu_274    |    0    |    0    |    0    |
|          |     zext_ln818_fu_298     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     trunc_ln177_fu_180    |    0    |    0    |    0    |
|          |     p_Result_9_fu_218     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     p_Result_s_fu_200     |    0    |    0    |    0    |
| bitselect|        isNeg_fu_232       |    0    |    0    |    0    |
|          |         tmp_fu_290        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|      xs_exp_V_fu_208      |    0    |    0    |    0    |
|          |        tmp_s_fu_302       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|      mantissa_fu_258      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    5    |   688   |   1333  |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       add_ln176_reg_363       |   11   |
|compression_buffer_addr_reg_368|    9   |
|compression_buffer_load_reg_373|   32   |
|        conv8_i_reg_398        |   32   |
|         conv_i_reg_393        |   32   |
|           dc_reg_408          |   32   |
|          i_1_reg_347          |    9   |
|           i_reg_354           |    9   |
|       icmp_ln173_reg_359      |    1   |
|         isNeg_reg_423         |    1   |
| lpf_coefficients_addr_reg_378 |    9   |
| lpf_coefficients_load_reg_383 |   32   |
|         mul_i_reg_403         |   32   |
|       p_Result_9_reg_418      |   23   |
|       p_Result_s_reg_413      |    1   |
|       ret_load_1_reg_388      |   32   |
|          ret_reg_339          |   32   |
|          ush_reg_428          |    9   |
|          val_reg_433          |   32   |
+-------------------------------+--------+
|             Total             |   370  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_100 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_113 |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_127    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_169    |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   154  ||  6.4713 ||    41   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   688  |  1333  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   41   |
|  Register |    -   |    -   |   370  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    6   |  1058  |  1374  |
+-----------+--------+--------+--------+--------+
