-makelib ies_lib/xil_defaultlib \
  "../../../../axi4_block_verilog.srcs/sources_1/bd/axi4_block/sim/axi4_block.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

