var classdp_ram_splx_nbe_1_1rtl =
[
    [ "PORTA", "classdp_ram_splx_nbe_1_1rtl.html#a7c390296dd4ed38b2e0ca74450aca88e", null ],
    [ "PORTB", "classdp_ram_splx_nbe_1_1rtl.html#a5a974c163e344edd44deb02c2582b352", null ],
    [ "cAddrWidth", "classdp_ram_splx_nbe_1_1rtl.html#a0b8362f7de9b6db9ec10067114325f9d", null ],
    [ "cRamSize", "classdp_ram_splx_nbe_1_1rtl.html#a3d7e34eb57a5b7c71772f10ecf2cec65", null ],
    [ "global", "classdp_ram_splx_nbe_1_1rtl.html#ac57613c3e03b80007872c5585d825cdb", null ],
    [ "ieee", "classdp_ram_splx_nbe_1_1rtl.html#a0a6af6eef40212dbaf130d57ce711256", null ],
    [ "libcommon", "classdp_ram_splx_nbe_1_1rtl.html#acb0104078aa7553401ad7abeb4e7fc21", null ],
    [ "numeric_std", "classdp_ram_splx_nbe_1_1rtl.html#a2edc34402b573437d5f25fa90ba4013e", null ],
    [ "readdataB", "classdp_ram_splx_nbe_1_1rtl.html#a47e4e974e23f17b8c3b82ec74df00de8", null ],
    [ "std_logic_1164", "classdp_ram_splx_nbe_1_1rtl.html#acd03516902501cd1c7296a98e22c6fcb", null ],
    [ "tDataPort", "classdp_ram_splx_nbe_1_1rtl.html#a23d27888d1a0c66bd585ca7b92aea3dd", null ],
    [ "tRam", "classdp_ram_splx_nbe_1_1rtl.html#a0f0a1ed90b6445237912ee53e1e1d21a", null ],
    [ "vDpram", "classdp_ram_splx_nbe_1_1rtl.html#a6f595e7ac817b5dd995728f21314b53f", null ]
];