- Hi, Iâ€™m @MuhammadNaeim ðŸ‘‹ â€” a digital design & verification enthusiast
  
- ðŸŒ± Currently working on: UVM verification environment & SERDES Design projects
  
- ðŸ’¡ Interests: SystemVerilog/UVM, SERDES, ASIC backend design
  
- ðŸ“« Reach me through my accounts on social media:
# [Linktree](https://linktr.ee/EngMuhammadNaim)
