<profile>

<section name = "Vitis HLS Report for 'horn_schunck_hls_Pipeline_VITIS_LOOP_13_3'" level="0">
<item name = "Date">Thu Dec 18 17:59:53 2025
</item>
<item name = "Version">2025.2 (Build 6295257 on Nov 12 2025)</item>
<item name = "Project">horn_schunck_hls</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">kintexu</item>
<item name = "Target device">xcku115-flva1517-3-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 15.908 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2921, 2921, 46.466 us, 46.466 us, 0, 0, loop pipeline stp</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_13_3">2919, 2919, 53, 47, 1, 62, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 4, -, -, -</column>
<column name="Expression">-, -, 0, 218, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 2, 8478, 6486, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 355, -</column>
<column name="Register">-, -, 351, -, -</column>
<specialColumn name="Available SLR">2160, 2760, 663360, 331680, 0</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, 1, 2, 100</specialColumn>
<specialColumn name="Available">4320, 5520, 1326720, 663360, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_16s_16s_32_1_1_U1">mul_16s_16s_32_1_1, 0, 1, 0, 5, 0</column>
<column name="mul_16s_16s_32_1_1_U3">mul_16s_16s_32_1_1, 0, 1, 0, 5, 0</column>
<column name="sdiv_44ns_16s_28_48_1_U2">sdiv_44ns_16s_28_48_1, 0, 0, 4239, 3238, 0</column>
<column name="sdiv_44ns_16s_28_48_1_U4">sdiv_44ns_16s_28_48_1, 0, 0, 4239, 3238, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16s_16s_25ns_28_4_1_U5">mac_muladd_16s_16s_25ns_28_4_1, i0 * i0 + i1</column>
<column name="mac_muladd_16s_16s_28s_28_1_1_U7">mac_muladd_16s_16s_28s_28_1_1, i0 * i1 + i2</column>
<column name="mac_muladd_16s_16s_28s_28_1_1_U8">mac_muladd_16s_16s_28s_28_1_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_28s_28_4_1_U6">mac_muladd_16s_16s_28s_28_4_1, i0 + i1 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln19_fu_290_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln29_1_fu_363_p2">+, 0, 0, 18, 18, 18</column>
<column name="add_ln29_2_fu_369_p2">+, 0, 0, 18, 18, 18</column>
<column name="add_ln29_fu_347_p2">+, 0, 0, 24, 17, 17</column>
<column name="add_ln30_1_fu_408_p2">+, 0, 0, 18, 18, 18</column>
<column name="add_ln30_2_fu_414_p2">+, 0, 0, 18, 18, 18</column>
<column name="add_ln30_fu_392_p2">+, 0, 0, 24, 17, 17</column>
<column name="sub_ln37_fu_528_p2">-, 0, 0, 35, 28, 28</column>
<column name="sub_ln38_fu_556_p2">-, 0, 0, 35, 28, 28</column>
<column name="icmp_ln13_fu_255_p2">icmp, 0, 0, 13, 6, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">209, 48, 1, 48</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_1">9, 2, 6, 12</column>
<column name="ap_sig_allocacmp_u0_load">9, 2, 16, 32</column>
<column name="ap_sig_allocacmp_v0_load">9, 2, 16, 32</column>
<column name="j_fu_74">9, 2, 6, 12</column>
<column name="u0_fu_82">9, 2, 16, 32</column>
<column name="u_address0_local">14, 3, 12, 36</column>
<column name="u_address1_local">14, 3, 12, 36</column>
<column name="v0_fu_78">9, 2, 16, 32</column>
<column name="v_address0_local">14, 3, 12, 36</column>
<column name="v_address1_local">14, 3, 12, 36</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="It_load_reg_739">16, 0, 16, 0</column>
<column name="Ix_load_reg_721">16, 0, 16, 0</column>
<column name="Iy_load_reg_733">16, 0, 16, 0</column>
<column name="ap_CS_fsm">47, 0, 47, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln13_reg_646">1, 0, 1, 0</column>
<column name="j_1_reg_641">6, 0, 6, 0</column>
<column name="j_fu_74">6, 0, 6, 0</column>
<column name="sext_ln32_1_reg_726">28, 0, 28, 0</column>
<column name="sext_ln32_5_reg_754">28, 0, 28, 0</column>
<column name="u0_fu_82">16, 0, 16, 0</column>
<column name="u1_reg_701">16, 0, 16, 0</column>
<column name="u2_reg_706">16, 0, 16, 0</column>
<column name="u3_reg_744">16, 0, 16, 0</column>
<column name="u_bar_reg_766">16, 0, 16, 0</column>
<column name="v0_fu_78">16, 0, 16, 0</column>
<column name="v1_reg_711">16, 0, 16, 0</column>
<column name="v2_reg_716">16, 0, 16, 0</column>
<column name="v3_reg_749">16, 0, 16, 0</column>
<column name="v_bar_reg_771">16, 0, 16, 0</column>
<column name="zext_ln32_reg_650">12, 0, 64, 52</column>
<column name="zext_ln32_reg_650_pp0_iter1_reg">12, 0, 64, 52</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, horn_schunck_hls_Pipeline_VITIS_LOOP_13_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, horn_schunck_hls_Pipeline_VITIS_LOOP_13_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, horn_schunck_hls_Pipeline_VITIS_LOOP_13_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, horn_schunck_hls_Pipeline_VITIS_LOOP_13_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, horn_schunck_hls_Pipeline_VITIS_LOOP_13_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, horn_schunck_hls_Pipeline_VITIS_LOOP_13_3, return value</column>
<column name="u_load">in, 16, ap_none, u_load, scalar</column>
<column name="v_load">in, 16, ap_none, v_load, scalar</column>
<column name="i">in, 6, ap_none, i, scalar</column>
<column name="Ix_address0">out, 12, ap_memory, Ix, array</column>
<column name="Ix_ce0">out, 1, ap_memory, Ix, array</column>
<column name="Ix_q0">in, 16, ap_memory, Ix, array</column>
<column name="Iy_address0">out, 12, ap_memory, Iy, array</column>
<column name="Iy_ce0">out, 1, ap_memory, Iy, array</column>
<column name="Iy_q0">in, 16, ap_memory, Iy, array</column>
<column name="It_address0">out, 12, ap_memory, It, array</column>
<column name="It_ce0">out, 1, ap_memory, It, array</column>
<column name="It_q0">in, 16, ap_memory, It, array</column>
<column name="add_ln20">in, 6, ap_none, add_ln20, scalar</column>
<column name="u_address0">out, 12, ap_memory, u, array</column>
<column name="u_ce0">out, 1, ap_memory, u, array</column>
<column name="u_q0">in, 16, ap_memory, u, array</column>
<column name="u_address1">out, 12, ap_memory, u, array</column>
<column name="u_ce1">out, 1, ap_memory, u, array</column>
<column name="u_we1">out, 1, ap_memory, u, array</column>
<column name="u_d1">out, 16, ap_memory, u, array</column>
<column name="u_q1">in, 16, ap_memory, u, array</column>
<column name="add_ln21">in, 6, ap_none, add_ln21, scalar</column>
<column name="v_address0">out, 12, ap_memory, v, array</column>
<column name="v_ce0">out, 1, ap_memory, v, array</column>
<column name="v_q0">in, 16, ap_memory, v, array</column>
<column name="v_address1">out, 12, ap_memory, v, array</column>
<column name="v_ce1">out, 1, ap_memory, v, array</column>
<column name="v_we1">out, 1, ap_memory, v, array</column>
<column name="v_d1">out, 16, ap_memory, v, array</column>
<column name="v_q1">in, 16, ap_memory, v, array</column>
</table>
</item>
</section>
</profile>
