$date
	Sun Sep  5 18:50:03 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mod_fifo1 $end
$var wire 1 ! fifo_counter $end
$var wire 8 " buf_out [7:0] $end
$var wire 1 # buf_full $end
$var wire 1 $ buf_empty $end
$var reg 8 % buf_in [7:0] $end
$var reg 1 & clk $end
$var reg 1 ' rd_en $end
$var reg 1 ( rst $end
$var reg 8 ) tempdata [7:0] $end
$var reg 1 * wr_en $end
$var integer 32 + counter [31:0] $end
$scope module ff $end
$var wire 8 , buf_in [7:0] $end
$var wire 1 & clk $end
$var wire 1 ' rd_en $end
$var wire 1 ( rst $end
$var wire 1 * wr_en $end
$var reg 1 $ buf_empty $end
$var reg 1 # buf_full $end
$var reg 8 - buf_mem [7:0] $end
$var reg 8 . buf_out [7:0] $end
$var reg 1 ! fifo_counter $end
$upscope $end
$scope task pop $end
$var reg 8 / data [7:0] $end
$upscope $end
$scope task push $end
$var reg 8 0 data [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 0
bx /
bx .
bx -
b0 ,
b0 +
0*
b0 )
1(
0'
0&
b0 %
x$
x#
bx "
x!
$end
#5
b0 "
b0 .
1&
#10
0&
#15
0#
1$
0!
1&
1*
b1 +
b11 %
b11 ,
b11 0
0(
#16
b10 +
b10 %
b10 ,
b10 0
bx )
1*
#20
0&
#25
b10 -
1&
#26
b11 +
b101 %
b101 ,
b101 0
1*
#30
0&
#35
b101 -
1&
#36
0*
