

================================================================
== Vivado HLS Report for 'get_centroid_sh_Loop'
================================================================
* Date:           Wed Mar 18 11:36:19 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 8.250 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1537|     1537| 76.850 us | 76.850 us |  1537|  1537|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                   |     1536|     1536|        48|          -|          -|    32|    no    |
        | + get_centroid_sh_label7  |       46|       46|         2|          -|          -|    23|    no    |
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    416|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    126|    -|
|Register         |        -|      -|     137|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     137|    542|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln127_fu_329_p2     |     +    |      0|  0|  14|          10|          10|
    |h_fu_254_p2             |     +    |      0|  0|  15|           6|           1|
    |h_sum_fu_355_p2         |     +    |      0|  0|  39|          32|          32|
    |p_sum_fu_360_p2         |     +    |      0|  0|  39|          32|           1|
    |v_fu_305_p2             |     +    |      0|  0|  15|           5|           1|
    |v_sum_fu_349_p2         |     +    |      0|  0|  39|          32|          32|
    |and_ln126_fu_316_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln895_fu_373_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln124_fu_248_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln125_fu_299_p2    |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln126_1_fu_311_p2  |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln126_fu_272_p2    |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln895_fu_343_p2    |   icmp   |      0|  0|  11|           8|           1|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    |h_sum_4_fu_386_p3       |  select  |      0|  0|  32|           1|          32|
    |h_sum_5_fu_393_p3       |  select  |      0|  0|  32|           1|          32|
    |p_sum_4_fu_401_p3       |  select  |      0|  0|  32|           1|          32|
    |p_sum_5_fu_408_p3       |  select  |      0|  0|  32|           1|          32|
    |v_sum_4_fu_366_p3       |  select  |      0|  0|  32|           1|          32|
    |v_sum_5_fu_378_p3       |  select  |      0|  0|  32|           1|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 416|         169|         309|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |c_read_out_blk_n         |   9|          2|    1|          2|
    |h_0_i_i_i_i_reg_201      |   9|          2|    6|         12|
    |h_offset_out_blk_n       |   9|          2|    1|          2|
    |h_sum_3_fu_98            |   9|          2|   32|         64|
    |p_sum_3_fu_94            |   9|          2|   32|         64|
    |possible_c_x_out_blk_n   |   9|          2|    1|          2|
    |possible_c_y_out_blk_n   |   9|          2|    1|          2|
    |v_0_i_i_i_i_reg_212      |   9|          2|    5|         10|
    |v_offset_read_out_blk_n  |   9|          2|    1|          2|
    |v_sum_3_fu_102           |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 126|         27|  114|        231|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |and_ln126_reg_493     |   1|   0|    1|          0|
    |ap_CS_fsm             |   4|   0|    4|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |h_0_i_i_i_i_reg_201   |   6|   0|    6|          0|
    |h_reg_465             |   6|   0|    6|          0|
    |h_sum_3_fu_98         |  32|   0|   32|          0|
    |icmp_ln126_reg_480    |   1|   0|    1|          0|
    |p_sum_3_fu_94         |  32|   0|   32|          0|
    |v_0_i_i_i_i_reg_212   |   5|   0|    5|          0|
    |v_reg_488             |   5|   0|    5|          0|
    |v_sum_3_fu_102        |  32|   0|   32|          0|
    |zext_ln126_1_reg_475  |   6|   0|   10|          4|
    |zext_ln126_reg_470    |   6|   0|   32|         26|
    +----------------------+----+----+-----+-----------+
    |Total                 | 137|   0|  167|         30|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | get_centroid_sh_Loop | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | get_centroid_sh_Loop | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | get_centroid_sh_Loop | return value |
|ap_done                    | out |    1| ap_ctrl_hs | get_centroid_sh_Loop | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | get_centroid_sh_Loop | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | get_centroid_sh_Loop | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | get_centroid_sh_Loop | return value |
|ap_return_0                | out |   32| ap_ctrl_hs | get_centroid_sh_Loop | return value |
|ap_return_1                | out |   32| ap_ctrl_hs | get_centroid_sh_Loop | return value |
|ap_return_2                | out |   32| ap_ctrl_hs | get_centroid_sh_Loop | return value |
|micro_roi_data_V_address0  | out |   10|  ap_memory |   micro_roi_data_V   |     array    |
|micro_roi_data_V_ce0       | out |    1|  ap_memory |   micro_roi_data_V   |     array    |
|micro_roi_data_V_q0        |  in |    8|  ap_memory |   micro_roi_data_V   |     array    |
|v_limit                    |  in |    8|   ap_none  |        v_limit       |    scalar    |
|h_limit                    |  in |   16|   ap_none  |        h_limit       |    scalar    |
|h_offset                   |  in |   16|   ap_none  |       h_offset       |    scalar    |
|v_offset_read              |  in |    8|   ap_none  |     v_offset_read    |    scalar    |
|possible_c_x               |  in |    8|   ap_none  |     possible_c_x     |    scalar    |
|possible_c_y               |  in |   32|   ap_none  |     possible_c_y     |    scalar    |
|c_read                     |  in |   48|   ap_none  |        c_read        |    scalar    |
|h_offset_out_din           | out |   16|   ap_fifo  |     h_offset_out     |    pointer   |
|h_offset_out_full_n        |  in |    1|   ap_fifo  |     h_offset_out     |    pointer   |
|h_offset_out_write         | out |    1|   ap_fifo  |     h_offset_out     |    pointer   |
|v_offset_read_out_din      | out |    8|   ap_fifo  |   v_offset_read_out  |    pointer   |
|v_offset_read_out_full_n   |  in |    1|   ap_fifo  |   v_offset_read_out  |    pointer   |
|v_offset_read_out_write    | out |    1|   ap_fifo  |   v_offset_read_out  |    pointer   |
|possible_c_x_out_din       | out |    8|   ap_fifo  |   possible_c_x_out   |    pointer   |
|possible_c_x_out_full_n    |  in |    1|   ap_fifo  |   possible_c_x_out   |    pointer   |
|possible_c_x_out_write     | out |    1|   ap_fifo  |   possible_c_x_out   |    pointer   |
|possible_c_y_out_din       | out |   32|   ap_fifo  |   possible_c_y_out   |    pointer   |
|possible_c_y_out_full_n    |  in |    1|   ap_fifo  |   possible_c_y_out   |    pointer   |
|possible_c_y_out_write     | out |    1|   ap_fifo  |   possible_c_y_out   |    pointer   |
|c_read_out_din             | out |   48|   ap_fifo  |      c_read_out      |    pointer   |
|c_read_out_full_n          |  in |    1|   ap_fifo  |      c_read_out      |    pointer   |
|c_read_out_write           | out |    1|   ap_fifo  |      c_read_out      |    pointer   |
+---------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_sum_3 = alloca i32"   --->   Operation 5 'alloca' 'p_sum_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%h_sum_3 = alloca i32"   --->   Operation 6 'alloca' 'h_sum_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%v_sum_3 = alloca i32"   --->   Operation 7 'alloca' 'v_sum_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %h_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c_read_1 = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %c_read)" [./wd_stage_2.h:122]   --->   Operation 9 'read' 'c_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%possible_c_y_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %possible_c_y)" [./wd_stage_2.h:122]   --->   Operation 10 'read' 'possible_c_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%possible_c_x_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %possible_c_x)" [./wd_stage_2.h:122]   --->   Operation 11 'read' 'possible_c_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%v_offset_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %v_offset_read)" [./wd_stage_2.h:122]   --->   Operation 12 'read' 'v_offset_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%h_offset_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %h_offset)" [./wd_stage_2.h:122]   --->   Operation 13 'read' 'h_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%h_limit_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %h_limit)" [./wd_stage_2.h:122]   --->   Operation 14 'read' 'h_limit_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v_limit_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %v_limit)" [./wd_stage_2.h:122]   --->   Operation 15 'read' 'v_limit_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i16P(i16* %h_offset_out, i16 %h_offset_read)" [./wd_stage_2.h:122]   --->   Operation 16 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %v_offset_read_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i8P(i8* %v_offset_read_out, i8 %v_offset_read_1)" [./wd_stage_2.h:122]   --->   Operation 18 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %possible_c_x_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i8P(i8* %possible_c_x_out, i8 %possible_c_x_read)" [./wd_stage_2.h:122]   --->   Operation 20 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %possible_c_y_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %possible_c_y_out, i32 %possible_c_y_read)" [./wd_stage_2.h:122]   --->   Operation 22 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* %c_read_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i48P(i48* %c_read_out, i48 %c_read_1)" [./wd_stage_2.h:122]   --->   Operation 24 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "store i32 0, i32* %v_sum_3"   --->   Operation 25 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "store i32 0, i32* %h_sum_3"   --->   Operation 26 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "store i32 0, i32* %p_sum_3"   --->   Operation 27 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "br label %.loopexit"   --->   Operation 28 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%h_0_i_i_i_i = phi i6 [ 0, %entry ], [ %h, %.loopexit.loopexit ]"   --->   Operation 29 'phi' 'h_0_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.42ns)   --->   "%icmp_ln124 = icmp eq i6 %h_0_i_i_i_i, -32" [./wd_stage_2.h:124->./wd_stage_2.h:122]   --->   Operation 30 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 31 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.82ns)   --->   "%h = add i6 %h_0_i_i_i_i, 1" [./wd_stage_2.h:124->./wd_stage_2.h:122]   --->   Operation 32 'add' 'h' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln124, label %.exit, label %.preheader.preheader.i.i.i.i" [./wd_stage_2.h:124->./wd_stage_2.h:122]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i6 %h_0_i_i_i_i to i32" [./wd_stage_2.h:126->./wd_stage_2.h:122]   --->   Operation 34 'zext' 'zext_ln126' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i6 %h_0_i_i_i_i to i10" [./wd_stage_2.h:126->./wd_stage_2.h:122]   --->   Operation 35 'zext' 'zext_ln126_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln126_2 = zext i6 %h_0_i_i_i_i to i16" [./wd_stage_2.h:126->./wd_stage_2.h:122]   --->   Operation 36 'zext' 'zext_ln126_2' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.42ns)   --->   "%icmp_ln126 = icmp ult i16 %zext_ln126_2, %h_limit_read" [./wd_stage_2.h:126->./wd_stage_2.h:122]   --->   Operation 37 'icmp' 'icmp_ln126' <Predicate = (!icmp_ln124)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.76ns)   --->   "br label %.preheader.i.i.i.i" [./wd_stage_2.h:125->./wd_stage_2.h:122]   --->   Operation 38 'br' <Predicate = (!icmp_ln124)> <Delay = 1.76>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_sum_3_load = load i32* %p_sum_3" [./wd_stage_2.h:122]   --->   Operation 39 'load' 'p_sum_3_load' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%h_sum_3_load = load i32* %h_sum_3" [./wd_stage_2.h:122]   --->   Operation 40 'load' 'h_sum_3_load' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%v_sum_3_load = load i32* %v_sum_3" [./wd_stage_2.h:122]   --->   Operation 41 'load' 'v_sum_3_load' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32, i32 } undef, i32 %v_sum_3_load, 0" [./wd_stage_2.h:122]   --->   Operation 42 'insertvalue' 'mrv' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32, i32 } %mrv, i32 %h_sum_3_load, 1" [./wd_stage_2.h:122]   --->   Operation 43 'insertvalue' 'mrv_1' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i32, i32 } %mrv_1, i32 %p_sum_3_load, 2" [./wd_stage_2.h:122]   --->   Operation 44 'insertvalue' 'mrv_2' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "ret { i32, i32, i32 } %mrv_2" [./wd_stage_2.h:122]   --->   Operation 45 'ret' <Predicate = (icmp_ln124)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%v_0_i_i_i_i = phi i5 [ %v, %hls_label_10 ], [ 0, %.preheader.preheader.i.i.i.i ]"   --->   Operation 46 'phi' 'v_0_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i5 %v_0_i_i_i_i to i8" [./wd_stage_2.h:125->./wd_stage_2.h:122]   --->   Operation 47 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.36ns)   --->   "%icmp_ln125 = icmp eq i5 %v_0_i_i_i_i, -9" [./wd_stage_2.h:125->./wd_stage_2.h:122]   --->   Operation 48 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 23, i64 23, i64 23)"   --->   Operation 49 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.78ns)   --->   "%v = add i5 %v_0_i_i_i_i, 1" [./wd_stage_2.h:125->./wd_stage_2.h:122]   --->   Operation 50 'add' 'v' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125, label %.loopexit.loopexit, label %hls_label_10" [./wd_stage_2.h:125->./wd_stage_2.h:122]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.55ns)   --->   "%icmp_ln126_1 = icmp ult i8 %zext_ln125, %v_limit_read" [./wd_stage_2.h:126->./wd_stage_2.h:122]   --->   Operation 52 'icmp' 'icmp_ln126_1' <Predicate = (!icmp_ln125)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.97ns)   --->   "%and_ln126 = and i1 %icmp_ln126, %icmp_ln126_1" [./wd_stage_2.h:126->./wd_stage_2.h:122]   --->   Operation 53 'and' 'and_ln126' <Predicate = (!icmp_ln125)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v_0_i_i_i_i, i5 0)" [./wd_stage_2.h:127->./wd_stage_2.h:122]   --->   Operation 54 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.73ns)   --->   "%add_ln127 = add i10 %zext_ln126_1, %shl_ln" [./wd_stage_2.h:127->./wd_stage_2.h:122]   --->   Operation 55 'add' 'add_ln127' <Predicate = (!icmp_ln125)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i10 %add_ln127 to i64" [./wd_stage_2.h:127->./wd_stage_2.h:122]   --->   Operation 56 'zext' 'zext_ln127_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%micro_roi_data_V_add = getelementptr [736 x i8]* %micro_roi_data_V, i64 0, i64 %zext_ln127_1" [./wd_stage_2.h:127->./wd_stage_2.h:122]   --->   Operation 57 'getelementptr' 'micro_roi_data_V_add' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (3.25ns)   --->   "%micro_roi_data_V_loa = load i8* %micro_roi_data_V_add, align 1" [./wd_stage_2.h:127->./wd_stage_2.h:122]   --->   Operation 58 'load' 'micro_roi_data_V_loa' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 736> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 59 'br' <Predicate = (icmp_ln125)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.25>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_sum_3_load_1 = load i32* %p_sum_3" [./wd_stage_2.h:130->./wd_stage_2.h:122]   --->   Operation 60 'load' 'p_sum_3_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%h_sum_3_load_1 = load i32* %h_sum_3" [./wd_stage_2.h:129->./wd_stage_2.h:122]   --->   Operation 61 'load' 'h_sum_3_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%v_sum_3_load_1 = load i32* %v_sum_3" [./wd_stage_2.h:128->./wd_stage_2.h:122]   --->   Operation 62 'load' 'v_sum_3_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str17)" [./wd_stage_2.h:125->./wd_stage_2.h:122]   --->   Operation 63 'specregionbegin' 'tmp_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @p_str18) nounwind" [./wd_stage_2.h:125->./wd_stage_2.h:122]   --->   Operation 64 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i5 %v_0_i_i_i_i to i32" [./wd_stage_2.h:127->./wd_stage_2.h:122]   --->   Operation 65 'zext' 'zext_ln127' <Predicate = (and_ln126)> <Delay = 0.00>
ST_4 : Operation 66 [1/2] (3.25ns)   --->   "%micro_roi_data_V_loa = load i8* %micro_roi_data_V_add, align 1" [./wd_stage_2.h:127->./wd_stage_2.h:122]   --->   Operation 66 'load' 'micro_roi_data_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 736> <RAM>
ST_4 : Operation 67 [1/1] (1.55ns)   --->   "%icmp_ln895 = icmp eq i8 %micro_roi_data_V_loa, 0" [./wd_stage_2.h:127->./wd_stage_2.h:122]   --->   Operation 67 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (2.55ns)   --->   "%v_sum = add i32 %zext_ln127, %v_sum_3_load_1" [./wd_stage_2.h:128->./wd_stage_2.h:122]   --->   Operation 68 'add' 'v_sum' <Predicate = (and_ln126)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (2.55ns)   --->   "%h_sum = add i32 %zext_ln126, %h_sum_3_load_1" [./wd_stage_2.h:129->./wd_stage_2.h:122]   --->   Operation 69 'add' 'h_sum' <Predicate = (and_ln126)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (2.55ns)   --->   "%p_sum = add i32 %p_sum_3_load_1, 1" [./wd_stage_2.h:130->./wd_stage_2.h:122]   --->   Operation 70 'add' 'p_sum' <Predicate = (and_ln126)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node v_sum_5)   --->   "%v_sum_4 = select i1 %and_ln126, i32 %v_sum, i32 %v_sum_3_load_1" [./wd_stage_2.h:126->./wd_stage_2.h:122]   --->   Operation 71 'select' 'v_sum_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.97ns)   --->   "%and_ln895 = and i1 %and_ln126, %icmp_ln895" [./wd_stage_2.h:127->./wd_stage_2.h:122]   --->   Operation 72 'and' 'and_ln895' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.69ns) (out node of the LUT)   --->   "%v_sum_5 = select i1 %and_ln895, i32 %v_sum_3_load_1, i32 %v_sum_4" [./wd_stage_2.h:127->./wd_stage_2.h:122]   --->   Operation 73 'select' 'v_sum_5' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node h_sum_5)   --->   "%h_sum_4 = select i1 %and_ln126, i32 %h_sum, i32 %h_sum_3_load_1" [./wd_stage_2.h:126->./wd_stage_2.h:122]   --->   Operation 74 'select' 'h_sum_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.69ns) (out node of the LUT)   --->   "%h_sum_5 = select i1 %and_ln895, i32 %h_sum_3_load_1, i32 %h_sum_4" [./wd_stage_2.h:127->./wd_stage_2.h:122]   --->   Operation 75 'select' 'h_sum_5' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node p_sum_5)   --->   "%p_sum_4 = select i1 %and_ln126, i32 %p_sum, i32 %p_sum_3_load_1" [./wd_stage_2.h:126->./wd_stage_2.h:122]   --->   Operation 76 'select' 'p_sum_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.69ns) (out node of the LUT)   --->   "%p_sum_5 = select i1 %and_ln895, i32 %p_sum_3_load_1, i32 %p_sum_4" [./wd_stage_2.h:127->./wd_stage_2.h:122]   --->   Operation 77 'select' 'p_sum_5' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str17, i32 %tmp_i_i)" [./wd_stage_2.h:132->./wd_stage_2.h:122]   --->   Operation 78 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.76ns)   --->   "store i32 %v_sum_5, i32* %v_sum_3" [./wd_stage_2.h:125->./wd_stage_2.h:122]   --->   Operation 79 'store' <Predicate = true> <Delay = 1.76>
ST_4 : Operation 80 [1/1] (1.76ns)   --->   "store i32 %h_sum_5, i32* %h_sum_3" [./wd_stage_2.h:125->./wd_stage_2.h:122]   --->   Operation 80 'store' <Predicate = true> <Delay = 1.76>
ST_4 : Operation 81 [1/1] (1.76ns)   --->   "store i32 %p_sum_5, i32* %p_sum_3" [./wd_stage_2.h:125->./wd_stage_2.h:122]   --->   Operation 81 'store' <Predicate = true> <Delay = 1.76>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "br label %.preheader.i.i.i.i" [./wd_stage_2.h:125->./wd_stage_2.h:122]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ micro_roi_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_limit]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h_limit]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_offset_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ possible_c_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ possible_c_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h_offset_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ v_offset_read_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ possible_c_x_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ possible_c_y_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ c_read_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_sum_3               (alloca           ) [ 01111]
h_sum_3               (alloca           ) [ 01111]
v_sum_3               (alloca           ) [ 01111]
specinterface_ln0     (specinterface    ) [ 00000]
c_read_1              (read             ) [ 00000]
possible_c_y_read     (read             ) [ 00000]
possible_c_x_read     (read             ) [ 00000]
v_offset_read_1       (read             ) [ 00000]
h_offset_read         (read             ) [ 00000]
h_limit_read          (read             ) [ 00111]
v_limit_read          (read             ) [ 00111]
write_ln122           (write            ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
write_ln122           (write            ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
write_ln122           (write            ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
write_ln122           (write            ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
write_ln122           (write            ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln0             (store            ) [ 00000]
br_ln0                (br               ) [ 01111]
h_0_i_i_i_i           (phi              ) [ 00100]
icmp_ln124            (icmp             ) [ 00111]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
h                     (add              ) [ 01111]
br_ln124              (br               ) [ 00000]
zext_ln126            (zext             ) [ 00011]
zext_ln126_1          (zext             ) [ 00011]
zext_ln126_2          (zext             ) [ 00000]
icmp_ln126            (icmp             ) [ 00011]
br_ln125              (br               ) [ 00111]
p_sum_3_load          (load             ) [ 00000]
h_sum_3_load          (load             ) [ 00000]
v_sum_3_load          (load             ) [ 00000]
mrv                   (insertvalue      ) [ 00000]
mrv_1                 (insertvalue      ) [ 00000]
mrv_2                 (insertvalue      ) [ 00000]
ret_ln122             (ret              ) [ 00000]
v_0_i_i_i_i           (phi              ) [ 00011]
zext_ln125            (zext             ) [ 00000]
icmp_ln125            (icmp             ) [ 00111]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
v                     (add              ) [ 00111]
br_ln125              (br               ) [ 00000]
icmp_ln126_1          (icmp             ) [ 00000]
and_ln126             (and              ) [ 00001]
shl_ln                (bitconcatenate   ) [ 00000]
add_ln127             (add              ) [ 00000]
zext_ln127_1          (zext             ) [ 00000]
micro_roi_data_V_add  (getelementptr    ) [ 00001]
br_ln0                (br               ) [ 01111]
p_sum_3_load_1        (load             ) [ 00000]
h_sum_3_load_1        (load             ) [ 00000]
v_sum_3_load_1        (load             ) [ 00000]
tmp_i_i               (specregionbegin  ) [ 00000]
specloopname_ln125    (specloopname     ) [ 00000]
zext_ln127            (zext             ) [ 00000]
micro_roi_data_V_loa  (load             ) [ 00000]
icmp_ln895            (icmp             ) [ 00000]
v_sum                 (add              ) [ 00000]
h_sum                 (add              ) [ 00000]
p_sum                 (add              ) [ 00000]
v_sum_4               (select           ) [ 00000]
and_ln895             (and              ) [ 00000]
v_sum_5               (select           ) [ 00000]
h_sum_4               (select           ) [ 00000]
h_sum_5               (select           ) [ 00000]
p_sum_4               (select           ) [ 00000]
p_sum_5               (select           ) [ 00000]
empty                 (specregionend    ) [ 00000]
store_ln125           (store            ) [ 00000]
store_ln125           (store            ) [ 00000]
store_ln125           (store            ) [ 00000]
br_ln125              (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="micro_roi_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="micro_roi_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v_limit">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_limit"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="h_limit">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_limit"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="h_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v_offset_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_offset_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="possible_c_x">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="possible_c_x"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="possible_c_y">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="possible_c_y"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="c_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="h_offset_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_offset_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v_offset_read_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_offset_read_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="possible_c_x_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="possible_c_x_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="possible_c_y_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="possible_c_y_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="c_read_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_read_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i48"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i48P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="p_sum_3_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_sum_3/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="h_sum_3_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h_sum_3/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="v_sum_3_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_sum_3/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="c_read_1_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="48" slack="0"/>
<pin id="108" dir="0" index="1" bw="48" slack="0"/>
<pin id="109" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="possible_c_y_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="possible_c_y_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="possible_c_x_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="possible_c_x_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="v_offset_read_1_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_offset_read_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="h_offset_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h_offset_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="h_limit_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h_limit_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="v_limit_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_limit_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln122_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="0" index="2" bw="16" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln122/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="write_ln122_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln122/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_ln122_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln122/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln122_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln122/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="write_ln122_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="48" slack="0"/>
<pin id="183" dir="0" index="2" bw="48" slack="0"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln122/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="micro_roi_data_V_add_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="10" slack="0"/>
<pin id="192" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="micro_roi_data_V_add/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="micro_roi_data_V_loa/3 "/>
</bind>
</comp>

<comp id="201" class="1005" name="h_0_i_i_i_i_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="1"/>
<pin id="203" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="h_0_i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="h_0_i_i_i_i_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="6" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_0_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="212" class="1005" name="v_0_i_i_i_i_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="1"/>
<pin id="214" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="v_0_i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="v_0_i_i_i_i_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="1" slack="1"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v_0_i_i_i_i/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_sum_3_load/2 p_sum_3_load_1/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_sum_3_load/2 h_sum_3_load_1/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_sum_3_load/2 v_sum_3_load_1/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln0_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln0_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln0_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln124_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="0"/>
<pin id="250" dir="0" index="1" bw="6" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="h_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln126_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln126_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="0"/>
<pin id="266" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_1/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln126_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="0"/>
<pin id="270" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_2/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="icmp_ln126_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="1"/>
<pin id="275" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln126/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="mrv_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="96" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="mrv_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="96" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="mrv_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="96" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln125_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="0"/>
<pin id="297" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln125_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="0" index="1" bw="5" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="v_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln126_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="2"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln126_1/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="and_ln126_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln126/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="shl_ln_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="0"/>
<pin id="323" dir="0" index="1" bw="5" slack="0"/>
<pin id="324" dir="0" index="2" bw="1" slack="0"/>
<pin id="325" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln127_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="6" slack="1"/>
<pin id="331" dir="0" index="1" bw="10" slack="0"/>
<pin id="332" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln127_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="0"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_1/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln127_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln895_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="v_sum_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_sum/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="h_sum_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="6" slack="2"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_sum/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_sum_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_sum/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="v_sum_4_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="1"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="0" index="2" bw="32" slack="0"/>
<pin id="370" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v_sum_4/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="and_ln895_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="1"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln895/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="v_sum_5_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="0" index="2" bw="32" slack="0"/>
<pin id="382" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v_sum_5/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="h_sum_4_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="0" index="2" bw="32" slack="0"/>
<pin id="390" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="h_sum_4/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="h_sum_5_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="0" index="2" bw="32" slack="0"/>
<pin id="397" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="h_sum_5/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="p_sum_4_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="1"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="0" index="2" bw="32" slack="0"/>
<pin id="405" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_sum_4/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_sum_5_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="0" index="2" bw="32" slack="0"/>
<pin id="412" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_sum_5/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln125_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="3"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln125/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="store_ln125_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="3"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln125/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln125_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="3"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln125/4 "/>
</bind>
</comp>

<comp id="431" class="1005" name="p_sum_3_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_sum_3 "/>
</bind>
</comp>

<comp id="438" class="1005" name="h_sum_3_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="h_sum_3 "/>
</bind>
</comp>

<comp id="445" class="1005" name="v_sum_3_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="v_sum_3 "/>
</bind>
</comp>

<comp id="452" class="1005" name="h_limit_read_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="1"/>
<pin id="454" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="h_limit_read "/>
</bind>
</comp>

<comp id="457" class="1005" name="v_limit_read_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="2"/>
<pin id="459" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="v_limit_read "/>
</bind>
</comp>

<comp id="465" class="1005" name="h_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="6" slack="0"/>
<pin id="467" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="470" class="1005" name="zext_ln126_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="2"/>
<pin id="472" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln126 "/>
</bind>
</comp>

<comp id="475" class="1005" name="zext_ln126_1_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="10" slack="1"/>
<pin id="477" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln126_1 "/>
</bind>
</comp>

<comp id="480" class="1005" name="icmp_ln126_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="1"/>
<pin id="482" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln126 "/>
</bind>
</comp>

<comp id="488" class="1005" name="v_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="5" slack="0"/>
<pin id="490" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="493" class="1005" name="and_ln126_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="1"/>
<pin id="495" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln126 "/>
</bind>
</comp>

<comp id="501" class="1005" name="micro_roi_data_V_add_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="10" slack="1"/>
<pin id="503" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="micro_roi_data_V_add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="42" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="44" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="46" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="46" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="48" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="48" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="46" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="50" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="130" pin="2"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="52" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="124" pin="2"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="52" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="118" pin="2"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="54" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="112" pin="2"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="56" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="106" pin="2"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="80" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="58" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="70" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="223"><net_src comp="216" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="237"><net_src comp="32" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="32" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="205" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="60" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="205" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="66" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="205" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="205" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="205" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="68" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="230" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="227" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="224" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="216" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="216" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="72" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="216" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="76" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="295" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="311" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="78" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="216" pin="4"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="70" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="333"><net_src comp="321" pin="3"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="329" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="342"><net_src comp="212" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="195" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="90" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="339" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="230" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="227" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="224" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="26" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="371"><net_src comp="349" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="372"><net_src comp="230" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="377"><net_src comp="343" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="373" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="230" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="366" pin="3"/><net_sink comp="378" pin=2"/></net>

<net id="391"><net_src comp="355" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="392"><net_src comp="227" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="398"><net_src comp="373" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="227" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="386" pin="3"/><net_sink comp="393" pin=2"/></net>

<net id="406"><net_src comp="360" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="407"><net_src comp="224" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="413"><net_src comp="373" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="224" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="401" pin="3"/><net_sink comp="408" pin=2"/></net>

<net id="420"><net_src comp="378" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="393" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="408" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="94" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="437"><net_src comp="431" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="441"><net_src comp="98" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="444"><net_src comp="438" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="448"><net_src comp="102" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="451"><net_src comp="445" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="455"><net_src comp="136" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="460"><net_src comp="142" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="468"><net_src comp="254" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="473"><net_src comp="260" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="478"><net_src comp="264" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="483"><net_src comp="272" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="491"><net_src comp="305" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="496"><net_src comp="316" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="499"><net_src comp="493" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="500"><net_src comp="493" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="504"><net_src comp="188" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="195" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: micro_roi_data_V | {}
	Port: h_offset_out | {1 }
	Port: v_offset_read_out | {1 }
	Port: possible_c_x_out | {1 }
	Port: possible_c_y_out | {1 }
	Port: c_read_out | {1 }
 - Input state : 
	Port: get_centroid_sh_Loop : micro_roi_data_V | {3 4 }
	Port: get_centroid_sh_Loop : v_limit | {1 }
	Port: get_centroid_sh_Loop : h_limit | {1 }
	Port: get_centroid_sh_Loop : h_offset | {1 }
	Port: get_centroid_sh_Loop : v_offset_read | {1 }
	Port: get_centroid_sh_Loop : possible_c_x | {1 }
	Port: get_centroid_sh_Loop : possible_c_y | {1 }
	Port: get_centroid_sh_Loop : c_read | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln124 : 1
		h : 1
		br_ln124 : 2
		zext_ln126 : 1
		zext_ln126_1 : 1
		zext_ln126_2 : 1
		icmp_ln126 : 2
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		ret_ln122 : 4
	State 3
		zext_ln125 : 1
		icmp_ln125 : 1
		v : 1
		br_ln125 : 2
		icmp_ln126_1 : 2
		and_ln126 : 3
		shl_ln : 1
		add_ln127 : 2
		zext_ln127_1 : 3
		micro_roi_data_V_add : 4
		micro_roi_data_V_loa : 5
	State 4
		icmp_ln895 : 1
		v_sum : 1
		h_sum : 1
		p_sum : 1
		v_sum_4 : 2
		and_ln895 : 2
		v_sum_5 : 2
		h_sum_4 : 2
		h_sum_5 : 2
		p_sum_4 : 2
		p_sum_5 : 2
		empty : 1
		store_ln125 : 3
		store_ln125 : 3
		store_ln125 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |         v_sum_4_fu_366        |    0    |    32   |
|          |         v_sum_5_fu_378        |    0    |    32   |
|  select  |         h_sum_4_fu_386        |    0    |    32   |
|          |         h_sum_5_fu_393        |    0    |    32   |
|          |         p_sum_4_fu_401        |    0    |    32   |
|          |         p_sum_5_fu_408        |    0    |    32   |
|----------|-------------------------------|---------|---------|
|          |            h_fu_254           |    0    |    15   |
|          |            v_fu_305           |    0    |    15   |
|    add   |        add_ln127_fu_329       |    0    |    14   |
|          |          v_sum_fu_349         |    0    |    39   |
|          |          h_sum_fu_355         |    0    |    39   |
|          |          p_sum_fu_360         |    0    |    39   |
|----------|-------------------------------|---------|---------|
|          |       icmp_ln124_fu_248       |    0    |    11   |
|          |       icmp_ln126_fu_272       |    0    |    13   |
|   icmp   |       icmp_ln125_fu_299       |    0    |    11   |
|          |      icmp_ln126_1_fu_311      |    0    |    11   |
|          |       icmp_ln895_fu_343       |    0    |    11   |
|----------|-------------------------------|---------|---------|
|    and   |        and_ln126_fu_316       |    0    |    2    |
|          |        and_ln895_fu_373       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |      c_read_1_read_fu_106     |    0    |    0    |
|          | possible_c_y_read_read_fu_112 |    0    |    0    |
|          | possible_c_x_read_read_fu_118 |    0    |    0    |
|   read   |  v_offset_read_1_read_fu_124  |    0    |    0    |
|          |   h_offset_read_read_fu_130   |    0    |    0    |
|          |    h_limit_read_read_fu_136   |    0    |    0    |
|          |    v_limit_read_read_fu_142   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |    write_ln122_write_fu_148   |    0    |    0    |
|          |    write_ln122_write_fu_156   |    0    |    0    |
|   write  |    write_ln122_write_fu_164   |    0    |    0    |
|          |    write_ln122_write_fu_172   |    0    |    0    |
|          |    write_ln122_write_fu_180   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       zext_ln126_fu_260       |    0    |    0    |
|          |      zext_ln126_1_fu_264      |    0    |    0    |
|   zext   |      zext_ln126_2_fu_268      |    0    |    0    |
|          |       zext_ln125_fu_295       |    0    |    0    |
|          |      zext_ln127_1_fu_334      |    0    |    0    |
|          |       zext_ln127_fu_339       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           mrv_fu_277          |    0    |    0    |
|insertvalue|          mrv_1_fu_283         |    0    |    0    |
|          |          mrv_2_fu_289         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|         shl_ln_fu_321         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   414   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      and_ln126_reg_493     |    1   |
|     h_0_i_i_i_i_reg_201    |    6   |
|    h_limit_read_reg_452    |   16   |
|          h_reg_465         |    6   |
|       h_sum_3_reg_438      |   32   |
|     icmp_ln126_reg_480     |    1   |
|micro_roi_data_V_add_reg_501|   10   |
|       p_sum_3_reg_431      |   32   |
|     v_0_i_i_i_i_reg_212    |    5   |
|    v_limit_read_reg_457    |    8   |
|          v_reg_488         |    5   |
|       v_sum_3_reg_445      |   32   |
|    zext_ln126_1_reg_475    |   10   |
|     zext_ln126_reg_470     |   32   |
+----------------------------+--------+
|            Total           |   196  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_195  |  p0  |   2  |  10  |   20   ||    9    |
| v_0_i_i_i_i_reg_212 |  p0  |   2  |   5  |   10   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   30   ||  3.538  ||    18   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   414  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   196  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   196  |   432  |
+-----------+--------+--------+--------+
