###############################################################
#  Generated by:      Cadence Encounter 09.12-s159_1
#  OS:                Linux x86_64(Host ID ug179.eecg)
#  Generated on:      Mon Mar 23 20:36:55 2015
#  Command:           defOut -floorplan -netlist -routing control.def
###############################################################
VERSION 5.7 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN control ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 2.800 ;
    DESIGN FE_CORE_BOX_UR_X REAL 132.093 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 2.800 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 53.200 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 134593 55700 ) ;

ROW CORE_ROW_0 CORE 2800 2800 N DO 92 BY 1 STEP 1400 0
 ;
ROW CORE_ROW_1 CORE 2800 15400 FS DO 92 BY 1 STEP 1400 0
 ;
ROW CORE_ROW_2 CORE 2800 28000 N DO 92 BY 1 STEP 1400 0
 ;
ROW CORE_ROW_3 CORE 2800 40600 FS DO 92 BY 1 STEP 1400 0
 ;

TRACKS X 700 DO 96 STEP 1400 LAYER met3 ;
TRACKS Y 700 DO 40 STEP 1400 LAYER met3 ;
TRACKS Y 700 DO 40 STEP 1400 LAYER met2 ;
TRACKS X 700 DO 96 STEP 1400 LAYER met2 ;
TRACKS X 700 DO 96 STEP 1400 LAYER met1 ;
TRACKS Y 700 DO 40 STEP 1400 LAYER met1 ;

GCELLGRID Y 55701 DO 1 STEP 30626 ;
GCELLGRID Y -1 DO 2 STEP 25076 ;
GCELLGRID X 134594 DO 1 STEP 34519 ;
GCELLGRID X 50075 DO 3 STEP 25000 ;
GCELLGRID X -1 DO 2 STEP 25076 ;

COMPONENTS 58 ;
- waddr_reg\[0\] latsp2 + PLACED ( 11200 28000 ) N
 ;
- waddr_reg\[1\] latsp2 + PLACED ( 57400 28000 ) FN
 ;
- opcode_reg\[0\] latsp2 + PLACED ( 77000 40600 ) FS
 ;
- opcode_reg\[1\] latsp2 + PLACED ( 91000 28000 ) N
 ;
- opcode_reg\[2\] latsp2 + PLACED ( 98000 2800 ) N
 ;
- aaddr_reg\[0\] latsp2 + PLACED ( 4200 15400 ) FS
 ;
- aaddr_reg\[1\] latsp2 + PLACED ( 26600 15400 ) FS
 ;
- shctl_reg\[0\] latsp2 + PLACED ( 2800 2800 ) FN
 ;
- shctl_reg\[1\] latsp2 + PLACED ( 19600 2800 ) FN
 ;
- opsel_reg\[0\] latsp2 + PLACED ( 71400 2800 ) N
 ;
- opsel_reg\[1\] latsp2 + PLACED ( 81200 15400 ) FS
 ;
- baddr_reg\[0\] latsp2 + PLACED ( 40600 28000 ) N
 ;
- baddr_reg\[1\] latsp2 + PLACED ( 74200 28000 ) FN
 ;
- U48 invp1 + PLACED ( 119000 2800 ) N
 ;
- U49 na4p1 + PLACED ( 106400 40600 ) FS
 ;
- U50 an2p2 + PLACED ( 88200 2800 ) FN
 ;
- U51 invp1 + PLACED ( 95200 2800 ) FN
 ;
- U52 na2p1 + PLACED ( 106400 15400 ) FS
 ;
- U53 invp1 + PLACED ( 110600 15400 ) S
 ;
- U54 ao211p1 + PLACED ( 121800 2800 ) N
 ;
- U55 invp1 + PLACED ( 113400 15400 ) FS
 ;
- U56 na2p1 + PLACED ( 127400 15400 ) S
 ;
- U57 na2p1 + PLACED ( 127400 28000 ) N
 ;
- U58 na2p1 + PLACED ( 113400 28000 ) N
 ;
- U59 na2p1 + PLACED ( 120400 15400 ) S
 ;
- U60 invp1 + PLACED ( 124600 15400 ) S
 ;
- U61 na2p1 + PLACED ( 116200 15400 ) FS
 ;
- U62 na2p1 + PLACED ( 98000 15400 ) S
 ;
- U63 na2p1 + PLACED ( 102200 40600 ) FS
 ;
- U64 na2p1 + PLACED ( 102200 15400 ) S
 ;
- U65 no2p1 + PLACED ( 114800 2800 ) FN
 ;
- U66 ao211p1 + PLACED ( 117600 28000 ) FN
 ;
- U67 no2p1 + PLACED ( 113400 40600 ) FS
 ;
- U68 na2p1 + PLACED ( 127400 40600 ) S
 ;
- U69 na3p1 + PLACED ( 117600 40600 ) FS
 ;
- U70 or2p1 + PLACED ( 107800 28000 ) N
 ;
- U71 invp1 + PLACED ( 58800 15400 ) FS
 ;
- U72 invp1 + PLACED ( 49000 15400 ) FS
 ;
- U73 invp1 + PLACED ( 23800 15400 ) S
 ;
- U74 invp1 + PLACED ( 21000 15400 ) S
 ;
- I3\/U20 an3p1 + PLACED ( 57400 40600 ) FS
 ;
- I3\/U21 an3p1 + PLACED ( 50400 40600 ) S
 ;
- I3\/U22 an3p1 + PLACED ( 26600 40600 ) S
 ;
- I3\/U23 an3p1 + PLACED ( 28000 28000 ) FN
 ;
- I3\/U24 invp1 + PLACED ( 37800 28000 ) FN
 ;
- I3\/U25 invp1 + PLACED ( 35000 28000 ) N
 ;
- I2\/U20 an3p1 + PLACED ( 74200 15400 ) S
 ;
- I2\/U21 an3p1 + PLACED ( 61600 15400 ) S
 ;
- I2\/U22 an3p1 + PLACED ( 51800 15400 ) S
 ;
- I2\/U23 an3p1 + PLACED ( 64400 2800 ) FN
 ;
- I2\/U24 invp1 + PLACED ( 71400 15400 ) S
 ;
- I2\/U25 invp1 + PLACED ( 68600 15400 ) S
 ;
- I1\/U20 an3p1 + PLACED ( 57400 2800 ) N
 ;
- I1\/U21 an3p1 + PLACED ( 50400 2800 ) N
 ;
- I1\/U22 an3p1 + PLACED ( 36400 2800 ) FN
 ;
- I1\/U23 an3p1 + PLACED ( 43400 2800 ) FN
 ;
- I1\/U24 invp1 + PLACED ( 43400 15400 ) FS
 ;
- I1\/U25 invp1 + PLACED ( 46200 15400 ) FS
 ;
END COMPONENTS

PINS 55 ;
- phi1 + NET phi1 + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 22600 ) E ;
- phi2 + NET phi2 + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 25400 ) E ;
- ctrl[6] + NET ctrl[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 19800 ) E ;
- ctrl[5] + NET ctrl[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 17000 ) E ;
- ctrl[4] + NET ctrl[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 14200 ) E ;
- ctrl[3] + NET ctrl[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 11400 ) E ;
- ctrl[2] + NET ctrl[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 8600 ) E ;
- ctrl[1] + NET ctrl[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 5800 ) E ;
- ctrl[0] + NET ctrl[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 3000 ) E ;
- L[3] + NET N[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 95400 0 ) N ;
- L[2] + NET L[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 98200 0 ) N ;
- L[1] + NET L[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 101000 0 ) N ;
- L[0] + NET VDD + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 103800 0 ) N ;
- M[3] + NET M[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 106600 0 ) N ;
- M[2] + NET M[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 109400 0 ) N ;
- M[1] + NET M[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 112200 0 ) N ;
- M[0] + NET M[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 115000 0 ) N ;
- N[3] + NET N[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 120600 0 ) N ;
- N[2] + NET N[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 123400 0 ) N ;
- N[1] + NET N[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 126200 0 ) N ;
- N[0] + NET N[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 129000 0 ) N ;
- ARdEn[3] + NET ARdEn[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 70200 0 ) N ;
- ARdEn[2] + NET ARdEn[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 56200 0 ) N ;
- ARdEn[1] + NET ARdEn[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 39400 0 ) N ;
- ARdEn[0] + NET ARdEn[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 25400 0 ) N ;
- BRdEn[3] + NET BRdEn[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 67400 0 ) N ;
- BRdEn[2] + NET BRdEn[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 53400 0 ) N ;
- BRdEn[1] + NET BRdEn[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 36600 0 ) N ;
- BRdEn[0] + NET BRdEn[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 22600 0 ) N ;
- WriteEn[3] + NET notFBEn[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 59000 0 ) N ;
- WriteEn[2] + NET notFBEn[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 45000 0 ) N ;
- WriteEn[1] + NET notFBEn[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 28200 0 ) N ;
- WriteEn[0] + NET notFBEn[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 14200 0 ) N ;
- FBEn[3] + NET FBEn[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 64600 0 ) N ;
- FBEn[2] + NET FBEn[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 50600 0 ) N ;
- FBEn[1] + NET FBEn[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 33800 0 ) N ;
- FBEn[0] + NET FBEn[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 19800 0 ) N ;
- notFBEn[3] + NET notFBEn[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 61800 0 ) N ;
- notFBEn[2] + NET notFBEn[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 47800 0 ) N ;
- notFBEn[1] + NET notFBEn[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 31000 0 ) N ;
- notFBEn[0] + NET notFBEn[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 17000 0 ) N ;
- ASelect + NET ASelect + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 89800 0 ) N ;
- BSelect + NET BSelect + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 78600 0 ) N ;
- DSelect + NET DSelect + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 81400 0 ) N ;
- zeroSelect + NET zeroSelect + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 92600 0 ) N ;
- shl + NET shl + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 5800 0 ) N ;
- notshl + NET notshl + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 3000 0 ) N ;
- shr + NET shr + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 8600 0 ) N ;
- notshr + NET notshr + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 11400 0 ) N ;
- phi1_1 + NET phi1 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 42200 0 ) N ;
- phi1_2 + NET phi1 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 87000 0 ) N ;
- phi1_3 + NET phi1 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 75800 0 ) N ;
- notphi1_1 + NET notphi1_2 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 84200 0 ) N ;
- notphi1_2 + NET notphi1_2 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 73000 0 ) N ;
- phi2_1 + NET phi2 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 117800 0 ) N ;
END PINS

SPECIALNETS 2 ;
- VSS  ( * VSS )
  + ROUTED met1 1150 + SHAPE FOLLOWPIN ( 2800 3375 ) ( 131600 * )
    NEW met1 2300 + SHAPE FOLLOWPIN ( 2800 28000 ) ( 131600 * )
    NEW met1 1150 + SHAPE FOLLOWPIN ( 2800 52625 ) ( 131600 * )
  + USE GROUND
 ;
- VDD  ( * VDD )
  + ROUTED met1 2300 + SHAPE FOLLOWPIN ( 2800 15400 ) ( 131600 * )
    NEW met1 2300 + SHAPE FOLLOWPIN ( 2800 40600 ) ( 131600 * )
  + USE POWER
 ;
END SPECIALNETS

NETS 74 ;
- ctrl[6]
  ( PIN ctrl[6] ) ( opcode_reg\[2\] D )
  + ROUTED met3 ( 300 19800 0 ) ( 7700 * )
    NEW met3 ( 7700 18900 ) ( * 19800 )
    NEW met3 ( 7700 18900 ) ( 42700 * ) M2_M3
    NEW met2 ( 42700 16100 ) ( * 18900 )
    NEW met3 ( 42700 16100 ) ( 101500 * ) M2_M3
    NEW met2 ( 101500 10500 ) ( * 16100 )
    NEW met2 ( 101500 10500 ) ( 102900 * )
    NEW met2 ( 102900 8400 ) ( * 10500 )
    NEW met3 ( 42700 16100 ) M2_M3
    NEW met2 ( 102900 8400 ) M2_M1
 ;
- ctrl[5]
  ( PIN ctrl[5] ) ( opsel_reg\[1\] D ) ( opcode_reg\[1\] D )
  + ROUTED met3 ( 86100 27300 ) ( 95900 * ) M2_M3
    NEW met2 ( 95900 27300 ) ( * 33600 ) M2_M1
    NEW met3 ( 300 17000 0 ) ( 25900 * )
    NEW met3 ( 25900 17000 ) ( * 17500 )
    NEW met3 ( 25900 17500 ) ( 86100 * ) M2_M3
    NEW met2 ( 86100 17500 ) ( * 22400 ) M2_M1
    NEW met2 ( 86100 22400 ) ( * 27300 ) M2_M3
 ;
- ctrl[4]
  ( PIN ctrl[4] ) ( opsel_reg\[0\] D ) ( opcode_reg\[0\] D )
  + ROUTED met2 ( 81900 13300 ) ( * 47600 ) M2_M1
    NEW met3 ( 300 14200 0 ) ( 6300 * )
    NEW met3 ( 6300 14200 ) ( * 14700 )
    NEW met3 ( 6300 14700 ) ( 18900 * ) M2_M3
    NEW met2 ( 18900 14700 ) ( * 21700 ) M2_M3
    NEW met3 ( 18900 21700 ) ( 63700 * ) M2_M3
    NEW met2 ( 63700 13300 ) ( * 21700 )
    NEW met3 ( 63700 13300 ) ( 76300 * ) M2_M3
    NEW met3 ( 76300 13300 ) ( 81900 * ) M2_M3
    NEW met2 ( 76300 8400 ) ( * 13300 )
    NEW met3 ( 63700 13300 ) M2_M3
    NEW met2 ( 76300 8400 ) M2_M1
 ;
- ctrl[3]
  ( PIN ctrl[3] ) ( baddr_reg\[1\] D ) ( waddr_reg\[1\] D )
  + ROUTED met3 ( 69300 31500 ) ( 86100 * ) M2_M3
    NEW met2 ( 86100 31500 ) ( * 33600 ) M2_M1
    NEW met3 ( 300 11400 0 ) ( 7700 * )
    NEW met3 ( 7700 11400 ) ( * 13300 ) M2_M3
    NEW met2 ( 7700 13300 ) ( * 27300 ) M2_M3
    NEW met3 ( 7700 27300 ) ( 69300 * ) M2_M3
    NEW met2 ( 69300 27300 ) ( * 31500 ) M2_M3
    NEW met2 ( 69300 31500 ) ( * 33600 ) M2_M1
 ;
- ctrl[2]
  ( PIN ctrl[2] ) ( baddr_reg\[0\] D ) ( waddr_reg\[0\] D )
  + ROUTED met3 ( 16100 31500 ) ( 45500 * ) M2_M3
    NEW met2 ( 45500 31500 ) ( * 33600 ) M2_M1
    NEW met3 ( 300 8600 0 ) ( 700 * ) M2_M3
    NEW met2 ( 700 8600 ) ( * 31500 ) M2_M3
    NEW met3 ( 700 31500 ) ( 16100 * ) M2_M3
    NEW met2 ( 16100 31500 ) ( * 33600 ) M2_M1
 ;
- ctrl[1]
  ( PIN ctrl[1] ) ( shctl_reg\[1\] D ) ( aaddr_reg\[1\] D )
  + ROUTED met3 ( 300 5800 0 ) ( 13300 * )
    NEW met3 ( 13300 5800 ) ( * 7700 )
    NEW met3 ( 13300 7700 ) ( 17500 * )
    NEW met3 ( 17500 6300 ) ( * 7700 )
    NEW met3 ( 17500 6300 ) ( 31500 * ) M2_M3
    NEW met2 ( 31500 6300 ) ( * 8400 ) M2_M1
    NEW met2 ( 31500 8400 ) ( * 22400 ) M2_M1
 ;
- ctrl[0]
  ( PIN ctrl[0] ) ( shctl_reg\[0\] D ) ( aaddr_reg\[0\] D )
  + ROUTED met3 ( 9100 20300 ) ( 14700 * ) M2_M3
    NEW met2 ( 9100 20300 ) ( * 22400 ) M2_M1
    NEW met3 ( 300 3000 0 ) ( 16100 * )
    NEW met3 ( 16100 3000 ) ( * 6300 )
    NEW met3 ( 14700 6300 ) ( 16100 * )
    NEW met2 ( 14700 6300 ) ( * 8400 ) M2_M1
    NEW met2 ( 14700 8400 ) ( * 20300 )
    NEW met3 ( 9100 20300 ) M2_M3
    NEW met3 ( 14700 6300 ) M2_M3
 ;
- L[2]
  ( PIN L[2] ) ( U62 NQ )
  + ROUTED met2 ( 100100 10500 ) ( * 18200 ) M2_M1
    NEW met2 ( 98700 10500 ) ( 100100 * )
    NEW met2 ( 98700 6300 ) ( * 10500 )
    NEW met2 ( 98200 6300 ) ( 98700 * )
    NEW met2 ( 98200 300 0 ) ( * 6300 )
 ;
- L[1]
  ( PIN L[1] ) ( U64 NQ )
  + ROUTED met2 ( 104300 7700 ) ( * 18200 ) M2_M1
    NEW met3 ( 104300 6300 ) ( * 7700 ) M2_M3
    NEW met3 ( 101000 6300 ) ( 104300 * )
    NEW met2 ( 101000 300 0 ) ( * 6300 ) M2_M3
 ;
- M[3]
  ( PIN M[3] ) ( U66 Q ) ( U65 B )
  + ROUTED met2 ( 116900 3500 ) ( * 8400 ) M2_M1
    NEW met3 ( 106600 3500 ) ( 116900 * ) M2_M3
    NEW met2 ( 106600 300 0 ) ( * 3500 ) M2_M3
    NEW met2 ( 118300 25900 ) ( * 32200 ) M2_M1
    NEW met2 ( 116900 25900 ) ( 118300 * )
    NEW met2 ( 116900 8400 ) ( * 25900 )
 ;
- M[2]
  ( PIN M[2] ) ( U54 Q ) ( U53 A )
  + ROUTED met2 ( 130900 700 ) ( * 7000 ) M2_M1
    NEW met1 ( 109400 700 ) ( 130900 * ) M2_M1
    NEW met2 ( 109400 300 0 ) ( * 700 ) M2_M1
    NEW met2 ( 130900 7000 ) ( * 20300 ) M2_M3
    NEW met3 ( 112700 20300 ) ( 130900 * )
    NEW met2 ( 112700 20300 ) ( * 22400 ) M2_M1
    NEW met3 ( 112700 20300 ) M2_M3
 ;
- M[1]
  ( PIN M[1] ) ( U52 NQ )
  + ROUTED met2 ( 108500 6300 ) ( * 18200 ) M2_M1
    NEW met3 ( 108500 6300 ) ( 112200 * ) M2_M3
    NEW met2 ( 112200 300 0 ) ( * 6300 )
    NEW met3 ( 108500 6300 ) M2_M3
 ;
- M[0]
  ( PIN M[0] ) ( U59 NQ )
  + ROUTED met2 ( 121100 18200 ) ( 122500 * ) M2_M1
    NEW met2 ( 121100 9100 ) ( * 18200 )
    NEW met3 ( 121100 6300 ) ( * 9100 ) M2_M3
    NEW met3 ( 115000 6300 ) ( 121100 * )
    NEW met2 ( 115000 300 0 ) ( * 6300 ) M2_M3
 ;
- N[3]
  ( PIN N[3] ) ( U48 NQ )
  + ROUTED met2 ( 118300 3500 ) ( * 7000 )
    NEW met2 ( 118300 7000 ) ( 121100 * ) M2_M1
    NEW met3 ( 118300 3500 ) ( 120600 * ) M2_M3
    NEW met2 ( 120600 300 0 ) ( * 3500 )
    NEW met3 ( 118300 3500 ) M2_M3
 ;
- N[2]
  ( PIN N[2] ) ( U56 NQ ) ( U54 B )
  + ROUTED met2 ( 123900 7000 ) ( * 8400 ) M2_M1
    NEW met2 ( 123400 7000 ) ( 123900 * )
    NEW met2 ( 123400 300 0 ) ( * 7000 )
    NEW met2 ( 129500 11900 ) ( * 18200 ) M2_M1
    NEW met3 ( 123900 11900 ) ( 129500 * ) M2_M3
    NEW met2 ( 123900 8400 ) ( * 11900 ) M2_M3
 ;
- N[1]
  ( PIN N[1] ) ( PIN L[3] ) ( U49 NQ )
  + ROUTED met3 ( 97300 4900 ) ( 105700 * )
    NEW met3 ( 97300 4900 ) ( * 6300 )
    NEW met3 ( 95900 6300 ) ( 97300 * )
    NEW met2 ( 95900 4900 ) ( * 6300 ) M2_M3
    NEW met2 ( 95400 4900 ) ( 95900 * )
    NEW met2 ( 95400 300 0 ) ( * 4900 )
    NEW met2 ( 111300 24500 ) ( * 43400 ) M2_M1
    NEW met3 ( 105700 24500 ) ( 111300 * ) M2_M3
    NEW met2 ( 105700 7700 ) ( * 24500 ) M2_M3
    NEW met3 ( 105700 4900 ) ( * 7700 ) M2_M3
    NEW met3 ( 105700 4900 ) ( 126200 * ) M2_M3
    NEW met2 ( 126200 300 0 ) ( * 4900 )
 ;
- N[0]
  ( PIN N[0] ) ( U68 NQ ) ( U66 B ) ( U60 A )
  + ROUTED met2 ( 126700 6300 ) ( * 23800 ) M2_M1
    NEW met3 ( 126700 6300 ) ( 129000 * ) M2_M3
    NEW met2 ( 129000 300 0 ) ( * 6300 )
    NEW met2 ( 125300 28700 ) ( * 33600 ) M2_M1
    NEW met2 ( 125300 28700 ) ( 126700 * )
    NEW met2 ( 126700 23800 ) ( * 28700 )
    NEW met1 ( 126700 46200 ) ( 128100 * 0 )
    NEW met2 ( 126700 42700 ) ( * 46200 ) M2_M1
    NEW met2 ( 125300 42700 ) ( 126700 * )
    NEW met2 ( 125300 33600 ) ( * 42700 )
    NEW met3 ( 126700 6300 ) M2_M3
 ;
- ARdEn[3]
  ( PIN ARdEn[3] ) ( I1\/U20 Q )
  + ROUTED met2 ( 63700 8400 ) ( * 10500 ) M2_M3
    NEW met3 ( 63700 10500 ) ( 66500 * ) M2_M3
    NEW met2 ( 66500 6300 ) ( * 10500 )
    NEW met3 ( 66500 6300 ) ( 70200 * ) M2_M3
    NEW met2 ( 70200 300 0 ) ( * 6300 )
    NEW met2 ( 63700 8400 ) M2_M1
    NEW met3 ( 66500 6300 ) M2_M3
 ;
- ARdEn[2]
  ( PIN ARdEn[2] ) ( I1\/U21 Q )
  + ROUTED met2 ( 56700 6300 ) ( * 7000 ) M2_M1
    NEW met2 ( 56200 6300 ) ( 56700 * )
    NEW met2 ( 56200 300 0 ) ( * 6300 )
 ;
- ARdEn[1]
  ( PIN ARdEn[1] ) ( I1\/U22 Q )
  + ROUTED met2 ( 37100 8400 ) ( 38500 * )
    NEW met2 ( 38500 6300 ) ( * 8400 )
    NEW met2 ( 38500 6300 ) ( 39400 * )
    NEW met2 ( 39400 300 0 ) ( * 6300 )
    NEW met2 ( 37100 8400 ) M2_M1
 ;
- ARdEn[0]
  ( PIN ARdEn[0] ) ( I1\/U23 Q )
  + ROUTED met2 ( 44100 8400 ) ( * 11900 ) M2_M3
    NEW met3 ( 25400 11900 ) ( 44100 * )
    NEW met2 ( 25400 300 0 ) ( * 11900 ) M2_M3
    NEW met2 ( 44100 8400 ) M2_M1
 ;
- BRdEn[3]
  ( PIN BRdEn[3] ) ( I2\/U20 Q )
  + ROUTED met2 ( 74900 4900 ) ( * 18200 ) M2_M1
    NEW met3 ( 67400 4900 ) ( 74900 * ) M2_M3
    NEW met2 ( 67400 300 0 ) ( * 4900 ) M2_M3
 ;
- BRdEn[2]
  ( PIN BRdEn[2] ) ( I2\/U21 Q )
  + ROUTED met2 ( 62300 11900 ) ( * 18200 ) M2_M1
    NEW met3 ( 55300 11900 ) ( 62300 * ) M2_M3
    NEW met2 ( 55300 7700 ) ( * 11900 ) M2_M3
    NEW met3 ( 55300 6300 ) ( * 7700 ) M2_M3
    NEW met3 ( 53400 6300 ) ( 55300 * )
    NEW met2 ( 53400 300 0 ) ( * 6300 ) M2_M3
 ;
- BRdEn[1]
  ( PIN BRdEn[1] ) ( I2\/U22 Q )
  + ROUTED met2 ( 52500 13300 ) ( * 18200 ) M2_M1
    NEW met3 ( 35700 13300 ) ( 52500 * ) M2_M3
    NEW met2 ( 35700 6300 ) ( * 13300 ) M2_M3
    NEW met2 ( 35700 6300 ) ( 36600 * )
    NEW met2 ( 36600 300 0 ) ( * 6300 )
 ;
- BRdEn[0]
  ( PIN BRdEn[0] ) ( I2\/U23 Q )
  + ROUTED met2 ( 65100 8400 ) ( * 14700 ) M2_M3
    NEW met3 ( 30100 14700 ) ( 65100 * )
    NEW met2 ( 30100 2100 ) ( * 14700 ) M2_M3
    NEW met3 ( 23100 2100 ) ( 30100 * ) M2_M3
    NEW met2 ( 22600 2100 ) ( 23100 * ) M2_M3
    NEW met2 ( 22600 300 0 ) ( * 2100 )
    NEW met2 ( 65100 8400 ) M2_M1
 ;
- FBEn[3]
  ( PIN FBEn[3] ) ( U71 NQ )
  + ROUTED met2 ( 60900 10500 ) ( * 18200 ) M2_M1
    NEW met2 ( 60900 10500 ) ( 62300 * )
    NEW met2 ( 62300 6300 ) ( * 10500 )
    NEW met3 ( 62300 6300 ) ( 64600 * ) M2_M3
    NEW met2 ( 64600 300 0 ) ( * 6300 )
    NEW met3 ( 62300 6300 ) M2_M3
 ;
- FBEn[2]
  ( PIN FBEn[2] ) ( U72 NQ )
  + ROUTED met2 ( 51100 4900 ) ( * 18200 ) M2_M1
    NEW met2 ( 50600 4900 ) ( 51100 * )
    NEW met2 ( 50600 300 0 ) ( * 4900 )
 ;
- FBEn[1]
  ( PIN FBEn[1] ) ( U73 NQ )
  + ROUTED met2 ( 24500 13300 ) ( * 18200 ) M2_M1
    NEW met3 ( 24500 13300 ) ( 32900 * ) M2_M3
    NEW met2 ( 32900 6300 ) ( * 13300 )
    NEW met2 ( 32900 6300 ) ( 33800 * )
    NEW met2 ( 33800 300 0 ) ( * 6300 )
    NEW met3 ( 24500 13300 ) M2_M3
 ;
- FBEn[0]
  ( PIN FBEn[0] ) ( U74 NQ )
  + ROUTED met2 ( 21700 6300 ) ( * 18200 ) M2_M1
    NEW met2 ( 19800 6300 ) ( 21700 * )
    NEW met2 ( 19800 300 0 ) ( * 6300 )
 ;
- notFBEn[3]
  ( PIN notFBEn[3] ) ( PIN WriteEn[3] ) ( I3\/U20 Q ) ( U71 A )
  + ROUTED met2 ( 59000 300 0 ) ( * 700 ) M2_M1
    NEW met2 ( 59500 14700 ) ( * 23800 ) M2_M1
    NEW met2 ( 58100 14700 ) ( 59500 * )
    NEW met2 ( 58100 10500 ) ( * 14700 )
    NEW met3 ( 58100 6300 ) ( * 10500 ) M2_M3
    NEW met2 ( 58100 2100 ) ( * 6300 ) M2_M3
    NEW met2 ( 58100 2100 ) ( 59000 * )
    NEW met2 ( 59000 700 ) ( * 2100 )
    NEW met1 ( 59000 700 ) ( 61800 * ) M2_M1
    NEW met2 ( 61800 300 0 ) ( * 700 )
    NEW met2 ( 63700 41300 ) ( * 43400 ) M2_M1
    NEW met3 ( 59500 41300 ) ( 63700 * ) M2_M3
    NEW met2 ( 59500 23800 ) ( * 41300 ) M2_M3
 ;
- notFBEn[2]
  ( PIN notFBEn[2] ) ( PIN WriteEn[2] ) ( I3\/U21 Q ) ( U72 A )
  + ROUTED met2 ( 45000 300 0 ) ( * 700 ) M2_M1
    NEW met2 ( 49700 10500 ) ( * 22400 ) M2_M1
    NEW met3 ( 49700 9100 ) ( * 10500 ) M2_M3
    NEW met3 ( 45500 9100 ) ( 49700 * )
    NEW met2 ( 45500 3500 ) ( * 9100 ) M2_M3
    NEW met2 ( 45000 700 ) ( * 3500 )
    NEW met2 ( 45000 3500 ) ( 45500 * )
    NEW met1 ( 45000 700 ) ( 47800 * ) M2_M1
    NEW met2 ( 47800 300 0 ) ( * 700 )
    NEW met2 ( 51100 31500 ) ( * 43400 ) M2_M1
    NEW met2 ( 49700 31500 ) ( 51100 * )
    NEW met2 ( 49700 22400 ) ( * 31500 )
 ;
- notFBEn[1]
  ( PIN notFBEn[1] ) ( PIN WriteEn[1] ) ( I3\/U22 Q ) ( U73 A )
  + ROUTED met2 ( 28200 300 0 ) ( * 700 ) M2_M1
    NEW met2 ( 25900 14700 ) ( * 23800 ) M2_M1
    NEW met3 ( 25900 14700 ) ( 28700 * ) M2_M3
    NEW met2 ( 28700 6300 ) ( * 14700 )
    NEW met2 ( 28200 700 ) ( * 6300 )
    NEW met2 ( 28200 6300 ) ( 28700 * )
    NEW met1 ( 28200 700 ) ( 31000 * ) M2_M1
    NEW met2 ( 31000 300 0 ) ( * 700 )
    NEW met1 ( 25900 43400 ) ( 27300 * 0 )
    NEW met2 ( 25900 23800 ) ( * 43400 ) M2_M1
    NEW met3 ( 25900 14700 ) M2_M3
 ;
- notFBEn[0]
  ( PIN notFBEn[0] ) ( PIN WriteEn[0] ) ( I3\/U23 Q ) ( U74 A )
  + ROUTED met1 ( 14200 700 ) ( 17000 * ) M2_M1
    NEW met2 ( 14200 300 0 ) ( * 700 ) M2_M1
    NEW met2 ( 23100 13300 ) ( * 22400 ) M2_M1
    NEW met3 ( 16100 13300 ) ( 23100 * ) M2_M3
    NEW met2 ( 16100 2100 ) ( * 13300 ) M2_M3
    NEW met2 ( 16100 2100 ) ( 17000 * )
    NEW met2 ( 17000 700 ) ( * 2100 )
    NEW met2 ( 17000 300 0 ) ( * 700 )
    NEW met2 ( 28700 30100 ) ( * 32200 ) M2_M1
    NEW met3 ( 23100 30100 ) ( 28700 * ) M2_M3
    NEW met2 ( 23100 22400 ) ( * 30100 ) M2_M3
 ;
- phi1
  ( PIN phi1_3 ) ( PIN phi1_2 ) ( PIN phi1_1 ) ( PIN phi1 ) ( I1\/U23 C )
  ( I1\/U22 C ) ( I1\/U21 C ) ( I1\/U20 C ) ( I2\/U23 C ) ( I2\/U22 C )
  ( I2\/U21 C ) ( I2\/U20 C ) ( U51 A ) ( shctl_reg\[1\] G )
  ( shctl_reg\[0\] G ) ( opcode_reg\[2\] G ) ( opcode_reg\[1\] G )
  ( opcode_reg\[0\] G ) ( waddr_reg\[1\] G ) ( waddr_reg\[0\] G )
  + ROUTED met2 ( 58100 17500 ) ( * 22400 ) M2_M1
    NEW met2 ( 56700 8400 ) ( * 17500 )
    NEW met2 ( 56700 17500 ) ( 58100 * )
    NEW met2 ( 56700 8400 ) ( 58100 * ) M2_M1
    NEW met1 ( 49700 8400 0 ) ( 51100 * 0 )
    NEW met2 ( 42700 6300 ) ( * 8400 ) M2_M1
    NEW met2 ( 48300 6300 ) ( 49700 * )
    NEW met2 ( 49700 6300 ) ( * 8400 ) M2_M1
    NEW met2 ( 80500 22400 ) ( * 24500 ) M2_M3
    NEW met2 ( 58100 22400 ) ( * 24500 ) M2_M3
    NEW met2 ( 70700 8400 ) ( * 9100 )
    NEW met3 ( 48300 2100 ) ( 72100 * ) M2_M3
    NEW met2 ( 48300 2100 ) ( * 4900 ) M2_M3
    NEW met2 ( 48300 4900 ) ( * 6300 )
    NEW met3 ( 45500 4900 ) ( 48300 * )
    NEW met3 ( 45500 4900 ) ( * 6300 )
    NEW met3 ( 42700 6300 ) ( 45500 * )
    NEW met2 ( 42200 6300 ) ( 42700 * ) M2_M3
    NEW met2 ( 42200 300 0 ) ( * 6300 )
    NEW met2 ( 87000 300 0 ) ( * 2100 ) M2_M3
    NEW met2 ( 67900 18900 ) ( * 22400 ) M2_M1
    NEW met2 ( 67900 22400 ) ( * 24500 ) M2_M3
    NEW met3 ( 67900 18900 ) ( 70700 * ) M2_M3
    NEW met2 ( 70700 9100 ) ( * 18900 )
    NEW met2 ( 70700 9100 ) ( 72100 * )
    NEW met2 ( 72100 2100 ) ( * 9100 )
    NEW met3 ( 72100 2100 ) ( 75800 * ) M2_M3
    NEW met3 ( 75800 2100 ) ( 87000 * )
    NEW met2 ( 75800 300 0 ) ( * 2100 )
    NEW met2 ( 97300 8400 ) ( * 9100 ) M2_M3
    NEW met3 ( 72100 44100 ) ( 79100 * ) M2_M3
    NEW met2 ( 79100 44100 ) ( * 46200 ) M2_M1
    NEW met2 ( 93100 30100 ) ( * 33600 ) M2_M1
    NEW met3 ( 72100 24500 ) ( 80500 * )
    NEW met2 ( 80500 24500 ) ( * 30100 ) M2_M3
    NEW met3 ( 80500 30100 ) ( 93100 * ) M2_M3
    NEW met3 ( 93100 30100 ) ( 94500 * ) M2_M3
    NEW met2 ( 94500 24500 ) ( * 30100 )
    NEW met2 ( 94500 24500 ) ( 95900 * )
    NEW met2 ( 95900 17500 ) ( * 24500 )
    NEW met2 ( 95900 17500 ) ( 97300 * )
    NEW met2 ( 97300 9100 ) ( * 17500 )
    NEW met3 ( 97300 9100 ) ( 100100 * ) M2_M3
    NEW met2 ( 100100 8400 ) ( * 9100 )
    NEW met2 ( 17500 8400 ) ( * 9100 ) M2_M3
    NEW met2 ( 17500 9100 ) ( * 23100 ) M2_M3
    NEW met3 ( 17500 9100 ) ( 24500 * )
    NEW met3 ( 24500 9100 ) ( * 10500 )
    NEW met3 ( 24500 10500 ) ( 34300 * ) M2_M3
    NEW met2 ( 34300 8400 ) ( * 10500 )
    NEW met3 ( 13300 25900 ) ( 18900 * ) M2_M3
    NEW met2 ( 13300 25900 ) ( * 33600 ) M2_M1
    NEW met3 ( 300 22600 0 ) ( 17500 * )
    NEW met3 ( 17500 22600 ) ( * 23100 )
    NEW met3 ( 17500 23100 ) ( 18900 * ) M2_M3
    NEW met2 ( 18900 23100 ) ( * 25900 )
    NEW met3 ( 18900 25900 ) ( 58100 * ) M2_M3
    NEW met2 ( 58100 24500 ) ( * 25900 )
    NEW met3 ( 58100 24500 ) ( 67900 * )
    NEW met3 ( 67900 24500 ) ( 72100 * ) M2_M3
    NEW met2 ( 72100 24500 ) ( * 33600 ) M2_M1
    NEW met2 ( 72100 33600 ) ( * 44100 ) M2_M3
    NEW met2 ( 80500 22400 ) M2_M1
    NEW met2 ( 70700 8400 ) M2_M1
    NEW met3 ( 48300 2100 ) M2_M3
    NEW met3 ( 67900 18900 ) M2_M3
    NEW met2 ( 97300 8400 ) M2_M1
    NEW met2 ( 100100 8400 ) M2_M1
    NEW met2 ( 17500 8400 ) M2_M1
    NEW met2 ( 34300 8400 ) M2_M1
    NEW met3 ( 13300 25900 ) M2_M3
 ;
- phi2
  ( PIN phi2_1 ) ( PIN phi2 ) ( I3\/U23 C ) ( I3\/U22 C ) ( I3\/U21 C )
  ( I3\/U20 C ) ( U68 A ) ( U56 A ) ( U50 B ) ( U49 A )
  + ROUTED met1 ( 56700 47600 0 ) ( 58100 * 0 )
    NEW met2 ( 56700 47600 ) ( * 49700 ) M2_M3
    NEW met2 ( 34300 33600 ) ( * 37100 ) M2_M3
    NEW met2 ( 117800 300 0 ) ( * 2100 ) M2_M3
    NEW met2 ( 107100 47600 ) ( * 49700 ) M2_M3
    NEW met2 ( 132300 2100 ) ( * 23800 ) M2_M1
    NEW met3 ( 100100 2100 ) ( 117800 * )
    NEW met3 ( 117800 2100 ) ( 132300 * ) M2_M3
    NEW met3 ( 100100 2100 ) ( * 3500 )
    NEW met3 ( 94500 3500 ) ( 100100 * )
    NEW met3 ( 94500 3500 ) ( * 6300 ) M2_M3
    NEW met2 ( 94500 6300 ) ( * 7000 ) M2_M1
    NEW met2 ( 129500 45500 ) ( * 49000 ) M2_M1
    NEW met3 ( 129500 45500 ) ( 132300 * ) M2_M3
    NEW met2 ( 132300 23800 ) ( * 45500 )
    NEW met1 ( 130900 23800 0 ) ( 132300 * )
    NEW met3 ( 300 25400 0 ) ( 4900 * )
    NEW met3 ( 4900 25400 ) ( * 25900 )
    NEW met3 ( 4900 25900 ) ( 6300 * ) M2_M3
    NEW met2 ( 6300 25900 ) ( * 37100 ) M2_M3
    NEW met3 ( 6300 37100 ) ( 34300 * )
    NEW met2 ( 34300 37100 ) ( * 39900 )
    NEW met2 ( 32900 39900 ) ( 34300 * )
    NEW met2 ( 32900 39900 ) ( * 47600 ) M2_M1
    NEW met2 ( 32900 47600 ) ( * 49700 ) M2_M3
    NEW met3 ( 32900 49700 ) ( 56700 * )
    NEW met3 ( 56700 49700 ) ( 107100 * )
    NEW met2 ( 107100 49700 ) ( * 52500 ) M2_M3
    NEW met3 ( 107100 52500 ) ( 129500 * ) M2_M3
    NEW met2 ( 129500 49000 ) ( * 52500 )
    NEW met2 ( 56700 47600 ) M2_M1
    NEW met2 ( 34300 33600 ) M2_M1
    NEW met2 ( 107100 47600 ) M2_M1
    NEW met3 ( 129500 45500 ) M2_M3
 ;
- ASelect
  ( PIN ASelect ) ( opsel_reg\[1\] NQ )
  + ROUTED met2 ( 94500 10500 ) ( * 22400 ) M2_M1
    NEW met3 ( 88900 10500 ) ( 94500 * ) M2_M3
    NEW met2 ( 88900 6300 ) ( * 10500 ) M2_M3
    NEW met2 ( 88900 6300 ) ( 89800 * )
    NEW met2 ( 89800 300 0 ) ( * 6300 )
 ;
- BSelect
  ( PIN BSelect ) ( opsel_reg\[0\] NQ )
  + ROUTED met2 ( 84700 3500 ) ( * 7000 ) M2_M1
    NEW met3 ( 78600 3500 ) ( 84700 * ) M2_M3
    NEW met2 ( 78600 300 0 ) ( * 3500 ) M2_M3
 ;
- DSelect
  ( PIN DSelect ) ( opsel_reg\[0\] Q )
  + ROUTED met2 ( 86100 4900 ) ( 87500 * )
    NEW met2 ( 87500 4900 ) ( * 7000 ) M2_M1
    NEW met2 ( 86100 4900 ) ( * 6300 ) M2_M3
    NEW met3 ( 81400 6300 ) ( 86100 * )
    NEW met2 ( 81400 300 0 ) ( * 6300 ) M2_M3
 ;
- zeroSelect
  ( PIN zeroSelect ) ( opsel_reg\[1\] Q )
  + ROUTED met2 ( 97300 18900 ) ( * 22400 ) M2_M1
    NEW met3 ( 92600 18900 ) ( 97300 * ) M2_M3
    NEW met2 ( 92600 300 0 ) ( * 18900 ) M2_M3
 ;
- shl
  ( PIN shl ) ( shctl_reg\[0\] Q )
  + ROUTED met2 ( 3500 6300 ) ( * 7000 ) M2_M1
    NEW met2 ( 3500 6300 ) ( 5800 * )
    NEW met2 ( 5800 300 0 ) ( * 6300 )
 ;
- notshl
  ( PIN notshl ) ( shctl_reg\[0\] NQ )
  + ROUTED met2 ( 6300 8400 ) ( * 10500 )
    NEW met2 ( 2100 4900 ) ( * 10500 )
    NEW met2 ( 2100 10500 ) ( 6300 * )
    NEW met2 ( 2100 4900 ) ( 3000 * )
    NEW met2 ( 3000 300 0 ) ( * 4900 )
    NEW met2 ( 6300 8400 ) M2_M1
 ;
- shr
  ( PIN shr ) ( shctl_reg\[1\] Q )
  + ROUTED met2 ( 20300 8400 ) ( * 11900 ) M2_M3
    NEW met3 ( 9100 11900 ) ( 20300 * )
    NEW met2 ( 9100 10500 ) ( * 11900 ) M2_M3
    NEW met2 ( 8600 10500 ) ( 9100 * )
    NEW met2 ( 8600 300 0 ) ( * 10500 )
    NEW met2 ( 20300 8400 ) M2_M1
 ;
- notshr
  ( PIN notshr ) ( shctl_reg\[1\] NQ )
  + ROUTED met2 ( 23100 8400 ) ( * 10500 ) M2_M3
    NEW met3 ( 11900 10500 ) ( 23100 * )
    NEW met2 ( 11900 6300 ) ( * 10500 ) M2_M3
    NEW met2 ( 11400 6300 ) ( 11900 * )
    NEW met2 ( 11400 300 0 ) ( * 6300 )
    NEW met2 ( 23100 8400 ) M2_M1
 ;
- notphi1_2
  ( PIN notphi1_2 ) ( PIN notphi1_1 ) ( U51 NQ ) ( U50 A )
  + ROUTED met2 ( 84200 300 0 ) ( * 700 ) M2_M1
    NEW met2 ( 95900 8400 ) ( * 10500 ) M2_M3
    NEW met3 ( 95900 9100 ) ( * 10500 )
    NEW met3 ( 83300 9100 ) ( 95900 * )
    NEW met2 ( 83300 2100 ) ( * 9100 ) M2_M3
    NEW met2 ( 83300 2100 ) ( 84200 * )
    NEW met2 ( 84200 700 ) ( * 2100 )
    NEW met1 ( 73000 700 ) ( 84200 * )
    NEW met2 ( 73000 300 0 ) ( * 700 ) M2_M1
    NEW met1 ( 94500 8400 0 ) ( 95900 * 0 ) M2_M1
 ;
- N13
  ( U50 Q ) ( baddr_reg\[1\] G ) ( baddr_reg\[0\] G ) ( opsel_reg\[1\] G )
  ( opsel_reg\[0\] G ) ( aaddr_reg\[1\] G ) ( aaddr_reg\[0\] G )
  + ROUTED met3 ( 6300 24500 ) ( 28700 * ) M2_M3
    NEW met2 ( 6300 22400 ) ( * 24500 ) M2_M3
    NEW met2 ( 42700 24500 ) ( * 28700 ) M2_M3
    NEW met3 ( 28700 24500 ) ( 42700 * ) M2_M3
    NEW met2 ( 28700 22400 ) ( * 24500 )
    NEW met3 ( 42700 28700 ) ( 83300 * ) M2_M3
    NEW met2 ( 42700 28700 ) ( * 33600 ) M2_M1
    NEW met3 ( 83300 28700 ) ( 88900 * ) M2_M3
    NEW met2 ( 88900 28700 ) ( * 33600 ) M2_M1
    NEW met2 ( 83300 10500 ) ( * 11900 )
    NEW met3 ( 73500 10500 ) ( 83300 * ) M2_M3
    NEW met2 ( 73500 8400 ) ( * 10500 ) M2_M3
    NEW met2 ( 90300 8400 ) ( * 11900 ) M2_M3
    NEW met3 ( 84700 11900 ) ( 90300 * )
    NEW met2 ( 83300 11900 ) ( 84700 * ) M2_M3
    NEW met2 ( 83300 11900 ) ( * 22400 ) M2_M1
    NEW met2 ( 83300 22400 ) ( * 28700 )
    NEW met2 ( 6300 22400 ) M2_M1
    NEW met2 ( 28700 22400 ) M2_M1
    NEW met2 ( 73500 8400 ) M2_M1
    NEW met2 ( 90300 8400 ) M2_M1
 ;
- n28
  ( U70 B ) ( U69 A ) ( U67 A ) ( U66 A2 ) ( U63 A ) ( U49 C )
  ( opcode_reg\[0\] NQ )
  + ROUTED met2 ( 109900 49000 ) ( * 51100 ) M2_M3
    NEW met2 ( 102900 49000 ) ( * 51100 ) M2_M3
    NEW met2 ( 114100 49000 ) ( * 51100 ) M2_M3
    NEW met2 ( 90300 49000 ) ( * 51100 ) M2_M3
    NEW met3 ( 90300 51100 ) ( 102900 * )
    NEW met3 ( 102900 51100 ) ( 109900 * )
    NEW met3 ( 109900 51100 ) ( 114100 * )
    NEW met3 ( 114100 51100 ) ( 118300 * ) M2_M3
    NEW met2 ( 118300 45500 ) ( * 47600 ) M2_M1
    NEW met2 ( 118300 47600 ) ( * 51100 )
    NEW met3 ( 118300 45500 ) ( 121100 * ) M2_M3
    NEW met2 ( 121100 33600 ) ( * 45500 )
    NEW met2 ( 121100 31500 ) ( * 33600 ) M2_M1
    NEW met3 ( 108500 31500 ) ( 121100 * ) M2_M3
    NEW met2 ( 108500 31500 ) ( * 33600 ) M2_M1
    NEW met2 ( 109900 49000 ) M2_M1
    NEW met2 ( 102900 49000 ) M2_M1
    NEW met2 ( 114100 49000 ) M2_M1
    NEW met2 ( 90300 49000 ) M2_M1
    NEW met3 ( 118300 45500 ) M2_M3
    NEW met3 ( 108500 31500 ) M2_M3
 ;
- n29
  ( U69 B ) ( U57 A ) ( U54 A2 ) ( U49 D ) ( opcode_reg\[2\] NQ )
  + ROUTED met3 ( 112700 44100 ) ( 119700 * ) M2_M3
    NEW met2 ( 112700 44100 ) ( * 46200 ) M2_M1
    NEW met2 ( 128100 8400 ) ( * 13300 ) M2_M3
    NEW met2 ( 111300 8400 ) ( * 13300 ) M2_M3
    NEW met3 ( 111300 13300 ) ( 128100 * )
    NEW met2 ( 128100 13300 ) ( * 23100 )
    NEW met2 ( 128100 23100 ) ( 129500 * )
    NEW met2 ( 129500 23100 ) ( * 32200 ) M2_M1
    NEW met2 ( 129500 32200 ) ( * 39900 ) M2_M3
    NEW met3 ( 119700 39900 ) ( 129500 * )
    NEW met2 ( 119700 39900 ) ( * 44100 )
    NEW met2 ( 119700 44100 ) ( * 47600 ) M2_M1
    NEW met3 ( 112700 44100 ) M2_M3
    NEW met2 ( 128100 8400 ) M2_M1
    NEW met2 ( 111300 8400 ) M2_M1
    NEW met3 ( 119700 39900 ) M2_M3
 ;
- n31
  ( U69 C ) ( U67 B ) ( U66 A1 ) ( U49 B ) ( opcode_reg\[1\] NQ )
  + ROUTED met2 ( 108500 45500 ) ( * 47600 ) M2_M1
    NEW met3 ( 108500 37100 ) ( 123900 * ) M2_M3
    NEW met2 ( 123900 33600 ) ( * 37100 )
    NEW met2 ( 104300 33600 ) ( * 37100 ) M2_M3
    NEW met3 ( 104300 37100 ) ( 108500 * ) M2_M3
    NEW met2 ( 108500 37100 ) ( * 45500 )
    NEW met2 ( 108500 45500 ) ( 109900 * ) M2_M3
    NEW met3 ( 109900 45500 ) ( 115500 * ) M2_M3
    NEW met2 ( 115500 45500 ) ( * 47600 ) M2_M1
    NEW met2 ( 115500 47600 ) ( * 49700 ) M2_M3
    NEW met3 ( 115500 49700 ) ( 121100 * ) M2_M3
    NEW met2 ( 121100 47600 ) ( * 49700 )
    NEW met2 ( 123900 33600 ) M2_M1
    NEW met2 ( 104300 33600 ) M2_M1
    NEW met2 ( 121100 47600 ) M2_M1
 ;
- n34
  ( U65 A ) ( U61 B ) ( opcode_reg\[2\] Q )
  + ROUTED met2 ( 118300 10500 ) ( * 22400 ) M2_M1
    NEW met2 ( 114100 8400 ) ( * 10500 ) M2_M3
    NEW met3 ( 114100 10500 ) ( 118300 * ) M2_M3
    NEW met2 ( 118300 8400 ) ( * 10500 )
    NEW met2 ( 114100 8400 ) M2_M1
    NEW met2 ( 118300 8400 ) M2_M1
 ;
- n35
  ( U70 A ) ( U63 B ) ( opcode_reg\[1\] Q )
  + ROUTED met2 ( 107100 35700 ) ( * 45500 )
    NEW met2 ( 104300 45500 ) ( 107100 * )
    NEW met2 ( 104300 45500 ) ( * 47600 ) M2_M1
    NEW met2 ( 107100 33600 ) ( * 35700 ) M2_M3
    NEW met3 ( 107100 35700 ) ( 109900 * ) M2_M3
    NEW met2 ( 109900 33600 ) ( * 35700 )
    NEW met2 ( 107100 33600 ) M2_M1
    NEW met2 ( 109900 33600 ) M2_M1
 ;
- n36
  ( U65 NQ ) ( U64 B ) ( U62 B ) ( U48 A )
  + ROUTED met3 ( 115500 11900 ) ( 119700 * ) M2_M3
    NEW met2 ( 119700 8400 ) ( * 11900 )
    NEW met2 ( 101500 22400 ) ( 102900 * )
    NEW met2 ( 115500 8400 ) ( * 11900 ) M2_M3
    NEW met2 ( 115500 11900 ) ( * 14700 ) M2_M3
    NEW met3 ( 102900 14700 ) ( 115500 * )
    NEW met2 ( 102900 14700 ) ( * 22400 )
    NEW met2 ( 102900 22400 ) ( 104300 * ) M2_M1
    NEW met2 ( 119700 8400 ) M2_M1
    NEW met2 ( 101500 22400 ) M2_M1
    NEW met2 ( 115500 8400 ) M2_M1
    NEW met3 ( 102900 14700 ) M2_M3
 ;
- n37
  ( U70 Q ) ( U64 A ) ( U58 A ) ( U52 A )
  + ROUTED met1 ( 112700 32200 0 ) ( 114100 * 0 )
    NEW met2 ( 112700 28700 ) ( * 32200 ) M2_M1
    NEW met3 ( 108500 28700 ) ( 112700 * ) M2_M3
    NEW met2 ( 108500 23800 ) ( * 28700 ) M2_M3
    NEW met1 ( 105700 23800 0 ) ( 107100 * 0 )
    NEW met2 ( 108500 23800 ) M2_M1
 ;
- n38
  ( U53 NQ ) ( U52 B )
  + ROUTED met2 ( 108500 22400 ) ( 111300 * ) M2_M1
    NEW met2 ( 108500 22400 ) M2_M1
 ;
- n39
  ( U67 NQ ) ( U66 C ) ( U61 A ) ( U54 A1 )
  + ROUTED met2 ( 125300 8400 ) ( * 24500 ) M2_M3
    NEW met2 ( 126700 30100 ) ( * 33600 ) M2_M1
    NEW met2 ( 126700 30100 ) ( 128100 * )
    NEW met2 ( 128100 24500 ) ( * 30100 )
    NEW met3 ( 125300 24500 ) ( 128100 * ) M2_M3
    NEW met3 ( 118300 24500 ) ( 125300 * )
    NEW met2 ( 118300 23800 ) ( * 24500 ) M2_M3
    NEW met2 ( 116900 41300 ) ( * 43400 ) M2_M1
    NEW met3 ( 116900 41300 ) ( 126700 * ) M2_M3
    NEW met2 ( 126700 33600 ) ( * 41300 )
    NEW met2 ( 125300 8400 ) M2_M1
    NEW met2 ( 118300 23800 ) M2_M1
    NEW met3 ( 116900 41300 ) M2_M3
 ;
- n40
  ( U55 NQ ) ( U54 C )
  + ROUTED met2 ( 115500 16100 ) ( * 18200 ) M2_M1
    NEW met3 ( 115500 16100 ) ( 122500 * ) M2_M3
    NEW met2 ( 122500 8400 ) ( * 16100 )
    NEW met3 ( 115500 16100 ) M2_M3
    NEW met2 ( 122500 8400 ) M2_M1
 ;
- n41
  ( U63 NQ ) ( U62 A ) ( U58 B ) ( U55 A )
  + ROUTED met2 ( 114100 23800 ) ( * 25900 ) M2_M3
    NEW met3 ( 105700 25900 ) ( 114100 * )
    NEW met2 ( 114100 25900 ) ( * 33600 ) M2_M1
    NEW met2 ( 104300 38500 ) ( * 43400 ) M2_M1
    NEW met2 ( 104300 38500 ) ( 105700 * )
    NEW met2 ( 105700 25900 ) ( * 38500 )
    NEW met3 ( 101500 25900 ) ( 105700 * ) M2_M3
    NEW met2 ( 101500 23800 ) ( * 25900 ) M2_M3
    NEW met2 ( 114100 23800 ) M2_M1
    NEW met2 ( 101500 23800 ) M2_M1
 ;
- n42
  ( U57 NQ ) ( U56 B )
  + ROUTED met2 ( 130900 22400 ) ( * 32200 ) M2_M1
    NEW met2 ( 130900 22400 ) M2_M1
 ;
- n43
  ( U58 NQ ) ( U57 B )
  + ROUTED met2 ( 116900 33600 ) ( * 35700 ) M2_M3
    NEW met3 ( 116900 35700 ) ( 128100 * ) M2_M3
    NEW met2 ( 128100 33600 ) ( * 35700 )
    NEW met2 ( 116900 33600 ) M2_M1
    NEW met2 ( 128100 33600 ) M2_M1
 ;
- n44
  ( U61 NQ ) ( U59 A )
  + ROUTED met2 ( 119700 23800 ) ( 122500 * ) M2_M1
    NEW met2 ( 119700 23800 ) M2_M1
 ;
- n45
  ( U60 NQ ) ( U59 B )
  + ROUTED met1 ( 123900 22400 0 ) ( 125300 * 0 )
 ;
- n46
  ( U69 NQ ) ( U68 B )
  + ROUTED met2 ( 122500 44100 ) ( * 46200 ) M2_M1
    NEW met3 ( 122500 44100 ) ( 130900 * ) M2_M3
    NEW met2 ( 130900 44100 ) ( * 47600 ) M2_M1
    NEW met3 ( 122500 44100 ) M2_M3
 ;
- I3\/n8
  ( I3\/U25 NQ ) ( I3\/U23 A ) ( I3\/U21 B )
  + ROUTED met2 ( 37100 37800 ) ( * 39900 ) M2_M3
    NEW met3 ( 37100 39900 ) ( 55300 * ) M2_M3
    NEW met2 ( 55300 39900 ) ( * 47600 ) M2_M1
    NEW met2 ( 37100 30100 ) ( * 32200 ) M2_M1
    NEW met3 ( 31500 30100 ) ( 37100 * ) M2_M3
    NEW met2 ( 31500 30100 ) ( * 33600 ) M2_M1
    NEW met2 ( 37100 37800 ) M2_M1
    NEW met3 ( 31500 30100 ) M2_M3
 ;
- I3\/n9
  ( I3\/U24 NQ ) ( I3\/U23 B ) ( I3\/U22 B )
  + ROUTED met2 ( 32900 35700 ) ( * 38500 )
    NEW met2 ( 31500 38500 ) ( 32900 * )
    NEW met2 ( 31500 38500 ) ( * 47600 ) M2_M1
    NEW met2 ( 38500 35700 ) ( * 37800 ) M2_M1
    NEW met3 ( 32900 35700 ) ( 38500 * ) M2_M3
    NEW met2 ( 32900 33600 ) ( * 35700 ) M2_M3
    NEW met2 ( 32900 33600 ) M2_M1
 ;
- I2\/n8
  ( I2\/U25 NQ ) ( I2\/U23 A ) ( I2\/U21 B )
  + ROUTED met3 ( 66500 20300 ) ( 69300 * ) M2_M3
    NEW met2 ( 66500 20300 ) ( * 22400 ) M2_M1
    NEW met2 ( 69300 20300 ) ( * 22400 ) M2_M1
    NEW met2 ( 69300 14700 ) ( * 20300 )
    NEW met2 ( 67900 14700 ) ( 69300 * )
    NEW met2 ( 67900 8400 ) ( * 14700 )
    NEW met3 ( 66500 20300 ) M2_M3
    NEW met2 ( 67900 8400 ) M2_M1
 ;
- I2\/n9
  ( I2\/U24 NQ ) ( I2\/U23 B ) ( I2\/U22 B )
  + ROUTED met3 ( 66500 14700 ) ( 72100 * ) M2_M3
    NEW met2 ( 66500 14700 ) ( * 18900 ) M2_M3
    NEW met3 ( 56700 18900 ) ( 66500 * )
    NEW met2 ( 56700 18900 ) ( * 22400 ) M2_M1
    NEW met2 ( 72100 14700 ) ( * 18200 ) M2_M1
    NEW met2 ( 72100 11900 ) ( * 14700 )
    NEW met3 ( 69300 11900 ) ( 72100 * ) M2_M3
    NEW met2 ( 69300 8400 ) ( * 11900 ) M2_M3
    NEW met3 ( 66500 14700 ) M2_M3
    NEW met3 ( 56700 18900 ) M2_M3
    NEW met2 ( 69300 8400 ) M2_M1
 ;
- I1\/n8
  ( I1\/U25 NQ ) ( I1\/U23 A ) ( I1\/U21 B )
  + ROUTED met3 ( 46900 11900 ) ( 52500 * ) M2_M3
    NEW met2 ( 52500 8400 ) ( * 11900 )
    NEW met2 ( 48300 16100 ) ( * 18200 ) M2_M1
    NEW met2 ( 46900 16100 ) ( 48300 * )
    NEW met2 ( 46900 11900 ) ( * 16100 )
    NEW met2 ( 46900 8400 ) ( * 11900 ) M2_M3
    NEW met2 ( 52500 8400 ) M2_M1
    NEW met2 ( 46900 8400 ) M2_M1
 ;
- I1\/n9
  ( I1\/U24 NQ ) ( I1\/U23 B ) ( I1\/U22 B )
  + ROUTED met3 ( 41300 10500 ) ( 45500 * ) M2_M3
    NEW met2 ( 41300 8400 ) ( * 10500 ) M2_M3
    NEW met2 ( 45500 10500 ) ( * 18200 ) M2_M1
    NEW met3 ( 45500 10500 ) ( 48300 * ) M2_M3
    NEW met2 ( 48300 8400 ) ( * 10500 )
    NEW met2 ( 41300 8400 ) M2_M1
    NEW met2 ( 48300 8400 ) M2_M1
 ;
- waddr[1]
  ( I3\/U24 A ) ( I3\/U21 A ) ( I3\/U20 A ) ( waddr_reg\[1\] Q )
  + ROUTED met3 ( 53900 45500 ) ( 60900 * ) M2_M3
    NEW met2 ( 60900 45500 ) ( * 47600 ) M2_M1
    NEW met2 ( 53900 35700 ) ( * 45500 ) M2_M3
    NEW met2 ( 53900 45500 ) ( * 47600 ) M2_M1
    NEW met2 ( 58100 33600 ) ( * 35700 ) M2_M3
    NEW met3 ( 53900 35700 ) ( 58100 * )
    NEW met3 ( 39900 35700 ) ( 53900 * ) M2_M3
    NEW met2 ( 39900 33600 ) ( * 35700 ) M2_M3
    NEW met2 ( 58100 33600 ) M2_M1
    NEW met2 ( 39900 33600 ) M2_M1
 ;
- waddr[0]
  ( I3\/U25 A ) ( I3\/U22 A ) ( I3\/U20 B ) ( waddr_reg\[0\] Q )
  + ROUTED met2 ( 30100 44100 ) ( * 45500 )
    NEW met3 ( 30100 44100 ) ( 59500 * ) M2_M3
    NEW met2 ( 59500 44100 ) ( * 47600 ) M2_M1
    NEW met2 ( 27300 32200 ) ( * 45500 )
    NEW met2 ( 27300 45500 ) ( 30100 * )
    NEW met2 ( 30100 45500 ) ( * 47600 ) M2_M1
    NEW met2 ( 27300 28700 ) ( * 32200 ) M2_M1
    NEW met3 ( 27300 28700 ) ( 35700 * ) M2_M3
    NEW met2 ( 35700 28700 ) ( * 32200 ) M2_M1
    NEW met3 ( 30100 44100 ) M2_M3
    NEW met3 ( 27300 28700 ) M2_M3
 ;
- baddr[1]
  ( I2\/U24 A ) ( I2\/U21 A ) ( I2\/U20 A ) ( baddr_reg\[1\] Q )
  + ROUTED met3 ( 73500 25900 ) ( 77700 * ) M2_M3
    NEW met2 ( 77700 22400 ) ( * 25900 )
    NEW met3 ( 65100 25900 ) ( 73500 * ) M2_M3
    NEW met2 ( 65100 22400 ) ( * 25900 ) M2_M3
    NEW met2 ( 74900 30100 ) ( * 32200 ) M2_M1
    NEW met2 ( 73500 30100 ) ( 74900 * )
    NEW met2 ( 73500 25900 ) ( * 30100 )
    NEW met2 ( 73500 23800 ) ( * 25900 )
    NEW met2 ( 77700 22400 ) M2_M1
    NEW met2 ( 65100 22400 ) M2_M1
    NEW met2 ( 73500 23800 ) M2_M1
 ;
- baddr[0]
  ( I2\/U25 A ) ( I2\/U22 A ) ( I2\/U20 B ) ( baddr_reg\[0\] Q )
  + ROUTED met2 ( 79100 22400 ) ( * 30100 ) M2_M3
    NEW met2 ( 56700 28700 ) ( * 30100 ) M2_M3
    NEW met2 ( 55300 28700 ) ( 56700 * )
    NEW met2 ( 55300 22400 ) ( * 28700 )
    NEW met2 ( 56700 30100 ) ( * 32200 ) M2_M1
    NEW met3 ( 56700 30100 ) ( 70700 * ) M2_M3
    NEW met3 ( 70700 30100 ) ( 79100 * )
    NEW met2 ( 70700 23800 ) ( * 30100 )
    NEW met2 ( 79100 22400 ) M2_M1
    NEW met2 ( 55300 22400 ) M2_M1
    NEW met2 ( 70700 23800 ) M2_M1
 ;
- aaddr[1]
  ( I1\/U24 A ) ( I1\/U21 A ) ( I1\/U20 A ) ( aaddr_reg\[1\] Q )
  + ROUTED met3 ( 53900 9100 ) ( 56700 * )
    NEW met3 ( 56700 4900 ) ( * 9100 )
    NEW met3 ( 56700 4900 ) ( 60900 * ) M2_M3
    NEW met2 ( 60900 4900 ) ( * 8400 ) M2_M1
    NEW met1 ( 42700 21000 0 ) ( 44100 * 0 )
    NEW met2 ( 44100 18900 ) ( * 22400 ) M2_M1
    NEW met3 ( 44100 18900 ) ( 53900 * ) M2_M3
    NEW met2 ( 53900 9100 ) ( * 18900 )
    NEW met2 ( 53900 8400 ) ( * 9100 ) M2_M3
    NEW met3 ( 44100 18900 ) M2_M3
    NEW met2 ( 53900 8400 ) M2_M1
 ;
- aaddr[0]
  ( I1\/U25 A ) ( I1\/U22 A ) ( I1\/U20 B ) ( aaddr_reg\[0\] Q )
  + ROUTED met3 ( 39900 3500 ) ( * 9100 ) M2_M3
    NEW met3 ( 39900 3500 ) ( 59500 * ) M2_M3
    NEW met2 ( 59500 3500 ) ( * 8400 ) M2_M1
    NEW met2 ( 39900 9100 ) ( * 20300 ) M2_M3
    NEW met2 ( 39900 8400 ) ( * 9100 )
    NEW met2 ( 20300 20300 ) ( * 22400 ) M2_M1
    NEW met3 ( 20300 20300 ) ( 39900 * )
    NEW met3 ( 39900 20300 ) ( 46900 * ) M2_M3
    NEW met2 ( 46900 20300 ) ( * 22400 ) M2_M1
    NEW met2 ( 39900 8400 ) M2_M1
    NEW met3 ( 20300 20300 ) M2_M3
 ;
- VDD
  ( PIN L[0] ) ( baddr_reg\[1\] NS ) ( baddr_reg\[0\] NS ) ( opsel_reg\[1\] NS )
  ( opsel_reg\[0\] NS ) ( shctl_reg\[1\] NS ) ( shctl_reg\[0\] NS )
  ( aaddr_reg\[1\] NS ) ( aaddr_reg\[0\] NS ) ( opcode_reg\[2\] NS )
  ( opcode_reg\[1\] NS ) ( opcode_reg\[0\] NS ) ( waddr_reg\[1\] NS )
  ( waddr_reg\[0\] NS )
  + ROUTED met2 ( 13300 16100 ) ( * 22400 ) M2_M1
    NEW met2 ( 35700 16100 ) ( * 22400 ) M2_M1
    NEW met2 ( 49700 33600 ) ( * 39900 ) M2_M1
    NEW met2 ( 80500 33600 ) ( * 39900 ) M2_M1
    NEW met2 ( 87500 41300 ) ( * 46200 ) M2_M1
    NEW met2 ( 100100 33600 ) ( * 39900 ) M2_M1
    NEW met2 ( 80500 8400 ) ( * 14700 ) M2_M1
    NEW met2 ( 90300 16100 ) ( * 22400 ) M2_M1
    NEW met2 ( 10500 8400 ) ( * 14700 ) M2_M1
    NEW met2 ( 27300 8400 ) ( * 14700 ) M2_M1
    NEW met2 ( 20300 33600 ) ( * 39900 ) M2_M1
    NEW met2 ( 103800 300 0 ) ( * 6300 )
    NEW met2 ( 103800 6300 ) ( 107100 * )
    NEW met2 ( 107100 6300 ) ( * 8400 ) M2_M1
    NEW met2 ( 107100 8400 ) ( * 14700 ) M2_M1
    NEW met2 ( 63700 33600 ) ( * 39900 ) M2_M1
    NEW met2 ( 13300 16100 ) M2_M1
    NEW met2 ( 35700 16100 ) M2_M1
    NEW met2 ( 49700 33600 ) M2_M1
    NEW met2 ( 80500 33600 ) M2_M1
    NEW met2 ( 87500 41300 ) M2_M1
    NEW met2 ( 100100 33600 ) M2_M1
    NEW met2 ( 80500 8400 ) M2_M1
    NEW met2 ( 90300 16100 ) M2_M1
    NEW met2 ( 10500 8400 ) M2_M1
    NEW met2 ( 27300 8400 ) M2_M1
    NEW met2 ( 20300 33600 ) M2_M1
    NEW met2 ( 63700 33600 ) M2_M1
  + USE POWER
 ;
END NETS

END DESIGN
