<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.5 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml computer.twx computer.ncd -o computer.twr computer.pcf
-ucf computer.ucf

</twCmdLine><twDesign>computer.ncd</twDesign><twDesignPath>computer.ncd</twDesignPath><twPCF>computer.pcf</twPCF><twPcfPath>computer.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-03-26</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="PERIOD = 100 MHz;" ScopeName="">NET &quot;clkop/clkin1&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clkop/clkin1&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="clkop/dcm_sp_inst/CLKIN" logResource="clkop/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clkop/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="clkop/dcm_sp_inst/CLKIN" logResource="clkop/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clkop/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmper_CLKIN" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="clkop/dcm_sp_inst/CLKIN" logResource="clkop/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clkop/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;clkop/clk0&quot; derived from  NET &quot;clkop/clkin1&quot; PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 nS  HIGH 5 nS  </twConstName><twItemCnt>2336</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>296</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.182</twMinPer></twConstHead><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point UART/recive/data_ready (SLICE_X33Y73.C2), 16 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.818</twSlack><twSrc BELType="FF">UART/recive/counter_6</twSrc><twDest BELType="FF">UART/recive/data_ready</twDest><twTotPathDel>5.043</twTotPathDel><twClkSkew dest = "0.476" src = "0.480">0.004</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UART/recive/counter_6</twSrc><twDest BELType='FF'>UART/recive/data_ready</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X35Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkUART</twSrcClk><twPathDel><twSite>SLICE_X35Y84.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>UART/recive/counter&lt;7&gt;</twComp><twBEL>UART/recive/counter_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y84.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.281</twDelInfo><twComp>UART/recive/counter&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;</twComp><twBEL>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y84.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_33_o&lt;15&gt;</twComp><twBEL>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y73.C2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.891</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>UART/recive/data_ready</twComp><twBEL>UART/recive/data_ready_data_ready_MUX_364_o</twBEL><twBEL>UART/recive/data_ready</twBEL></twPathDel><twLogDel>1.231</twLogDel><twRouteDel>3.812</twRouteDel><twTotDel>5.043</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkUART</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.927</twSlack><twSrc BELType="FF">UART/recive/counter_0</twSrc><twDest BELType="FF">UART/recive/data_ready</twDest><twTotPathDel>4.933</twTotPathDel><twClkSkew dest = "0.476" src = "0.481">0.005</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UART/recive/counter_0</twSrc><twDest BELType='FF'>UART/recive/data_ready</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X38Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkUART</twSrcClk><twPathDel><twSite>SLICE_X38Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>UART/recive/counter&lt;3&gt;</twComp><twBEL>UART/recive/counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y84.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>UART/recive/counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;</twComp><twBEL>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y84.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_33_o&lt;15&gt;</twComp><twBEL>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y73.C2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.891</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>UART/recive/data_ready</twComp><twBEL>UART/recive/data_ready_data_ready_MUX_364_o</twBEL><twBEL>UART/recive/data_ready</twBEL></twPathDel><twLogDel>1.287</twLogDel><twRouteDel>3.646</twRouteDel><twTotDel>4.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkUART</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.128</twSlack><twSrc BELType="FF">UART/recive/counter_12</twSrc><twDest BELType="FF">UART/recive/data_ready</twDest><twTotPathDel>4.738</twTotPathDel><twClkSkew dest = "0.476" src = "0.475">-0.001</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UART/recive/counter_12</twSrc><twDest BELType='FF'>UART/recive/data_ready</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X38Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkUART</twSrcClk><twPathDel><twSite>SLICE_X38Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>UART/recive/counter&lt;13&gt;</twComp><twBEL>UART/recive/counter_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y84.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>UART/recive/counter&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;</twComp><twBEL>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y84.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_33_o&lt;15&gt;</twComp><twBEL>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y73.C2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.891</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>UART/recive/data_ready</twComp><twBEL>UART/recive/data_ready_data_ready_MUX_364_o</twBEL><twBEL>UART/recive/data_ready</twBEL></twPathDel><twLogDel>1.287</twLogDel><twRouteDel>3.451</twRouteDel><twTotDel>4.738</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkUART</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="34" iCriticalPaths="0" sType="EndPoint">Paths for end point UART/recive/buffer_1 (SLICE_X39Y79.C1), 34 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.120</twSlack><twSrc BELType="FF">UART/recive/counter_6</twSrc><twDest BELType="FF">UART/recive/buffer_1</twDest><twTotPathDel>4.751</twTotPathDel><twClkSkew dest = "0.486" src = "0.480">-0.006</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UART/recive/counter_6</twSrc><twDest BELType='FF'>UART/recive/buffer_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X35Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkUART</twSrcClk><twPathDel><twSite>SLICE_X35Y84.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>UART/recive/counter&lt;7&gt;</twComp><twBEL>UART/recive/counter_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y84.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.281</twDelInfo><twComp>UART/recive/counter&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;</twComp><twBEL>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y84.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_33_o&lt;15&gt;</twComp><twBEL>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y79.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART/recive/buffer&lt;2&gt;</twComp><twBEL>UART/recive/buffer[7]_buffer[7]_mux_57_OUT&lt;0&gt;311</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y79.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>UART/recive/buffer[7]_buffer[7]_mux_57_OUT&lt;0&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>UART/recive/buffer&lt;2&gt;</twComp><twBEL>UART/recive/buffer[7]_buffer[7]_mux_57_OUT&lt;1&gt;5</twBEL><twBEL>UART/recive/buffer_1</twBEL></twPathDel><twLogDel>1.490</twLogDel><twRouteDel>3.261</twRouteDel><twTotDel>4.751</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkUART</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.229</twSlack><twSrc BELType="FF">UART/recive/counter_0</twSrc><twDest BELType="FF">UART/recive/buffer_1</twDest><twTotPathDel>4.641</twTotPathDel><twClkSkew dest = "0.486" src = "0.481">-0.005</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UART/recive/counter_0</twSrc><twDest BELType='FF'>UART/recive/buffer_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkUART</twSrcClk><twPathDel><twSite>SLICE_X38Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>UART/recive/counter&lt;3&gt;</twComp><twBEL>UART/recive/counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y84.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>UART/recive/counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;</twComp><twBEL>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y84.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_33_o&lt;15&gt;</twComp><twBEL>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y79.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART/recive/buffer&lt;2&gt;</twComp><twBEL>UART/recive/buffer[7]_buffer[7]_mux_57_OUT&lt;0&gt;311</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y79.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>UART/recive/buffer[7]_buffer[7]_mux_57_OUT&lt;0&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>UART/recive/buffer&lt;2&gt;</twComp><twBEL>UART/recive/buffer[7]_buffer[7]_mux_57_OUT&lt;1&gt;5</twBEL><twBEL>UART/recive/buffer_1</twBEL></twPathDel><twLogDel>1.546</twLogDel><twRouteDel>3.095</twRouteDel><twTotDel>4.641</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkUART</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.430</twSlack><twSrc BELType="FF">UART/recive/counter_12</twSrc><twDest BELType="FF">UART/recive/buffer_1</twDest><twTotPathDel>4.446</twTotPathDel><twClkSkew dest = "0.486" src = "0.475">-0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UART/recive/counter_12</twSrc><twDest BELType='FF'>UART/recive/buffer_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkUART</twSrcClk><twPathDel><twSite>SLICE_X38Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>UART/recive/counter&lt;13&gt;</twComp><twBEL>UART/recive/counter_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y84.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>UART/recive/counter&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;</twComp><twBEL>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y84.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_33_o&lt;15&gt;</twComp><twBEL>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y79.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART/recive/buffer&lt;2&gt;</twComp><twBEL>UART/recive/buffer[7]_buffer[7]_mux_57_OUT&lt;0&gt;311</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y79.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>UART/recive/buffer[7]_buffer[7]_mux_57_OUT&lt;0&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>UART/recive/buffer&lt;2&gt;</twComp><twBEL>UART/recive/buffer[7]_buffer[7]_mux_57_OUT&lt;1&gt;5</twBEL><twBEL>UART/recive/buffer_1</twBEL></twPathDel><twLogDel>1.546</twLogDel><twRouteDel>2.900</twRouteDel><twTotDel>4.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkUART</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="34" iCriticalPaths="0" sType="EndPoint">Paths for end point UART/recive/buffer_3 (SLICE_X37Y79.A4), 34 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.223</twSlack><twSrc BELType="FF">UART/recive/counter_6</twSrc><twDest BELType="FF">UART/recive/buffer_3</twDest><twTotPathDel>4.648</twTotPathDel><twClkSkew dest = "0.486" src = "0.480">-0.006</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UART/recive/counter_6</twSrc><twDest BELType='FF'>UART/recive/buffer_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X35Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkUART</twSrcClk><twPathDel><twSite>SLICE_X35Y84.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>UART/recive/counter&lt;7&gt;</twComp><twBEL>UART/recive/counter_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y84.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.281</twDelInfo><twComp>UART/recive/counter&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;</twComp><twBEL>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y84.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_33_o&lt;15&gt;</twComp><twBEL>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y79.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART/recive/buffer&lt;2&gt;</twComp><twBEL>UART/recive/buffer[7]_buffer[7]_mux_57_OUT&lt;0&gt;311</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y79.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>UART/recive/buffer[7]_buffer[7]_mux_57_OUT&lt;0&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>UART/recive/buffer&lt;6&gt;</twComp><twBEL>UART/recive/buffer[7]_buffer[7]_mux_57_OUT&lt;3&gt;5</twBEL><twBEL>UART/recive/buffer_3</twBEL></twPathDel><twLogDel>1.490</twLogDel><twRouteDel>3.158</twRouteDel><twTotDel>4.648</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkUART</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.332</twSlack><twSrc BELType="FF">UART/recive/counter_0</twSrc><twDest BELType="FF">UART/recive/buffer_3</twDest><twTotPathDel>4.538</twTotPathDel><twClkSkew dest = "0.486" src = "0.481">-0.005</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UART/recive/counter_0</twSrc><twDest BELType='FF'>UART/recive/buffer_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkUART</twSrcClk><twPathDel><twSite>SLICE_X38Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>UART/recive/counter&lt;3&gt;</twComp><twBEL>UART/recive/counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y84.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>UART/recive/counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;</twComp><twBEL>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y84.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_33_o&lt;15&gt;</twComp><twBEL>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y79.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART/recive/buffer&lt;2&gt;</twComp><twBEL>UART/recive/buffer[7]_buffer[7]_mux_57_OUT&lt;0&gt;311</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y79.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>UART/recive/buffer[7]_buffer[7]_mux_57_OUT&lt;0&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>UART/recive/buffer&lt;6&gt;</twComp><twBEL>UART/recive/buffer[7]_buffer[7]_mux_57_OUT&lt;3&gt;5</twBEL><twBEL>UART/recive/buffer_3</twBEL></twPathDel><twLogDel>1.546</twLogDel><twRouteDel>2.992</twRouteDel><twTotDel>4.538</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkUART</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.533</twSlack><twSrc BELType="FF">UART/recive/counter_12</twSrc><twDest BELType="FF">UART/recive/buffer_3</twDest><twTotPathDel>4.343</twTotPathDel><twClkSkew dest = "0.486" src = "0.475">-0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UART/recive/counter_12</twSrc><twDest BELType='FF'>UART/recive/buffer_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkUART</twSrcClk><twPathDel><twSite>SLICE_X38Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>UART/recive/counter&lt;13&gt;</twComp><twBEL>UART/recive/counter_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y84.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>UART/recive/counter&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;</twComp><twBEL>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y84.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_33_o&lt;15&gt;</twComp><twBEL>UART/recive/GND_21_o_GND_21_o_equal_9_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y79.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>UART/recive/GND_21_o_GND_21_o_equal_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART/recive/buffer&lt;2&gt;</twComp><twBEL>UART/recive/buffer[7]_buffer[7]_mux_57_OUT&lt;0&gt;311</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y79.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>UART/recive/buffer[7]_buffer[7]_mux_57_OUT&lt;0&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>UART/recive/buffer&lt;6&gt;</twComp><twBEL>UART/recive/buffer[7]_buffer[7]_mux_57_OUT&lt;3&gt;5</twBEL><twBEL>UART/recive/buffer_3</twBEL></twPathDel><twLogDel>1.546</twLogDel><twRouteDel>2.797</twRouteDel><twTotDel>4.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkUART</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;clkop/clk0&quot; derived from
 NET &quot;clkop/clkin1&quot; PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UART/recive/bit_counter_3 (SLICE_X40Y80.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.421</twSlack><twSrc BELType="FF">UART/recive/bit_counter_3</twSrc><twDest BELType="FF">UART/recive/bit_counter_3</twDest><twTotPathDel>0.421</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UART/recive/bit_counter_3</twSrc><twDest BELType='FF'>UART/recive/bit_counter_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkUART</twSrcClk><twPathDel><twSite>SLICE_X40Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>UART/recive/bit_counter&lt;3&gt;</twComp><twBEL>UART/recive/bit_counter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y80.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.031</twDelInfo><twComp>UART/recive/bit_counter&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y80.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>UART/recive/bit_counter&lt;3&gt;</twComp><twBEL>UART/recive/bit_counter_3_dpot</twBEL><twBEL>UART/recive/bit_counter_3</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.031</twRouteDel><twTotDel>0.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkUART</twDestClk><twPctLog>92.6</twPctLog><twPctRoute>7.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UART/recive/bit_counter_0 (SLICE_X40Y80.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.429</twSlack><twSrc BELType="FF">UART/recive/bit_counter_0</twSrc><twDest BELType="FF">UART/recive/bit_counter_0</twDest><twTotPathDel>0.429</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UART/recive/bit_counter_0</twSrc><twDest BELType='FF'>UART/recive/bit_counter_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkUART</twSrcClk><twPathDel><twSite>SLICE_X40Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>UART/recive/bit_counter&lt;3&gt;</twComp><twBEL>UART/recive/bit_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y80.A6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">0.039</twDelInfo><twComp>UART/recive/bit_counter&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y80.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>UART/recive/bit_counter&lt;3&gt;</twComp><twBEL>UART/recive/bit_counter_0_dpot</twBEL><twBEL>UART/recive/bit_counter_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.039</twRouteDel><twTotDel>0.429</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkUART</twDestClk><twPctLog>90.9</twPctLog><twPctRoute>9.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UART/recive/buffer_6 (SLICE_X37Y79.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.447</twSlack><twSrc BELType="FF">UART/recive/buffer_6</twSrc><twDest BELType="FF">UART/recive/buffer_6</twDest><twTotPathDel>0.447</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UART/recive/buffer_6</twSrc><twDest BELType='FF'>UART/recive/buffer_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkUART</twSrcClk><twPathDel><twSite>SLICE_X37Y79.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>UART/recive/buffer&lt;6&gt;</twComp><twBEL>UART/recive/buffer_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y79.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>UART/recive/buffer&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y79.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>UART/recive/buffer&lt;6&gt;</twComp><twBEL>UART/recive/buffer[7]_buffer[7]_mux_57_OUT&lt;6&gt;5</twBEL><twBEL>UART/recive/buffer_6</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.034</twRouteDel><twTotDel>0.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkUART</twDestClk><twPctLog>92.4</twPctLog><twPctRoute>7.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;clkop/clk0&quot; derived from
 NET &quot;clkop/clkin1&quot; PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 
</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="clkop/dcm_sp_inst/CLK0" logResource="clkop/dcm_sp_inst/CLK0" locationPin="DCM_X0Y1.CLK0" clockNet="clkop/clk0"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tbcper_I" slack="8.270" period="10.000" constraintValue="10.000" deviceLimit="1.730" freqLimit="578.035" physResource="clkop/clkout1_buf/I0" logResource="clkop/clkout1_buf/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="clkop/clk0"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tbufper_I" slack="9.075" period="10.000" constraintValue="10.000" deviceLimit="0.925" freqLimit="1081.081" physResource="SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_1/I" logResource="SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_1/I" locationPin="BUFIO2FB_X3Y12.I" clockNet="clkUART"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;clkop/clkfx&quot; derived from  NET &quot;clkop/clkin1&quot; PERIOD = 10 ns HIGH 50%;  multiplied by 10.00 to 100 nS and duty cycle corrected to HIGH 50 nS  </twConstName><twItemCnt>444773</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1995</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>23.968</twMinPer></twConstHead><twPathRptBanner iPaths="2663" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/processingUnit/DR/dataOut_5 (SLICE_X52Y88.D2), 2663 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>38.016</twSlack><twSrc BELType="FF">CPU/controlUnit/instruction_12</twSrc><twDest BELType="FF">CPU/processingUnit/DR/dataOut_5</twDest><twTotPathDel>10.783</twTotPathDel><twClkSkew dest = "0.538" src = "0.604">0.066</twClkSkew><twDelConst>50.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="2.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/controlUnit/instruction_12</twSrc><twDest BELType='FF'>CPU/processingUnit/DR/dataOut_5</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X36Y52.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="50.000">clkprocessor</twSrcClk><twPathDel><twSite>SLICE_X36Y52.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>CPU/controlUnit/instruction&lt;3&gt;</twComp><twBEL>CPU/controlUnit/instruction_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y57.B3</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.289</twDelInfo><twComp>CPU/controlUnit/instruction&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>CPU/processingUnit/AC/dataOut&lt;15&gt;</twComp><twBEL>CPU/processingUnit/busAMux/Mmux_busAout51</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>CPU/processingUnit/busAMux/Mmux_busAout5</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>CPU/processingUnit/AC/dataOut&lt;15&gt;</twComp><twBEL>CPU/processingUnit/busAMux/Mmux_busAout52</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y53.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>CPU/processingUnit/busA2ALU&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>CPU/processingUnit/R/dataOut&lt;3&gt;</twComp><twBEL>CPU/processingUnit/ALU/Sh451</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y53.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/processingUnit/ALU/Sh45</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>CPU/processingUnit/R/dataOut&lt;3&gt;</twComp><twBEL>CPU/processingUnit/ALU/Sh4911</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y53.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>CPU/processingUnit/ALU/Sh491</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>CPU/processingUnit/R/dataOut&lt;3&gt;</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_A123</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y57.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_A122</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_A121</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_A124</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_rs_A&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y55.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>CPU/processingUnit/TR/dataOut&lt;7&gt;</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_rs_lut&lt;5&gt;</twBEL><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y88.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.132</twDelInfo><twComp>CPU/processingUnit/ALUOut&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y88.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>CPU/processingUnit/DR/dataOut&lt;4&gt;</twComp><twBEL>CPU/processingUnit/Mmux_DRInput121</twBEL><twBEL>CPU/processingUnit/DR/dataOut_5</twBEL></twPathDel><twLogDel>2.265</twLogDel><twRouteDel>8.518</twRouteDel><twTotDel>10.783</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clkprocessor</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>38.020</twSlack><twSrc BELType="FF">CPU/controlUnit/instruction_12</twSrc><twDest BELType="FF">CPU/processingUnit/DR/dataOut_5</twDest><twTotPathDel>10.779</twTotPathDel><twClkSkew dest = "0.538" src = "0.604">0.066</twClkSkew><twDelConst>50.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="2.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/controlUnit/instruction_12</twSrc><twDest BELType='FF'>CPU/processingUnit/DR/dataOut_5</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X36Y52.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="50.000">clkprocessor</twSrcClk><twPathDel><twSite>SLICE_X36Y52.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>CPU/controlUnit/instruction&lt;3&gt;</twComp><twBEL>CPU/controlUnit/instruction_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>CPU/controlUnit/instruction&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/processingUnit/busAMux/Mmux_busAout4</twComp><twBEL>CPU/processingUnit/busAMux/Mmux_busAout41</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>CPU/processingUnit/busAMux/Mmux_busAout4</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/processingUnit/busAMux/Mmux_busAout4</twComp><twBEL>CPU/processingUnit/busAMux/Mmux_busAout42</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>CPU/processingUnit/busA2ALU&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/processingUnit/ALU/Sh381</twComp><twBEL>CPU/processingUnit/ALU/Sh411</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y53.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>CPU/processingUnit/ALU/Sh41</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>CPU/processingUnit/R/dataOut&lt;3&gt;</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_A123</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y57.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_A122</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_A121</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_A124</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_rs_A&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y55.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>CPU/processingUnit/TR/dataOut&lt;7&gt;</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_rs_lut&lt;5&gt;</twBEL><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y88.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.132</twDelInfo><twComp>CPU/processingUnit/ALUOut&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y88.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>CPU/processingUnit/DR/dataOut&lt;4&gt;</twComp><twBEL>CPU/processingUnit/Mmux_DRInput121</twBEL><twBEL>CPU/processingUnit/DR/dataOut_5</twBEL></twPathDel><twLogDel>2.226</twLogDel><twRouteDel>8.553</twRouteDel><twTotDel>10.779</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clkprocessor</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>38.059</twSlack><twSrc BELType="FF">CPU/controlUnit/instruction_14</twSrc><twDest BELType="FF">CPU/processingUnit/DR/dataOut_5</twDest><twTotPathDel>10.746</twTotPathDel><twClkSkew dest = "0.538" src = "0.598">0.060</twClkSkew><twDelConst>50.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="2.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/controlUnit/instruction_14</twSrc><twDest BELType='FF'>CPU/processingUnit/DR/dataOut_5</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X40Y54.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="50.000">clkprocessor</twSrcClk><twPathDel><twSite>SLICE_X40Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>CPU/controlUnit/instruction&lt;13&gt;</twComp><twBEL>CPU/controlUnit/instruction_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.720</twDelInfo><twComp>CPU/controlUnit/instruction&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/processingUnit/AR/dataOut&lt;11&gt;</twComp><twBEL>CPU/processingUnit/busAMux/Mmux_busAout142</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>CPU/processingUnit/busA2ALU&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y56.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/processingUnit/AR/dataOut&lt;11&gt;</twComp><twBEL>CPU/processingUnit/ALU/Sh3611</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y53.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>CPU/processingUnit/ALU/Sh361</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>CPU/processingUnit/R/dataOut&lt;3&gt;</twComp><twBEL>CPU/processingUnit/ALU/Sh4911</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y53.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>CPU/processingUnit/ALU/Sh491</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>CPU/processingUnit/R/dataOut&lt;3&gt;</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_A123</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y57.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_A122</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_A121</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_A124</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_rs_A&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y55.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>CPU/processingUnit/TR/dataOut&lt;7&gt;</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_rs_lut&lt;5&gt;</twBEL><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y88.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.132</twDelInfo><twComp>CPU/processingUnit/ALUOut&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y88.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>CPU/processingUnit/DR/dataOut&lt;4&gt;</twComp><twBEL>CPU/processingUnit/Mmux_DRInput121</twBEL><twBEL>CPU/processingUnit/DR/dataOut_5</twBEL></twPathDel><twLogDel>2.179</twLogDel><twRouteDel>8.567</twRouteDel><twTotDel>10.746</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clkprocessor</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="61802" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/processingUnit/ALU/Z (SLICE_X41Y55.B5), 61802 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>38.044</twSlack><twSrc BELType="FF">CPU/controlUnit/instruction_12</twSrc><twDest BELType="FF">CPU/processingUnit/ALU/Z</twDest><twTotPathDel>10.799</twTotPathDel><twClkSkew dest = "0.232" src = "0.254">0.022</twClkSkew><twDelConst>50.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="2.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/controlUnit/instruction_12</twSrc><twDest BELType='FF'>CPU/processingUnit/ALU/Z</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X36Y52.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="50.000">clkprocessor</twSrcClk><twPathDel><twSite>SLICE_X36Y52.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>CPU/controlUnit/instruction&lt;3&gt;</twComp><twBEL>CPU/controlUnit/instruction_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y57.B3</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.289</twDelInfo><twComp>CPU/controlUnit/instruction&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>CPU/processingUnit/AC/dataOut&lt;15&gt;</twComp><twBEL>CPU/processingUnit/busAMux/Mmux_busAout51</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>CPU/processingUnit/busAMux/Mmux_busAout5</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>CPU/processingUnit/AC/dataOut&lt;15&gt;</twComp><twBEL>CPU/processingUnit/busAMux/Mmux_busAout52</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y53.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>CPU/processingUnit/busA2ALU&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>CPU/processingUnit/R/dataOut&lt;3&gt;</twComp><twBEL>CPU/processingUnit/ALU/Sh451</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y53.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/processingUnit/ALU/Sh45</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>CPU/processingUnit/R/dataOut&lt;3&gt;</twComp><twBEL>CPU/processingUnit/ALU/Sh4911</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y53.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>CPU/processingUnit/ALU/Sh491</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>CPU/processingUnit/R/dataOut&lt;3&gt;</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_A123</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y57.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_A122</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_A121</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_A124</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_rs_A&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y55.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>CPU/processingUnit/TR/dataOut&lt;7&gt;</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_rs_lut&lt;5&gt;</twBEL><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>CPU/processingUnit/TR/dataOut&lt;11&gt;</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y57.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>CPU/processingUnit/TR/dataOut&lt;15&gt;</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y55.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>CPU/processingUnit/ALUOut&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/processingUnit/ALU/GND_12_o_GND_12_o_AND_2_o1</twComp><twBEL>CPU/processingUnit/ALU/GND_12_o_GND_12_o_AND_2_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>CPU/processingUnit/ALU/GND_12_o_GND_12_o_AND_2_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/processingUnit/ALU/GND_12_o_GND_12_o_AND_2_o1</twComp><twBEL>CPU/processingUnit/ALU/GND_12_o_GND_12_o_AND_2_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>CPU/processingUnit/ALU/GND_12_o_GND_12_o_AND_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>CPU/processingUnit/ALU/GND_12_o_GND_12_o_AND_2_o1</twComp><twBEL>CPU/processingUnit/ALU/Z_glue_set</twBEL><twBEL>CPU/processingUnit/ALU/Z</twBEL></twPathDel><twLogDel>3.138</twLogDel><twRouteDel>7.661</twRouteDel><twTotDel>10.799</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clkprocessor</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>38.048</twSlack><twSrc BELType="FF">CPU/controlUnit/instruction_12</twSrc><twDest BELType="FF">CPU/processingUnit/ALU/Z</twDest><twTotPathDel>10.795</twTotPathDel><twClkSkew dest = "0.232" src = "0.254">0.022</twClkSkew><twDelConst>50.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="2.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/controlUnit/instruction_12</twSrc><twDest BELType='FF'>CPU/processingUnit/ALU/Z</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X36Y52.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="50.000">clkprocessor</twSrcClk><twPathDel><twSite>SLICE_X36Y52.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>CPU/controlUnit/instruction&lt;3&gt;</twComp><twBEL>CPU/controlUnit/instruction_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>CPU/controlUnit/instruction&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/processingUnit/busAMux/Mmux_busAout4</twComp><twBEL>CPU/processingUnit/busAMux/Mmux_busAout41</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>CPU/processingUnit/busAMux/Mmux_busAout4</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/processingUnit/busAMux/Mmux_busAout4</twComp><twBEL>CPU/processingUnit/busAMux/Mmux_busAout42</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>CPU/processingUnit/busA2ALU&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/processingUnit/ALU/Sh381</twComp><twBEL>CPU/processingUnit/ALU/Sh411</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y53.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>CPU/processingUnit/ALU/Sh41</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>CPU/processingUnit/R/dataOut&lt;3&gt;</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_A123</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y57.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_A122</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_A121</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_A124</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_rs_A&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y55.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>CPU/processingUnit/TR/dataOut&lt;7&gt;</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_rs_lut&lt;5&gt;</twBEL><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>CPU/processingUnit/TR/dataOut&lt;11&gt;</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y57.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>CPU/processingUnit/TR/dataOut&lt;15&gt;</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y55.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>CPU/processingUnit/ALUOut&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/processingUnit/ALU/GND_12_o_GND_12_o_AND_2_o1</twComp><twBEL>CPU/processingUnit/ALU/GND_12_o_GND_12_o_AND_2_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>CPU/processingUnit/ALU/GND_12_o_GND_12_o_AND_2_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/processingUnit/ALU/GND_12_o_GND_12_o_AND_2_o1</twComp><twBEL>CPU/processingUnit/ALU/GND_12_o_GND_12_o_AND_2_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>CPU/processingUnit/ALU/GND_12_o_GND_12_o_AND_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>CPU/processingUnit/ALU/GND_12_o_GND_12_o_AND_2_o1</twComp><twBEL>CPU/processingUnit/ALU/Z_glue_set</twBEL><twBEL>CPU/processingUnit/ALU/Z</twBEL></twPathDel><twLogDel>3.099</twLogDel><twRouteDel>7.696</twRouteDel><twTotDel>10.795</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clkprocessor</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>38.092</twSlack><twSrc BELType="FF">CPU/controlUnit/instruction_14</twSrc><twDest BELType="FF">CPU/processingUnit/ALU/Z</twDest><twTotPathDel>10.762</twTotPathDel><twClkSkew dest = "0.142" src = "0.153">0.011</twClkSkew><twDelConst>50.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="2.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/controlUnit/instruction_14</twSrc><twDest BELType='FF'>CPU/processingUnit/ALU/Z</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X40Y54.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="50.000">clkprocessor</twSrcClk><twPathDel><twSite>SLICE_X40Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>CPU/controlUnit/instruction&lt;13&gt;</twComp><twBEL>CPU/controlUnit/instruction_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.720</twDelInfo><twComp>CPU/controlUnit/instruction&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/processingUnit/AR/dataOut&lt;11&gt;</twComp><twBEL>CPU/processingUnit/busAMux/Mmux_busAout142</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>CPU/processingUnit/busA2ALU&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y56.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/processingUnit/AR/dataOut&lt;11&gt;</twComp><twBEL>CPU/processingUnit/ALU/Sh3611</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y53.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>CPU/processingUnit/ALU/Sh361</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>CPU/processingUnit/R/dataOut&lt;3&gt;</twComp><twBEL>CPU/processingUnit/ALU/Sh4911</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y53.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>CPU/processingUnit/ALU/Sh491</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>CPU/processingUnit/R/dataOut&lt;3&gt;</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_A123</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y57.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_A122</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_A121</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_A124</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_rs_A&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y55.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>CPU/processingUnit/TR/dataOut&lt;7&gt;</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_rs_lut&lt;5&gt;</twBEL><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>CPU/processingUnit/TR/dataOut&lt;11&gt;</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y57.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>CPU/processingUnit/TR/dataOut&lt;15&gt;</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y55.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>CPU/processingUnit/ALUOut&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/processingUnit/ALU/GND_12_o_GND_12_o_AND_2_o1</twComp><twBEL>CPU/processingUnit/ALU/GND_12_o_GND_12_o_AND_2_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>CPU/processingUnit/ALU/GND_12_o_GND_12_o_AND_2_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/processingUnit/ALU/GND_12_o_GND_12_o_AND_2_o1</twComp><twBEL>CPU/processingUnit/ALU/GND_12_o_GND_12_o_AND_2_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>CPU/processingUnit/ALU/GND_12_o_GND_12_o_AND_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>CPU/processingUnit/ALU/GND_12_o_GND_12_o_AND_2_o1</twComp><twBEL>CPU/processingUnit/ALU/Z_glue_set</twBEL><twBEL>CPU/processingUnit/ALU/Z</twBEL></twPathDel><twLogDel>3.052</twLogDel><twRouteDel>7.710</twRouteDel><twTotDel>10.762</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clkprocessor</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2184" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/processingUnit/DR/dataOut_4 (SLICE_X52Y88.D3), 2184 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>38.924</twSlack><twSrc BELType="FF">CPU/controlUnit/instruction_14</twSrc><twDest BELType="FF">CPU/processingUnit/DR/dataOut_4</twDest><twTotPathDel>9.881</twTotPathDel><twClkSkew dest = "0.538" src = "0.598">0.060</twClkSkew><twDelConst>50.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="2.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/controlUnit/instruction_14</twSrc><twDest BELType='FF'>CPU/processingUnit/DR/dataOut_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X40Y54.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="50.000">clkprocessor</twSrcClk><twPathDel><twSite>SLICE_X40Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>CPU/controlUnit/instruction&lt;13&gt;</twComp><twBEL>CPU/controlUnit/instruction_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.720</twDelInfo><twComp>CPU/controlUnit/instruction&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/processingUnit/AR/dataOut&lt;11&gt;</twComp><twBEL>CPU/processingUnit/busAMux/Mmux_busAout142</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>CPU/processingUnit/busA2ALU&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/processingUnit/ALU/Sh381</twComp><twBEL>CPU/processingUnit/ALU/Sh3811</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y53.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>CPU/processingUnit/ALU/Sh381</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>CPU/processingUnit/R/dataOut&lt;3&gt;</twComp><twBEL>CPU/processingUnit/ALU/Sh5011</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y55.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/processingUnit/ALU/Sh501</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_A9</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_A94</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y54.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_rs_A&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y54.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>CPU/processingUnit/IR/dataOut&lt;3&gt;</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_rs_lut&lt;2&gt;</twBEL><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y55.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>CPU/processingUnit/TR/dataOut&lt;7&gt;</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y88.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.968</twDelInfo><twComp>CPU/processingUnit/ALUOut&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y88.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>CPU/processingUnit/DR/dataOut&lt;4&gt;</twComp><twBEL>CPU/processingUnit/Mmux_DRInput111</twBEL><twBEL>CPU/processingUnit/DR/dataOut_4</twBEL></twPathDel><twLogDel>2.104</twLogDel><twRouteDel>7.777</twRouteDel><twTotDel>9.881</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clkprocessor</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>39.044</twSlack><twSrc BELType="FF">CPU/controlUnit/instruction_13</twSrc><twDest BELType="FF">CPU/processingUnit/DR/dataOut_4</twDest><twTotPathDel>9.761</twTotPathDel><twClkSkew dest = "0.538" src = "0.598">0.060</twClkSkew><twDelConst>50.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="2.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/controlUnit/instruction_13</twSrc><twDest BELType='FF'>CPU/processingUnit/DR/dataOut_4</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X40Y54.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="50.000">clkprocessor</twSrcClk><twPathDel><twSite>SLICE_X40Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>CPU/controlUnit/instruction&lt;13&gt;</twComp><twBEL>CPU/controlUnit/instruction_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y54.B4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.363</twDelInfo><twComp>CPU/controlUnit/instruction&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>CPU/controlUnit/instruction&lt;13&gt;</twComp><twBEL>CPU/processingUnit/busAMux/Mmux_busAout11</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>CPU/processingUnit/busAMux/Mmux_busAout1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y55.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/processingUnit/TR/dataOut&lt;3&gt;</twComp><twBEL>CPU/processingUnit/busAMux/Mmux_busAout12</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y55.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>CPU/processingUnit/busA2ALU&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/processingUnit/TR/dataOut&lt;3&gt;</twComp><twBEL>CPU/processingUnit/ALU/Sh21</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>CPU/processingUnit/ALU/Sh2</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_A9</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_A93</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y55.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_A92</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_A9</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_A94</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y54.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_rs_A&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y54.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>CPU/processingUnit/IR/dataOut&lt;3&gt;</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_rs_lut&lt;2&gt;</twBEL><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y55.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>CPU/processingUnit/TR/dataOut&lt;7&gt;</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y88.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.968</twDelInfo><twComp>CPU/processingUnit/ALUOut&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y88.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>CPU/processingUnit/DR/dataOut&lt;4&gt;</twComp><twBEL>CPU/processingUnit/Mmux_DRInput111</twBEL><twBEL>CPU/processingUnit/DR/dataOut_4</twBEL></twPathDel><twLogDel>2.363</twLogDel><twRouteDel>7.398</twRouteDel><twTotDel>9.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clkprocessor</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>39.050</twSlack><twSrc BELType="FF">CPU/controlUnit/instruction_14</twSrc><twDest BELType="FF">CPU/processingUnit/DR/dataOut_4</twDest><twTotPathDel>9.755</twTotPathDel><twClkSkew dest = "0.538" src = "0.598">0.060</twClkSkew><twDelConst>50.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="2.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/controlUnit/instruction_14</twSrc><twDest BELType='FF'>CPU/processingUnit/DR/dataOut_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X40Y54.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="50.000">clkprocessor</twSrcClk><twPathDel><twSite>SLICE_X40Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>CPU/controlUnit/instruction&lt;13&gt;</twComp><twBEL>CPU/controlUnit/instruction_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.720</twDelInfo><twComp>CPU/controlUnit/instruction&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/processingUnit/AR/dataOut&lt;11&gt;</twComp><twBEL>CPU/processingUnit/busAMux/Mmux_busAout142</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>CPU/processingUnit/busA2ALU&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/processingUnit/ALU/Sh381</twComp><twBEL>CPU/processingUnit/ALU/Sh3811</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y53.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>CPU/processingUnit/ALU/Sh381</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>CPU/processingUnit/R/dataOut&lt;3&gt;</twComp><twBEL>CPU/processingUnit/ALU/Sh5011</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y55.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/processingUnit/ALU/Sh501</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_A9</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_A94</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y54.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_rs_A&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y54.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>CPU/processingUnit/IR/dataOut&lt;3&gt;</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/processingUnit/ALU/Mmux_dataOut7_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y55.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>CPU/processingUnit/TR/dataOut&lt;7&gt;</twComp><twBEL>CPU/processingUnit/ALU/Mmux_dataOut7_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y88.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.968</twDelInfo><twComp>CPU/processingUnit/ALUOut&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y88.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>CPU/processingUnit/DR/dataOut&lt;4&gt;</twComp><twBEL>CPU/processingUnit/Mmux_DRInput111</twBEL><twBEL>CPU/processingUnit/DR/dataOut_4</twBEL></twPathDel><twLogDel>1.920</twLogDel><twRouteDel>7.835</twRouteDel><twTotDel>9.755</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clkprocessor</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;clkop/clkfx&quot; derived from
 NET &quot;clkop/clkin1&quot; PERIOD = 10 ns HIGH 50%;
 multiplied by 10.00 to 100 nS and duty cycle corrected to HIGH 50 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAM/dualPortMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAMB16_X2Y28.ADDRA10), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.323</twSlack><twSrc BELType="FF">CPU/processingUnit/AR/dataOut_7</twSrc><twDest BELType="RAM">RAM/dualPortMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twDest><twTotPathDel>0.329</twTotPathDel><twClkSkew dest = "0.068" src = "0.062">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/processingUnit/AR/dataOut_7</twSrc><twDest BELType='RAM'>RAM/dualPortMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clkprocessor</twSrcClk><twPathDel><twSite>SLICE_X40Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>CPU/processingUnit/AR/dataOut&lt;7&gt;</twComp><twBEL>CPU/processingUnit/AR/dataOut_7</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y28.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>61</twFanCnt><twDelInfo twEdge="twFalling">0.195</twDelInfo><twComp>CPU/processingUnit/AR/dataOut&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y28.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>RAM/dualPortMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>RAM/dualPortMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.195</twRouteDel><twTotDel>0.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clkprocessor</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAM/dualPortMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAMB16_X2Y28.ADDRA8), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.416</twSlack><twSrc BELType="FF">CPU/processingUnit/AR/dataOut_5</twSrc><twDest BELType="RAM">RAM/dualPortMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twDest><twTotPathDel>0.422</twTotPathDel><twClkSkew dest = "0.068" src = "0.062">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/processingUnit/AR/dataOut_5</twSrc><twDest BELType='RAM'>RAM/dualPortMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clkprocessor</twSrcClk><twPathDel><twSite>SLICE_X40Y56.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>CPU/processingUnit/AR/dataOut&lt;7&gt;</twComp><twBEL>CPU/processingUnit/AR/dataOut_5</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y28.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>61</twFanCnt><twDelInfo twEdge="twFalling">0.288</twDelInfo><twComp>CPU/processingUnit/AR/dataOut&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y28.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>RAM/dualPortMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>RAM/dualPortMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.288</twRouteDel><twTotDel>0.422</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clkprocessor</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAM/dualPortMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAMB16_X3Y44.DIA0), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.417</twSlack><twSrc BELType="FF">CPU/processingUnit/DR/dataOut_4</twSrc><twDest BELType="RAM">RAM/dualPortMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twDest><twTotPathDel>0.423</twTotPathDel><twClkSkew dest = "0.066" src = "0.060">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/processingUnit/DR/dataOut_4</twSrc><twDest BELType='RAM'>RAM/dualPortMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clkprocessor</twSrcClk><twPathDel><twSite>SLICE_X52Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>CPU/processingUnit/DR/dataOut&lt;4&gt;</twComp><twBEL>CPU/processingUnit/DR/dataOut_4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y44.DIA0</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.242</twDelInfo><twComp>CPU/processingUnit/DR/dataOut&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y44.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>RAM/dualPortMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>RAM/dualPortMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>0.181</twLogDel><twRouteDel>0.242</twRouteDel><twTotDel>0.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clkprocessor</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;clkop/clkfx&quot; derived from
 NET &quot;clkop/clkin1&quot; PERIOD = 10 ns HIGH 50%;
 multiplied by 10.00 to 100 nS and duty cycle corrected to HIGH 50 nS 
</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="96.876" period="100.000" constraintValue="100.000" deviceLimit="3.124" freqLimit="320.102" physResource="RAM/dualPortMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA" logResource="RAM/dualPortMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA" locationPin="RAMB16_X2Y42.CLKA" clockNet="clkprocessor"/><twPinLimit anchorID="66" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="96.876" period="100.000" constraintValue="100.000" deviceLimit="3.124" freqLimit="320.102" physResource="RAM/dualPortMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB" logResource="RAM/dualPortMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB" locationPin="RAMB16_X2Y42.CLKB" clockNet="clkprocessor"/><twPinLimit anchorID="67" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="96.876" period="100.000" constraintValue="100.000" deviceLimit="3.124" freqLimit="320.102" physResource="RAM/dualPortMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA" logResource="RAM/dualPortMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA" locationPin="RAMB16_X1Y42.CLKA" clockNet="clkprocessor"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="68"><twConstRollup name="clkop/clkin1" fullName="NET &quot;clkop/clkin1&quot; PERIOD = 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.340" actualRollup="5.182" errors="0" errorRollup="0" items="0" itemsRollup="447109"/><twConstRollup name="clkop/clk0" fullName="PERIOD analysis for net &quot;clkop/clk0&quot; derived from  NET &quot;clkop/clkin1&quot; PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 nS  HIGH 5 nS  " type="child" depth="1" requirement="10.000" prefType="period" actual="5.182" actualRollup="N/A" errors="0" errorRollup="0" items="2336" itemsRollup="0"/><twConstRollup name="clkop/clkfx" fullName="PERIOD analysis for net &quot;clkop/clkfx&quot; derived from  NET &quot;clkop/clkin1&quot; PERIOD = 10 ns HIGH 50%;  multiplied by 10.00 to 100 nS and duty cycle corrected to HIGH 50 nS  " type="child" depth="1" requirement="100.000" prefType="period" actual="23.968" actualRollup="N/A" errors="0" errorRollup="0" items="444773" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="69">0</twUnmetConstCnt><twDataSheet anchorID="70" twNameLen="15"><twClk2SUList anchorID="71" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>13.966</twRiseRise><twFallRise>11.984</twFallRise><twRiseFall>5.562</twRiseFall><twFallFall>5.424</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="72"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>447109</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>3924</twConnCnt></twConstCov><twStats anchorID="73"><twMinPer>23.968</twMinPer><twFootnote number="1" /><twMaxFreq>41.722</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Jul 01 22:17:12 2017 </twTimestamp></twFoot><twClientInfo anchorID="74"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 315 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
