<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LPC1768 CAN GATEWAY: CLKPWR Public Macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LPC1768 CAN GATEWAY
   </div>
   <div id="projectbrief">LPC1658CANGATE</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group___c_l_k_p_w_r___public___macros.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">CLKPWR Public Macros<div class="ingroups"><a class="el" href="group___c_l_k_p_w_r.html">CLKPWR</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga336ff9ef63221ddb5d2306637434b988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga336ff9ef63221ddb5d2306637434b988">CLKPWR_PCLKSEL_WDT</a>&#160;&#160;&#160;((uint32_t)(0))</td></tr>
<tr class="separator:ga336ff9ef63221ddb5d2306637434b988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1acc813f04ade492704686390180d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gab1acc813f04ade492704686390180d0e">CLKPWR_PCLKSEL_TIMER0</a>&#160;&#160;&#160;((uint32_t)(2))</td></tr>
<tr class="separator:gab1acc813f04ade492704686390180d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f40e91e37d638a7005abc64f0f339f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga6f40e91e37d638a7005abc64f0f339f7">CLKPWR_PCLKSEL_TIMER1</a>&#160;&#160;&#160;((uint32_t)(4))</td></tr>
<tr class="separator:ga6f40e91e37d638a7005abc64f0f339f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab55e1cb2751a05bac54292939ce3937b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gab55e1cb2751a05bac54292939ce3937b">CLKPWR_PCLKSEL_UART0</a>&#160;&#160;&#160;((uint32_t)(6))</td></tr>
<tr class="separator:gab55e1cb2751a05bac54292939ce3937b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e565a2eb1621b007b3f11725637474d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga1e565a2eb1621b007b3f11725637474d">CLKPWR_PCLKSEL_UART1</a>&#160;&#160;&#160;((uint32_t)(8))</td></tr>
<tr class="separator:ga1e565a2eb1621b007b3f11725637474d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce2c973644d4ddfcc6651d4d2665492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga2ce2c973644d4ddfcc6651d4d2665492">CLKPWR_PCLKSEL_PWM1</a>&#160;&#160;&#160;((uint32_t)(12))</td></tr>
<tr class="separator:ga2ce2c973644d4ddfcc6651d4d2665492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43fd50253c56be7a7fd2f93cd2684078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga43fd50253c56be7a7fd2f93cd2684078">CLKPWR_PCLKSEL_I2C0</a>&#160;&#160;&#160;((uint32_t)(14))</td></tr>
<tr class="separator:ga43fd50253c56be7a7fd2f93cd2684078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9cf1de13d64711004e44ed10356c9a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gab9cf1de13d64711004e44ed10356c9a6">CLKPWR_PCLKSEL_SPI</a>&#160;&#160;&#160;((uint32_t)(16))</td></tr>
<tr class="separator:gab9cf1de13d64711004e44ed10356c9a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67471573e91ebf70da511d54d4a7c808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga67471573e91ebf70da511d54d4a7c808">CLKPWR_PCLKSEL_SSP1</a>&#160;&#160;&#160;((uint32_t)(20))</td></tr>
<tr class="separator:ga67471573e91ebf70da511d54d4a7c808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad78e9911438a7b9006e89a11ab747de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gad78e9911438a7b9006e89a11ab747de5">CLKPWR_PCLKSEL_DAC</a>&#160;&#160;&#160;((uint32_t)(22))</td></tr>
<tr class="separator:gad78e9911438a7b9006e89a11ab747de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga842dc1922e983d1eaff58fced88f79f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga842dc1922e983d1eaff58fced88f79f0">CLKPWR_PCLKSEL_ADC</a>&#160;&#160;&#160;((uint32_t)(24))</td></tr>
<tr class="separator:ga842dc1922e983d1eaff58fced88f79f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9965dea28c73dfce6c594edde50fe70c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga9965dea28c73dfce6c594edde50fe70c">CLKPWR_PCLKSEL_CAN1</a>&#160;&#160;&#160;((uint32_t)(26))</td></tr>
<tr class="separator:ga9965dea28c73dfce6c594edde50fe70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc314973cc2becbd8cfcf4f4813c6dd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gabc314973cc2becbd8cfcf4f4813c6dd4">CLKPWR_PCLKSEL_CAN2</a>&#160;&#160;&#160;((uint32_t)(28))</td></tr>
<tr class="separator:gabc314973cc2becbd8cfcf4f4813c6dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5e32f4e62e29f6ebc2c4f32fa3121ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gaf5e32f4e62e29f6ebc2c4f32fa3121ce">CLKPWR_PCLKSEL_ACF</a>&#160;&#160;&#160;((uint32_t)(30))</td></tr>
<tr class="separator:gaf5e32f4e62e29f6ebc2c4f32fa3121ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf0446e521b6cdec979ffece2ba73f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gacdf0446e521b6cdec979ffece2ba73f5">CLKPWR_PCLKSEL_QEI</a>&#160;&#160;&#160;((uint32_t)(32))</td></tr>
<tr class="separator:gacdf0446e521b6cdec979ffece2ba73f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad35b3535118164485e75806a6ef1f6e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gad35b3535118164485e75806a6ef1f6e6">CLKPWR_PCLKSEL_PCB</a>&#160;&#160;&#160;((uint32_t)(36))</td></tr>
<tr class="separator:gad35b3535118164485e75806a6ef1f6e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab662479578bb2af89f683e17517b9a5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gab662479578bb2af89f683e17517b9a5e">CLKPWR_PCLKSEL_I2C1</a>&#160;&#160;&#160;((uint32_t)(38))</td></tr>
<tr class="separator:gab662479578bb2af89f683e17517b9a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada2d54badb0a1592f68643aba04cb4ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gada2d54badb0a1592f68643aba04cb4ba">CLKPWR_PCLKSEL_SSP0</a>&#160;&#160;&#160;((uint32_t)(42))</td></tr>
<tr class="separator:gada2d54badb0a1592f68643aba04cb4ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb146ae5ab7a0fbc2c95924f3a50456d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gafb146ae5ab7a0fbc2c95924f3a50456d">CLKPWR_PCLKSEL_TIMER2</a>&#160;&#160;&#160;((uint32_t)(44))</td></tr>
<tr class="separator:gafb146ae5ab7a0fbc2c95924f3a50456d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0df581997c3365eee4a5a0503e513066"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga0df581997c3365eee4a5a0503e513066">CLKPWR_PCLKSEL_TIMER3</a>&#160;&#160;&#160;((uint32_t)(46))</td></tr>
<tr class="separator:ga0df581997c3365eee4a5a0503e513066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b7eb179fdd09c99ddadac8c4d144142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga2b7eb179fdd09c99ddadac8c4d144142">CLKPWR_PCLKSEL_UART2</a>&#160;&#160;&#160;((uint32_t)(48))</td></tr>
<tr class="separator:ga2b7eb179fdd09c99ddadac8c4d144142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47e9c387422d28ed7d667b7a4abd9096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga47e9c387422d28ed7d667b7a4abd9096">CLKPWR_PCLKSEL_UART3</a>&#160;&#160;&#160;((uint32_t)(50))</td></tr>
<tr class="separator:ga47e9c387422d28ed7d667b7a4abd9096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbf149f2011d8691c7e1b9c3fe1383f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gafbf149f2011d8691c7e1b9c3fe1383f4">CLKPWR_PCLKSEL_I2C2</a>&#160;&#160;&#160;((uint32_t)(52))</td></tr>
<tr class="separator:gafbf149f2011d8691c7e1b9c3fe1383f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaeef97fdbabc0fee54c07786ee6e1ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gabaeef97fdbabc0fee54c07786ee6e1ba">CLKPWR_PCLKSEL_I2S</a>&#160;&#160;&#160;((uint32_t)(54))</td></tr>
<tr class="separator:gabaeef97fdbabc0fee54c07786ee6e1ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7017b827f2ec5d3b822371ab3eb43bd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga7017b827f2ec5d3b822371ab3eb43bd9">CLKPWR_PCLKSEL_RIT</a>&#160;&#160;&#160;((uint32_t)(58))</td></tr>
<tr class="separator:ga7017b827f2ec5d3b822371ab3eb43bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e87768ef5afcdeb8e4c2a9085fa381e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga5e87768ef5afcdeb8e4c2a9085fa381e">CLKPWR_PCLKSEL_SYSCON</a>&#160;&#160;&#160;((uint32_t)(60))</td></tr>
<tr class="separator:ga5e87768ef5afcdeb8e4c2a9085fa381e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f1c261af43582c0e9b2bc3ac5e603d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga6f1c261af43582c0e9b2bc3ac5e603d1">CLKPWR_PCLKSEL_MC</a>&#160;&#160;&#160;((uint32_t)(62))</td></tr>
<tr class="separator:ga6f1c261af43582c0e9b2bc3ac5e603d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7b612823ab87d3d6358df977364b547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gaf7b612823ab87d3d6358df977364b547">CLKPWR_PCLKSEL_CCLK_DIV_4</a>&#160;&#160;&#160;((uint32_t)(0))</td></tr>
<tr class="separator:gaf7b612823ab87d3d6358df977364b547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aaf02f3090e8a9208d261c0f984c165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga9aaf02f3090e8a9208d261c0f984c165">CLKPWR_PCLKSEL_CCLK_DIV_1</a>&#160;&#160;&#160;((uint32_t)(1))</td></tr>
<tr class="separator:ga9aaf02f3090e8a9208d261c0f984c165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e1e67993eb7f67f2b9bca8e7a1d8c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga07e1e67993eb7f67f2b9bca8e7a1d8c8">CLKPWR_PCLKSEL_CCLK_DIV_2</a>&#160;&#160;&#160;((uint32_t)(2))</td></tr>
<tr class="separator:ga07e1e67993eb7f67f2b9bca8e7a1d8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fcd9a64da1ce162e567fd58f93361e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga8fcd9a64da1ce162e567fd58f93361e9">CLKPWR_PCONP_PCTIM0</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;1))</td></tr>
<tr class="separator:ga8fcd9a64da1ce162e567fd58f93361e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4fde316626be32ef910804a4f1e89f"><td class="memItemLeft" align="right" valign="top"><a id="gabb4fde316626be32ef910804a4f1e89f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CLKPWR_PCONP_PCTIM1</b>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;2))</td></tr>
<tr class="separator:gabb4fde316626be32ef910804a4f1e89f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25e8807a1107e45cb604e0cdf82da4dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga25e8807a1107e45cb604e0cdf82da4dd">CLKPWR_PCONP_PCUART0</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;3))</td></tr>
<tr class="separator:ga25e8807a1107e45cb604e0cdf82da4dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d6d3d86ee08058a5879fc8a3eeab25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gaa4d6d3d86ee08058a5879fc8a3eeab25">CLKPWR_PCONP_PCUART1</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;4))</td></tr>
<tr class="separator:gaa4d6d3d86ee08058a5879fc8a3eeab25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f01e679f3b6eec995d0fd1ad43dc2d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga0f01e679f3b6eec995d0fd1ad43dc2d7">CLKPWR_PCONP_PCPWM1</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;6))</td></tr>
<tr class="separator:ga0f01e679f3b6eec995d0fd1ad43dc2d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca155b41f55c089a8480ec160135ffe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gaca155b41f55c089a8480ec160135ffe8">CLKPWR_PCONP_PCI2C0</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;7))</td></tr>
<tr class="separator:gaca155b41f55c089a8480ec160135ffe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae299e815a1e4239a3e6bb5ca4a24b14f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gae299e815a1e4239a3e6bb5ca4a24b14f">CLKPWR_PCONP_PCSPI</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;8))</td></tr>
<tr class="separator:gae299e815a1e4239a3e6bb5ca4a24b14f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fdc3d2935f1bf706c91320c455ba839"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga6fdc3d2935f1bf706c91320c455ba839">CLKPWR_PCONP_PCRTC</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;9))</td></tr>
<tr class="separator:ga6fdc3d2935f1bf706c91320c455ba839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77f74b342abfbb8ede495727a588ee1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga77f74b342abfbb8ede495727a588ee1b">CLKPWR_PCONP_PCSSP1</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;10))</td></tr>
<tr class="separator:ga77f74b342abfbb8ede495727a588ee1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf0b90f108501745297500318d00dbaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gacf0b90f108501745297500318d00dbaa">CLKPWR_PCONP_PCAD</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;12))</td></tr>
<tr class="separator:gacf0b90f108501745297500318d00dbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73d78caa1e5f33ff4f878a4a4188d4f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga73d78caa1e5f33ff4f878a4a4188d4f1">CLKPWR_PCONP_PCAN1</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;13))</td></tr>
<tr class="separator:ga73d78caa1e5f33ff4f878a4a4188d4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0359c82f11514929d6981bd3b2c97633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga0359c82f11514929d6981bd3b2c97633">CLKPWR_PCONP_PCAN2</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;14))</td></tr>
<tr class="separator:ga0359c82f11514929d6981bd3b2c97633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f0ed88b2c85cc248595d7071a2df815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga8f0ed88b2c85cc248595d7071a2df815">CLKPWR_PCONP_PCGPIO</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;15))</td></tr>
<tr class="separator:ga8f0ed88b2c85cc248595d7071a2df815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa16c9b9d220721a6ca8cacf74c77a2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gaaa16c9b9d220721a6ca8cacf74c77a2c">CLKPWR_PCONP_PCRIT</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;16))</td></tr>
<tr class="separator:gaaa16c9b9d220721a6ca8cacf74c77a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a8749edeb4ea582cd48f5f35f2088e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga5a8749edeb4ea582cd48f5f35f2088e6">CLKPWR_PCONP_PCMC</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;17))</td></tr>
<tr class="separator:ga5a8749edeb4ea582cd48f5f35f2088e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f0ae9eef9bdd20cbeb8789430f6c3ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga0f0ae9eef9bdd20cbeb8789430f6c3ee">CLKPWR_PCONP_PCQEI</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;18))</td></tr>
<tr class="separator:ga0f0ae9eef9bdd20cbeb8789430f6c3ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga533db7f7c151a115b487585d29889199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga533db7f7c151a115b487585d29889199">CLKPWR_PCONP_PCI2C1</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;19))</td></tr>
<tr class="separator:ga533db7f7c151a115b487585d29889199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e542d17bed4b5833d41985770a6b44b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga4e542d17bed4b5833d41985770a6b44b">CLKPWR_PCONP_PCSSP0</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;21))</td></tr>
<tr class="separator:ga4e542d17bed4b5833d41985770a6b44b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad76b83dd27e58d257f43dc400fa4eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga5ad76b83dd27e58d257f43dc400fa4eb">CLKPWR_PCONP_PCTIM2</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;22))</td></tr>
<tr class="separator:ga5ad76b83dd27e58d257f43dc400fa4eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d8a03a7e3535a783b132bb8755ca554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga6d8a03a7e3535a783b132bb8755ca554">CLKPWR_PCONP_PCTIM3</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;23))</td></tr>
<tr class="separator:ga6d8a03a7e3535a783b132bb8755ca554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac87ef2376877891f6694a6c033d299db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gac87ef2376877891f6694a6c033d299db">CLKPWR_PCONP_PCUART2</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;24))</td></tr>
<tr class="separator:gac87ef2376877891f6694a6c033d299db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c180bc0be3f8ddb32d526262ef0da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gab3c180bc0be3f8ddb32d526262ef0da6">CLKPWR_PCONP_PCUART3</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;25))</td></tr>
<tr class="separator:gab3c180bc0be3f8ddb32d526262ef0da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4882ffb6a89fe73a1fa8817e1a5b54e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga4882ffb6a89fe73a1fa8817e1a5b54e0">CLKPWR_PCONP_PCI2C2</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;26))</td></tr>
<tr class="separator:ga4882ffb6a89fe73a1fa8817e1a5b54e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac20f68e14f2d54ccfef205d5ad7373e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gac20f68e14f2d54ccfef205d5ad7373e0">CLKPWR_PCONP_PCI2S</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;27))</td></tr>
<tr class="separator:gac20f68e14f2d54ccfef205d5ad7373e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84bfe568fbcc02ffc13cccfc0226eff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga84bfe568fbcc02ffc13cccfc0226eff9">CLKPWR_PCONP_PCGPDMA</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;29))</td></tr>
<tr class="separator:ga84bfe568fbcc02ffc13cccfc0226eff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5641763b6a54ad0b80c97ed1c70f838"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gaf5641763b6a54ad0b80c97ed1c70f838">CLKPWR_PCONP_PCENET</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;30))</td></tr>
<tr class="separator:gaf5641763b6a54ad0b80c97ed1c70f838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05926f84706fa15dfc9228650d62ce26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga05926f84706fa15dfc9228650d62ce26">CLKPWR_PCONP_PCUSB</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;31))</td></tr>
<tr class="separator:ga05926f84706fa15dfc9228650d62ce26"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaf5e32f4e62e29f6ebc2c4f32fa3121ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5e32f4e62e29f6ebc2c4f32fa3121ce">&#9670;&nbsp;</a></span>CLKPWR_PCLKSEL_ACF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_ACF&#160;&#160;&#160;((uint32_t)(30))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock divider bit position for ACF </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00080">80</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga842dc1922e983d1eaff58fced88f79f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga842dc1922e983d1eaff58fced88f79f0">&#9670;&nbsp;</a></span>CLKPWR_PCLKSEL_ADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_ADC&#160;&#160;&#160;((uint32_t)(24))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock divider bit position for ADC </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00074">74</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga9965dea28c73dfce6c594edde50fe70c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9965dea28c73dfce6c594edde50fe70c">&#9670;&nbsp;</a></span>CLKPWR_PCLKSEL_CAN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_CAN1&#160;&#160;&#160;((uint32_t)(26))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock divider bit position for CAN1 </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00076">76</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="gabc314973cc2becbd8cfcf4f4813c6dd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc314973cc2becbd8cfcf4f4813c6dd4">&#9670;&nbsp;</a></span>CLKPWR_PCLKSEL_CAN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_CAN2&#160;&#160;&#160;((uint32_t)(28))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock divider bit position for CAN2 </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00078">78</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga9aaf02f3090e8a9208d261c0f984c165"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9aaf02f3090e8a9208d261c0f984c165">&#9670;&nbsp;</a></span>CLKPWR_PCLKSEL_CCLK_DIV_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_CCLK_DIV_1&#160;&#160;&#160;((uint32_t)(1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock divider is the same with CCLK </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00115">115</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga07e1e67993eb7f67f2b9bca8e7a1d8c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07e1e67993eb7f67f2b9bca8e7a1d8c8">&#9670;&nbsp;</a></span>CLKPWR_PCLKSEL_CCLK_DIV_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_CCLK_DIV_2&#160;&#160;&#160;((uint32_t)(2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock divider is set to 2 from CCLK </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00117">117</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="gaf7b612823ab87d3d6358df977364b547"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7b612823ab87d3d6358df977364b547">&#9670;&nbsp;</a></span>CLKPWR_PCLKSEL_CCLK_DIV_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_CCLK_DIV_4&#160;&#160;&#160;((uint32_t)(0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro for Peripheral Clock Selection register bit values Note: When CCLK_DIV_8, Peripheral’s clock is selected to PCLK_xyz = CCLK/8 except for CAN1, CAN2, and CAN filtering when ’11’selects PCLK_xyz = CCLK/6 </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00113">113</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="gad78e9911438a7b9006e89a11ab747de5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad78e9911438a7b9006e89a11ab747de5">&#9670;&nbsp;</a></span>CLKPWR_PCLKSEL_DAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_DAC&#160;&#160;&#160;((uint32_t)(22))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock divider bit position for DAC </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00072">72</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga43fd50253c56be7a7fd2f93cd2684078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43fd50253c56be7a7fd2f93cd2684078">&#9670;&nbsp;</a></span>CLKPWR_PCLKSEL_I2C0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_I2C0&#160;&#160;&#160;((uint32_t)(14))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock divider bit position for I2C0 </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00066">66</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="gab662479578bb2af89f683e17517b9a5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab662479578bb2af89f683e17517b9a5e">&#9670;&nbsp;</a></span>CLKPWR_PCLKSEL_I2C1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_I2C1&#160;&#160;&#160;((uint32_t)(38))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock divider bit position for I2C1 </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00086">86</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="gafbf149f2011d8691c7e1b9c3fe1383f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbf149f2011d8691c7e1b9c3fe1383f4">&#9670;&nbsp;</a></span>CLKPWR_PCLKSEL_I2C2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_I2C2&#160;&#160;&#160;((uint32_t)(52))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock divider bit position for I2C2 </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00098">98</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="gabaeef97fdbabc0fee54c07786ee6e1ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaeef97fdbabc0fee54c07786ee6e1ba">&#9670;&nbsp;</a></span>CLKPWR_PCLKSEL_I2S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_I2S&#160;&#160;&#160;((uint32_t)(54))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock divider bit position for I2S </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00100">100</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga6f1c261af43582c0e9b2bc3ac5e603d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f1c261af43582c0e9b2bc3ac5e603d1">&#9670;&nbsp;</a></span>CLKPWR_PCLKSEL_MC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_MC&#160;&#160;&#160;((uint32_t)(62))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock divider bit position for MC </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00106">106</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="gad35b3535118164485e75806a6ef1f6e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad35b3535118164485e75806a6ef1f6e6">&#9670;&nbsp;</a></span>CLKPWR_PCLKSEL_PCB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_PCB&#160;&#160;&#160;((uint32_t)(36))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock divider bit position for PCB </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00084">84</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga2ce2c973644d4ddfcc6651d4d2665492"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ce2c973644d4ddfcc6651d4d2665492">&#9670;&nbsp;</a></span>CLKPWR_PCLKSEL_PWM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_PWM1&#160;&#160;&#160;((uint32_t)(12))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock divider bit position for PWM1 </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00064">64</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="gacdf0446e521b6cdec979ffece2ba73f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdf0446e521b6cdec979ffece2ba73f5">&#9670;&nbsp;</a></span>CLKPWR_PCLKSEL_QEI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_QEI&#160;&#160;&#160;((uint32_t)(32))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock divider bit position for QEI </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00082">82</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga7017b827f2ec5d3b822371ab3eb43bd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7017b827f2ec5d3b822371ab3eb43bd9">&#9670;&nbsp;</a></span>CLKPWR_PCLKSEL_RIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_RIT&#160;&#160;&#160;((uint32_t)(58))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock divider bit position for RIT </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00102">102</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="gab9cf1de13d64711004e44ed10356c9a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9cf1de13d64711004e44ed10356c9a6">&#9670;&nbsp;</a></span>CLKPWR_PCLKSEL_SPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_SPI&#160;&#160;&#160;((uint32_t)(16))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock divider bit position for SPI </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00068">68</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="gada2d54badb0a1592f68643aba04cb4ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada2d54badb0a1592f68643aba04cb4ba">&#9670;&nbsp;</a></span>CLKPWR_PCLKSEL_SSP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_SSP0&#160;&#160;&#160;((uint32_t)(42))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock divider bit position for SSP0 </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00088">88</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga67471573e91ebf70da511d54d4a7c808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67471573e91ebf70da511d54d4a7c808">&#9670;&nbsp;</a></span>CLKPWR_PCLKSEL_SSP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_SSP1&#160;&#160;&#160;((uint32_t)(20))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock divider bit position for SSP1 </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00070">70</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga5e87768ef5afcdeb8e4c2a9085fa381e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e87768ef5afcdeb8e4c2a9085fa381e">&#9670;&nbsp;</a></span>CLKPWR_PCLKSEL_SYSCON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_SYSCON&#160;&#160;&#160;((uint32_t)(60))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock divider bit position for SYSCON </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00104">104</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="gab1acc813f04ade492704686390180d0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1acc813f04ade492704686390180d0e">&#9670;&nbsp;</a></span>CLKPWR_PCLKSEL_TIMER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_TIMER0&#160;&#160;&#160;((uint32_t)(2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock divider bit position for TIMER0 </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00056">56</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga6f40e91e37d638a7005abc64f0f339f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f40e91e37d638a7005abc64f0f339f7">&#9670;&nbsp;</a></span>CLKPWR_PCLKSEL_TIMER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_TIMER1&#160;&#160;&#160;((uint32_t)(4))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock divider bit position for TIMER1 </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00058">58</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="gafb146ae5ab7a0fbc2c95924f3a50456d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb146ae5ab7a0fbc2c95924f3a50456d">&#9670;&nbsp;</a></span>CLKPWR_PCLKSEL_TIMER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_TIMER2&#160;&#160;&#160;((uint32_t)(44))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock divider bit position for TIMER2 </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00090">90</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga0df581997c3365eee4a5a0503e513066"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0df581997c3365eee4a5a0503e513066">&#9670;&nbsp;</a></span>CLKPWR_PCLKSEL_TIMER3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_TIMER3&#160;&#160;&#160;((uint32_t)(46))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock divider bit position for TIMER3 </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00092">92</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="gab55e1cb2751a05bac54292939ce3937b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab55e1cb2751a05bac54292939ce3937b">&#9670;&nbsp;</a></span>CLKPWR_PCLKSEL_UART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_UART0&#160;&#160;&#160;((uint32_t)(6))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock divider bit position for UART0 </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00060">60</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga1e565a2eb1621b007b3f11725637474d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e565a2eb1621b007b3f11725637474d">&#9670;&nbsp;</a></span>CLKPWR_PCLKSEL_UART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_UART1&#160;&#160;&#160;((uint32_t)(8))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock divider bit position for UART1 </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00062">62</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga2b7eb179fdd09c99ddadac8c4d144142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b7eb179fdd09c99ddadac8c4d144142">&#9670;&nbsp;</a></span>CLKPWR_PCLKSEL_UART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_UART2&#160;&#160;&#160;((uint32_t)(48))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock divider bit position for UART2 </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00094">94</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga47e9c387422d28ed7d667b7a4abd9096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47e9c387422d28ed7d667b7a4abd9096">&#9670;&nbsp;</a></span>CLKPWR_PCLKSEL_UART3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_UART3&#160;&#160;&#160;((uint32_t)(50))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock divider bit position for UART3 </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00096">96</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga336ff9ef63221ddb5d2306637434b988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga336ff9ef63221ddb5d2306637434b988">&#9670;&nbsp;</a></span>CLKPWR_PCLKSEL_WDT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_WDT&#160;&#160;&#160;((uint32_t)(0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock divider bit position for WDT </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00054">54</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="gacf0b90f108501745297500318d00dbaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf0b90f108501745297500318d00dbaa">&#9670;&nbsp;</a></span>CLKPWR_PCONP_PCAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCAD&#160;&#160;&#160;((uint32_t)(1&lt;&lt;12))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>A/D converter 0 (ADC0) power/clock control bit </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00142">142</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga73d78caa1e5f33ff4f878a4a4188d4f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73d78caa1e5f33ff4f878a4a4188d4f1">&#9670;&nbsp;</a></span>CLKPWR_PCONP_PCAN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCAN1&#160;&#160;&#160;((uint32_t)(1&lt;&lt;13))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN Controller 1 power/clock control bit </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00144">144</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga0359c82f11514929d6981bd3b2c97633"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0359c82f11514929d6981bd3b2c97633">&#9670;&nbsp;</a></span>CLKPWR_PCONP_PCAN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCAN2&#160;&#160;&#160;((uint32_t)(1&lt;&lt;14))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN Controller 2 power/clock control bit </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00146">146</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="gaf5641763b6a54ad0b80c97ed1c70f838"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5641763b6a54ad0b80c97ed1c70f838">&#9670;&nbsp;</a></span>CLKPWR_PCONP_PCENET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCENET&#160;&#160;&#160;((uint32_t)(1&lt;&lt;30))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Ethernet block power/clock control bit </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00174">174</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga84bfe568fbcc02ffc13cccfc0226eff9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84bfe568fbcc02ffc13cccfc0226eff9">&#9670;&nbsp;</a></span>CLKPWR_PCONP_PCGPDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCGPDMA&#160;&#160;&#160;((uint32_t)(1&lt;&lt;29))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP DMA function power/clock control bit </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00172">172</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga8f0ed88b2c85cc248595d7071a2df815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f0ed88b2c85cc248595d7071a2df815">&#9670;&nbsp;</a></span>CLKPWR_PCONP_PCGPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCGPIO&#160;&#160;&#160;((uint32_t)(1&lt;&lt;15))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO power/clock control bit </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00148">148</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="gaca155b41f55c089a8480ec160135ffe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca155b41f55c089a8480ec160135ffe8">&#9670;&nbsp;</a></span>CLKPWR_PCONP_PCI2C0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCI2C0&#160;&#160;&#160;((uint32_t)(1&lt;&lt;7))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The I2C0 interface power/clock control bit </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00134">134</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga533db7f7c151a115b487585d29889199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga533db7f7c151a115b487585d29889199">&#9670;&nbsp;</a></span>CLKPWR_PCONP_PCI2C1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCI2C1&#160;&#160;&#160;((uint32_t)(1&lt;&lt;19))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The I2C1 interface power/clock control bit </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00156">156</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga4882ffb6a89fe73a1fa8817e1a5b54e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4882ffb6a89fe73a1fa8817e1a5b54e0">&#9670;&nbsp;</a></span>CLKPWR_PCONP_PCI2C2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCI2C2&#160;&#160;&#160;((uint32_t)(1&lt;&lt;26))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C interface 2 power/clock control bit </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00168">168</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="gac20f68e14f2d54ccfef205d5ad7373e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac20f68e14f2d54ccfef205d5ad7373e0">&#9670;&nbsp;</a></span>CLKPWR_PCONP_PCI2S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCI2S&#160;&#160;&#160;((uint32_t)(1&lt;&lt;27))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S interface power/clock control bit </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00170">170</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga5a8749edeb4ea582cd48f5f35f2088e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a8749edeb4ea582cd48f5f35f2088e6">&#9670;&nbsp;</a></span>CLKPWR_PCONP_PCMC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCMC&#160;&#160;&#160;((uint32_t)(1&lt;&lt;17))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Motor Control PWM </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00152">152</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga0f01e679f3b6eec995d0fd1ad43dc2d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f01e679f3b6eec995d0fd1ad43dc2d7">&#9670;&nbsp;</a></span>CLKPWR_PCONP_PCPWM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCPWM1&#160;&#160;&#160;((uint32_t)(1&lt;&lt;6))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM1 power/clock control bit </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00132">132</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga0f0ae9eef9bdd20cbeb8789430f6c3ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f0ae9eef9bdd20cbeb8789430f6c3ee">&#9670;&nbsp;</a></span>CLKPWR_PCONP_PCQEI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCQEI&#160;&#160;&#160;((uint32_t)(1&lt;&lt;18))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Quadrature Encoder Interface power/clock control bit </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00154">154</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="gaaa16c9b9d220721a6ca8cacf74c77a2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa16c9b9d220721a6ca8cacf74c77a2c">&#9670;&nbsp;</a></span>CLKPWR_PCONP_PCRIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCRIT&#160;&#160;&#160;((uint32_t)(1&lt;&lt;16))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Repetitive Interrupt Timer power/clock control bit </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00150">150</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga6fdc3d2935f1bf706c91320c455ba839"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fdc3d2935f1bf706c91320c455ba839">&#9670;&nbsp;</a></span>CLKPWR_PCONP_PCRTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCRTC&#160;&#160;&#160;((uint32_t)(1&lt;&lt;9))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The RTC power/clock control bit </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00138">138</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="gae299e815a1e4239a3e6bb5ca4a24b14f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae299e815a1e4239a3e6bb5ca4a24b14f">&#9670;&nbsp;</a></span>CLKPWR_PCONP_PCSPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCSPI&#160;&#160;&#160;((uint32_t)(1&lt;&lt;8))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The SPI interface power/clock control bit </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00136">136</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga4e542d17bed4b5833d41985770a6b44b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e542d17bed4b5833d41985770a6b44b">&#9670;&nbsp;</a></span>CLKPWR_PCONP_PCSSP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCSSP0&#160;&#160;&#160;((uint32_t)(1&lt;&lt;21))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The SSP0 interface power/clock control bit </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00158">158</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga77f74b342abfbb8ede495727a588ee1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77f74b342abfbb8ede495727a588ee1b">&#9670;&nbsp;</a></span>CLKPWR_PCONP_PCSSP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCSSP1&#160;&#160;&#160;((uint32_t)(1&lt;&lt;10))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The SSP1 interface power/clock control bit </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00140">140</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga8fcd9a64da1ce162e567fd58f93361e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fcd9a64da1ce162e567fd58f93361e9">&#9670;&nbsp;</a></span>CLKPWR_PCONP_PCTIM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCTIM0&#160;&#160;&#160;((uint32_t)(1&lt;&lt;1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer/Counter 0 power/clock control bit </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00124">124</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga5ad76b83dd27e58d257f43dc400fa4eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ad76b83dd27e58d257f43dc400fa4eb">&#9670;&nbsp;</a></span>CLKPWR_PCONP_PCTIM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCTIM2&#160;&#160;&#160;((uint32_t)(1&lt;&lt;22))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 2 power/clock control bit </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00160">160</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga6d8a03a7e3535a783b132bb8755ca554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d8a03a7e3535a783b132bb8755ca554">&#9670;&nbsp;</a></span>CLKPWR_PCONP_PCTIM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCTIM3&#160;&#160;&#160;((uint32_t)(1&lt;&lt;23))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer 3 power/clock control bit </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00162">162</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga25e8807a1107e45cb604e0cdf82da4dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25e8807a1107e45cb604e0cdf82da4dd">&#9670;&nbsp;</a></span>CLKPWR_PCONP_PCUART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCUART0&#160;&#160;&#160;((uint32_t)(1&lt;&lt;3))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART0 power/clock control bit </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00128">128</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="gaa4d6d3d86ee08058a5879fc8a3eeab25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4d6d3d86ee08058a5879fc8a3eeab25">&#9670;&nbsp;</a></span>CLKPWR_PCONP_PCUART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCUART1&#160;&#160;&#160;((uint32_t)(1&lt;&lt;4))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART1 power/clock control bit </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00130">130</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="gac87ef2376877891f6694a6c033d299db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac87ef2376877891f6694a6c033d299db">&#9670;&nbsp;</a></span>CLKPWR_PCONP_PCUART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCUART2&#160;&#160;&#160;((uint32_t)(1&lt;&lt;24))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 2 power/clock control bit </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00164">164</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="gab3c180bc0be3f8ddb32d526262ef0da6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c180bc0be3f8ddb32d526262ef0da6">&#9670;&nbsp;</a></span>CLKPWR_PCONP_PCUART3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCUART3&#160;&#160;&#160;((uint32_t)(1&lt;&lt;25))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 3 power/clock control bit </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00166">166</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a id="ga05926f84706fa15dfc9228650d62ce26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05926f84706fa15dfc9228650d62ce26">&#9670;&nbsp;</a></span>CLKPWR_PCONP_PCUSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCUSB&#160;&#160;&#160;((uint32_t)(1&lt;&lt;31))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB interface power/clock control bit </p>

<p class="definition">Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00176">176</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
