// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.4
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ==============================================================

`timescale 1 ns / 1 ps
module init_memory_top_top (
m_axi_data_points_out_AWID,
m_axi_data_points_out_AWADDR,
m_axi_data_points_out_AWLEN,
m_axi_data_points_out_AWSIZE,
m_axi_data_points_out_AWBURST,
m_axi_data_points_out_AWLOCK,
m_axi_data_points_out_AWCACHE,
m_axi_data_points_out_AWPROT,
m_axi_data_points_out_AWQOS,
m_axi_data_points_out_AWUSER,
m_axi_data_points_out_AWVALID,
m_axi_data_points_out_AWREADY,
m_axi_data_points_out_WDATA,
m_axi_data_points_out_WSTRB,
m_axi_data_points_out_WLAST,
m_axi_data_points_out_WUSER,
m_axi_data_points_out_WVALID,
m_axi_data_points_out_WREADY,
m_axi_data_points_out_BID,
m_axi_data_points_out_BRESP,
m_axi_data_points_out_BUSER,
m_axi_data_points_out_BVALID,
m_axi_data_points_out_BREADY,
m_axi_data_points_out_ARID,
m_axi_data_points_out_ARADDR,
m_axi_data_points_out_ARLEN,
m_axi_data_points_out_ARSIZE,
m_axi_data_points_out_ARBURST,
m_axi_data_points_out_ARLOCK,
m_axi_data_points_out_ARCACHE,
m_axi_data_points_out_ARPROT,
m_axi_data_points_out_ARQOS,
m_axi_data_points_out_ARUSER,
m_axi_data_points_out_ARVALID,
m_axi_data_points_out_ARREADY,
m_axi_data_points_out_RID,
m_axi_data_points_out_RDATA,
m_axi_data_points_out_RRESP,
m_axi_data_points_out_RLAST,
m_axi_data_points_out_RUSER,
m_axi_data_points_out_RVALID,
m_axi_data_points_out_RREADY,
m_axi_centres_out_AWID,
m_axi_centres_out_AWADDR,
m_axi_centres_out_AWLEN,
m_axi_centres_out_AWSIZE,
m_axi_centres_out_AWBURST,
m_axi_centres_out_AWLOCK,
m_axi_centres_out_AWCACHE,
m_axi_centres_out_AWPROT,
m_axi_centres_out_AWQOS,
m_axi_centres_out_AWUSER,
m_axi_centres_out_AWVALID,
m_axi_centres_out_AWREADY,
m_axi_centres_out_WDATA,
m_axi_centres_out_WSTRB,
m_axi_centres_out_WLAST,
m_axi_centres_out_WUSER,
m_axi_centres_out_WVALID,
m_axi_centres_out_WREADY,
m_axi_centres_out_BID,
m_axi_centres_out_BRESP,
m_axi_centres_out_BUSER,
m_axi_centres_out_BVALID,
m_axi_centres_out_BREADY,
m_axi_centres_out_ARID,
m_axi_centres_out_ARADDR,
m_axi_centres_out_ARLEN,
m_axi_centres_out_ARSIZE,
m_axi_centres_out_ARBURST,
m_axi_centres_out_ARLOCK,
m_axi_centres_out_ARCACHE,
m_axi_centres_out_ARPROT,
m_axi_centres_out_ARQOS,
m_axi_centres_out_ARUSER,
m_axi_centres_out_ARVALID,
m_axi_centres_out_ARREADY,
m_axi_centres_out_RID,
m_axi_centres_out_RDATA,
m_axi_centres_out_RRESP,
m_axi_centres_out_RLAST,
m_axi_centres_out_RUSER,
m_axi_centres_out_RVALID,
m_axi_centres_out_RREADY,
aresetn,
aclk,
data_points_in_dout,
data_points_in_empty_n,
data_points_in_read,
centres_in_dout,
centres_in_empty_n,
centres_in_read,
n,
k_V,
ap_start,
ap_ready,
ap_done,
ap_idle
);

parameter C_M_AXI_DATA_POINTS_OUT_ID_WIDTH = 1;
parameter C_M_AXI_DATA_POINTS_OUT_ADDR_WIDTH = 32;
parameter C_M_AXI_DATA_POINTS_OUT_DATA_WIDTH = 32;
parameter C_M_AXI_DATA_POINTS_OUT_AWUSER_WIDTH = 1;
parameter C_M_AXI_DATA_POINTS_OUT_ARUSER_WIDTH = 1;
parameter C_M_AXI_DATA_POINTS_OUT_WUSER_WIDTH = 1;
parameter C_M_AXI_DATA_POINTS_OUT_RUSER_WIDTH = 1;
parameter C_M_AXI_DATA_POINTS_OUT_BUSER_WIDTH = 1;
parameter C_M_AXI_DATA_POINTS_OUT_USER_DATA_WIDTH = 32;
parameter C_M_AXI_DATA_POINTS_OUT_TARGET_ADDR = 32'h00000000;
parameter C_M_AXI_DATA_POINTS_OUT_USER_VALUE = 1'b0;
parameter C_M_AXI_DATA_POINTS_OUT_PROT_VALUE = 3'b010;
parameter C_M_AXI_DATA_POINTS_OUT_CACHE_VALUE = 4'b0000;
parameter C_M_AXI_CENTRES_OUT_ID_WIDTH = 1;
parameter C_M_AXI_CENTRES_OUT_ADDR_WIDTH = 32;
parameter C_M_AXI_CENTRES_OUT_DATA_WIDTH = 32;
parameter C_M_AXI_CENTRES_OUT_AWUSER_WIDTH = 1;
parameter C_M_AXI_CENTRES_OUT_ARUSER_WIDTH = 1;
parameter C_M_AXI_CENTRES_OUT_WUSER_WIDTH = 1;
parameter C_M_AXI_CENTRES_OUT_RUSER_WIDTH = 1;
parameter C_M_AXI_CENTRES_OUT_BUSER_WIDTH = 1;
parameter C_M_AXI_CENTRES_OUT_USER_DATA_WIDTH = 32;
parameter C_M_AXI_CENTRES_OUT_TARGET_ADDR = 32'h00000000;
parameter C_M_AXI_CENTRES_OUT_USER_VALUE = 1'b0;
parameter C_M_AXI_CENTRES_OUT_PROT_VALUE = 3'b010;
parameter C_M_AXI_CENTRES_OUT_CACHE_VALUE = 4'b0000;
parameter RESET_ACTIVE_LOW = 1;

output [C_M_AXI_DATA_POINTS_OUT_ID_WIDTH - 1:0] m_axi_data_points_out_AWID ;
output [C_M_AXI_DATA_POINTS_OUT_ADDR_WIDTH - 1:0] m_axi_data_points_out_AWADDR ;
output [8 - 1:0] m_axi_data_points_out_AWLEN ;
output [3 - 1:0] m_axi_data_points_out_AWSIZE ;
output [2 - 1:0] m_axi_data_points_out_AWBURST ;
output [2 - 1:0] m_axi_data_points_out_AWLOCK ;
output [4 - 1:0] m_axi_data_points_out_AWCACHE ;
output [3 - 1:0] m_axi_data_points_out_AWPROT ;
output [4 - 1:0] m_axi_data_points_out_AWQOS ;
output [C_M_AXI_DATA_POINTS_OUT_AWUSER_WIDTH - 1:0] m_axi_data_points_out_AWUSER ;
output m_axi_data_points_out_AWVALID ;
input m_axi_data_points_out_AWREADY ;
output [C_M_AXI_DATA_POINTS_OUT_DATA_WIDTH - 1:0] m_axi_data_points_out_WDATA ;
output [C_M_AXI_DATA_POINTS_OUT_DATA_WIDTH/8 - 1:0] m_axi_data_points_out_WSTRB ;
output m_axi_data_points_out_WLAST ;
output [C_M_AXI_DATA_POINTS_OUT_WUSER_WIDTH - 1:0] m_axi_data_points_out_WUSER ;
output m_axi_data_points_out_WVALID ;
input m_axi_data_points_out_WREADY ;
input [C_M_AXI_DATA_POINTS_OUT_ID_WIDTH - 1:0] m_axi_data_points_out_BID ;
input [2 - 1:0] m_axi_data_points_out_BRESP ;
input [C_M_AXI_DATA_POINTS_OUT_BUSER_WIDTH - 1:0] m_axi_data_points_out_BUSER ;
input m_axi_data_points_out_BVALID ;
output m_axi_data_points_out_BREADY ;
output [C_M_AXI_DATA_POINTS_OUT_ID_WIDTH - 1:0] m_axi_data_points_out_ARID ;
output [C_M_AXI_DATA_POINTS_OUT_ADDR_WIDTH - 1:0] m_axi_data_points_out_ARADDR ;
output [8 - 1:0] m_axi_data_points_out_ARLEN ;
output [3 - 1:0] m_axi_data_points_out_ARSIZE ;
output [2 - 1:0] m_axi_data_points_out_ARBURST ;
output [2 - 1:0] m_axi_data_points_out_ARLOCK ;
output [4 - 1:0] m_axi_data_points_out_ARCACHE ;
output [3 - 1:0] m_axi_data_points_out_ARPROT ;
output [4 - 1:0] m_axi_data_points_out_ARQOS ;
output [C_M_AXI_DATA_POINTS_OUT_ARUSER_WIDTH - 1:0] m_axi_data_points_out_ARUSER ;
output m_axi_data_points_out_ARVALID ;
input m_axi_data_points_out_ARREADY ;
input [C_M_AXI_DATA_POINTS_OUT_ID_WIDTH - 1:0] m_axi_data_points_out_RID ;
input [C_M_AXI_DATA_POINTS_OUT_DATA_WIDTH - 1:0] m_axi_data_points_out_RDATA ;
input [2 - 1:0] m_axi_data_points_out_RRESP ;
input m_axi_data_points_out_RLAST ;
input [C_M_AXI_DATA_POINTS_OUT_RUSER_WIDTH - 1:0] m_axi_data_points_out_RUSER ;
input m_axi_data_points_out_RVALID ;
output m_axi_data_points_out_RREADY ;


output [C_M_AXI_CENTRES_OUT_ID_WIDTH - 1:0] m_axi_centres_out_AWID ;
output [C_M_AXI_CENTRES_OUT_ADDR_WIDTH - 1:0] m_axi_centres_out_AWADDR ;
output [8 - 1:0] m_axi_centres_out_AWLEN ;
output [3 - 1:0] m_axi_centres_out_AWSIZE ;
output [2 - 1:0] m_axi_centres_out_AWBURST ;
output [2 - 1:0] m_axi_centres_out_AWLOCK ;
output [4 - 1:0] m_axi_centres_out_AWCACHE ;
output [3 - 1:0] m_axi_centres_out_AWPROT ;
output [4 - 1:0] m_axi_centres_out_AWQOS ;
output [C_M_AXI_CENTRES_OUT_AWUSER_WIDTH - 1:0] m_axi_centres_out_AWUSER ;
output m_axi_centres_out_AWVALID ;
input m_axi_centres_out_AWREADY ;
output [C_M_AXI_CENTRES_OUT_DATA_WIDTH - 1:0] m_axi_centres_out_WDATA ;
output [C_M_AXI_CENTRES_OUT_DATA_WIDTH/8 - 1:0] m_axi_centres_out_WSTRB ;
output m_axi_centres_out_WLAST ;
output [C_M_AXI_CENTRES_OUT_WUSER_WIDTH - 1:0] m_axi_centres_out_WUSER ;
output m_axi_centres_out_WVALID ;
input m_axi_centres_out_WREADY ;
input [C_M_AXI_CENTRES_OUT_ID_WIDTH - 1:0] m_axi_centres_out_BID ;
input [2 - 1:0] m_axi_centres_out_BRESP ;
input [C_M_AXI_CENTRES_OUT_BUSER_WIDTH - 1:0] m_axi_centres_out_BUSER ;
input m_axi_centres_out_BVALID ;
output m_axi_centres_out_BREADY ;
output [C_M_AXI_CENTRES_OUT_ID_WIDTH - 1:0] m_axi_centres_out_ARID ;
output [C_M_AXI_CENTRES_OUT_ADDR_WIDTH - 1:0] m_axi_centres_out_ARADDR ;
output [8 - 1:0] m_axi_centres_out_ARLEN ;
output [3 - 1:0] m_axi_centres_out_ARSIZE ;
output [2 - 1:0] m_axi_centres_out_ARBURST ;
output [2 - 1:0] m_axi_centres_out_ARLOCK ;
output [4 - 1:0] m_axi_centres_out_ARCACHE ;
output [3 - 1:0] m_axi_centres_out_ARPROT ;
output [4 - 1:0] m_axi_centres_out_ARQOS ;
output [C_M_AXI_CENTRES_OUT_ARUSER_WIDTH - 1:0] m_axi_centres_out_ARUSER ;
output m_axi_centres_out_ARVALID ;
input m_axi_centres_out_ARREADY ;
input [C_M_AXI_CENTRES_OUT_ID_WIDTH - 1:0] m_axi_centres_out_RID ;
input [C_M_AXI_CENTRES_OUT_DATA_WIDTH - 1:0] m_axi_centres_out_RDATA ;
input [2 - 1:0] m_axi_centres_out_RRESP ;
input m_axi_centres_out_RLAST ;
input [C_M_AXI_CENTRES_OUT_RUSER_WIDTH - 1:0] m_axi_centres_out_RUSER ;
input m_axi_centres_out_RVALID ;
output m_axi_centres_out_RREADY ;

input aresetn ;

input aclk ;

input [32 - 1:0] data_points_in_dout ;
input data_points_in_empty_n ;
output data_points_in_read ;
input [32 - 1:0] centres_in_dout ;
input centres_in_empty_n ;
output centres_in_read ;
input [32 - 1:0] n ;
input [8 - 1:0] k_V ;
input ap_start ;
output ap_ready ;
output ap_done ;
output ap_idle ;


wire [C_M_AXI_DATA_POINTS_OUT_ID_WIDTH - 1:0] m_axi_data_points_out_AWID;
wire [C_M_AXI_DATA_POINTS_OUT_ADDR_WIDTH - 1:0] m_axi_data_points_out_AWADDR;
wire [8 - 1:0] m_axi_data_points_out_AWLEN;
wire [3 - 1:0] m_axi_data_points_out_AWSIZE;
wire [2 - 1:0] m_axi_data_points_out_AWBURST;
wire [2 - 1:0] m_axi_data_points_out_AWLOCK;
wire [4 - 1:0] m_axi_data_points_out_AWCACHE;
wire [3 - 1:0] m_axi_data_points_out_AWPROT;
wire [4 - 1:0] m_axi_data_points_out_AWQOS;
wire [C_M_AXI_DATA_POINTS_OUT_AWUSER_WIDTH - 1:0] m_axi_data_points_out_AWUSER;
wire m_axi_data_points_out_AWVALID;
wire m_axi_data_points_out_AWREADY;
wire [C_M_AXI_DATA_POINTS_OUT_DATA_WIDTH - 1:0] m_axi_data_points_out_WDATA;
wire [C_M_AXI_DATA_POINTS_OUT_DATA_WIDTH/8 - 1:0] m_axi_data_points_out_WSTRB;
wire m_axi_data_points_out_WLAST;
wire [C_M_AXI_DATA_POINTS_OUT_WUSER_WIDTH - 1:0] m_axi_data_points_out_WUSER;
wire m_axi_data_points_out_WVALID;
wire m_axi_data_points_out_WREADY;
wire [C_M_AXI_DATA_POINTS_OUT_ID_WIDTH - 1:0] m_axi_data_points_out_BID;
wire [2 - 1:0] m_axi_data_points_out_BRESP;
wire [C_M_AXI_DATA_POINTS_OUT_BUSER_WIDTH - 1:0] m_axi_data_points_out_BUSER;
wire m_axi_data_points_out_BVALID;
wire m_axi_data_points_out_BREADY;
wire [C_M_AXI_DATA_POINTS_OUT_ID_WIDTH - 1:0] m_axi_data_points_out_ARID;
wire [C_M_AXI_DATA_POINTS_OUT_ADDR_WIDTH - 1:0] m_axi_data_points_out_ARADDR;
wire [8 - 1:0] m_axi_data_points_out_ARLEN;
wire [3 - 1:0] m_axi_data_points_out_ARSIZE;
wire [2 - 1:0] m_axi_data_points_out_ARBURST;
wire [2 - 1:0] m_axi_data_points_out_ARLOCK;
wire [4 - 1:0] m_axi_data_points_out_ARCACHE;
wire [3 - 1:0] m_axi_data_points_out_ARPROT;
wire [4 - 1:0] m_axi_data_points_out_ARQOS;
wire [C_M_AXI_DATA_POINTS_OUT_ARUSER_WIDTH - 1:0] m_axi_data_points_out_ARUSER;
wire m_axi_data_points_out_ARVALID;
wire m_axi_data_points_out_ARREADY;
wire [C_M_AXI_DATA_POINTS_OUT_ID_WIDTH - 1:0] m_axi_data_points_out_RID;
wire [C_M_AXI_DATA_POINTS_OUT_DATA_WIDTH - 1:0] m_axi_data_points_out_RDATA;
wire [2 - 1:0] m_axi_data_points_out_RRESP;
wire m_axi_data_points_out_RLAST;
wire [C_M_AXI_DATA_POINTS_OUT_RUSER_WIDTH - 1:0] m_axi_data_points_out_RUSER;
wire m_axi_data_points_out_RVALID;
wire m_axi_data_points_out_RREADY;


wire [C_M_AXI_CENTRES_OUT_ID_WIDTH - 1:0] m_axi_centres_out_AWID;
wire [C_M_AXI_CENTRES_OUT_ADDR_WIDTH - 1:0] m_axi_centres_out_AWADDR;
wire [8 - 1:0] m_axi_centres_out_AWLEN;
wire [3 - 1:0] m_axi_centres_out_AWSIZE;
wire [2 - 1:0] m_axi_centres_out_AWBURST;
wire [2 - 1:0] m_axi_centres_out_AWLOCK;
wire [4 - 1:0] m_axi_centres_out_AWCACHE;
wire [3 - 1:0] m_axi_centres_out_AWPROT;
wire [4 - 1:0] m_axi_centres_out_AWQOS;
wire [C_M_AXI_CENTRES_OUT_AWUSER_WIDTH - 1:0] m_axi_centres_out_AWUSER;
wire m_axi_centres_out_AWVALID;
wire m_axi_centres_out_AWREADY;
wire [C_M_AXI_CENTRES_OUT_DATA_WIDTH - 1:0] m_axi_centres_out_WDATA;
wire [C_M_AXI_CENTRES_OUT_DATA_WIDTH/8 - 1:0] m_axi_centres_out_WSTRB;
wire m_axi_centres_out_WLAST;
wire [C_M_AXI_CENTRES_OUT_WUSER_WIDTH - 1:0] m_axi_centres_out_WUSER;
wire m_axi_centres_out_WVALID;
wire m_axi_centres_out_WREADY;
wire [C_M_AXI_CENTRES_OUT_ID_WIDTH - 1:0] m_axi_centres_out_BID;
wire [2 - 1:0] m_axi_centres_out_BRESP;
wire [C_M_AXI_CENTRES_OUT_BUSER_WIDTH - 1:0] m_axi_centres_out_BUSER;
wire m_axi_centres_out_BVALID;
wire m_axi_centres_out_BREADY;
wire [C_M_AXI_CENTRES_OUT_ID_WIDTH - 1:0] m_axi_centres_out_ARID;
wire [C_M_AXI_CENTRES_OUT_ADDR_WIDTH - 1:0] m_axi_centres_out_ARADDR;
wire [8 - 1:0] m_axi_centres_out_ARLEN;
wire [3 - 1:0] m_axi_centres_out_ARSIZE;
wire [2 - 1:0] m_axi_centres_out_ARBURST;
wire [2 - 1:0] m_axi_centres_out_ARLOCK;
wire [4 - 1:0] m_axi_centres_out_ARCACHE;
wire [3 - 1:0] m_axi_centres_out_ARPROT;
wire [4 - 1:0] m_axi_centres_out_ARQOS;
wire [C_M_AXI_CENTRES_OUT_ARUSER_WIDTH - 1:0] m_axi_centres_out_ARUSER;
wire m_axi_centres_out_ARVALID;
wire m_axi_centres_out_ARREADY;
wire [C_M_AXI_CENTRES_OUT_ID_WIDTH - 1:0] m_axi_centres_out_RID;
wire [C_M_AXI_CENTRES_OUT_DATA_WIDTH - 1:0] m_axi_centres_out_RDATA;
wire [2 - 1:0] m_axi_centres_out_RRESP;
wire m_axi_centres_out_RLAST;
wire [C_M_AXI_CENTRES_OUT_RUSER_WIDTH - 1:0] m_axi_centres_out_RUSER;
wire m_axi_centres_out_RVALID;
wire m_axi_centres_out_RREADY;

wire aresetn;


wire [32 - 1:0] sig_init_memory_top_data_points_out_datain;
wire [32 - 1:0] sig_init_memory_top_data_points_out_dataout;
wire [32 - 1:0] sig_init_memory_top_data_points_out_address;
wire [32 - 1:0] sig_init_memory_top_data_points_out_size;
wire sig_init_memory_top_data_points_out_req_din;
wire sig_init_memory_top_data_points_out_req_full_n;
wire sig_init_memory_top_data_points_out_req_write;
wire sig_init_memory_top_data_points_out_rsp_empty_n;
wire sig_init_memory_top_data_points_out_rsp_read;

wire [32 - 1:0] sig_init_memory_top_centres_out_datain;
wire [32 - 1:0] sig_init_memory_top_centres_out_dataout;
wire [32 - 1:0] sig_init_memory_top_centres_out_address;
wire [32 - 1:0] sig_init_memory_top_centres_out_size;
wire sig_init_memory_top_centres_out_req_din;
wire sig_init_memory_top_centres_out_req_full_n;
wire sig_init_memory_top_centres_out_req_write;
wire sig_init_memory_top_centres_out_rsp_empty_n;
wire sig_init_memory_top_centres_out_rsp_read;

wire sig_init_memory_top_ap_rst;



init_memory_top init_memory_top_U(
    .data_points_out_datain(sig_init_memory_top_data_points_out_datain),
    .data_points_out_dataout(sig_init_memory_top_data_points_out_dataout),
    .data_points_out_address(sig_init_memory_top_data_points_out_address),
    .data_points_out_size(sig_init_memory_top_data_points_out_size),
    .data_points_out_req_din(sig_init_memory_top_data_points_out_req_din),
    .data_points_out_req_full_n(sig_init_memory_top_data_points_out_req_full_n),
    .data_points_out_req_write(sig_init_memory_top_data_points_out_req_write),
    .data_points_out_rsp_empty_n(sig_init_memory_top_data_points_out_rsp_empty_n),
    .data_points_out_rsp_read(sig_init_memory_top_data_points_out_rsp_read),
    .centres_out_datain(sig_init_memory_top_centres_out_datain),
    .centres_out_dataout(sig_init_memory_top_centres_out_dataout),
    .centres_out_address(sig_init_memory_top_centres_out_address),
    .centres_out_size(sig_init_memory_top_centres_out_size),
    .centres_out_req_din(sig_init_memory_top_centres_out_req_din),
    .centres_out_req_full_n(sig_init_memory_top_centres_out_req_full_n),
    .centres_out_req_write(sig_init_memory_top_centres_out_req_write),
    .centres_out_rsp_empty_n(sig_init_memory_top_centres_out_rsp_empty_n),
    .centres_out_rsp_read(sig_init_memory_top_centres_out_rsp_read),
    .ap_rst(sig_init_memory_top_ap_rst),
    .ap_clk(aclk),
    .data_points_in_dout(data_points_in_dout),
    .data_points_in_empty_n(data_points_in_empty_n),
    .data_points_in_read(data_points_in_read),
    .centres_in_dout(centres_in_dout),
    .centres_in_empty_n(centres_in_empty_n),
    .centres_in_read(centres_in_read),
    .n(n),
    .k_V(k_V),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

init_memory_top_data_points_out_if #(
    .C_ID_WIDTH(C_M_AXI_DATA_POINTS_OUT_ID_WIDTH),
    .C_ADDR_WIDTH(C_M_AXI_DATA_POINTS_OUT_ADDR_WIDTH),
    .C_DATA_WIDTH(C_M_AXI_DATA_POINTS_OUT_DATA_WIDTH),
    .C_AWUSER_WIDTH(C_M_AXI_DATA_POINTS_OUT_AWUSER_WIDTH),
    .C_ARUSER_WIDTH(C_M_AXI_DATA_POINTS_OUT_ARUSER_WIDTH),
    .C_WUSER_WIDTH(C_M_AXI_DATA_POINTS_OUT_WUSER_WIDTH),
    .C_RUSER_WIDTH(C_M_AXI_DATA_POINTS_OUT_RUSER_WIDTH),
    .C_BUSER_WIDTH(C_M_AXI_DATA_POINTS_OUT_BUSER_WIDTH),
    .C_USER_DATA_WIDTH(C_M_AXI_DATA_POINTS_OUT_USER_DATA_WIDTH),
    .C_TARGET_ADDR(C_M_AXI_DATA_POINTS_OUT_TARGET_ADDR),
    .C_USER_VALUE(C_M_AXI_DATA_POINTS_OUT_USER_VALUE),
    .C_PROT_VALUE(C_M_AXI_DATA_POINTS_OUT_PROT_VALUE),
    .C_CACHE_VALUE(C_M_AXI_DATA_POINTS_OUT_CACHE_VALUE))
init_memory_top_data_points_out_if_U(
    .ACLK(aclk),
    .ARESETN(aresetn),
    .USER_datain(sig_init_memory_top_data_points_out_datain),
    .USER_dataout(sig_init_memory_top_data_points_out_dataout),
    .USER_address(sig_init_memory_top_data_points_out_address),
    .USER_size(sig_init_memory_top_data_points_out_size),
    .USER_req_din(sig_init_memory_top_data_points_out_req_din),
    .USER_req_full_n(sig_init_memory_top_data_points_out_req_full_n),
    .USER_req_write(sig_init_memory_top_data_points_out_req_write),
    .USER_rsp_empty_n(sig_init_memory_top_data_points_out_rsp_empty_n),
    .USER_rsp_read(sig_init_memory_top_data_points_out_rsp_read),
    .AWID(m_axi_data_points_out_AWID),
    .AWADDR(m_axi_data_points_out_AWADDR),
    .AWLEN(m_axi_data_points_out_AWLEN),
    .AWSIZE(m_axi_data_points_out_AWSIZE),
    .AWBURST(m_axi_data_points_out_AWBURST),
    .AWLOCK(m_axi_data_points_out_AWLOCK),
    .AWCACHE(m_axi_data_points_out_AWCACHE),
    .AWPROT(m_axi_data_points_out_AWPROT),
    .AWQOS(m_axi_data_points_out_AWQOS),
    .AWUSER(m_axi_data_points_out_AWUSER),
    .AWVALID(m_axi_data_points_out_AWVALID),
    .AWREADY(m_axi_data_points_out_AWREADY),
    .WDATA(m_axi_data_points_out_WDATA),
    .WSTRB(m_axi_data_points_out_WSTRB),
    .WLAST(m_axi_data_points_out_WLAST),
    .WUSER(m_axi_data_points_out_WUSER),
    .WVALID(m_axi_data_points_out_WVALID),
    .WREADY(m_axi_data_points_out_WREADY),
    .BID(m_axi_data_points_out_BID),
    .BRESP(m_axi_data_points_out_BRESP),
    .BUSER(m_axi_data_points_out_BUSER),
    .BVALID(m_axi_data_points_out_BVALID),
    .BREADY(m_axi_data_points_out_BREADY),
    .ARID(m_axi_data_points_out_ARID),
    .ARADDR(m_axi_data_points_out_ARADDR),
    .ARLEN(m_axi_data_points_out_ARLEN),
    .ARSIZE(m_axi_data_points_out_ARSIZE),
    .ARBURST(m_axi_data_points_out_ARBURST),
    .ARLOCK(m_axi_data_points_out_ARLOCK),
    .ARCACHE(m_axi_data_points_out_ARCACHE),
    .ARPROT(m_axi_data_points_out_ARPROT),
    .ARQOS(m_axi_data_points_out_ARQOS),
    .ARUSER(m_axi_data_points_out_ARUSER),
    .ARVALID(m_axi_data_points_out_ARVALID),
    .ARREADY(m_axi_data_points_out_ARREADY),
    .RID(m_axi_data_points_out_RID),
    .RDATA(m_axi_data_points_out_RDATA),
    .RRESP(m_axi_data_points_out_RRESP),
    .RLAST(m_axi_data_points_out_RLAST),
    .RUSER(m_axi_data_points_out_RUSER),
    .RVALID(m_axi_data_points_out_RVALID),
    .RREADY(m_axi_data_points_out_RREADY));

init_memory_top_centres_out_if #(
    .C_ID_WIDTH(C_M_AXI_CENTRES_OUT_ID_WIDTH),
    .C_ADDR_WIDTH(C_M_AXI_CENTRES_OUT_ADDR_WIDTH),
    .C_DATA_WIDTH(C_M_AXI_CENTRES_OUT_DATA_WIDTH),
    .C_AWUSER_WIDTH(C_M_AXI_CENTRES_OUT_AWUSER_WIDTH),
    .C_ARUSER_WIDTH(C_M_AXI_CENTRES_OUT_ARUSER_WIDTH),
    .C_WUSER_WIDTH(C_M_AXI_CENTRES_OUT_WUSER_WIDTH),
    .C_RUSER_WIDTH(C_M_AXI_CENTRES_OUT_RUSER_WIDTH),
    .C_BUSER_WIDTH(C_M_AXI_CENTRES_OUT_BUSER_WIDTH),
    .C_USER_DATA_WIDTH(C_M_AXI_CENTRES_OUT_USER_DATA_WIDTH),
    .C_TARGET_ADDR(C_M_AXI_CENTRES_OUT_TARGET_ADDR),
    .C_USER_VALUE(C_M_AXI_CENTRES_OUT_USER_VALUE),
    .C_PROT_VALUE(C_M_AXI_CENTRES_OUT_PROT_VALUE),
    .C_CACHE_VALUE(C_M_AXI_CENTRES_OUT_CACHE_VALUE))
init_memory_top_centres_out_if_U(
    .ACLK(aclk),
    .ARESETN(aresetn),
    .USER_datain(sig_init_memory_top_centres_out_datain),
    .USER_dataout(sig_init_memory_top_centres_out_dataout),
    .USER_address(sig_init_memory_top_centres_out_address),
    .USER_size(sig_init_memory_top_centres_out_size),
    .USER_req_din(sig_init_memory_top_centres_out_req_din),
    .USER_req_full_n(sig_init_memory_top_centres_out_req_full_n),
    .USER_req_write(sig_init_memory_top_centres_out_req_write),
    .USER_rsp_empty_n(sig_init_memory_top_centres_out_rsp_empty_n),
    .USER_rsp_read(sig_init_memory_top_centres_out_rsp_read),
    .AWID(m_axi_centres_out_AWID),
    .AWADDR(m_axi_centres_out_AWADDR),
    .AWLEN(m_axi_centres_out_AWLEN),
    .AWSIZE(m_axi_centres_out_AWSIZE),
    .AWBURST(m_axi_centres_out_AWBURST),
    .AWLOCK(m_axi_centres_out_AWLOCK),
    .AWCACHE(m_axi_centres_out_AWCACHE),
    .AWPROT(m_axi_centres_out_AWPROT),
    .AWQOS(m_axi_centres_out_AWQOS),
    .AWUSER(m_axi_centres_out_AWUSER),
    .AWVALID(m_axi_centres_out_AWVALID),
    .AWREADY(m_axi_centres_out_AWREADY),
    .WDATA(m_axi_centres_out_WDATA),
    .WSTRB(m_axi_centres_out_WSTRB),
    .WLAST(m_axi_centres_out_WLAST),
    .WUSER(m_axi_centres_out_WUSER),
    .WVALID(m_axi_centres_out_WVALID),
    .WREADY(m_axi_centres_out_WREADY),
    .BID(m_axi_centres_out_BID),
    .BRESP(m_axi_centres_out_BRESP),
    .BUSER(m_axi_centres_out_BUSER),
    .BVALID(m_axi_centres_out_BVALID),
    .BREADY(m_axi_centres_out_BREADY),
    .ARID(m_axi_centres_out_ARID),
    .ARADDR(m_axi_centres_out_ARADDR),
    .ARLEN(m_axi_centres_out_ARLEN),
    .ARSIZE(m_axi_centres_out_ARSIZE),
    .ARBURST(m_axi_centres_out_ARBURST),
    .ARLOCK(m_axi_centres_out_ARLOCK),
    .ARCACHE(m_axi_centres_out_ARCACHE),
    .ARPROT(m_axi_centres_out_ARPROT),
    .ARQOS(m_axi_centres_out_ARQOS),
    .ARUSER(m_axi_centres_out_ARUSER),
    .ARVALID(m_axi_centres_out_ARVALID),
    .ARREADY(m_axi_centres_out_ARREADY),
    .RID(m_axi_centres_out_RID),
    .RDATA(m_axi_centres_out_RDATA),
    .RRESP(m_axi_centres_out_RRESP),
    .RLAST(m_axi_centres_out_RLAST),
    .RUSER(m_axi_centres_out_RUSER),
    .RVALID(m_axi_centres_out_RVALID),
    .RREADY(m_axi_centres_out_RREADY));

init_memory_top_ap_rst_if #(
    .RESET_ACTIVE_LOW(RESET_ACTIVE_LOW))
ap_rst_if_U(
    .dout(sig_init_memory_top_ap_rst),
    .din(aresetn));

endmodule
