
*** Running vivado
    with args -log system_axi_bram_ctrl_0_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_bram_ctrl_0_bram_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_axi_bram_ctrl_0_bram_0.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 286.203 ; gain = 61.438
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 386.379 ; gain = 80.391
INFO: [Synth 8-638] synthesizing module 'system_axi_bram_ctrl_0_bram_0' [c:/xup/fpga_flow/2016_2_zynq_labs/lab5emb/lab5emb.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/synth/system_axi_bram_ctrl_0_bram_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'system_axi_bram_ctrl_0_bram_0' (9#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab5emb/lab5emb.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/synth/system_axi_bram_ctrl_0_bram_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:01:36 ; elapsed = 00:01:41 . Memory (MB): peak = 591.965 ; gain = 285.977
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:36 ; elapsed = 00:01:42 . Memory (MB): peak = 591.965 ; gain = 285.977
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 662.285 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:57 ; elapsed = 00:02:06 . Memory (MB): peak = 662.285 ; gain = 356.297
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:57 ; elapsed = 00:02:06 . Memory (MB): peak = 662.285 ; gain = 356.297
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:57 ; elapsed = 00:02:06 . Memory (MB): peak = 662.285 ; gain = 356.297
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:57 ; elapsed = 00:02:07 . Memory (MB): peak = 662.285 ; gain = 356.297
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:08 . Memory (MB): peak = 662.285 ; gain = 356.297
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:22 ; elapsed = 00:02:33 . Memory (MB): peak = 686.145 ; gain = 380.156
Finished Timing Optimization : Time (s): cpu = 00:02:22 ; elapsed = 00:02:33 . Memory (MB): peak = 686.145 ; gain = 380.156
Finished Technology Mapping : Time (s): cpu = 00:02:22 ; elapsed = 00:02:33 . Memory (MB): peak = 696.285 ; gain = 390.297
Finished IO Insertion : Time (s): cpu = 00:02:23 ; elapsed = 00:02:34 . Memory (MB): peak = 696.285 ; gain = 390.297
Finished Renaming Generated Instances : Time (s): cpu = 00:02:23 ; elapsed = 00:02:34 . Memory (MB): peak = 696.285 ; gain = 390.297
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:23 ; elapsed = 00:02:34 . Memory (MB): peak = 696.285 ; gain = 390.297
Finished Renaming Generated Ports : Time (s): cpu = 00:02:23 ; elapsed = 00:02:34 . Memory (MB): peak = 696.285 ; gain = 390.297
Finished Handling Custom Attributes : Time (s): cpu = 00:02:23 ; elapsed = 00:02:34 . Memory (MB): peak = 696.285 ; gain = 390.297
Finished Renaming Generated Nets : Time (s): cpu = 00:02:23 ; elapsed = 00:02:34 . Memory (MB): peak = 696.285 ; gain = 390.297

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     2|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:23 ; elapsed = 00:02:34 . Memory (MB): peak = 696.285 ; gain = 390.297
synth_design: Time (s): cpu = 00:02:27 ; elapsed = 00:02:38 . Memory (MB): peak = 707.867 ; gain = 402.500
