
*** Running vivado
    with args -log modular_barret.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source modular_barret.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source modular_barret.tcl -notrace
Command: synth_design -top modular_barret -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10616 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 399.500 ; gain = 98.602
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'modular_barret' [C:/Users/lenovo/Desktop/EEM464_Vivado_Projeler/SoC_Barret_Reduction_Deneme/SoC_Barret_Reduction_Deneme.srcs/sources_1/new/modular_barret.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'modular_barret' (1#1) [C:/Users/lenovo/Desktop/EEM464_Vivado_Projeler/SoC_Barret_Reduction_Deneme/SoC_Barret_Reduction_Deneme.srcs/sources_1/new/modular_barret.vhd:49]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 451.227 ; gain = 150.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 451.227 ; gain = 150.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 451.227 ; gain = 150.328
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'z_reg3_reg' and it is trimmed from '86' to '64' bits. [C:/Users/lenovo/Desktop/EEM464_Vivado_Projeler/SoC_Barret_Reduction_Deneme/SoC_Barret_Reduction_Deneme.srcs/sources_1/new/modular_barret.vhd:78]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'modular_barret'
---------------------------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 barret1 |                              001 |                              001
                 barret2 |                              010 |                              010
                 barret3 |                              011 |                              011
                 barret4 |                              100 |                              100
                 barret5 |                              101 |                              101
                 barret6 |                              110 |                              110
              loop_state |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'modular_barret'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 451.227 ; gain = 150.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     86 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               86 Bit    Registers := 2     
	               73 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                13x73  Multipliers := 1     
	                 9x64  Multipliers := 1     
	                32x32  Multipliers := 1     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module modular_barret 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     86 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               86 Bit    Registers := 2     
	               73 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                13x73  Multipliers := 1     
	                 9x64  Multipliers := 1     
	                32x32  Multipliers := 1     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/lenovo/Desktop/EEM464_Vivado_Projeler/SoC_Barret_Reduction_Deneme/SoC_Barret_Reduction_Deneme.srcs/sources_1/new/modular_barret.vhd:82]
DSP Report: Generating DSP z_reg0, operation Mode is: A*B.
DSP Report: operator z_reg0 is absorbed into DSP z_reg0.
DSP Report: operator z_reg0 is absorbed into DSP z_reg0.
DSP Report: Generating DSP z_reg0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator z_reg0 is absorbed into DSP z_reg0.
DSP Report: operator z_reg0 is absorbed into DSP z_reg0.
DSP Report: Generating DSP z_reg0, operation Mode is: A*B.
DSP Report: operator z_reg0 is absorbed into DSP z_reg0.
DSP Report: operator z_reg0 is absorbed into DSP z_reg0.
DSP Report: Generating DSP z_reg0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator z_reg0 is absorbed into DSP z_reg0.
DSP Report: operator z_reg0 is absorbed into DSP z_reg0.
INFO: [Synth 8-3886] merging instance 'z_reg2_reg[65]' (FDE) to 'z_reg2_reg[85]'
INFO: [Synth 8-3886] merging instance 'z_reg2_reg[66]' (FDE) to 'z_reg2_reg[85]'
INFO: [Synth 8-3886] merging instance 'z_reg2_reg[67]' (FDE) to 'z_reg2_reg[85]'
INFO: [Synth 8-3886] merging instance 'z_reg2_reg[68]' (FDE) to 'z_reg2_reg[85]'
INFO: [Synth 8-3886] merging instance 'z_reg2_reg[69]' (FDE) to 'z_reg2_reg[85]'
INFO: [Synth 8-3886] merging instance 'z_reg2_reg[70]' (FDE) to 'z_reg2_reg[85]'
INFO: [Synth 8-3886] merging instance 'z_reg2_reg[71]' (FDE) to 'z_reg2_reg[85]'
INFO: [Synth 8-3886] merging instance 'z_reg2_reg[72]' (FDE) to 'z_reg2_reg[85]'
INFO: [Synth 8-3886] merging instance 'z_reg2_reg[73]' (FDE) to 'z_reg2_reg[85]'
INFO: [Synth 8-3886] merging instance 'z_reg2_reg[74]' (FDE) to 'z_reg2_reg[85]'
INFO: [Synth 8-3886] merging instance 'z_reg2_reg[75]' (FDE) to 'z_reg2_reg[85]'
INFO: [Synth 8-3886] merging instance 'z_reg2_reg[76]' (FDE) to 'z_reg2_reg[85]'
INFO: [Synth 8-3886] merging instance 'z_reg2_reg[77]' (FDE) to 'z_reg2_reg[85]'
INFO: [Synth 8-3886] merging instance 'z_reg2_reg[78]' (FDE) to 'z_reg2_reg[85]'
INFO: [Synth 8-3886] merging instance 'z_reg2_reg[79]' (FDE) to 'z_reg2_reg[85]'
INFO: [Synth 8-3886] merging instance 'z_reg2_reg[80]' (FDE) to 'z_reg2_reg[85]'
INFO: [Synth 8-3886] merging instance 'z_reg2_reg[81]' (FDE) to 'z_reg2_reg[85]'
INFO: [Synth 8-3886] merging instance 'z_reg2_reg[82]' (FDE) to 'z_reg2_reg[85]'
INFO: [Synth 8-3886] merging instance 'z_reg2_reg[83]' (FDE) to 'z_reg2_reg[85]'
INFO: [Synth 8-3886] merging instance 'z_reg2_reg[84]' (FDE) to 'z_reg2_reg[85]'
WARNING: [Synth 8-3332] Sequential element (t_reg_reg[20]) is unused and will be removed from module modular_barret.
WARNING: [Synth 8-3332] Sequential element (t_reg_reg[19]) is unused and will be removed from module modular_barret.
WARNING: [Synth 8-3332] Sequential element (t_reg_reg[18]) is unused and will be removed from module modular_barret.
WARNING: [Synth 8-3332] Sequential element (t_reg_reg[17]) is unused and will be removed from module modular_barret.
WARNING: [Synth 8-3332] Sequential element (t_reg_reg[16]) is unused and will be removed from module modular_barret.
WARNING: [Synth 8-3332] Sequential element (t_reg_reg[15]) is unused and will be removed from module modular_barret.
WARNING: [Synth 8-3332] Sequential element (t_reg_reg[14]) is unused and will be removed from module modular_barret.
WARNING: [Synth 8-3332] Sequential element (t_reg_reg[13]) is unused and will be removed from module modular_barret.
WARNING: [Synth 8-3332] Sequential element (t_reg_reg[12]) is unused and will be removed from module modular_barret.
WARNING: [Synth 8-3332] Sequential element (t_reg_reg[11]) is unused and will be removed from module modular_barret.
WARNING: [Synth 8-3332] Sequential element (t_reg_reg[10]) is unused and will be removed from module modular_barret.
WARNING: [Synth 8-3332] Sequential element (t_reg_reg[9]) is unused and will be removed from module modular_barret.
WARNING: [Synth 8-3332] Sequential element (t_reg_reg[8]) is unused and will be removed from module modular_barret.
WARNING: [Synth 8-3332] Sequential element (t_reg_reg[7]) is unused and will be removed from module modular_barret.
WARNING: [Synth 8-3332] Sequential element (t_reg_reg[6]) is unused and will be removed from module modular_barret.
WARNING: [Synth 8-3332] Sequential element (t_reg_reg[5]) is unused and will be removed from module modular_barret.
WARNING: [Synth 8-3332] Sequential element (t_reg_reg[4]) is unused and will be removed from module modular_barret.
WARNING: [Synth 8-3332] Sequential element (t_reg_reg[3]) is unused and will be removed from module modular_barret.
WARNING: [Synth 8-3332] Sequential element (t_reg_reg[2]) is unused and will be removed from module modular_barret.
WARNING: [Synth 8-3332] Sequential element (t_reg_reg[1]) is unused and will be removed from module modular_barret.
WARNING: [Synth 8-3332] Sequential element (t_reg_reg[0]) is unused and will be removed from module modular_barret.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 610.223 ; gain = 309.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|modular_barret | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|modular_barret | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|modular_barret | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|modular_barret | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 610.223 ; gain = 309.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 622.281 ; gain = 321.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 622.281 ; gain = 321.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 622.281 ; gain = 321.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 622.281 ; gain = 321.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 622.281 ; gain = 321.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 622.281 ; gain = 321.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 622.281 ; gain = 321.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   116|
|3     |DSP48E1 |     4|
|4     |LUT1    |    76|
|5     |LUT2    |   331|
|6     |LUT3    |   121|
|7     |LUT4    |    62|
|8     |LUT5    |     7|
|9     |LUT6    |     5|
|10    |FDRE    |   383|
|11    |IBUF    |    67|
|12    |OBUF    |    17|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1190|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 622.281 ; gain = 321.383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 622.281 ; gain = 321.383
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 622.281 ; gain = 321.383
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 187 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'modular_barret' is not ideal for floorplanning, since the cellview 'modular_barret' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:04 . Memory (MB): peak = 725.098 ; gain = 436.395
INFO: [Common 17-1381] The checkpoint 'C:/Users/lenovo/Desktop/EEM464_Vivado_Projeler/SoC_Barret_Reduction_Deneme/SoC_Barret_Reduction_Deneme.runs/synth_1/modular_barret.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file modular_barret_utilization_synth.rpt -pb modular_barret_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.357 . Memory (MB): peak = 725.098 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun 24 02:03:50 2021...
