WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2534919 heartbeat IPC: 3.945 cumulative IPC: 3.945 (Simulation time: 00 hr 02 min 15 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2534920 cumulative IPC: 3.945 (Simulation time: 00 hr 02 min 15 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2534920 cumulative IPC: 3.945 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 13181343 heartbeat IPC: 0.9393 cumulative IPC: 0.9393 (Simulation time: 00 hr 05 min 36 sec)
Simulation finished CPU 0 instructions: 10000001 cycles: 10646425 cumulative IPC: 0.9393 (Simulation time: 00 hr 05 min 36 sec)
Simulation complete CPU 0 instructions: 10000001 cycles: 10646425 cumulative IPC: 0.9393 (Simulation time: 00 hr 05 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/sphinx3_1339B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.9393 instructions: 10000001 cycles: 10646425
CPU 0 Branch Prediction Accuracy: 94.49% MPKI: 4.994 Average ROB Occupancy at Mispredict: 195.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0981
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.84
BRANCH_DIRECT_CALL: 0.0068
BRANCH_INDIRECT_CALL: 0.0002
BRANCH_RETURN: 0.0513

LLC TOTAL        ACCESS:     134774 HIT:      21739 MISS:     113035
LLC LOAD         ACCESS:     108937 HIT:       5950 MISS:     102987
LLC RFO          ACCESS:      11587 HIT:       2673 MISS:       8914
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      12970 HIT:      12960 MISS:         10
LLC TRANSLATION  ACCESS:       1280 HIT:        156 MISS:       1124
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 349.1 cycles
cpu0_DTLB TOTAL        ACCESS:    1971846 HIT:    1946119 MISS:      25727
cpu0_DTLB LOAD         ACCESS:    1971846 HIT:    1946119 MISS:      25727
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 20.02 cycles
cpu0_ITLB TOTAL        ACCESS:       8398 HIT:       8351 MISS:         47
cpu0_ITLB LOAD         ACCESS:       8398 HIT:       8351 MISS:         47
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 180.9 cycles
cpu0_L1D TOTAL        ACCESS:    2390148 HIT:    1100518 MISS:    1289630
cpu0_L1D LOAD         ACCESS:    2080340 HIT:     857165 MISS:    1223175
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     306276 HIT:     241938 MISS:      64338
cpu0_L1D TRANSLATION  ACCESS:       3532 HIT:       1415 MISS:       2117
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 18.96 cycles
cpu0_L1I TOTAL        ACCESS:      10327 HIT:       9484 MISS:        843
cpu0_L1I LOAD         ACCESS:      10327 HIT:       9484 MISS:        843
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 128.9 cycles
cpu0_L2C TOTAL        ACCESS:     166797 HIT:      44959 MISS:     121838
cpu0_L2C LOAD         ACCESS:     131549 HIT:      22611 MISS:     108938
cpu0_L2C RFO          ACCESS:      15508 HIT:       3921 MISS:      11587
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      17700 HIT:      17667 MISS:         33
cpu0_L2C TRANSLATION  ACCESS:       2040 HIT:        760 MISS:       1280
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 344.8 cycles
cpu0_STLB TOTAL        ACCESS:       9131 HIT:       5598 MISS:       3533
cpu0_STLB LOAD         ACCESS:       9131 HIT:       5598 MISS:       3533
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 186 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      77067
  ROW_BUFFER_MISS:      35908
 AVG DBUS CONGESTED CYCLE: 3.911
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1211
  FULL:       6803
