
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/DATA/2024/sem07/SEP/SEP_projects'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/DATA/2024/sem07/SEP/SEP_projects' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:ID_selector:1.0'. The one found in IP location 'c:/DATA/2024/sem07/SEP/SEP_projects/ID_selector' will take precedence over the same IP in location c:/DATA/2024/sem07/SEP/SEP_projects/ID_selector/ID_selector.srcs/sources_1/new
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:ram_reader:1.0'. The one found in IP location 'c:/DATA/2024/sem07/SEP/SEP_projects/ram_reader/ram_reader.srcs/sources_1' will take precedence over the same IP in location c:/DATA/2024/sem07/SEP/SEP_projects/ram_reader
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:state_init:1.0'. The one found in IP location 'c:/DATA/2024/sem07/SEP/SEP_projects/state_init/state_init.srcs/sources_1/new' will take precedence over the same IP in location c:/DATA/2024/sem07/SEP/SEP_projects/state_init/state_init.srcs
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:state_wait:1.0'. The one found in IP location 'c:/DATA/2024/sem07/SEP/SEP_projects/state_wait/state_wait.srcs/sources_1/new' will take precedence over the same IP in location c:/DATA/2024/sem07/SEP/SEP_projects/state_wait/state_wait.srcs
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25532
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1035.629 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:25]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:37]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/synth/design_1.vhd:29]
INFO: [Synth 8-3491] module 'design_1_Game_0_0' declared at 'C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-25228-zez/realtime/design_1_Game_0_0_stub.vhdl:5' bound to instance 'Game_0' of component 'design_1_Game_0_0' [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/synth/design_1.vhd:230]
INFO: [Synth 8-638] synthesizing module 'design_1_Game_0_0' [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-25228-zez/realtime/design_1_Game_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'design_1_ID_selector_0_0' declared at 'C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-25228-zez/realtime/design_1_ID_selector_0_0_stub.vhdl:5' bound to instance 'ID_selector_0' of component 'design_1_ID_selector_0_0' [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/synth/design_1.vhd:240]
INFO: [Synth 8-638] synthesizing module 'design_1_ID_selector_0_0' [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-25228-zez/realtime/design_1_ID_selector_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_Init_0_0' declared at 'C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-25228-zez/realtime/design_1_Init_0_0_stub.vhdl:5' bound to instance 'Init_0' of component 'design_1_Init_0_0' [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/synth/design_1.vhd:246]
INFO: [Synth 8-638] synthesizing module 'design_1_Init_0_0' [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-25228-zez/realtime/design_1_Init_0_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_LightController_0_0' declared at 'C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-25228-zez/realtime/design_1_LightController_0_0_stub.vhdl:5' bound to instance 'LightController_0' of component 'design_1_LightController_0_0' [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/synth/design_1.vhd:274]
INFO: [Synth 8-638] synthesizing module 'design_1_LightController_0_0' [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-25228-zez/realtime/design_1_LightController_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'design_1_axi_traffic_gen_0_0' declared at 'C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-25228-zez/realtime/design_1_axi_traffic_gen_0_0_stub.vhdl:5' bound to instance 'axi_traffic_gen_0' of component 'design_1_axi_traffic_gen_0_0' [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/synth/design_1.vhd:284]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_traffic_gen_0_0' [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-25228-zez/realtime/design_1_axi_traffic_gen_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at 'C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-25228-zez/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/synth/design_1.vhd:309]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-25228-zez/realtime/design_1_clk_wiz_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_proc_sys_reset_0_0' declared at 'C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-25228-zez/realtime/design_1_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'design_1_proc_sys_reset_0_0' [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/synth/design_1.vhd:315]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_0' [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-25228-zez/realtime/design_1_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_ram_reader_0_0' declared at 'C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-25228-zez/realtime/design_1_ram_reader_0_0_stub.vhdl:5' bound to instance 'ram_reader_0' of component 'design_1_ram_reader_0_0' [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/synth/design_1.vhd:328]
INFO: [Synth 8-638] synthesizing module 'design_1_ram_reader_0_0' [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-25228-zez/realtime/design_1_ram_reader_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_state_machine_0_0' declared at 'C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-25228-zez/realtime/design_1_state_machine_0_0_stub.vhdl:5' bound to instance 'state_machine_0' of component 'design_1_state_machine_0_0' [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/synth/design_1.vhd:333]
INFO: [Synth 8-638] synthesizing module 'design_1_state_machine_0_0' [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-25228-zez/realtime/design_1_state_machine_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'design_1_state_results_0_0' declared at 'C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-25228-zez/realtime/design_1_state_results_0_0_stub.vhdl:5' bound to instance 'state_results_0' of component 'design_1_state_results_0_0' [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/synth/design_1.vhd:343]
INFO: [Synth 8-638] synthesizing module 'design_1_state_results_0_0' [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-25228-zez/realtime/design_1_state_results_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_state_wait_0_0' declared at 'C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-25228-zez/realtime/design_1_state_wait_0_0_stub.vhdl:5' bound to instance 'state_wait_0' of component 'design_1_state_wait_0_0' [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/synth/design_1.vhd:351]
INFO: [Synth 8-638] synthesizing module 'design_1_state_wait_0_0' [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-25228-zez/realtime/design_1_state_wait_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_vio_0_1' declared at 'C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-25228-zez/realtime/design_1_vio_0_1_stub.vhdl:5' bound to instance 'vio_0' of component 'design_1_vio_0_1' [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/synth/design_1.vhd:357]
INFO: [Synth 8-638] synthesizing module 'design_1_vio_0_1' [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-25228-zez/realtime/design_1_vio_0_1_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/synth/design_1.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1063.820 ; gain = 28.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1081.750 ; gain = 46.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1081.750 ; gain = 46.121
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1081.750 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_Init_0_0/design_1_Init_0_0/design_1_Init_0_0_in_context.xdc] for cell 'design_1_i/Init_0'
Finished Parsing XDC File [c:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_Init_0_0/design_1_Init_0_0/design_1_Init_0_0_in_context.xdc] for cell 'design_1_i/Init_0'
Parsing XDC File [c:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_ID_selector_0_0/design_1_ID_selector_0_0/design_1_ID_selector_0_0_in_context.xdc] for cell 'design_1_i/ID_selector_0'
Finished Parsing XDC File [c:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_ID_selector_0_0/design_1_ID_selector_0_0/design_1_ID_selector_0_0_in_context.xdc] for cell 'design_1_i/ID_selector_0'
Parsing XDC File [c:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_ram_reader_0_0/design_1_ram_reader_0_0/design_1_ram_reader_0_0_in_context.xdc] for cell 'design_1_i/ram_reader_0'
Finished Parsing XDC File [c:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_ram_reader_0_0/design_1_ram_reader_0_0/design_1_ram_reader_0_0_in_context.xdc] for cell 'design_1_i/ram_reader_0'
Parsing XDC File [c:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_state_machine_0_0/design_1_state_machine_0_0/design_1_state_machine_0_0_in_context.xdc] for cell 'design_1_i/state_machine_0'
Finished Parsing XDC File [c:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_state_machine_0_0/design_1_state_machine_0_0/design_1_state_machine_0_0_in_context.xdc] for cell 'design_1_i/state_machine_0'
Parsing XDC File [c:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_state_wait_0_0/design_1_state_wait_0_0/design_1_state_wait_0_0_in_context.xdc] for cell 'design_1_i/state_wait_0'
Finished Parsing XDC File [c:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_state_wait_0_0/design_1_state_wait_0_0/design_1_state_wait_0_0_in_context.xdc] for cell 'design_1_i/state_wait_0'
Parsing XDC File [c:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_state_results_0_0/design_1_state_results_0_0/design_1_state_results_0_0_in_context.xdc] for cell 'design_1_i/state_results_0'
Finished Parsing XDC File [c:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_state_results_0_0/design_1_state_results_0_0/design_1_state_results_0_0_in_context.xdc] for cell 'design_1_i/state_results_0'
Parsing XDC File [c:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_Game_0_0/design_1_Game_0_0/design_1_Game_0_0_in_context.xdc] for cell 'design_1_i/Game_0'
Finished Parsing XDC File [c:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_Game_0_0/design_1_Game_0_0/design_1_Game_0_0_in_context.xdc] for cell 'design_1_i/Game_0'
Parsing XDC File [c:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_LightController_0_0/design_1_LightController_0_0/design_1_LightController_0_0_in_context.xdc] for cell 'design_1_i/LightController_0'
Finished Parsing XDC File [c:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_LightController_0_0/design_1_LightController_0_0/design_1_LightController_0_0_in_context.xdc] for cell 'design_1_i/LightController_0'
Parsing XDC File [c:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_vio_0_1/design_1_vio_0_1/design_1_vio_0_1_in_context.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [c:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_vio_0_1/design_1_vio_0_1/design_1_vio_0_1_in_context.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [c:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
WARNING: [Vivado 12-584] No ports matched ''. [c:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [c:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc:4]
Finished Parsing XDC File [c:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [c:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [c:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_axi_traffic_gen_0_0/design_1_axi_traffic_gen_0_0/design_1_axi_traffic_gen_0_0_in_context.xdc] for cell 'design_1_i/axi_traffic_gen_0'
Finished Parsing XDC File [c:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_axi_traffic_gen_0_0/design_1_axi_traffic_gen_0_0/design_1_axi_traffic_gen_0_0_in_context.xdc] for cell 'design_1_i/axi_traffic_gen_0'
Parsing XDC File [C:/DATA/2024/sem07/SEP/SEP_projects/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/DATA/2024/sem07/SEP/SEP_projects/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/DATA/2024/sem07/SEP/SEP_projects/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1140.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1140.984 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1140.984 ; gain = 105.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1140.984 ; gain = 105.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Init_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ID_selector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ram_reader_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/state_machine_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/state_wait_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/state_results_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Game_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/LightController_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/vio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_traffic_gen_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1140.984 ; gain = 105.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1140.984 ; gain = 105.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1140.984 ; gain = 105.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1142.605 ; gain = 106.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1142.605 ; gain = 106.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1162.219 ; gain = 126.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1167.020 ; gain = 131.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1167.020 ; gain = 131.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1167.020 ; gain = 131.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1167.020 ; gain = 131.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1167.020 ; gain = 131.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1167.020 ; gain = 131.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_Game_0_0            |         1|
|2     |design_1_ID_selector_0_0     |         1|
|3     |design_1_Init_0_0            |         1|
|4     |design_1_LightController_0_0 |         1|
|5     |design_1_axi_traffic_gen_0_0 |         1|
|6     |design_1_clk_wiz_0_0         |         1|
|7     |design_1_proc_sys_reset_0_0  |         1|
|8     |design_1_ram_reader_0_0      |         1|
|9     |design_1_state_machine_0_0   |         1|
|10    |design_1_state_results_0_0   |         1|
|11    |design_1_state_wait_0_0      |         1|
|12    |design_1_vio_0_1             |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |design_1_Game_0_0_bbox            |     1|
|2     |design_1_ID_selector_0_0_bbox     |     1|
|3     |design_1_Init_0_0_bbox            |     1|
|4     |design_1_LightController_0_0_bbox |     1|
|5     |design_1_axi_traffic_gen_0_0_bbox |     1|
|6     |design_1_clk_wiz_0_0_bbox         |     1|
|7     |design_1_proc_sys_reset_0_0_bbox  |     1|
|8     |design_1_ram_reader_0_0_bbox      |     1|
|9     |design_1_state_machine_0_0_bbox   |     1|
|10    |design_1_state_results_0_0_bbox   |     1|
|11    |design_1_state_wait_0_0_bbox      |     1|
|12    |design_1_vio_0_1_bbox             |     1|
|13    |IBUF                              |     8|
|14    |OBUF                              |     7|
+------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1167.020 ; gain = 131.391
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1167.020 ; gain = 72.156
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1167.020 ; gain = 131.391
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1179.043 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1180.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1180.023 ; gain = 144.395
INFO: [Common 17-1381] The checkpoint 'C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 11 20:57:57 2024...
