# Reading pref.tcl
# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile {C:/Users/User/Videos/Lab04-HeliaSadatHashemipour-9831106/Ripple Carry Adder/half_adder.vhd}
# Loading project TAM
# Compile of carry_look_ahead_adder.vhd was successful.
# Compile of full_adder.vhd was successful.
# Compile of half_adder.vhd was successful.
# Compile of tb_carry_look_ahead_adder.vhd was successful.
# Compile of carry_select_adder.vhd was successful.
# Compile of full_adder.vhd was successful.
# Compile of half_adder.vhd was successful.
# Compile of mux2X1.vhd was successful.
# Compile of tb_carry_select_adder.vhd was successful.
# Compile of full_adder.vhd was successful.
# Compile of half_adder.vhd was successful.
# Compile of ripple_carry_adder.vhd was successful.
# Compile of tb_ripple_carry_adder.vhd was successful.
# 13 compiles, 0 failed with no errors.
# Compile of carry_select_adder.vhd was successful.
# Compile of half_adder.vhd was successful.
# Compile of carry_look_ahead_adder.vhd was successful.
# Compile of full_adder.vhd was successful.
# Compile of half_adder.vhd was successful.
# Compile of tb_carry_look_ahead_adder.vhd was successful.
# Compile of carry_select_adder.vhd was successful.
# Compile of full_adder.vhd was successful.
# Compile of half_adder.vhd was successful.
# Compile of mux2X1.vhd was successful.
# Compile of tb_carry_select_adder.vhd was successful.
# Compile of full_adder.vhd was successful.
# Compile of half_adder.vhd was successful.
# Compile of ripple_carry_adder.vhd was successful.
# Compile of tb_ripple_carry_adder.vhd was successful.
# 13 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb_carry_look_ahead_adder
# vsim -voptargs="+acc" work.tb_carry_look_ahead_adder 
# Start time: 08:49:41 on Apr 18,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_carry_look_ahead_adder(behavior)#1
# Loading work.carry_look_ahead_adder(behavioral)#1
# Loading work.full_adder(structure)#1
# Loading work.half_adder(behavioral)#1
add wave -position insertpoint sim:/tb_carry_look_ahead_adder/*
run
run
run
run
run
vsim -voptargs=+acc work.tb_carry_select_adder
# End time: 08:51:09 on Apr 18,2021, Elapsed time: 0:01:28
# Errors: 0, Warnings: 10
# vsim -voptargs="+acc" work.tb_carry_select_adder 
# Start time: 08:51:09 on Apr 18,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_carry_select_adder(behavior)#1
# Loading work.carry_select_adder(behavioral)#1
# Loading work.full_adder(structure)#1
# Loading work.half_adder(behavioral)#1
# Loading work.mux2x1(behavioral)#1
add wave -position insertpoint sim:/tb_carry_select_adder/*
run
run
run
run
run
vsim -voptargs=+acc work.tb_ripple_carry_adder
# End time: 08:52:01 on Apr 18,2021, Elapsed time: 0:00:52
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_ripple_carry_adder 
# Start time: 08:52:01 on Apr 18,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_ripple_carry_adder(behavior)#1
# Loading work.ripple_carry_adder(behavioral)#1
# Loading work.full_adder(structure)#1
# Loading work.half_adder(behavioral)#1
add wave -position insertpoint sim:/tb_ripple_carry_adder/*
run
run
run
run
run
run
