
function svm_config(this_block)

  % Revision History:
  %
  %   04-May-2016  (20:54 hours):
  %     Original code was machine generated by Xilinx's System Generator after parsing
  %     /home/maolin/Projects/isp_on_roach/hw_eval/hw/svm.v
  %
  %

  this_block.setTopLevelLanguage('Verilog');

  this_block.setEntityName('svm');

  % System Generator has to assume that your entity  has a combinational feed through; 
  %   if it  doesn't, then comment out the following line:
  this_block.tagAsCombinational;

  this_block.addSimulinkInport('rddata');
  this_block.addSimulinkInport('rdempty');
  this_block.addSimulinkInport('reset');

  this_block.addSimulinkOutport('rdfifo');
  this_block.addSimulinkOutport('objecttype');
  this_block.addSimulinkOutport('objecttypeready');
  this_block.addSimulinkOutport('stateoutput');
  this_block.addSimulinkOutport('periodcounteroutput');
  this_block.addSimulinkOutport('localcounteroutput');
  this_block.addSimulinkOutport('rom_in_output');
  this_block.addSimulinkOutport('rom_out');
  this_block.addSimulinkOutport('mul_ud_in_output');
  this_block.addSimulinkOutport('mul_result_out');
  this_block.addSimulinkOutport('accumulatoroutput');

  rdfifo_port = this_block.port('rdfifo');
  rdfifo_port.setType('UFix_1_0');
  rdfifo_port.useHDLVector(false);
  objecttype_port = this_block.port('objecttype');
  objecttype_port.setType('UFix_1_0');
  objecttype_port.useHDLVector(false);
  objecttypeready_port = this_block.port('objecttypeready');
  objecttypeready_port.setType('UFix_1_0');
  objecttypeready_port.useHDLVector(false);
  stateoutput_port = this_block.port('stateoutput');
  stateoutput_port.setType('UFix_4_0');
  periodcounteroutput_port = this_block.port('periodcounteroutput');
  periodcounteroutput_port.setType('UFix_16_0');
  localcounteroutput_port = this_block.port('localcounteroutput');
  localcounteroutput_port.setType('UFix_8_0');
  rom_in_output_port = this_block.port('rom_in_output');
  rom_in_output_port.setType('UFix_13_0');
  rom_out_port = this_block.port('rom_out');
  rom_out_port.setType('UFix_32_0');
  mul_ud_in_output_port = this_block.port('mul_ud_in_output');
  mul_ud_in_output_port.setType('UFix_8_0');
  mul_result_out_port = this_block.port('mul_result_out');
  mul_result_out_port.setType('UFix_32_0');
  accumulatoroutput_port = this_block.port('accumulatoroutput');
  accumulatoroutput_port.setType('UFix_32_0');

  % -----------------------------
  if (this_block.inputTypesKnown)
    % do input type checking, dynamic output type and generic setup in this code block.

    if (this_block.port('rddata').width ~= 128);
      this_block.setError('Input data type for port "rddata" must have width=128.');
    end

    if (this_block.port('rdempty').width ~= 1);
      this_block.setError('Input data type for port "rdempty" must have width=1.');
    end

    this_block.port('rdempty').useHDLVector(false);

    if (this_block.port('reset').width ~= 1);
      this_block.setError('Input data type for port "reset" must have width=1.');
    end

    this_block.port('reset').useHDLVector(false);

  end  % if(inputTypesKnown)
  % -----------------------------

  % -----------------------------
   if (this_block.inputRatesKnown)
     setup_as_single_rate(this_block,'clk','ce')
   end  % if(inputRatesKnown)
  % -----------------------------

    % (!) Set the inout port rate to be the same as the first input 
    %     rate. Change the following code if this is untrue.
    uniqueInputRates = unique(this_block.getInputRates);

  % (!) Custimize the following generic settings as appropriate. If any settings depend
  %      on input types, make the settings in the "inputTypesKnown" code block.
  %      The addGeneric function takes  3 parameters, generic name, type and constant value.
  %      Supported types are boolean, real, integer and string.
  this_block.addGeneric('WaitState','integer','0');
  this_block.addGeneric('ReadState','integer','1');
  this_block.addGeneric('InputState','integer','2');
  this_block.addGeneric('ComputeState','integer','3');
  this_block.addGeneric('OutputState','integer','4');
  this_block.addGeneric('JudgeState','integer','5');
  this_block.addGeneric('PeriodNum','integer','512');
  this_block.addGeneric('PeriodLength','integer','16');
  this_block.addGeneric('LocalNum','integer','16');

  % Add addtional source files as needed.
  %  |-------------
  %  | Add files in the order in which they should be compiled.
  %  | If two files "a.vhd" and "b.vhd" contain the entities
  %  | entity_a and entity_b, and entity_a contains a
  %  | component of type entity_b, the correct sequence of
  %  | addFile() calls would be:
  %  |    this_block.addFile('b.vhd');
  %  |    this_block.addFile('a.vhd');
  %  |-------------

  %    this_block.addFile('');
  %    this_block.addFile('');
  this_block.addFile('/home/maolin/Projects/isp_on_roach/hw_eval/classifier/svm.v');
  this_block.addFile('/home/maolin/Projects/isp_on_roach/hw_eval/classifier/rom.v');
  this_block.addFile('/home/maolin/Projects/isp_on_roach/hw_eval/classifier/ram.v');
  this_block.addFile('/home/maolin/Projects/isp_on_roach/hw_eval/classifier/mul_sfx_ufx.v');

return;


% ------------------------------------------------------------

function setup_as_single_rate(block,clkname,cename) 
  inputRates = block.inputRates; 
  uniqueInputRates = unique(inputRates); 
  if (length(uniqueInputRates)==1 & uniqueInputRates(1)==Inf) 
    block.addError('The inputs to this block cannot all be constant.'); 
    return; 
  end 
  if (uniqueInputRates(end) == Inf) 
     hasConstantInput = true; 
     uniqueInputRates = uniqueInputRates(1:end-1); 
  end 
  if (length(uniqueInputRates) ~= 1) 
    block.addError('The inputs to this block must run at a single rate.'); 
    return; 
  end 
  theInputRate = uniqueInputRates(1); 
  for i = 1:block.numSimulinkOutports 
     block.outport(i).setRate(theInputRate); 
  end 
  block.addClkCEPair(clkname,cename,theInputRate); 
  return; 

% ------------------------------------------------------------

