     1                                  ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     2                                  ; IDELIB.ASM -- common IDE routines
     3                                  ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     4                                  ;
     5                                  ;   This version is for assembly by  NASM 0.98.39 or later
     6                                  ;
     7                                  ; Copyright (c) 2013 John R. Coffman.  All rights reserved.
     8                                  ; Provided for hobbyist use on the N8VEM SBC-188 board.
     9                                  ;
    10                                  ; This program is free software: you can redistribute it and/or modify
    11                                  ; it under the terms of the GNU General Public License as published by
    12                                  ; the Free Software Foundation, either version 3 of the License, or
    13                                  ; (at your option) any later version.
    14                                  ;
    15                                  ; This program is distributed in the hope that it will be useful,
    16                                  ; but WITHOUT ANY WARRANTY; without even the implied warranty of
    17                                  ; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    18                                  ; GNU General Public License for more details.
    19                                  ;
    20                                  ; You should have received a copy of the GNU General Public License
    21                                  ; along with this program.  If not, see <http://www.gnu.org/licenses/>.
    22                                  ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    23                                  %include	"config.asm"
    24                              <1> ;/*
    25                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    26                              <1> ; ANSI.CFG
    27                              <1> ;   Copied to CONFIG.ASM for general release.
    28                              <1> ;
    29                              <1> ;       Modify the parameters below to reflect your system
    30                              <1> ;
    31                              <1> ;
    32                              <1> ;   This version is for assembly by  NASM 0.98.39 or later
    33                              <1> ;
    34                              <1> ;   Copyright (C) 2010,2011 John R. Coffman.  All rights reserved.
    35                              <1> ;   Provided for hobbyist use on the N8VEM SBC-188 board.
    36                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    37                              <1> ;
    38                              <1> ; Define the serial terminal that the Video BIOS must emulate
    39                              <1> ; Set one of the following to 1
    40                              <1> ; If you have no idea what to choose, set TTY to 1
    41                              <1> TTY     equ     0       ; hardcopy -- cannot position the cursor
    42                              <1> DUMB    equ     0       ; dumb CRT -- ^H, ^J, ^K, ^L can move the cursor
    43                              <1> ANSI    equ     1       ; very smart, like a VT-100
    44                              <1> WYSE    equ     0       ; very smart Wyse series (30, 50, ...)
    45                              <1> ; others may get added in the future
    46                              <1> ;  ONE OF THE ABOVE must BE SET TO 1!!!!!
    47                              <1> ;
    48                              <1> ; Does the hardware configuration contain the Color Video Display Unit?
    49                              <1> ; Both the 8563 and the 8242 are used.  The default is CVDU=0
    50                              <1> CVDU	equ	0	; system does not have the CVDU
    51                              <1> ;
    52                              <1> ; Does the hardware configuration contain the VGA3 a/n Video card?
    53                              <1> ; The 8563 will be disabled, but the 8242 code is shared with the CVDU
    54                              <1> ; The default is VGA3=0
    55                              <1> VGA3    equ     0       ; system does not have the VGA3
    56                              <1> %if 0
    57                              <1> 	*/
    58                              <1> #define VGA3 0
    59                              <1> /*
    60                              <1> %endif
    61                              <1> ;
    62                              <1> ; Boot up keyboard mode:  20h for NumLock on
    63                              <1> ;CVDU_KEYBOARD_STATUS	equ	0	; NumLock OFF
    64                              <1> CVDU_KEYBOARD_STATUS	equ	20h	; NumLock ON
    65                              <1> 
    66                              <1> ; Define the UART startup bit rate - 1200-19200 are most common
    67                              <1> ;UART_RATE	equ	0		; 1200
    68                              <1> ;UART_RATE	equ	1		; 2400
    69                              <1> ;UART_RATE	equ	2		; 4800
    70                              <1> UART_RATE	equ	3		; 9600
    71                              <1> ;UART_RATE	equ	4		; 19200
    72                              <1> ;UART_RATE	equ	5		; 38400
    73                              <1> ;UART_RATE	equ	6		; 57600
    74                              <1> ;UART_RATE	equ	7		; 115200
    75                              <1> 
    76                              <1> ; Does the serial terminal use the DSR/DTR protocol for flow control?
    77                              <1> ;UART_DSR_PROTOCOL	equ		1	; Yes!
    78                              <1> UART_DSR_PROTOCOL       equ             WYSE    ; Wyse always uses it
    79                              <1> 						; but not ANSI
    80                              <1> ; Define the size of the ROM image on the system in Kilobytes
    81                              <1> ; It may be smaller than the actual EPROM in use.
    82                              <1> ; The following sizes are supported:  32, 64, 128, and 256
    83                              <1> %ifndef ROM
    84                              <1> ROM             equ     64              ; 64 is the default
    85                              <1> %endif
    86                              <1> 
    87                              <1> ; Define the number of Wait States at which the ROM operates
    88                              <1> ROM_WS          equ     1               ; 0..3  (1 is the default)
    89                              <1> 
    90                              <1> ; Define the size in Kilobytes of DOS RAM (low SRAM plus EMM allocate RAM)
    91                              <1> ; This is a desired size and will only be present if a 4MEM board is added
    92                              <1> RAM_DOS         equ     640
    93                              <1> 
    94                              <1> ; Define the size of the low SRAM on the system in Kilobytes
    95                              <1> ; the default is 512 kilobytes
    96                              <1> RAM             equ     512             ; (512 is the default)
    97                              <1> 
    98                              <1> ; Define the number of Wait States at which the RAM operates
    99                              <1> RAM_WS          equ     0               ; 0..3  (0 is the default)
   100                              <1> 
   101                              <1> ; Define the number of Wait States for Local Peripheral devices (600-7FF)
   102                              <1> LCL_IO_WS       equ     1               ; 0..3  (1 is the default)
   103                              <1> 
   104                              <1> ; Define the number of Wait States for ECB BUS peripheral devices (4xx)
   105                              <1> BUS_IO_WS       equ     3               ; 0..3  (3 is the default)
   106                              <1> 
   107                              <1> ; Define the time zone in which we build the Relocatable BIOS
   108                              <1> %ifndef TIMEZONE
   109                              <1> %define TIMEZONE "CDT"
   110                              <1> %endif
   111                              <1> 
   112                              <1> ; Has the REDBUG debugger been loaded?
   113                              <1> %ifndef SOFT_DEBUG
   114                              <1> %define SOFT_DEBUG 1
   115                              <1> %endif
   116                              <1> 
   117                              <1> ; Should the BIOS include "Tiny BASIC" in the image?
   118                              <1> %ifndef TBASIC
   119                              <1> TBASIC          equ     1		; default is 1
   120                              <1> %endif
   121                              <1> 
   122                              <1> ; Should the BIOS include the Floating Point Emulator?  The 80188 does
   123                              <1> ; not allow a floating point co-processor, so this is probably a good idea.
   124                              <1> %ifndef FPEM
   125                              <1> FPEM            equ     1               ; default is 1
   126                              <1> %endif
   127                              <1> 
   128                              <1> ; Define the maximum number of EMM (4MEM) boards supported
   129                              <1> EMM_BOARDS      equ     0
   130                              <1> 
   131                              <1> ; Should the Floating Point Emulator use temporary storage in the EBDA
   132                              <1> ; or at locations 0280h..3FFh in low memory?
   133                              <1> %if SOFT_DEBUG
   134                              <1> FPEM_USE_EBDA   equ     FPEM            ; default is 0
   135                              <1> %else
   136                              <1> FPEM_USE_EBDA   equ     0; FPEM            ; default is 0
   137                              <1> %endif
   138                              <1> 
   139                              <1> ; Define the size of the EPROM that is to be installed on the system
   140                              <1> ; It may be larger than the actual ROM image to be generated.
   141                              <1> %ifndef CHIP
   142                              <1> CHIP            equ     64
   143                              <1> %endif
   144                              <1> 
   145                              <1> ; Does the SBC-188 00.4 board have the LS138/LS08 piggyback fix
   146                              <1> ; Set to 1 for the SBC-188 v1.0 and later production boards
   147                              <1> ;FDC_PIGGYBACK_FIX       equ     0       ; Fix not installed
   148                              <1> FDC_PIGGYBACK_FIX       equ     1       ; fix  IS  installed
   149                              <1> 
   150                              <1> ; On SBC-188 rev 00.4 board, there is a published hardware fix (2010-09-18).
   151                              <1> ; If the wiring update is installed, or you have a later board, then
   152                              <1> ; set this to 0.  If you are using the software workaround, then set this
   153                              <1> ; to 1.  The rev 1.0 board has this fix already.
   154                              <1> NEED_TIMER_FIX  equ     0               ; have revised hardware
   155                              <1> ;NEED_TIMER_FIX  equ     1               ; use workaround
   156                              <1> 
   157                              <1> ; Define the UART oscillator speed
   158                              <1> UART_OSC        equ     1843200         ; 1.8432 Mhz is specified
   159                              <1> 
   160                              <1> 
   161                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   162                              <1> ; end of the User configuration
   163                              <1> ;       Do Not modify anything below this point
   164                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   165                              <1> 
   166                              <1> CVDU_8563	equ	CVDU		; separate inits
   167                              <1> CVDU_8242	equ	CVDU|VGA3 	; separate inits
   168                              <1> VGA3_6445       equ     VGA3            ; separate inits
   169                              <1> ; Suppress all UART output in color video Mode 3
   170                              <1> UART_MODE3_SUPPRESS	equ	CVDU_8563
   171                              <1> CVDU_USE_MSDOS_KLUDGE	equ	0; CVDU_8242	; bad, bad MSDOS
   172                              <1> CVDU_USE_KBD_HOOK		equ	CVDU_8242
   173                              <1> 
   174                              <1> ; Define existence of any uart chip
   175                              <1> UART		equ	TTY+DUMB+ANSI+WYSE
   176                              <1> startuplength   equ     512                     ; may be up to 1024
   177                              <1> startseg        equ     0FFFFh - (ROM*64) + 1
   178                              <1> highrom         equ     (ROM*400h)&0FFFFh
   179                              <1> startupseg      equ     0FFFFh - (startuplength>>4) + 1
   180                              <1> bios_data_seg   equ     040h            ; segment of BIOS data area
   181                              <1> 
   182                              <1> 
   183                              <1> %define ARG(n) [bp+2+(n)*2]
   184                              <1> 
   185                              <1> %macro  check   1.nolist
   186                              <1>  %if (%1)
   187                              <1>    %error Check Failure: %1
   188                              <1>  %endif
   189                              <1> %endm
   190                              <1> %macro  range   3.nolist
   191                              <1>  %if (%1)<(%2)
   192                              <1>    %error Out of Range: %1
   193                              <1>  %elif (%1)>(%3)
   194                              <1>    %error Out of Range: %1
   195                              <1>  %endif
   196                              <1> %endm
   197                              <1> _terminal equ UART+CVDU
   198                              <1>  check   RAM_DOS&15
   199                              <1>  check   RAM&(RAM-1)
   200                              <1>  check   ROM&(ROM-1)
   201                              <1>  range   RAM,32,512
   202                              <1>  range   ROM,32,256
   203                              <1>  range   RAM_WS,0,3
   204                              <1>  range   ROM_WS,0,3
   205                              <1>  range   RAM_DOS,RAM,(1024-ROM)
   206                              <1>  range   LCL_IO_WS,0,3
   207                              <1>  range   BUS_IO_WS,0,3
   208                              <1>  range   UART_OSC,500000,16000000
   209                              <1>  range   UART_RATE,0,7
   210                              <1>  range	 UART,0,1
   211                              <1>  range	 _terminal,1,2
   212                              <1> 
   213                              <1> %ifndef SOFT_DEBUG
   214                              <1> %define SOFT_DEBUG 0
   215                              <1> %endif
   216                              <1> 
   217                              <1> %ifndef TRACE
   218                              <1> %define TRACE 0
   219                              <1> %endif
   220                              <1> 
   221                              <1> %ifdef MAKE_OBJECT_FILE
   222                              <1>         segment _DATA WORD PUBLIC CLASS=DATA
   223                              <1>         export _ROMsize
   224                              <1>         export _CHIPsize
   225                              <1> _ROMsize        dw      ROM
   226                              <1> _CHIPsize       dw      CHIP
   227                              <1> %endif
   228                              <1> ; end of the Hardware configuration file
   229                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   230                              <1> ;*/
    24                                  %include	"cpuregs.asm"
    25                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    26                              <1> ; CPUREGS.ASM
    27                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    28                              <1> ;
    29                              <1> ;   This version is for assembly by  NASM 0.98.39 or later
    30                              <1> ;
    31                              <1> ; Copyright (C) 2010,2011 John R. Coffman.  All rights reserved.
    32                              <1> ; Provided for hobbyist use on the N8VEM SBC-188 board.
    33                              <1> ;
    34                              <1> ; This program is free software: you can redistribute it and/or modify
    35                              <1> ; it under the terms of the GNU General Public License as published by
    36                              <1> ; the Free Software Foundation, either version 3 of the License, or
    37                              <1> ; (at your option) any later version.
    38                              <1> ;
    39                              <1> ; This program is distributed in the hope that it will be useful,
    40                              <1> ; but WITHOUT ANY WARRANTY; without even the implied warranty of
    41                              <1> ; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    42                              <1> ; GNU General Public License for more details.
    43                              <1> ;
    44                              <1> ; You should have received a copy of the GNU General Public License
    45                              <1> ; along with this program.  If not, see <http://www.gnu.org/licenses/>.
    46                              <1> ;
    47                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    48                              <1> %include	"macros.inc"
    49                              <2> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    50                              <2> ; MACROS.INC  
    51                              <2> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    52                              <2> ;
    53                              <2> ;   This version is for assembly by  NASM 0.98.39 or later
    54                              <2> ;
    55                              <2> ; Copyright (C) 2010,2011 John R. Coffman.  All rights reserved.
    56                              <2> ; Provided for hobbyist use on the N8VEM SBC-188 board.
    57                              <2> ;
    58                              <2> ; This program is free software: you can redistribute it and/or modify
    59                              <2> ; it under the terms of the GNU General Public License as published by
    60                              <2> ; the Free Software Foundation, either version 3 of the License, or
    61                              <2> ; (at your option) any later version.
    62                              <2> ;
    63                              <2> ; This program is distributed in the hope that it will be useful,
    64                              <2> ; but WITHOUT ANY WARRANTY; without even the implied warranty of
    65                              <2> ; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    66                              <2> ; GNU General Public License for more details.
    67                              <2> ;
    68                              <2> ; You should have received a copy of the GNU General Public License
    69                              <2> ; along with this program.  If not, see <http://www.gnu.org/licenses/>.
    70                              <2> ;
    71                              <2> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    72                              <2> 
    73                              <2> ; general macros for the SBC188 BIOS ASSEMBLY
    74                              <2> ;
    75                              <2> ;
    76                              <2> %ifndef __MACROS_DEFINED_
    77                              <2> %define __MACROS_DEFINED_ 1
    78                              <2> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    79                              <2> ;
    80                              <2> ; some useful macros:
    81                              <2> ;
    82                              <2> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    83                              <2> ;
    84                              <2> 	cpu	186
    85                              <2> 
    86                              <2> %imacro setloc  1.nolist
    87                              <2>  times   (%1-($-$$)) db 0FFh
    88                              <2> %endm
    89                              <2> 
    90                              <2> %imacro db_lo   1
    91                              <2>  db (%1)&255
    92                              <2> %endm
    93                              <2> 
    94                              <2> %imacro cnop    0.nolist
    95                              <2> %if SOFT_DEBUG
    96                              <2>         nop
    97                              <2> %endif
    98                              <2> %endm
    99                              <2> 
   100                              <2> %imacro popm 1-*.nolist
   101                              <2> %rep %0
   102                              <2> %ifidni %1,ALL
   103                              <2>  popa
   104                              <2> %elifidni %1,F
   105                              <2>  popf
   106                              <2> %else
   107                              <2>  pop %1
   108                              <2> %ifidni %1,DS
   109                              <2>  cnop
   110                              <2> %elifidni %1,ES
   111                              <2>  cnop
   112                              <2> %endif
   113                              <2> %endif
   114                              <2> %rotate 1
   115                              <2> %endrep
   116                              <2> %endm
   117                              <2> 
   118                              <2> %imacro pushm 1-*.nolist
   119                              <2> %rep %0
   120                              <2> %rotate -1
   121                              <2> %ifidni %1,ALL
   122                              <2>  pusha
   123                              <2> %elifidni %1,F
   124                              <2>  pushf
   125                              <2> %else
   126                              <2>  push %1
   127                              <2> %endif
   128                              <2> %endrep
   129                              <2> %endm
   130                              <2> 
   131                              <2> ;
   132                              <2> ; added from the 386EX project
   133                              <2> ;
   134                              <2> 
   135                              <2> ; call arguments
   136                              <2> %define ARG(n) [bp+2+(n)*2]
   137                              <2> 
   138                              <2> ;
   139                              <2> ; format of the BYTE initialization table:  address, byte
   140                              <2> ;
   141                              <2> %imacro  binit 2
   142                              <2>         dw      %1
   143                              <2>         db      %2
   144                              <2> %endmacro
   145                              <2> ; end with DW -1
   146                              <2> 
   147                              <2> ;
   148                              <2> ; format of the WORD initialization table:  address, word
   149                              <2> ;
   150                              <2> %imacro  winit 2
   151                              <2>         dw      %1
   152                              <2>         dw      %2
   153                              <2> %endmacro
   154                              <2> ; end with DW -1
   155                              <2> 
   156                              <2> 
   157                              <2> ; get the BIOS Data Area segment pointer to a [segment] register
   158                              <2> %imacro get_bda	1.nolist
   159                              <2> 	push	0x0040
   160                              <2> 	pop	%1
   161                              <2> 	cnop
   162                              <2> %endm
   163                              <2> 
   164                              <2> 
   165                              <2> %endif
    49                              <1> 
    50                              <1> 	cpu     186
    51                              <1> ;
    52                              <1> ;
    53                              <1> ; IBM model byte -- must be less than a 286
    54                              <1> ;
    55                              <1> ;MODEL_BYTE		equ	0FEh	; PC-XT
    56                              <1> ;SUBMODEL_BYTE		equ	0FFh	; not used
    57                              <1> 
    58                              <1> MODEL_BYTE		equ	0FEh	; PC-XT
    59                              <1> SUBMODEL_BYTE		equ	00h	;  "
    60                              <1> 
    61                              <1> 
    62                              <1> ; 80188 peripheral control register block address
    63                              <1> CPU_CSCR	        equ	0FF00h
    64                              <1> 
    65                              <1> ; Compatible Mode registers
    66                              <1> 
    67                              <1> cpu_relocation          equ     CPU_CSCR+0FEh
    68                              <1> 
    69                              <1> ; The memory and peripheral chip select register offsets from 0FF00h
    70                              <1> 
    71                              <1> cpu_umcs                equ     CPU_CSCR+0A0h          ; Upper memory select
    72                              <1> cpu_lmcs                equ     CPU_CSCR+0A2h          ; Lower memory select
    73                              <1> cpu_pacs                equ     CPU_CSCR+0A4h          ; Peripheral select
    74                              <1> cpu_mmcs                equ     CPU_CSCR+0A6h          ; Middle memory base
    75                              <1> cpu_mpcs                equ     CPU_CSCR+0A8h          ; Mid mem. & peripherals
    76                              <1> 
    77                              <1> ; Enhanced Mode registers
    78                              <1> 
    79                              <1> cpu_mdram               equ     CPU_CSCR+0E0h          ; memory partition reg.
    80                              <1> cpu_cdram               equ     CPU_CSCR+0E2h          ; clock prescaler
    81                              <1> cpu_edram               equ     CPU_CSCR+0E4h          ; Enable refresh reg.
    82                              <1> cpu_pdcon               equ     CPU_CSCR+0F0h          ; Power-Save control
    83                              <1> 
    84                              <1> 
    85                              <1> ; On-board internal peripheral equates
    86                              <1> ; Programmable Interrupt Controller
    87                              <1> PIC	        equ	CPU_CSCR+020H
    88                              <1> PIC_EOI	        equ	PIC+2           ; End Of Interrupt
    89                              <1> PIC_POLLR	equ	PIC+4
    90                              <1> PIC_POLLSR	equ	PIC+6
    91                              <1> PIC_IMASK	equ	PIC+8
    92                              <1> PIC_PMREG	equ	PIC+0AH
    93                              <1> PIC_SRVR	equ	PIC+0CH
    94                              <1> PIC_IRQR	equ	PIC+0EH
    95                              <1> PIC_IRQSR	equ	PIC+10H
    96                              <1> PIC_TCR	        equ	PIC+12H
    97                              <1> PIC_DMA0CR	equ	PIC+14H
    98                              <1> PIC_DMA1CR	equ	PIC+16H
    99                              <1> PIC_I0CON	equ	PIC+18H
   100                              <1> PIC_I1CON	equ	PIC+1AH
   101                              <1> PIC_I2CON	equ	PIC+1CH
   102                              <1> PIC_I3CON	equ	PIC+1EH
   103                              <1> 
   104                              <1> EOI_NSPEC       equ     8000h           ; Non-Specific EOI
   105                              <1> 
   106                              <1> ; Interrupt masks (Master Mode)
   107                              <1> ;
   108                              <1> mask_timer_all          equ     0001h
   109                              <1> mask_dma0               equ     0004h
   110                              <1> mask_dma1               equ     0008h
   111                              <1> mask_int0               equ     0010h
   112                              <1> mask_int1               equ     0020h
   113                              <1> mask_int2               equ     0040h
   114                              <1> mask_int3               equ     0080h
   115                              <1> 
   116                              <1> 
   117                              <1> 
   118                              <1> ; Timers
   119                              <1> TIM0	        equ	CPU_CSCR+050H
   120                              <1> TIM1	        equ	CPU_CSCR+058H
   121                              <1> TIM2	        equ	CPU_CSCR+060H
   122                              <1> 
   123                              <1> TCNT	        equ	0	; count register
   124                              <1> CMPA	        equ	2	; max count A
   125                              <1> CMPB	        equ	4	; max count B (not present on TIM2)
   126                              <1> TCON	        equ	6	; mode/control word
   127                              <1> 
   128                              <1> ; Timer control bits:
   129                              <1> tc_EN           equ     8000h   ; Enable bit
   130                              <1> tc_nINH         equ     4000h   ; not Inhibit Enable
   131                              <1> tc_INT          equ     2000h   ; Interrupt Enable
   132                              <1> tc_RIU          equ     1000h   ; Register A/B (0/1) in Use
   133                              <1> tc_MC           equ     0020h   ; Maximum Count reached
   134                              <1> tc_RTG          equ     0010h   ; Retrigger (internal source)
   135                              <1> tc_P            equ     0008h   ; Prescale internal clock (timers 0 & 1 only)
   136                              <1> tc_EXT          equ     0004h   ; External clock
   137                              <1> tc_ALT          equ     0002h   ; Alternate between A & B max count registers
   138                              <1> tc_CONT         equ     0001h   ; Continuous: continue after max count
   139                              <1> 
   140                              <1> 
   141                              <1> 
   142                              <1> 
   143                              <1> ; DMA
   144                              <1> DMA0	        equ	CPU_CSCR+0C0H
   145                              <1> DMA1	        equ	CPU_CSCR+0D0H
   146                              <1> DMASPL	        equ	0	; source pointer low
   147                              <1> DMASPU	        equ	2	; source pointer high
   148                              <1> DMADPL	        equ	4	; destination pointer low
   149                              <1> DMADPU	        equ	6	; destination pointer high
   150                              <1> DMATC	        equ	8	; terminal count
   151                              <1> DMACW	        equ	0AH	; control word
   152                              <1> 
   153                              <1> 
   154                              <1> 
   155                              <1> 
   156                              <1> 
   157                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   158                              <1> ;
   159                              <1> ;       SBC-188 external devices
   160                              <1> ;
   161                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   162                              <1> 
   163                              <1> IO_BASE			equ	0400h
   164                              <1> 
   165                              <1> 
   166                              <1> 
   167                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   168                              <1> ; The UART registers
   169                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   170                              <1> 
   171                              <1> uart_base               equ     IO_BASE+0280h
   172                              <1> uart_rbr                equ     uart_base       ;Rcvr Buffer / read only
   173                              <1> uart_thr                equ     uart_base       ;Transmit Holding / write only
   174                              <1> uart_ier                equ     uart_base+1     ;Interrupt Enable
   175                              <1> uart_iir                equ     uart_base+2     ;Interrupt Ident / read only
   176                              <1> uart_fcr                equ     uart_base+2     ;FIFO Control / write only
   177                              <1> uart_lcr                equ     uart_base+3     ;Line Control
   178                              <1> uart_mcr                equ     uart_base+4     ;Modem Control
   179                              <1> uart_lsr                equ     uart_base+5     ;Line Status
   180                              <1> uart_msr                equ     uart_base+6     ;Modem Status
   181                              <1> uart_sr			equ	uart_base+7	;Scratch
   182                              <1> 
   183                              <1> uart_dll                equ     uart_base       ;Divisor Latch LS Byte
   184                              <1> uart_dlm                equ     uart_base+1     ;Divisor Latch MS Byte
   185                              <1> 
   186                              <1> 
   187                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   188                              <1> ; Floppy controller
   189                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   190                              <1> FDC	        equ	IO_BASE+0200H
   191                              <1> FDC_MSR         equ     FDC
   192                              <1> FDC_DATA        equ     FDC_MSR+1
   193                              <1> FDC_DACK        equ	FDC+10H
   194                              <1> FDC_LDOR	equ	FDC+20H
   195                              <1> FDC_LDCR	equ	FDC+30H
   196                              <1> FDC_TC	        equ	FDC+40H
   197                              <1> FDC_DACK_TC     equ     FDC_DACK | FDC_TC
   198                              <1> 
   199                              <1> 
   200                              <1> %if SBC188==1
   201                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   202                              <1> ;DS1302 RTC
   203                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   204                              <1> RTC	equ	IO_BASE+0300H
   205                              <1> %endif
   206                              <1> 
   207                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   208                              <1> ; PIO 82C55 I/O 
   209                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   210                              <1> ; for the SBCv1/v2 with PPIDE adapter board
   211                              <1> ; and for the SBCv3 with PPIDE connector
   212                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   213                              <1> PPI	        equ	IO_BASE+0260H
   214                              <1> 
   215                              <1> PIO_A	        equ	PPI+0	; (OUTPUT)
   216                              <1> PIO_B	        equ	PPI+1	; (INPUT)
   217                              <1> PIO_C	        equ	PPI+2	; (CENTRONICS control low nibble)  
   218                              <1> PIO_CTRL	equ	PPI+3	; CONTROL BYTE PIO 82C55
   219                              <1> 
   220                              <1> portA           equ     PPI+0   ;
   221                              <1> portB           equ     PPI+1   ;
   222                              <1> portC           equ     PPI+2   ;
   223                              <1> 
   224                              <1> 
   225                              <1> 
   226                              <1> ;;;%if SBC188==3   startup.asm is universal
   227                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   228                              <1> ; CONTROL LS259 PORT ON SBC188 V3
   229                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   230                              <1> CTRL259		equ	IO_BASE+0270H
   231                              <1> ; LEDS are at addresses 0..3
   232                              <1> ; other control ports on 4..7
   233                              <1> LED0		equ	CTRL259+0
   234                              <1> LED1		equ	LED0+1
   235                              <1> LED2		equ	LED0+2
   236                              <1> LED3		equ	LED0+3
   237                              <1> T1OSC18		equ	CTRL259+4	; ON=1.8432mhz, OFF="1" (for use of TIMER2)
   238                              <1> ;unused		equ	CTRL259+5
   239                              <1> FDC_RES		equ	CTRL259+6	; RESET IS ACTIVE HIGH
   240                              <1> IDE8_RES	equ	CTRL259+7	; fast IDE RESET IS ACTIVE LOW
   241                              <1> 
   242                              <1> 
   243                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   244                              <1> ; FIDE8 8-bit IDE on the 80C188 bus
   245                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   246                              <1> FIDE_BASE       equ     IO_BASE+2C0h
   247                              <1> 
   248                              <1> IDE8_CS0        equ     FIDE_BASE
   249                              <1> IDE8_CS1        equ     FIDE_BASE+0x10
   250                              <1> 
   251                              <1> ;;;%endif   startup.asm is universal
   252                              <1> 
   253                              <1> 
   254                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   255                              <1> ; Dual [DMA] IDE devices
   256                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   257                              <1> DIDE		equ	IO_BASE + 20H	; range 0x20..0x3F
   258                              <1> 
   259                              <1> DIDE0		equ	DIDE		; first interface (master & slave)
   260                              <1> DIDE1		equ	DIDE+10h	; second interface (master & slave)
   261                              <1> 
   262                              <1> 
   263                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   264                              <1> ; DISK I/O v3 device codes (PPIDE only)
   265                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   266                              <1> DISKIO		equ	IO_BASE + 20h	; range 0x20..0x3F
   267                              <1> 
   268                              <1> DISKIO_PPIDE	equ	DISKIO		; 82c55
   269                              <1> DISKIO_FDC	equ	DISKIO + 10h	; FDC 9266
   270                              <1> DISKIO_DOR	equ	DISKIO + 18h	; OPERATION REGISTER	
   271                              <1> 
   272                              <1> 
   273                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   274                              <1> ; MF/PIC interfaces
   275                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   276                              <1> MFPIC		equ	IO_BASE + 40h	; range 0x40..0x4F
   277                              <1> 
   278                              <1> ;MFPIC_202	equ	MFPIC		; NS32202 is not usable on SBC-188
   279                              <1> MFPIC_PPIDE	equ	MFPIC + 4	; PPIDE disk interface
   280                              <1> MFPIC_UART	equ	MFPIC + 8	; TL16Cx50 SIO chip
   281                              <1> 
   282                              <1> 
   283                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   284                              <1> ; Cassette I/O
   285                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   286                              <1> cuart_base	EQU 	IO_BASE+80H	; BASE IO ADDRESS OF CASSETTE UART
   287                              <1> cuart_rbr	equ     cuart_base	;Rcvr Buffer / read only
   288                              <1> cuart_thr	equ     cuart_base	;Transmit Holding / write only
   289                              <1> cuart_ier	equ     cuart_base+1	;Interrupt Enable
   290                              <1> cuart_iir	equ     cuart_base+2	;Interrupt Ident / read only
   291                              <1> cuart_fcr	equ     cuart_base+2	;FIFO Control / write only
   292                              <1> cuart_lcr	equ     cuart_base+3	;Line Control
   293                              <1> cuart_mcr	equ     cuart_base+4	;Modem Control
   294                              <1> cuart_lsr	equ     cuart_base+5	;Line Status
   295                              <1> cuart_msr	equ     cuart_base+6	;Modem Status
   296                              <1> cuart_sr	equ	cuart_base+7	;Scratch
   297                              <1> 
   298                              <1> cuart_dll	equ     cuart_base	;Divisor Latch LS Byte
   299                              <1> cuart_dlm	equ	cuart_base+1	;Divisor Latch MS Byte
   300                              <1> 
   301                              <1> 
   302                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   303                              <1> ;
   304                              <1> ;       4MEM control registers
   305                              <1> ;
   306                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   307                              <1> EMM_addr        equ     1               ; high 6 bits of 20-bit address
   308                              <1> EMM_page        equ     0               ; 4MEM page in [0..254]
   309                              <1> 
   310                              <1> EMM_BASE        equ     IO_BASE + 000h          ; first EMM (4MEM) board
   311                              <1> EMM_unmapped    equ     255             ; unmapped 4MEM page
   312                              <1> 
   313                              <1> EMM0            equ     EMM_BASE        ; first  EMM board
   314                              <1> EMM1            equ     EMM0 + 2        ; second EMM board
   315                              <1> EMM2            equ     EMM1 + 2        ; third  EMM board
   316                              <1> EMM3            equ     EMM2 + 2        ; fourth EMM board
   317                              <1> 
   318                              <1> 
   319                              <1> 
   320                              <1> 
   321                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   322                              <1> ;
   323                              <1> ;	ColorVDU devices
   324                              <1> ;
   325                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   326                              <1> ;
   327                              <1> ;	major select on the Z80 bus
   328                              <1> ;
   329                              <1> devCVDU_8bit	equ	0xE0		; this may change to 0x10
   330                              <1> 
   331                              <1> devCVDUbase 	equ	IO_BASE + devCVDU_8bit
   332                              <1> 
   333                              <1> M8563status	equ	devCVDUbase + 4		; 4 == bitrev(2)
   334                              <1> M8563register	equ	devCVDUbase + 4
   335                              <1> M8563data	equ	devCVDUbase + 12	; 12 == bitrev(3)
   336                              <1> 
   337                              <1> %if CVDU_8563
   338                              <1> I8242status	equ	devCVDUbase + 10	; 10 == bitrev(5)
   339                              <1> I8242command	equ	devCVDUbase + 10
   340                              <1> I8242data	equ	devCVDUbase + 2		; 2 == bitrev(4)
   341                              <1> %endif
   342                              <1> 
   343                              <1> 
   344                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   345                              <1> ;
   346                              <1> ;	VGA3 devices
   347                              <1> ;
   348                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   349                              <1> ;
   350                              <1> ;	major select on the Z80 bus
   351                              <1> ;
   352                              <1> devVGA3_8bit    equ     0xE0                    ; same as CVDU
   353                              <1> 
   354                              <1> devVGA3base       equ     IO_BASE + devVGA3_8bit
   355                              <1> 
   356                              <1> %if VGA3_6445
   357                              <1> I8242status	equ	devVGA3base + 1
   358                              <1> I8242command	equ	devVGA3base + 1
   359                              <1> I8242data	equ	devVGA3base + 0
   360                              <1> %endif
   361                              <1> HD6445addr	equ	devVGA3base + 2		; to address the HD6445 registers
   362                              <1> HD6445reg	equ	devVGA3base + 3		; to r/w a register on the CRTC
   363                              <1> 
   364                              <1> vga3cfg		equ	devVGA3base + 4
   365                              <1> ; the following are probably not used on the SBC-188, except for testing/checking
   366                              <1> vga3adhi	equ	devVGA3base + 5
   367                              <1> vga3adlo	equ	devVGA3base + 6
   368                              <1> vga3data	equ	devVGA3base + 7
   369                              <1> 
   370                              <1> 
   371                              <1> 
   372                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   373                              <1> ;
   374                              <1> ;       2S1P registers
   375                              <1> ;
   376                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   377                              <1> dev_2S1P_loc		equ	0xC0	; same as 4UART !!!
   378                              <1> 
   379                              <1> dev_2S1P_base		equ	IO_BASE + dev_2S1P_loc	
   380                              <1> 
   381                              <1> dev_2S1P_A		equ	dev_2S1P_base		; serial port
   382                              <1> dev_2S1P_B		equ	dev_2S1P_base + 8h	; serial port
   383                              <1> 
   384                              <1> dev_2S1P_C		equ	dev_2S1P_base + 10h	; parallel port
   385                              <1> 
   386                              <1> 
   387                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   388                              <1> ;
   389                              <1> ;       4UART registers
   390                              <1> ;
   391                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   392                              <1> dev_4UART_loc		equ	0xC0	; same as 2S1P !!!
   393                              <1> ;				0xA0	; possible alternate
   394                              <1> dev_4UART_alt_offset	equ	0xA0 - dev_4UART_loc
   395                              <1> 
   396                              <1> dev_4UART_base		equ	IO_BASE + dev_4UART_loc	
   397                              <1> 
   398                              <1> dev_4UART_A		equ	dev_4UART_base
   399                              <1> dev_4UART_B		equ	dev_4UART_base + 8h
   400                              <1> dev_4UART_C		equ	dev_4UART_base + 10h
   401                              <1> dev_4UART_D		equ	dev_4UART_base + 18h
   402                              <1> 
   403                              <1> dev_4UART_config	equ	dev_4UART_B + 7		; overlays scratch register
   404                              <1> 
   405                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   406                              <1> ; debug port -- JRC only
   407                              <1> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   408                              <1> portD		equ	IO_BASE + 0FFh		; 0x04FF
   409                              <1> ;portD		equ	portB		     ; older 8255 output on PPI
   410                              <1> 
   411                              <1> ; end CPUREGS.ASM
   412                              <1> 
    25                                  %include	"equates.asm"
    26                              <1> ;========================================================================
    27                              <1> ; EQUATES.ASM -- Lots of Defintions for Relocatable BIOS
    28                              <1> ;========================================================================
    29                              <1> ;   for the N8VEM SBC-188 v.00.4 and 00.5
    30                              <1> ;
    31                              <1> ;   This version is for assembly by  NASM 0.98.39 or later
    32                              <1> ;
    33                              <1> ; Copyright (C) 2010 John R. Coffman.  All rights reserved.
    34                              <1> ; Provided for hobbyist use on the N8VEM SBC-188 board.
    35                              <1> ;
    36                              <1> ; This program is free software: you can redistribute it and/or modify
    37                              <1> ; it under the terms of the GNU General Public License as published by
    38                              <1> ; the Free Software Foundation, either version 3 of the License, or
    39                              <1> ; (at your option) any later version.
    40                              <1> ;
    41                              <1> ; This program is distributed in the hope that it will be useful,
    42                              <1> ; but WITHOUT ANY WARRANTY; without even the implied warranty of
    43                              <1> ; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    44                              <1> ; GNU General Public License for more details.
    45                              <1> ;
    46                              <1> ; You should have received a copy of the GNU General Public License
    47                              <1> ; along with this program.  If not, see <http://www.gnu.org/licenses/>.
    48                              <1> ;
    49                              <1> ;========================================================================
    50                              <1> 
    51                              <1>         global  FPEM_segment
    52                              <1> 
    53                              <1> 
    54                              <1> %include "segdef.asm"
    55                              <2> ;========================================================================
    56                              <2> ; SEGDEF.ASM -- Lots of Defintions for Relocatable BIOS
    57                              <2> ;========================================================================
    58                              <2> ;   for the N8VEM SBC-188 v.00.4 and 00.5
    59                              <2> ;
    60                              <2> ;   This version is for assembly by  NASM 0.98.39 or later
    61                              <2> ;
    62                              <2> ; Copyright (C) 2010 John R. Coffman.  All rights reserved.
    63                              <2> ; Provided for hobbyist use on the N8VEM SBC-188 board.
    64                              <2> ;
    65                              <2> ; This program is free software: you can redistribute it and/or modify
    66                              <2> ; it under the terms of the GNU General Public License as published by
    67                              <2> ; the Free Software Foundation, either version 3 of the License, or
    68                              <2> ; (at your option) any later version.
    69                              <2> ;
    70                              <2> ; This program is distributed in the hope that it will be useful,
    71                              <2> ; but WITHOUT ANY WARRANTY; without even the implied warranty of
    72                              <2> ; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    73                              <2> ; GNU General Public License for more details.
    74                              <2> ;
    75                              <2> ; You should have received a copy of the GNU General Public License
    76                              <2> ; along with this program.  If not, see <http://www.gnu.org/licenses/>.
    77                              <2> ;
    78                              <2> ;========================================================================
    79                              <2> 
    80                              <2> %ifndef __SEGDEF_
    81                              <2> %define __SEGDEF_
    82                              <2> 
    83                              <2> 	SEGMENT  _TEXT ALIGN=2 PUBLIC CLASS=CODE
    84                              <2>         SEGMENT  CONST ALIGN=2 PUBLIC CLASS=DATA
    85                              <2>         SEGMENT  CONST2 ALIGN=2 PUBLIC CLASS=DATA
    86                              <2> 	SEGMENT  _DATA ALIGN=16 PUBLIC CLASS=DATA
    87                              <2> 	SEGMENT  _BSS  ALIGN=2 PUBLIC CLASS=BSS
    88                              <2> ;;;        SEGMENT  _BASIC ALIGN=16 PUBLIC CLASS=BASIC
    89                              <2> 
    90                              <2> 	GROUP	DGROUP CONST CONST2 _DATA _BSS
    91                              <2> 
    92                              <2> %endif
    93                              <2> 
    55                              <1> %include "ascii.asm"
    56                              <2> ; ascii.asm
    57                              <2> ;
    58                              <2> CTRL            equ     1Fh     ; masks a character to CTRL-x
    59                              <2> 
    60                              <2> NUL     equ     00h
    61                              <2> BEL     equ     (CTRL & 'G')
    62                              <2> BS      equ     08h		; ^H
    63                              <2> HT      equ     09h		; ^I
    64                              <2> LF	equ	0Ah		; ^J
    65                              <2> NL      equ     LF
    66                              <2> VT	equ	0Bh		; ^K
    67                              <2> FWD	equ	0Ch		; ^L
    68                              <2> CR	equ	0Dh
    69                              <2> XON     equ     (CTRL & 'Q')
    70                              <2> XOFF    equ     (CTRL & 'S')
    71                              <2> DC1     equ     XON
    72                              <2> DC3     equ     XOFF
    73                              <2> ESC     equ	1Bh
    74                              <2> 
    75                              <2> 
    56                              <1> 
    57                              <1> 
    58                              <1> ; POST error codes. Presently one byte but can expand to word.
    59                              <1> ER_BIOS equ	01h		; Bad ROM bios checksum, patch last byte
    60                              <1> ER_RAM	equ	02h		; Bad RAM in main memory, replace
    61                              <1> ER_CRT	equ	04h		; Bad RAM in video card, replace
    62                              <1> ER_FDC	equ	08h		; Bad FDC
    63                              <1> ER_UNK1	equ	10h		; {unassigned}
    64                              <1> ER_MEM	equ	20h		; Bad RAM in vector area, replace
    65                              <1> ER_ROM	equ	40h		; Bad ROM in expansion area, bad checksum
    66                              <1> ER_UNK2	equ	80h		; {unassigned}
    67                              <1> 
    68                              <1> 
    69                              <1> 
    70                              <1> ;; ************************ BIOS Data Segment ******************************
    71                              <1> ;; BIOS data segment - not all will  be used
    72                              <1> ;                struc   BIOS_DATA_AREA  ; at 0040:0000
    73                              <1> %include "bda.inc"
    74                              <2> ;/*======================================================================
    75                              <2> ; bda.inc -- BIOS data area definitions
    76                              <2> ;========================================================================
    77                              <2> ;   for the N8VEM SBC-188
    78                              <2> ;
    79                              <2> ;   This version is for assembly by  NASM 0.98.39 or later
    80                              <2> ;
    81                              <2> ; Copyright (C) 2013 John R. Coffman.  All rights reserved.
    82                              <2> ; Provided for hobbyist use on the N8VEM SBC-188 board.
    83                              <2> ;
    84                              <2> ; This program is free software: you can redistribute it and/or modify
    85                              <2> ; it under the terms of the GNU General Public License as published by
    86                              <2> ; the Free Software Foundation, either version 3 of the License, or
    87                              <2> ; (at your option) any later version.
    88                              <2> ;
    89                              <2> ; This program is distributed in the hope that it will be useful,
    90                              <2> ; but WITHOUT ANY WARRANTY; without even the implied warranty of
    91                              <2> ; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    92                              <2> ; GNU General Public License for more details.
    93                              <2> ;
    94                              <2> ; You should have received a copy of the GNU General Public License
    95                              <2> ; along with this program.  If not, see <http://www.gnu.org/licenses/>.
    96                              <2> ;
    97                              <2> ;========================================================================
    98                              <2> 
    99                              <2> 			;*/ extern				/*
   100                              <2> 	ABSOLUTE  0	;*/ struct BDA {			/*
   101 00000000 ????????????????    <2> serial_ports    resw    4	;*/	word	serial_ports[4];	/*
   102 00000008 ????????????????    <2> parallel_ports  resw    4	;*/	word	parallel_ports[4];	/*
   103 00000010 ????                <2> equipment_flag  resw    1	;*/	EQFL	equipment_flag;		/*
   104                              <2> ;	dw	?		; 40:10 	; Equipment present word
   105                              <2> ;  						;  = (1 iff floppies) *     1.
   106                              <2> ;                                               ;  + (1 iff 187     ) *     2.
   107                              <2> ;  						;  + (#+1 64K sys ram) *    4.
   108                              <2> ;  						;  + (init crt mode ) *    16.
   109                              <2> ;  						;  + (# of floppies ) *    64.
   110                              <2> ;  						;  + (# serial ports) *   512.
   111                              <2> ;  						;  + (1 iff toy port) *  4096.
   112                              <2> ;                                               ;  + (1 iff modem   ) *  8192.
   113                              <2> ;  						;  + (# parallel LPT) * 16384.
   114 00000012 ??                  <2> mfg_test_flags  resb    1	;*/	byte	mfg_test_flags;	/* 40:12 unused by us
   115 00000013 ????                <2> memory_size     resw    1	;*/	word	memory_size;	/* 40:13 kilobytes
   116                              <2> uart_kbd_ctrl_R	equ	$	;*/				/*** JRC: count of ctrl-R's for reboot
   117 00000015 ??                  <2> IPL_errors      resb    1	;*/	byte	IPL_errors;	/* 40:15 IPL errors<-table/scratchpad
   118 00000016 ??                  <2> sbc188_rev       resb    1	;*/	byte	sbc188_rev;	/* was 'unused_01' before BIOS047
   119                              <2> ;;---------------[Keyboard data area]------------;
   120 00000017 ????                <2> keyboard_flags_0 resw   1	;*/	word	keyboard_flags_0;  /* 40:17 Shift/Alt/etc. keyboard flags
   121                              <2> keyboard_flags_1 equ	$-1	;     2nd byte	keyboard_flags_1;  
   122 00000019 ??                  <2> keypad_char	resb	1	;*/	byte	keypad_char;	/* 40:19 Alt-KEYPAD char. goes here
   123 0000001A ????                <2> kbd_buffer_head resw    1	;*/	word	kbd_buffer_head;   /* 40:1A --> keyboard buffer head
   124 0000001C ????                <2> kbd_buffer_tail resw    1	;*/	word	kbd_buffer_tail;   /* 40:1C --> keyboard buffer tail
   125 0000001E <res 20h>           <2> kbd_buffer      resw    16	;*/	word	kbd_buffer[16];	/* 40:1E Keyboard Buffer (Scan,Value)
   126                              <2> kbd_buffer_last	equ	$	;*/				/*
   127                              <2> ;;---------------[Diskette data area]------------;
   128 0000003E ??                  <2> fdc_drv_calib   resb    1	;*/	byte	fdc_drive_calib;   /* 40:3E
   129 0000003F ??                  <2> fdc_motor_LDOR  resb    1	;*/	byte	fdc_motor_LDOR;	   /* 40:3F Motor, DMA, select control
   130 00000040 ??                  <2> fdc_motor_ticks resb    1	;*/	byte	fdc_motor_ticks;   /* 40:40 ticks til motor off
   131 00000041 ??                  <2> fdc_status      resb    1	;*/	byte	fdc_status;	   /* 40:41
   132                              <2> ;				Floppy return code stat byte
   133                              <2> ;				;  1 = bad ic 765 command req.
   134                              <2> ;				;  2 = address mark not found
   135                              <2> ;				;  3 = write to protected disk
   136                              <2> ;				;  4 = sector not found
   137                              <2> ;				;  8 = data late (DMA overrun)
   138                              <2> ;				;  9 = DMA failed 64K page end
   139                              <2> ;				; 16 = bad CRC on floppy read
   140                              <2> ;				; 32 = bad NEC 765 controller
   141                              <2> ;				; 64 = seek operation failed
   142                              <2> ;				;128 = disk drive timed out
   143 00000042 ??????????????      <2> fdc_ctrl_status resb    7	;*/	byte	fdc_ctrl_status[7];  /* 40:42 Status bytes from NEC 765
   144                              <2> ;;---------------[Video display area]------------;
   145 00000049 ??                  <2> video_mode      resb    1	;*/	byte	video_mode;	/* 40:49
   146                              <2> ;			 	; Current CRT mode  (software)
   147                              <2> ;				;  0 = 40 x 25 text (no color)
   148                              <2> ;				;  1 = 40 x 25 text (16 color)
   149                              <2> ;				;  2 = 80 x 25 text (no color)
   150                              <2> ;				;  3 = 80 x 25 text (16 color)
   151                              <2> ;				;  4 = 320 x 200 grafix 4 color
   152                              <2> ;				;  5 = 320 x 200 grafix 0 color
   153                              <2> ;				;  6 = 640 x 200 grafix 0 color
   154                              <2> ;				;  7 = 80 x 25 text (mono card)
   155 0000004A ????                <2> video_columns   resw    1	;*/	word video_columns;	/* 40:4A Columns on CRT screen
   156 0000004C ????                <2> video_regen_bytes  resw 1	;*/	word video_regen_bytes;	/* 40:4C Bytes in the regen region
   157 0000004E ????                <2> video_regen_offset resw 1	;*/	word video_regen_offset;/* 40:4E Byte offset in regen region
   158 00000050 <res 10h>           <2> video_cursor_pos  resw  8	;*/	word video_cursor_pos[8];  /* 40:50 Cursor pos for up to 8 pages
   159 00000060 ????                <2> video_cursor_mode resw  1	;*/	word video_cursor_mode;	/* 40:60 Current cursor mode setting
   160 00000062 ??                  <2> video_page      resb    1	;*/	byte video_page;	/* 40:62 Current page on display
   161 00000063 ????                <2> video_base_seg  resw    1	;*/	word video_base_seg;	/* 40:63 Base address (B000h or B800h)
   162 00000065 ??                  <2> video_hw_mode   resb    1	;*/	byte video_hw_mode;	/* 40:65 ic 6845 mode reg. (hardware)
   163 00000066 ??                  <2> video_cga_palette resb  1	;*/	byte video_cga_palette;	/* 40:66 Current CGA palette
   164                              <2> ;;---------------[Used to setup ROM]-------------;
   165 00000067 ????????            <2> eprom_address   resd    1	;*/	dword eprom_address;	/* 40:67 Eprom base Offset,Segment
   166 0000006B ??                  <2> spurious_irq    resb    1	;*/	byte spurious_irq;	/* 40:6B Last spurious interrupt IRQ
   167                              <2> ;;---------------[Timer data area]---------------;
   168 0000006C ????????            <2> timer_ticks     resd    1	;*/	dword timer_ticks;	/* 40:6C Ticks since midnight (lo,hi)
   169 00000070 ??                  <2> timer_new_day   resb    1	;*/	byte timer_new_day;	/* 40:70 Non-zero if new day
   170                              <2> ;;---------------[System data area]--------------;
   171 00000071 ??                  <2> break_flag      resb    1	;*/	byte break_flag;	/* 40:71 Sign bit set iff break
   172 00000072 ????                <2> warm_boot       resw    1	;*/	word warm_boot;		/* 40:72 Warm boot iff==1234h
   173                              <2> ;;---------------[Hard disk scratchpad]----------;
   174 00000074 ????????            <2> hdd_scratch     resd    1	;*/	word hdd_scratch[2];	/* 40:74
   175                              <2> ;;---------------[Timout areas/PRT/LPT]----------;
   176 00000078 ????????            <2> lpt_timeout     resb    4	;*/	byte lpt_timeout[4];	/* 40:78 Ticks for LPT 1-4 timeouts
   177 0000007C ????????            <2> com_timeout     resb    4	;*/	byte com_timeout[4];	/* 40:7C Ticks for COM 1-4 timeouts
   178                              <2> ;;---obsolete----[Keyboard buf start/end]---jrc--;
   179 00000080 ????                <2> kbd_buffer_start resw   1	;*/	word kbd_buffer_start;	/* 40:80 KBD buffer head (PC/AT)
   180 00000082 ????                <2> kbd_buffer_end  resw    1	;*/	word kbd_buffer_end;	/* 40:82 KBD buffer tail (PC/AT)
   181                              <2> ;;---------------[EGA stuff]---------------------;
   182 00000084 ??????????????      <2> EGA_stuff	resb	7	;*/	byte EGA_stuff[7];	/* 40:84 Unspecified EGA data
   183                              <2> ;;---------------[Floppy/Fixed Media Info]-------------;
   184 0000008B ??                  <2> fdc_last_rate	resb	1	;*/	byte fdc_last_rate;	/* 40:8B Last floppy step rate/data rate?
   185 0000008C ????????            <2> fx_misc_unused	resb	4	;*/	byte fx_misc_unused[4];	/* 40:8C Fixed disk miscellaneous ???
   186 00000090 ????                <2> fdc_disk_state	resb	2	;*/	byte fdc_disk_state[2];	/* 40:90 Floppy disk state
   187 00000092 ????                <2> fdc_op_start	resb	2	;*/	byte fdc_op_start[2];	/* 40:92 Floppy operation start state machine
   188 00000094 ????                <2> fdc_cylinder	resb	2	;*/	byte fdc_cylinder[2];	/* 40:94 Floppy present cylinder
   189                              <2> ;;---------------[Additional KBD flags]----------------;
   190 00000096 ??                  <2> kbd_flag_3	resb	1	;*/	byte kbd_flag_3;	/* 40:96 kbd ???
   191 00000097 ??                  <2> kbd_flag_2	resb	1	;*/	byte kbd_flag_2;	/* 40:97 kbd ???
   192                              <2> ;;---------------[RTC/timer1 data]---------------------;
   193 00000098 ????????            <2> user_semaphore	resw	2	;*/	byte *user_semaphore;	/* 40:98 User semaphore in (bit 7)
   194 0000009C ????????            <2> rtc_count	resd	1	;*/	dword rtc_count;	/* 40:9C RTC tick counter
   195 000000A0 ??                  <2> rtc_wait_active	resb	1	;*/	byte rtc_wait_active;	/* 40:A0 Busy=01, Posted=80h, 
   196                              <2> ;;---------------[Cassette I/O stuff]------------------;
   197 000000A1 ??                  <2> last_val	resb	1	;*/	byte last_val;		/* 40:A1 Last byte read value
   198 000000A2 ????                <2> crc_reg		resw	1	;*/	word crc_reg;		/* 40:A2 CRC accumulation area
   199                              <2> ;									Post Acknowleged=00;
   200 000000A4 ??                  <2> EGA_data	resb	1	;*/	byte EGA_data;		/* 40:A4 Various usage
   201 000000A5 ????                <2> SDstatus	resb	2	;*/	byte SDstatus[2];	/* 40:A5 Status byte from command
   202 000000A7 ????                <2> SDcardtype	resb	2	;*/	byte SDcardtype[2];	/* 40:A7 SDcard type SDSC=2, HC=3, ...
   203                              <2> ;
   204 000000A9 ????????            <2> fixed_disk_tab	resb	4	;*/	byte fixed_disk_tab[4];	/* dispatch table to fixed disk drivers
   205 000000AD ??                  <2> wait12_count	resb	1	;*/	byte wait12_count;	/* 40:AD 12usec CX count
   206 000000AE ??                  <2> lock_count	resb	1	;*/	byte lock_count;	/* 40:AE lock level counter
   207 000000AF ??                  <2> EMS_start       resb    1	;*/	byte EMS_start;		/* start EMS allocation from here
   208                              <2> fx80		equ	$	;*/	struct EDD_disk fx80;	/* fixed disk parameter area 0
   209 000000B0 ????                <2> fx_log_cylinders resw   1	;	word fx_log_cylinders;	 logical number of cylinders
   210 000000B2 ??                  <2> fx_log_heads    resb    1	;	byte fx_log_heads;	 logical number of heads
   211 000000B3 ??                  <2> fx_signature	resb	1	;	byte fx_signature;	 A0h signature = translated geom
   212 000000B4 ??                  <2> fx_phys_sectors	resb    1       ;	byte fx_phys_sectors;	 physical number of sectors per track
   213 000000B5 ????                <2> fx_LBA_high     resw    1       ;	word fx_LBA_high;	 high word of LBA28 number of sectors
   214 000000B7 ??                  <2> fx_reserved	resb	1	;	byte fx_reserved;	 reserved for future use
   215 000000B8 ??                  <2> fx_drive_control resb   1       ;	byte fx_drive_control;	 flag bits for IDE head register
   216 000000B9 ????                <2> fx_phys_cylinders resw	1	;	word fx_phys_cylinders;	 physical number of cylinders
   217 000000BB ??                  <2> fx_phys_heads	resb	1	;	byte fx_phys_heads;	 physical number of heads
   218 000000BC ????                <2> fx_LBA_low	resw	1	;	word fx_LBA_low;	 low word of LBA28 number of sectors
   219 000000BE ??                  <2> fx_log_sectors	resb	1	;	byte fx_log_sectors;	 logical number of sectors per track
   220 000000BF ??                  <2> fx_checksum	resb	1	;	byte fx_checksum;	 checksum, dunno how to compute
   221 000000C0 <res 10h>           <2> fx81            resb    16	;*/	struct EDD_disk fx81;	/* fixed disk parameter area 1
   222 000000D0 <res 10h>           <2> fx82            resb    16	;*/	struct EDD_disk fx82;	/* fixed disk parameter area 2
   223 000000E0 <res 10h>           <2> fx83            resb    16	;*/	struct EDD_disk fx83;	/* fixed disk parameter area 3
   224                              <2> ;
   225                              <2> ;
   226                              <2> 
   227 000000F0 ????                <2> FPEM_segment    resw    1       ;*/	word FPEM_segment;	/* FPEM data segment
   228                              <2> 
   229 000000F2 ????                <2> EBDA_paragraph  resw    1       ;*/	word EBDA_paragraph;	/* lowest EBDA paragraph
   230                              <2> 
   231 000000F4 ????                <2> dma0_cw         resw    1       ;*/	word dma0_cw;		/* end of dma control word
   232 000000F6 ????                <2> dma1_cw         resw    1       ;*/	word dma1_cw;		/*   ditto
   233                              <2> 
   234 000000F8 ????                <2> fdc_type	resb	2	;*/	byte fdc_type[2];	/* disk type in low nibble, alternate in hi nib 
   235                              <2> 
   236 000000FA ????????            <2> debug_static_ptr  resw	2	;*/	void *debug_static_ptr;	/* pointer to debug static area
   237                              <2> 
   238 000000FE ??                  <2> n_fixed_disks   resb    1       ;*/	byte n_fixed_disks;	/* number of fixed disks
   239                              <2> 
   240 000000FF ??                  <2> cpu_xtal        resb    1       ;*/	byte cpu_xtal;		/* CPU crystal frequency in Mhz 
   241                              <2> ;								   CPU clock is half of this
   242                              <2> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   243                              <2> ;
   244                              <2> ;  System configuration stuff below
   245                              <2> ;	c.f., CONFIG.ASM (ANSI.CFG, CVDU.CFG, etc.), User configuration stuff
   246                              <2> ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   247                              <2> %if 0				;*/
   248                              <2> #define FIXED_DISK_MAX 4		/*
   249                              <2> %else
   250                              <2> %define FIXED_DISK_MAX 4
   251                              <2> %endif
   252                              <2> %if 0				;*/
   253                              <2> #define PPIDE_driver 1		/*
   254                              <2> %else
   255                              <2> %define PPIDE_driver 1
   256                              <2> %endif
   257                              <2> %if 0				;*/
   258                              <2> #define DIDE_driver 0		/*
   259                              <2> %else
   260                              <2> %define DIDE_driver 0
   261                              <2> %endif
   262                              <2> %if 0				;*/
   263                              <2> #define DISKIO_driver 1		/*
   264                              <2> %else
   265                              <2> %define DISKIO_driver 1
   266                              <2> %endif
   267                              <2> %if 0				;*/
   268                              <2> #define MFPIC_driver 1		/*
   269                              <2> %else
   270                              <2> %define MFPIC_driver 1
   271                              <2> %endif
   272                              <2> %if 0				;*/
   273                              <2> #define DSD_driver 1		/*
   274                              <2> %else
   275                              <2> %define DSD_driver 1
   276                              <2> %endif
   277                              <2> %if 0				;*/
   278                              <2> #define V3IDE8_driver (SBC188==3)		/*
   279                              <2> %else
   280                              <2> %define V3IDE8_driver (SBC188==3)
   281                              <2> %endif
   282                              <2> 				;*/
    74                              <1> 
    75                              <1> ;  this must be the same in EQUATES.H */
    76                              <1> %if SOFT_DEBUG
    77                              <1> %define NBREAK  8
    78                              <1> %endif
    79                              <1> 
    80                              <1> 
    81                              <1> %if 0
    82                              <1>         segment _TEXT
    83                              <1> ;; *************************************************************************
    84                              <1> 
    85                              <1> 
    86                              <1> 
    87                              <1> 
    88                              <1> ;; ************************ DOS Data Segment *******************************
    89                              <1> ;dosdir	SEGMENT at 50h				; Boot disk directory from IPL
    90                              <1> ;xerox	label	byte				;  0 if Print Screen idle
    91                              <1> ;						;  1 if PrtSc xeroxing screen
    92                              <1> ;						;255 if PrtSc error in xerox
    93                              <1> ;						;  ...non-grafix PrtSc in bios
    94                              <1> ;	db	200h dup(?)			; PC-DOS bootstrap procedure
    95                              <1> ;						;  ...IBMBIO.COM buffers the
    96                              <1> ;						;  ...directory of the boot
    97                              <1> ;						;  ...device here at IPL time
    98                              <1> ;						;  ...when locating the guts
    99                              <1> ;						;  ...of the operating system
   100                              <1> ;						;  ...filename "IBMDOS.COM"
   101                              <1> ;dosdir	ends
   102                              <1> ;; *************************************************************************
   103                              <1> ;; ************************ DOS IPL Segment ********************************
   104                              <1> ;dosseg	SEGMENT at 70h				; "Kernel" of PC-DOS op sys
   105                              <1> ;;IBMBIO.COM file loaded by boot block. Device Drivers/Bootstrap. CONTIGUOUS<---
   106                              <1> ;;IBMDOS.COM operating system nucleus immediately follows IBMBIO.COM and       !
   107                              <1> ;;     doesn`t have to be contiguous.  The IBMDOS operating system nucleus     !
   108                              <1> ;;     binary image is loaded by transient code in IBMBIO binary image	      !
   109                              <1> ;dosseg	ends					;			      !
   110                              <1> ;iplseg	SEGMENT at 0h				; Segment for boot block      !
   111                              <1> ;;The following boot block is loaded with 512 bytes on the first sector of     !
   112                              <1> ;;the bootable device by code resident in the ROM-resident bios.  Control is   !
   113                              <1> ;;then transferred to the first word 0000:7C00 of the disk-resident bootstrap  !
   114                              <1> ;	ORG	07C00h				;  ..offset for boot block    !
   115                              <1> ;boot	db	200h dup(?)			;  ..start disk resident boot--
   116                              <1> ;iplseg	ends
   117                              <1> 
   118                              <1> %endif
    26                                  
    27                                  
    28                                  ;------------------------------------------------------------------
    29                                  ; More symbolic constants... these should not be changed, unless of
    30                                  ; course the IDE drive interface changes, perhaps when drives get
    31                                  ; to 128G and the PC industry will do yet another kludge.
    32                                  
    33                                  ;some symbolic constants for the ide registers, which makes the
    34                                  ;code more readable than always specifying the address pins
    35                                  
    36                                  ide_data       	equ	0		; r/w
    37                                  ide_data8	equ	ide_data	; 8-bit data transfer
    38                                  ide_err		equ	1		; read
    39                                  ide_feature	equ	1		; write
    40                                  ide_sec_cnt	equ	2
    41                                  ide_sector     	equ	3
    42                                  ide_cyl_lsb	equ	4
    43                                  ide_cyl_msb	equ	5
    44                                  ide_head       	equ	6
    45                                  ide_command	equ	7		; write
    46                                  ide_status     	equ	7		; read
    47                                  ide_data16	equ	8		; 16-bit data transfer
    48                                  ide_dmack	equ	9		; DMA acknowledge
    49                                  ide_control	equ	0Eh		; aux control port
    50                                  ide_astatus	equ	0Fh		; aux status port
    51                                  
    52                                  ;IDE Command Constants.  These should never change.
    53                                  ide_cmd_recal		equ	10H
    54                                  ide_cmd_read		equ	20H
    55                                  ide_cmd_write		equ	30H
    56                                  ide_cmd_init		equ	91H
    57                                  ide_cmd_dma_read	equ	0C8h
    58                                  ide_cmd_dma_write	equ	0CAh
    59                                  ide_cmd_spindown	equ	0E0h
    60                                  ide_cmd_spinup		equ	0E1h
    61                                  ide_cmd_ident		equ	0ECh
    62                                  ide_cmd_set_feature	equ	0EFh
    63                                  
    64                                  ; Control register bits:
    65                                  ide_ctrl_ALWAYS		equ	08h	; must always be set
    66                                  ide_ctrl_RESET		equ	04h
    67                                  ide_ctrl_nIEN		equ	02h	; no interrupt if set
    68                                  					; interrupt if reset
    69                                  
    70                                  ; Master/Slave bits (head register)
    71                                  ide_MASTER		equ	00h
    72                                  ide_SLAVE		equ	10h
    73                                  ide_LBA			equ	0E0h
    74                                  ide_CHS			equ	0A0h
    75                                  
    76                                  ; Status Register Bits
    77                                  ide_ST_BUSY		equ	0x80
    78                                  ide_ST_READY    	equ	0x40
    79                                  ide_ST_WFAULT   	equ	0x20
    80                                  ide_ST_SEEKDONE 	equ	0x10
    81                                  ide_ST_DATARQ   	equ	0x08
    82                                  ide_ST_CORR     	equ	0x04
    83                                  ide_ST_INDEX    	equ	0x02
    84                                  ide_ST_ERROR    	equ	0x01
    85                                  
    86                                  ; IDE interface Features
    87                                  ide_SET_8BIT		equ	0x01
    88                                  ide_RESET_8BIT		equ	0x81
    89                                  ide_SET_16BIT		equ	ide_RESET_8BIT
    90                                  
    91                                  ; Address Register bits (active when == 0)
    92                                  ide_nDS0        	equ	0x01
    93                                  ide_nDS1        	equ	0x02
    94                                  ide_nHEAD       	equ	0x3C
    95                                  ide_nWTG        	equ	0x40
    96                                  
    97                                  ; Error Register bits
    98                                  ide_ERR_BADBLK     	equ	0x80
    99                                  ide_ERR_UCORR      	equ	0x40
   100                                  ide_ERR_MEDIA_CHG  	equ	0x20
   101                                  ide_ERR_IDNF       	equ	0x10
   102                                  ide_ERR_MCHG_REQ   	equ	0x08
   103                                  ide_ERR_ABRT       	equ	0x04
   104                                  ide_ERR_TK0NF      	equ	0x02
   105                                  ide_ERR_AMNF       	equ	0x01
   106                                  
   107                                  
   108                                  
   109                                  
   110                                  ; Standard int 13h stack frame layout is 
   111                                  ; created by:   PUSHM  ALL,DS,ES
   112                                  ;               MOV    BP,SP
   113                                  ;
   114                                  offset_DI       equ     0
   115                                  offset_SI       equ     offset_DI+2
   116                                  offset_BP       equ     offset_SI+2
   117                                  offset_SP       equ     offset_BP+2
   118                                  offset_BX       equ     offset_SP+2
   119                                  offset_DX       equ     offset_BX+2
   120                                  offset_CX       equ     offset_DX+2
   121                                  offset_AX       equ     offset_CX+2
   122                                  offset_DS       equ     offset_AX+2
   123                                  offset_ES       equ     offset_DS+2
   124                                  offset_IP       equ     offset_ES+2
   125                                  offset_CS       equ     offset_IP+2
   126                                  offset_FLAGS    equ     offset_CS+2
   127                                  
   128                                  ; The byte registers in the stack
   129                                  offset_AL       equ     offset_AX
   130                                  offset_AH       equ     offset_AX+1
   131                                  offset_BL       equ     offset_BX
   132                                  offset_BH       equ     offset_BX+1
   133                                  offset_CL       equ     offset_CX
   134                                  offset_CH       equ     offset_CX+1
   135                                  offset_DL       equ     offset_DX
   136                                  offset_DH       equ     offset_DX+1
   137                                  
   138                                  
   139                                  ; FDC error codes (returned in AH)
   140                                  ;
   141                                  ERR_no_error            equ     0       ; no error (return Carry clear)
   142                                  ;   everything below returns with the Carry set to indicate an error
   143                                  ERR_invalid_command     equ     1
   144                                  ERR_address_mark_not_found      equ     2
   145                                  ERR_write_protect       equ     3
   146                                  ERR_sector_not_found    equ     4
   147                                  ERR_disk_removed        equ     6
   148                                  ERR_dma_overrun         equ     8
   149                                  ERR_dma_crossed_64k     equ     9
   150                                  
   151                                  
   152                                  ERR_media_type_not_found        equ     12	; 0Ch
   153                                  ERR_uncorrectable_CRC_error     equ     10h
   154                                  ERR_controller_failure  equ     20h
   155                                  ERR_seek_failed         equ     40h
   156                                  ERR_disk_timeout        equ     80h
   157                                  
   158                                  
   159                                  		SEGMENT		_TEXT
   160                                  ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   161                                  ; integrity:    Check integrity of fixed disk table
   162                                  ;
   163                                  ;  Call with:
   164                                  ;       DL = device code (80h..83h)
   165                                  ;       DS set to BIOS data area
   166                                  ;
   167                                  ;  Exit with:
   168                                  ;       DS set to BIOS data area (still)
   169                                  ;       SI points at the fixed disk table in the BDA
   170                                  ;
   171                                  ;  Error Exit:
   172                                  ;       If the disk table checksum is bad, give immediate error return
   173                                  ;
   174                                  ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   175                                  integrity:
   176 00000000 5150                            pushm   ax,cx
   177                                  %if 0
   178                                          mov     al,7Fh
   179                                          and     al,dl                   ; mask out the high bit
   180                                          cmp     al,[n_fixed_disks]
   181                                  %else
   182                                  	extern	get_IDE_num
   183 00000002 E8(0000)                	call	get_IDE_num		; get number of IDE disks total
   184 00000005 88C4                    	mov	ah,al
   185 00000007 B07F                    	mov	al,7Fh
   186 00000009 20D0                            and     al,dl                   ; mask out the high bit
   187 0000000B 38E0                    	cmp	al,ah			; compare against max
   188                                  %endif
   189 0000000D 731E                            jae     .8			; harsh error exit
   190 0000000F BEB000                          mov     si,fx80
   191 00000012 B91000                          mov     cx,fx81-fx80            ; size of fixed disk table
   192 00000015 84C0                    	test    al,al
   193 00000017 7406                            jz      .1
   194 00000019 01CE                    .0:	add     si,cx                   ; point at fx81
   195 0000001B FEC8                    	dec	al
   196 0000001D 75FA                    	jnz	.0
   197                                  .1:
   198 0000001F 56                              push    si
   199 00000020 B800EE                          mov     ax,0EE00h               ; error code and zero checksum
   200                                  
   201 00000023 0204                    .2:     add     al,[si]                 ; compute checksum
   202 00000025 46                              inc     si
   203 00000026 E2FB                            loop    .2                      ; loop back
   204                                  
   205 00000028 5E                              pop     si
   206 00000029 08C0                            or      al,al                   ; test AL for zero
   207 0000002B 7401                            jz	.9			; good exit if zero
   208 0000002D F9                      .8:	stc
   209 0000002E 5859                    .9:	popm    ax,cx
   210 00000030 C3                              ret
   211                                  
   212                                  
   213                                  
   214                                  ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   215                                  ; fn41 -- Check Extensions Present
   216                                  ;
   217                                  ;  Call With:
   218                                  ;       AH = 41h        function code
   219                                  ;       BX = 55AAh      magic number
   220                                  ;       DL = drive code (80h or 81h)
   221                                  ;
   222                                  ;  Exit With:
   223                                  ;     carry clear
   224                                  ;       AH = 21h        version 1.1 support
   225                                  ;       BX = AA55h      magic number II
   226                                  ;       CX = 0001b  bit0=packet support; bit2=EDD drive support
   227                                  ;
   228                                  ;     carry set
   229                                  ;       AH = 01h        Invalid Command
   230                                  ;
   231                                  ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   232                                  	global	ide_fn41
   233                                  ide_fn41:
   234 00000031 E8CCFF                          call    integrity       ; test drive number (sets DS:SI)
   235 00000034 B401                    	mov	ah,ERR_invalid_command
   236 00000036 721D                    	jc	.9		; error return
   237                                  
   238 00000038 817E08AA55                      cmp     word [offset_BX + bp],55AAh
   239 0000003D 7516                            jne     .9
   240 0000003F F6440840                        test    byte [fx_drive_control - fx80 + si],40h         ; test LBA bit
   241 00000043 7410                            jz      .9
   242                                  
   243 00000045 C6460F21                        mov     byte [offset_AH + bp],21h       ; version 1.1
   244 00000049 C7460855AA                      mov     word [offset_BX + bp],0AA55h    ; magic number II
   245 0000004E C7460C0500                      mov     word [offset_CX + bp],00000101b       ; packet calls & EDD i/f
   246 00000053 30E4                    	xor	ah,ah
   247 00000055 C3                      .9:	ret
