static inline struct img_pwm_chip *to_img_pwm_chip(struct pwm_chip *chip)\r\n{\r\nreturn container_of(chip, struct img_pwm_chip, chip);\r\n}\r\nstatic inline void img_pwm_writel(struct img_pwm_chip *chip,\r\nu32 reg, u32 val)\r\n{\r\nwritel(val, chip->base + reg);\r\n}\r\nstatic inline u32 img_pwm_readl(struct img_pwm_chip *chip,\r\nu32 reg)\r\n{\r\nreturn readl(chip->base + reg);\r\n}\r\nstatic int img_pwm_config(struct pwm_chip *chip, struct pwm_device *pwm,\r\nint duty_ns, int period_ns)\r\n{\r\nu32 val, div, duty, timebase;\r\nunsigned long mul, output_clk_hz, input_clk_hz;\r\nstruct img_pwm_chip *pwm_chip = to_img_pwm_chip(chip);\r\nunsigned int max_timebase = pwm_chip->data->max_timebase;\r\nif (period_ns < pwm_chip->min_period_ns ||\r\nperiod_ns > pwm_chip->max_period_ns) {\r\ndev_err(chip->dev, "configured period not in range\n");\r\nreturn -ERANGE;\r\n}\r\ninput_clk_hz = clk_get_rate(pwm_chip->pwm_clk);\r\noutput_clk_hz = DIV_ROUND_UP(NSEC_PER_SEC, period_ns);\r\nmul = DIV_ROUND_UP(input_clk_hz, output_clk_hz);\r\nif (mul <= max_timebase) {\r\ndiv = PWM_CTRL_CFG_NO_SUB_DIV;\r\ntimebase = DIV_ROUND_UP(mul, 1);\r\n} else if (mul <= max_timebase * 8) {\r\ndiv = PWM_CTRL_CFG_SUB_DIV0;\r\ntimebase = DIV_ROUND_UP(mul, 8);\r\n} else if (mul <= max_timebase * 64) {\r\ndiv = PWM_CTRL_CFG_SUB_DIV1;\r\ntimebase = DIV_ROUND_UP(mul, 64);\r\n} else if (mul <= max_timebase * 512) {\r\ndiv = PWM_CTRL_CFG_SUB_DIV0_DIV1;\r\ntimebase = DIV_ROUND_UP(mul, 512);\r\n} else if (mul > max_timebase * 512) {\r\ndev_err(chip->dev,\r\n"failed to configure timebase steps/divider value\n");\r\nreturn -EINVAL;\r\n}\r\nduty = DIV_ROUND_UP(timebase * duty_ns, period_ns);\r\nval = img_pwm_readl(pwm_chip, PWM_CTRL_CFG);\r\nval &= ~(PWM_CTRL_CFG_DIV_MASK << PWM_CTRL_CFG_DIV_SHIFT(pwm->hwpwm));\r\nval |= (div & PWM_CTRL_CFG_DIV_MASK) <<\r\nPWM_CTRL_CFG_DIV_SHIFT(pwm->hwpwm);\r\nimg_pwm_writel(pwm_chip, PWM_CTRL_CFG, val);\r\nval = (duty << PWM_CH_CFG_DUTY_SHIFT) |\r\n(timebase << PWM_CH_CFG_TMBASE_SHIFT);\r\nimg_pwm_writel(pwm_chip, PWM_CH_CFG(pwm->hwpwm), val);\r\nreturn 0;\r\n}\r\nstatic int img_pwm_enable(struct pwm_chip *chip, struct pwm_device *pwm)\r\n{\r\nu32 val;\r\nstruct img_pwm_chip *pwm_chip = to_img_pwm_chip(chip);\r\nval = img_pwm_readl(pwm_chip, PWM_CTRL_CFG);\r\nval |= BIT(pwm->hwpwm);\r\nimg_pwm_writel(pwm_chip, PWM_CTRL_CFG, val);\r\nregmap_update_bits(pwm_chip->periph_regs, PERIP_PWM_PDM_CONTROL,\r\nPERIP_PWM_PDM_CONTROL_CH_MASK <<\r\nPERIP_PWM_PDM_CONTROL_CH_SHIFT(pwm->hwpwm), 0);\r\nreturn 0;\r\n}\r\nstatic void img_pwm_disable(struct pwm_chip *chip, struct pwm_device *pwm)\r\n{\r\nu32 val;\r\nstruct img_pwm_chip *pwm_chip = to_img_pwm_chip(chip);\r\nval = img_pwm_readl(pwm_chip, PWM_CTRL_CFG);\r\nval &= ~BIT(pwm->hwpwm);\r\nimg_pwm_writel(pwm_chip, PWM_CTRL_CFG, val);\r\n}\r\nstatic int img_pwm_probe(struct platform_device *pdev)\r\n{\r\nint ret;\r\nu64 val;\r\nunsigned long clk_rate;\r\nstruct resource *res;\r\nstruct img_pwm_chip *pwm;\r\nconst struct of_device_id *of_dev_id;\r\npwm = devm_kzalloc(&pdev->dev, sizeof(*pwm), GFP_KERNEL);\r\nif (!pwm)\r\nreturn -ENOMEM;\r\npwm->dev = &pdev->dev;\r\nres = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\npwm->base = devm_ioremap_resource(&pdev->dev, res);\r\nif (IS_ERR(pwm->base))\r\nreturn PTR_ERR(pwm->base);\r\nof_dev_id = of_match_device(img_pwm_of_match, &pdev->dev);\r\nif (!of_dev_id)\r\nreturn -ENODEV;\r\npwm->data = of_dev_id->data;\r\npwm->periph_regs = syscon_regmap_lookup_by_phandle(pdev->dev.of_node,\r\n"img,cr-periph");\r\nif (IS_ERR(pwm->periph_regs))\r\nreturn PTR_ERR(pwm->periph_regs);\r\npwm->sys_clk = devm_clk_get(&pdev->dev, "sys");\r\nif (IS_ERR(pwm->sys_clk)) {\r\ndev_err(&pdev->dev, "failed to get system clock\n");\r\nreturn PTR_ERR(pwm->sys_clk);\r\n}\r\npwm->pwm_clk = devm_clk_get(&pdev->dev, "pwm");\r\nif (IS_ERR(pwm->pwm_clk)) {\r\ndev_err(&pdev->dev, "failed to get pwm clock\n");\r\nreturn PTR_ERR(pwm->pwm_clk);\r\n}\r\nret = clk_prepare_enable(pwm->sys_clk);\r\nif (ret < 0) {\r\ndev_err(&pdev->dev, "could not prepare or enable sys clock\n");\r\nreturn ret;\r\n}\r\nret = clk_prepare_enable(pwm->pwm_clk);\r\nif (ret < 0) {\r\ndev_err(&pdev->dev, "could not prepare or enable pwm clock\n");\r\ngoto disable_sysclk;\r\n}\r\nclk_rate = clk_get_rate(pwm->pwm_clk);\r\nif (!clk_rate) {\r\ndev_err(&pdev->dev, "pwm clock has no frequency\n");\r\nret = -EINVAL;\r\ngoto disable_pwmclk;\r\n}\r\nval = (u64)NSEC_PER_SEC * 512 * pwm->data->max_timebase;\r\ndo_div(val, clk_rate);\r\npwm->max_period_ns = val;\r\nval = (u64)NSEC_PER_SEC * MIN_TMBASE_STEPS;\r\ndo_div(val, clk_rate);\r\npwm->min_period_ns = val;\r\npwm->chip.dev = &pdev->dev;\r\npwm->chip.ops = &img_pwm_ops;\r\npwm->chip.base = -1;\r\npwm->chip.npwm = 4;\r\nret = pwmchip_add(&pwm->chip);\r\nif (ret < 0) {\r\ndev_err(&pdev->dev, "pwmchip_add failed: %d\n", ret);\r\ngoto disable_pwmclk;\r\n}\r\nplatform_set_drvdata(pdev, pwm);\r\nreturn 0;\r\ndisable_pwmclk:\r\nclk_disable_unprepare(pwm->pwm_clk);\r\ndisable_sysclk:\r\nclk_disable_unprepare(pwm->sys_clk);\r\nreturn ret;\r\n}\r\nstatic int img_pwm_remove(struct platform_device *pdev)\r\n{\r\nstruct img_pwm_chip *pwm_chip = platform_get_drvdata(pdev);\r\nu32 val;\r\nunsigned int i;\r\nfor (i = 0; i < pwm_chip->chip.npwm; i++) {\r\nval = img_pwm_readl(pwm_chip, PWM_CTRL_CFG);\r\nval &= ~BIT(i);\r\nimg_pwm_writel(pwm_chip, PWM_CTRL_CFG, val);\r\n}\r\nclk_disable_unprepare(pwm_chip->pwm_clk);\r\nclk_disable_unprepare(pwm_chip->sys_clk);\r\nreturn pwmchip_remove(&pwm_chip->chip);\r\n}
