#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x132eaaed0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x132ea8510 .scope module, "tb_tpc" "tb_tpc" 3 6;
 .timescale -9 -12;
P_0x132e10fe0 .param/l "ARRAY_SIZE" 0 3 9, +C4<00000000000000000000000000000100>;
P_0x132e11020 .param/l "CLK" 0 3 8, +C4<00000000000000000000000000001010>;
P_0x132e11060 .param/l "OP_DMA" 1 3 67, C4<00000011>;
P_0x132e110a0 .param/l "OP_HALT" 1 3 68, C4<11111111>;
P_0x132e110e0 .param/l "OP_NOP" 1 3 64, C4<00000000>;
P_0x132e11120 .param/l "OP_TENSOR" 1 3 65, C4<00000001>;
P_0x132e11160 .param/l "OP_VECTOR" 1 3 66, C4<00000010>;
P_0x132e111a0 .param/l "SRAM_ADDR_W" 0 3 11, +C4<00000000000000000000000000010100>;
P_0x132e111e0 .param/l "SRAM_WIDTH" 0 3 10, +C4<00000000000000000000000100000000>;
v0x6000004beb50_0 .net "axi_araddr", 39 0, L_0x600001df64c0;  1 drivers
v0x6000004bebe0_0 .net "axi_arlen", 7 0, L_0x600001df6450;  1 drivers
v0x6000004bec70_0 .var "axi_arready", 0 0;
v0x6000004bed00_0 .net "axi_arvalid", 0 0, L_0x600001df63e0;  1 drivers
v0x6000004bed90_0 .net "axi_awaddr", 39 0, L_0x600001df7720;  1 drivers
v0x6000004bee20_0 .net "axi_awlen", 7 0, L_0x600001df72c0;  1 drivers
v0x6000004beeb0_0 .var "axi_awready", 0 0;
v0x6000004bef40_0 .net "axi_awvalid", 0 0, L_0x600001df6e60;  1 drivers
L_0x13809a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000004befd0_0 .net "axi_bready", 0 0, L_0x13809a968;  1 drivers
v0x6000004bf060_0 .var "axi_bresp", 1 0;
v0x6000004bf0f0_0 .var "axi_bvalid", 0 0;
v0x6000004bf180_0 .var "axi_rdata", 255 0;
v0x6000004bf210_0 .var "axi_rlast", 0 0;
v0x6000004bf2a0_0 .net "axi_rready", 0 0, L_0x600001de0000;  1 drivers
v0x6000004bf330_0 .var "axi_rvalid", 0 0;
v0x6000004bf3c0_0 .net "axi_wdata", 255 0, L_0x600001df6a00;  1 drivers
v0x6000004bf450_0 .net "axi_wlast", 0 0, L_0x600001df65a0;  1 drivers
v0x6000004bf4e0_0 .var "axi_wready", 0 0;
v0x6000004bf570_0 .net "axi_wvalid", 0 0, L_0x600001df6530;  1 drivers
v0x6000004bf600_0 .var "clk", 0 0;
v0x6000004bf690_0 .var/i "errors", 31 0;
v0x6000004bf720_0 .var "global_sync_in", 0 0;
v0x6000004bf7b0_0 .var "noc_rx_addr", 19 0;
v0x6000004bf840_0 .var "noc_rx_data", 255 0;
v0x6000004bf8d0_0 .var "noc_rx_is_instr", 0 0;
v0x6000004bf960_0 .net "noc_rx_ready", 0 0, L_0x6000007f6f80;  1 drivers
v0x6000004bf9f0_0 .var "noc_rx_valid", 0 0;
L_0x13809a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004bfa80_0 .net "noc_tx_addr", 19 0, L_0x13809a9f8;  1 drivers
L_0x13809a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004bfb10_0 .net "noc_tx_data", 255 0, L_0x13809a9b0;  1 drivers
v0x6000004bfba0_0 .var "noc_tx_ready", 0 0;
L_0x13809aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000004bfc30_0 .net "noc_tx_valid", 0 0, L_0x13809aa40;  1 drivers
v0x6000004bfcc0_0 .var "rst_n", 0 0;
v0x6000004bfd50_0 .var "sync_grant", 0 0;
v0x6000004bfde0_0 .net "sync_request", 0 0, L_0x600001dec070;  1 drivers
v0x6000004bfe70_0 .var/i "timeout", 31 0;
v0x6000004bff00_0 .net "tpc_busy", 0 0, L_0x600001dec230;  1 drivers
v0x6000004b0000_0 .net "tpc_done", 0 0, L_0x600001dec0e0;  1 drivers
v0x6000004b0090_0 .net "tpc_error", 0 0, L_0x600001dec000;  1 drivers
v0x6000004b0120_0 .var "tpc_start", 0 0;
v0x6000004b01b0_0 .var "tpc_start_pc", 19 0;
S_0x132eaa6d0 .scope module, "dut" "tensor_processing_cluster" 3 44, 4 15 0, S_0x132ea8510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x133010c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x133010c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x133010c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x133010cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x133010d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x133010d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x133010d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x133010dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x133010e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x133010e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x133010e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x133010ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x133010f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x133010f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x133010f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x133010fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x133011000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x600001ded030 .functor BUFZ 1, v0x6000004bc120_0, C4<0>, C4<0>, C4<0>;
L_0x600001de8d20 .functor OR 1, L_0x6000007f3ca0, L_0x6000007f3e80, C4<0>, C4<0>;
L_0x600001de88c0 .functor AND 1, L_0x600001de9180, L_0x600001de8d20, C4<1>, C4<1>;
L_0x600001de8460 .functor BUFZ 1, v0x6000004bd170_0, C4<0>, C4<0>, C4<0>;
L_0x600001de8000 .functor BUFZ 1, v0x6000004bcc60_0, C4<0>, C4<0>, C4<0>;
L_0x600001de0230 .functor AND 1, v0x6000004bf9f0_0, L_0x6000007f6f80, C4<1>, C4<1>;
L_0x600001de02a0 .functor AND 1, L_0x600001de0230, L_0x6000007f7020, C4<1>, C4<1>;
v0x6000004ba0a0_0 .net *"_ivl_24", 19 0, L_0x6000007f35c0;  1 drivers
L_0x13809a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000004ba130_0 .net *"_ivl_27", 3 0, L_0x13809a530;  1 drivers
v0x6000004ba1c0_0 .net *"_ivl_28", 19 0, L_0x6000007f3660;  1 drivers
L_0x13809a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004ba250_0 .net *"_ivl_31", 14 0, L_0x13809a578;  1 drivers
L_0x13809a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000004ba2e0_0 .net/2u *"_ivl_34", 2 0, L_0x13809a5c0;  1 drivers
v0x6000004ba370_0 .net *"_ivl_38", 19 0, L_0x6000007f3840;  1 drivers
L_0x13809a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000004ba400_0 .net *"_ivl_41", 3 0, L_0x13809a608;  1 drivers
v0x6000004ba490_0 .net *"_ivl_42", 19 0, L_0x6000007f38e0;  1 drivers
L_0x13809a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000004ba520_0 .net *"_ivl_45", 3 0, L_0x13809a650;  1 drivers
L_0x13809a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000004ba5b0_0 .net/2u *"_ivl_48", 2 0, L_0x13809a698;  1 drivers
v0x6000004ba640_0 .net *"_ivl_52", 19 0, L_0x6000007f3ac0;  1 drivers
L_0x13809a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000004ba6d0_0 .net *"_ivl_55", 3 0, L_0x13809a6e0;  1 drivers
v0x6000004ba760_0 .net *"_ivl_56", 19 0, L_0x6000007f3b60;  1 drivers
L_0x13809a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000004ba7f0_0 .net *"_ivl_59", 3 0, L_0x13809a728;  1 drivers
L_0x13809a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6000004ba880_0 .net *"_ivl_63", 127 0, L_0x13809a770;  1 drivers
v0x6000004ba910_0 .net *"_ivl_65", 127 0, L_0x6000007f3d40;  1 drivers
L_0x13809a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000004ba9a0_0 .net/2u *"_ivl_68", 2 0, L_0x13809a7b8;  1 drivers
v0x6000004baa30_0 .net *"_ivl_70", 0 0, L_0x6000007f3ca0;  1 drivers
L_0x13809a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000004baac0_0 .net/2u *"_ivl_72", 2 0, L_0x13809a800;  1 drivers
v0x6000004bab50_0 .net *"_ivl_74", 0 0, L_0x6000007f3e80;  1 drivers
v0x6000004babe0_0 .net *"_ivl_77", 0 0, L_0x600001de8d20;  1 drivers
v0x6000004bac70_0 .net *"_ivl_87", 0 0, L_0x600001de0230;  1 drivers
v0x6000004bad00_0 .net *"_ivl_89", 0 0, L_0x6000007f7020;  1 drivers
v0x6000004bad90_0 .var "act_data_d", 31 0;
v0x6000004bae20_0 .var "act_valid_d", 0 0;
v0x6000004baeb0_0 .var "act_valid_d2", 0 0;
v0x6000004baf40_0 .net "axi_araddr", 39 0, L_0x600001df64c0;  alias, 1 drivers
v0x6000004bafd0_0 .net "axi_arlen", 7 0, L_0x600001df6450;  alias, 1 drivers
v0x6000004bb060_0 .net "axi_arready", 0 0, v0x6000004bec70_0;  1 drivers
v0x6000004bb0f0_0 .net "axi_arvalid", 0 0, L_0x600001df63e0;  alias, 1 drivers
v0x6000004bb180_0 .net "axi_awaddr", 39 0, L_0x600001df7720;  alias, 1 drivers
v0x6000004bb210_0 .net "axi_awlen", 7 0, L_0x600001df72c0;  alias, 1 drivers
v0x6000004bb2a0_0 .net "axi_awready", 0 0, v0x6000004beeb0_0;  1 drivers
v0x6000004bb330_0 .net "axi_awvalid", 0 0, L_0x600001df6e60;  alias, 1 drivers
v0x6000004bb3c0_0 .net "axi_bready", 0 0, L_0x13809a968;  alias, 1 drivers
v0x6000004bb450_0 .net "axi_bresp", 1 0, v0x6000004bf060_0;  1 drivers
v0x6000004bb4e0_0 .net "axi_bvalid", 0 0, v0x6000004bf0f0_0;  1 drivers
v0x6000004bb570_0 .net "axi_rdata", 255 0, v0x6000004bf180_0;  1 drivers
v0x6000004bb600_0 .net "axi_rlast", 0 0, v0x6000004bf210_0;  1 drivers
v0x6000004bb690_0 .net "axi_rready", 0 0, L_0x600001de0000;  alias, 1 drivers
v0x6000004bb720_0 .net "axi_rvalid", 0 0, v0x6000004bf330_0;  1 drivers
v0x6000004bb7b0_0 .net "axi_wdata", 255 0, L_0x600001df6a00;  alias, 1 drivers
v0x6000004bb840_0 .net "axi_wlast", 0 0, L_0x600001df65a0;  alias, 1 drivers
v0x6000004bb8d0_0 .net "axi_wready", 0 0, v0x6000004bf4e0_0;  1 drivers
v0x6000004bb960_0 .net "axi_wvalid", 0 0, L_0x600001df6530;  alias, 1 drivers
v0x6000004bb9f0_0 .net "clk", 0 0, v0x6000004bf600_0;  1 drivers
v0x6000004bba80_0 .net "dma_lcp_done", 0 0, L_0x600001df5ea0;  1 drivers
v0x6000004bbb10_0 .net "dma_lcp_ready", 0 0, L_0x6000007f6080;  1 drivers
v0x6000004bbba0_0 .net "dma_sram_addr", 19 0, v0x6000004d8ea0_0;  1 drivers
v0x6000004bbc30_0 .net "dma_sram_rdata", 255 0, L_0x600001de01c0;  1 drivers
v0x6000004bbcc0_0 .net "dma_sram_re", 0 0, L_0x600001df7b80;  1 drivers
v0x6000004bbd50_0 .net "dma_sram_ready", 0 0, L_0x6000007f6ee0;  1 drivers
v0x6000004bbde0_0 .net "dma_sram_wdata", 255 0, L_0x600001df5c00;  1 drivers
v0x6000004bbe70_0 .net "dma_sram_we", 0 0, L_0x600001df5c70;  1 drivers
v0x6000004bbf00_0 .net "global_sync_in", 0 0, v0x6000004bf720_0;  1 drivers
v0x6000004bc000 .array "instr_mem", 4095 0, 127 0;
v0x6000004bc090_0 .var "instr_rdata_reg", 127 0;
v0x6000004bc120_0 .var "instr_valid_reg", 0 0;
v0x6000004bc1b0_0 .net "lcp_dma_cmd", 127 0, v0x6000004daa30_0;  1 drivers
v0x6000004bc240_0 .net "lcp_dma_valid", 0 0, L_0x600001dec310;  1 drivers
v0x6000004bc2d0_0 .net "lcp_imem_addr", 19 0, L_0x600001dece00;  1 drivers
v0x6000004bc360_0 .net "lcp_imem_data", 127 0, v0x6000004bc090_0;  1 drivers
v0x6000004bc3f0_0 .net "lcp_imem_re", 0 0, L_0x600001dece70;  1 drivers
v0x6000004bc480_0 .net "lcp_imem_valid", 0 0, L_0x600001ded030;  1 drivers
v0x6000004bc510_0 .net "lcp_mxu_cmd", 127 0, v0x6000004db720_0;  1 drivers
v0x6000004bc5a0_0 .net "lcp_mxu_valid", 0 0, L_0x600001dec620;  1 drivers
v0x6000004bc630_0 .net "lcp_vpu_cmd", 127 0, v0x6000004dc360_0;  1 drivers
v0x6000004bc6c0_0 .net "lcp_vpu_valid", 0 0, L_0x600001dec3f0;  1 drivers
v0x6000004bc750_0 .net "mxu_a_addr", 19 0, L_0x6000007f3980;  1 drivers
v0x6000004bc7e0_0 .net "mxu_a_rdata", 255 0, L_0x600001de00e0;  1 drivers
v0x6000004bc870_0 .net "mxu_a_re", 0 0, L_0x6000007f3a20;  1 drivers
v0x6000004bc900_0 .net "mxu_a_ready", 0 0, L_0x6000007f6da0;  1 drivers
v0x6000004bc990_0 .net "mxu_cfg_k", 15 0, L_0x6000007fda40;  1 drivers
v0x6000004bca20_0 .net "mxu_cfg_m", 15 0, L_0x6000007fd900;  1 drivers
v0x6000004bcab0_0 .net "mxu_cfg_n", 15 0, L_0x6000007fd9a0;  1 drivers
v0x6000004bcb40_0 .var "mxu_col_cnt", 4 0;
v0x6000004bcbd0_0 .var "mxu_cycle_cnt", 15 0;
v0x6000004bcc60_0 .var "mxu_done_reg", 0 0;
v0x6000004bccf0_0 .net "mxu_dst_addr", 15 0, L_0x6000007fcd20;  1 drivers
v0x6000004bcd80_0 .net "mxu_lcp_done", 0 0, L_0x600001de8000;  1 drivers
v0x6000004bce10_0 .net "mxu_lcp_ready", 0 0, L_0x600001de8460;  1 drivers
v0x6000004bcea0_0 .net "mxu_o_addr", 19 0, L_0x6000007f3c00;  1 drivers
v0x6000004bcf30_0 .net "mxu_o_ready", 0 0, L_0x6000007f6e40;  1 drivers
v0x6000004bcfc0_0 .net "mxu_o_wdata", 255 0, L_0x6000007f3de0;  1 drivers
v0x6000004bd050_0 .net "mxu_o_we", 0 0, L_0x600001de88c0;  1 drivers
v0x6000004bd0e0_0 .var "mxu_out_cnt", 15 0;
v0x6000004bd170_0 .var "mxu_ready_reg", 0 0;
v0x6000004bd200_0 .net "mxu_src0_addr", 15 0, L_0x6000007fd7c0;  1 drivers
v0x6000004bd290_0 .net "mxu_src1_addr", 15 0, L_0x6000007fd860;  1 drivers
v0x6000004bd320_0 .var "mxu_start_array", 0 0;
v0x6000004bd3b0_0 .var "mxu_start_array_d", 0 0;
v0x6000004bd440_0 .var "mxu_state", 2 0;
v0x6000004bd4d0_0 .net "mxu_subop", 7 0, L_0x6000007fcc80;  1 drivers
v0x6000004bd560_0 .net "mxu_w_addr", 19 0, L_0x6000007f3700;  1 drivers
v0x6000004bd5f0_0 .net "mxu_w_rdata", 255 0, v0x6000004c79f0_0;  1 drivers
v0x6000004bd680_0 .net "mxu_w_re", 0 0, L_0x6000007f37a0;  1 drivers
v0x6000004bd710_0 .net "mxu_w_ready", 0 0, L_0x6000007f6c60;  1 drivers
v0x6000004bd7a0_0 .net "noc_data_write", 0 0, L_0x600001de02a0;  1 drivers
v0x6000004bd830_0 .net "noc_rx_addr", 19 0, v0x6000004bf7b0_0;  1 drivers
v0x6000004bd8c0_0 .net "noc_rx_data", 255 0, v0x6000004bf840_0;  1 drivers
v0x6000004bd950_0 .net "noc_rx_is_instr", 0 0, v0x6000004bf8d0_0;  1 drivers
v0x6000004bd9e0_0 .net "noc_rx_ready", 0 0, L_0x6000007f6f80;  alias, 1 drivers
v0x6000004bda70_0 .net "noc_rx_valid", 0 0, v0x6000004bf9f0_0;  1 drivers
v0x6000004bdb00_0 .net "noc_tx_addr", 19 0, L_0x13809a9f8;  alias, 1 drivers
v0x6000004bdb90_0 .net "noc_tx_data", 255 0, L_0x13809a9b0;  alias, 1 drivers
v0x6000004bdc20_0 .net "noc_tx_ready", 0 0, v0x6000004bfba0_0;  1 drivers
v0x6000004bdcb0_0 .net "noc_tx_valid", 0 0, L_0x13809aa40;  alias, 1 drivers
v0x6000004bdd40_0 .net "rst_n", 0 0, v0x6000004bfcc0_0;  1 drivers
v0x6000004bddd0_0 .net "sync_grant", 0 0, v0x6000004bfd50_0;  1 drivers
v0x6000004bde60_0 .net "sync_request", 0 0, L_0x600001dec070;  alias, 1 drivers
v0x6000004bdef0_0 .net "systolic_busy", 0 0, L_0x600001de9a40;  1 drivers
v0x6000004bdf80_0 .net "systolic_done", 0 0, L_0x6000007f30c0;  1 drivers
v0x6000004be010_0 .net "systolic_result", 127 0, L_0x6000007f2c60;  1 drivers
v0x6000004be0a0_0 .net "systolic_result_valid", 0 0, L_0x600001de9180;  1 drivers
v0x6000004be130_0 .net "tpc_busy", 0 0, L_0x600001dec230;  alias, 1 drivers
v0x6000004be1c0_0 .net "tpc_done", 0 0, L_0x600001dec0e0;  alias, 1 drivers
v0x6000004be250_0 .net "tpc_error", 0 0, L_0x600001dec000;  alias, 1 drivers
v0x6000004be2e0_0 .net "tpc_start", 0 0, v0x6000004b0120_0;  1 drivers
v0x6000004be370_0 .net "tpc_start_pc", 19 0, v0x6000004b01b0_0;  1 drivers
v0x6000004be400_0 .net "vpu_lcp_done", 0 0, L_0x600001deac30;  1 drivers
v0x6000004be490_0 .net "vpu_lcp_ready", 0 0, L_0x6000007f5a40;  1 drivers
v0x6000004be520_0 .net "vpu_sram_addr", 19 0, v0x6000004b9680_0;  1 drivers
v0x6000004be5b0_0 .net "vpu_sram_rdata", 255 0, L_0x600001de0150;  1 drivers
v0x6000004be640_0 .net "vpu_sram_re", 0 0, L_0x600001df5e30;  1 drivers
v0x6000004be6d0_0 .net "vpu_sram_ready", 0 0, L_0x6000007f6d00;  1 drivers
v0x6000004be760_0 .net "vpu_sram_wdata", 255 0, L_0x600001df5d50;  1 drivers
v0x6000004be7f0_0 .net "vpu_sram_we", 0 0, L_0x600001df5dc0;  1 drivers
v0x6000004be880_0 .var "weight_load_col_d", 1 0;
v0x6000004be910_0 .var "weight_load_en_d", 0 0;
L_0x6000007fcc80 .part v0x6000004db720_0, 112, 8;
L_0x6000007fcd20 .part v0x6000004db720_0, 96, 16;
L_0x6000007fd7c0 .part v0x6000004db720_0, 80, 16;
L_0x6000007fd860 .part v0x6000004db720_0, 64, 16;
L_0x6000007fd900 .part v0x6000004db720_0, 48, 16;
L_0x6000007fd9a0 .part v0x6000004db720_0, 32, 16;
L_0x6000007fda40 .part v0x6000004db720_0, 16, 16;
L_0x6000007f3520 .part v0x6000004c79f0_0, 0, 32;
L_0x6000007f35c0 .concat [ 16 4 0 0], L_0x6000007fd860, L_0x13809a530;
L_0x6000007f3660 .concat [ 5 15 0 0], v0x6000004bcb40_0, L_0x13809a578;
L_0x6000007f3700 .arith/sum 20, L_0x6000007f35c0, L_0x6000007f3660;
L_0x6000007f37a0 .cmp/eq 3, v0x6000004bd440_0, L_0x13809a5c0;
L_0x6000007f3840 .concat [ 16 4 0 0], L_0x6000007fd7c0, L_0x13809a608;
L_0x6000007f38e0 .concat [ 16 4 0 0], v0x6000004bcbd0_0, L_0x13809a650;
L_0x6000007f3980 .arith/sum 20, L_0x6000007f3840, L_0x6000007f38e0;
L_0x6000007f3a20 .cmp/eq 3, v0x6000004bd440_0, L_0x13809a698;
L_0x6000007f3ac0 .concat [ 16 4 0 0], L_0x6000007fcd20, L_0x13809a6e0;
L_0x6000007f3b60 .concat [ 16 4 0 0], v0x6000004bd0e0_0, L_0x13809a728;
L_0x6000007f3c00 .arith/sum 20, L_0x6000007f3ac0, L_0x6000007f3b60;
L_0x6000007f3d40 .part L_0x6000007f2c60, 0, 128;
L_0x6000007f3de0 .concat [ 128 128 0 0], L_0x6000007f3d40, L_0x13809a770;
L_0x6000007f3ca0 .cmp/eq 3, v0x6000004bd440_0, L_0x13809a7b8;
L_0x6000007f3e80 .cmp/eq 3, v0x6000004bd440_0, L_0x13809a800;
L_0x6000007f6f80 .reduce/nor L_0x600001dec230;
L_0x6000007f7020 .reduce/nor v0x6000004bf8d0_0;
S_0x132e9aa80 .scope module, "dma_inst" "dma_engine" 4 431, 5 16 0, S_0x132eaa6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x133019c00 .param/l "DATA_WIDTH" 0 5 19, +C4<00000000000000000000000100000000>;
P_0x133019c40 .param/l "DMA_COPY" 1 5 103, C4<00000011>;
P_0x133019c80 .param/l "DMA_LOAD" 1 5 101, C4<00000001>;
P_0x133019cc0 .param/l "DMA_STORE" 1 5 102, C4<00000010>;
P_0x133019d00 .param/l "EXT_ADDR_W" 0 5 17, +C4<00000000000000000000000000101000>;
P_0x133019d40 .param/l "INT_ADDR_W" 0 5 18, +C4<00000000000000000000000000010100>;
P_0x133019d80 .param/l "MAX_BURST" 0 5 20, +C4<00000000000000000000000000010000>;
P_0x133019dc0 .param/l "S_DECODE" 1 5 110, C4<0001>;
P_0x133019e00 .param/l "S_DONE" 1 5 119, C4<1010>;
P_0x133019e40 .param/l "S_IDLE" 1 5 109, C4<0000>;
P_0x133019e80 .param/l "S_LOAD_ADDR" 1 5 111, C4<0010>;
P_0x133019ec0 .param/l "S_LOAD_DATA" 1 5 112, C4<0011>;
P_0x133019f00 .param/l "S_LOAD_WRITE" 1 5 113, C4<0100>;
P_0x133019f40 .param/l "S_NEXT_ROW" 1 5 118, C4<1001>;
P_0x133019f80 .param/l "S_STORE_ADDR" 1 5 115, C4<0110>;
P_0x133019fc0 .param/l "S_STORE_DATA" 1 5 116, C4<0111>;
P_0x13301a000 .param/l "S_STORE_READ" 1 5 114, C4<0101>;
P_0x13301a040 .param/l "S_STORE_RESP" 1 5 117, C4<1000>;
L_0x600001df5ea0 .functor BUFZ 1, v0x6000004d8990_0, C4<0>, C4<0>, C4<0>;
L_0x600001df5c00 .functor BUFZ 256, v0x6000004d9200_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001df5c70 .functor BUFZ 1, v0x6000004d9320_0, C4<0>, C4<0>, C4<0>;
L_0x600001df7b80 .functor BUFZ 1, v0x6000004d9050_0, C4<0>, C4<0>, C4<0>;
L_0x600001df7720 .functor BUFZ 40, v0x6000004e7690_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600001df72c0 .functor BUFZ 8, v0x6000004e77b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600001df6e60 .functor BUFZ 1, v0x6000004e7960_0, C4<0>, C4<0>, C4<0>;
L_0x600001df6a00 .functor BUFZ 256, v0x6000004e7f00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001df65a0 .functor BUFZ 1, v0x6000004e0750_0, C4<0>, C4<0>, C4<0>;
L_0x600001df6530 .functor BUFZ 1, v0x6000004d8120_0, C4<0>, C4<0>, C4<0>;
L_0x600001df64c0 .functor BUFZ 40, v0x6000004e72a0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600001df6450 .functor BUFZ 8, v0x6000004e73c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600001df63e0 .functor BUFZ 1, v0x6000004e7570_0, C4<0>, C4<0>, C4<0>;
L_0x600001de0000 .functor BUFZ 1, v0x6000004e7d50_0, C4<0>, C4<0>, C4<0>;
L_0x13809a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000004e7180_0 .net/2u *"_ivl_18", 3 0, L_0x13809a920;  1 drivers
v0x6000004e7210_0 .net "axi_araddr", 39 0, L_0x600001df64c0;  alias, 1 drivers
v0x6000004e72a0_0 .var "axi_araddr_reg", 39 0;
v0x6000004e7330_0 .net "axi_arlen", 7 0, L_0x600001df6450;  alias, 1 drivers
v0x6000004e73c0_0 .var "axi_arlen_reg", 7 0;
v0x6000004e7450_0 .net "axi_arready", 0 0, v0x6000004bec70_0;  alias, 1 drivers
v0x6000004e74e0_0 .net "axi_arvalid", 0 0, L_0x600001df63e0;  alias, 1 drivers
v0x6000004e7570_0 .var "axi_arvalid_reg", 0 0;
v0x6000004e7600_0 .net "axi_awaddr", 39 0, L_0x600001df7720;  alias, 1 drivers
v0x6000004e7690_0 .var "axi_awaddr_reg", 39 0;
v0x6000004e7720_0 .net "axi_awlen", 7 0, L_0x600001df72c0;  alias, 1 drivers
v0x6000004e77b0_0 .var "axi_awlen_reg", 7 0;
v0x6000004e7840_0 .net "axi_awready", 0 0, v0x6000004beeb0_0;  alias, 1 drivers
v0x6000004e78d0_0 .net "axi_awvalid", 0 0, L_0x600001df6e60;  alias, 1 drivers
v0x6000004e7960_0 .var "axi_awvalid_reg", 0 0;
v0x6000004e79f0_0 .net "axi_bready", 0 0, L_0x13809a968;  alias, 1 drivers
v0x6000004e7a80_0 .net "axi_bresp", 1 0, v0x6000004bf060_0;  alias, 1 drivers
v0x6000004e7b10_0 .net "axi_bvalid", 0 0, v0x6000004bf0f0_0;  alias, 1 drivers
v0x6000004e7ba0_0 .net "axi_rdata", 255 0, v0x6000004bf180_0;  alias, 1 drivers
v0x6000004e7c30_0 .net "axi_rlast", 0 0, v0x6000004bf210_0;  alias, 1 drivers
v0x6000004e7cc0_0 .net "axi_rready", 0 0, L_0x600001de0000;  alias, 1 drivers
v0x6000004e7d50_0 .var "axi_rready_reg", 0 0;
v0x6000004e7de0_0 .net "axi_rvalid", 0 0, v0x6000004bf330_0;  alias, 1 drivers
v0x6000004e7e70_0 .net "axi_wdata", 255 0, L_0x600001df6a00;  alias, 1 drivers
v0x6000004e7f00_0 .var "axi_wdata_reg", 255 0;
v0x6000004e07e0_0 .net "axi_wlast", 0 0, L_0x600001df65a0;  alias, 1 drivers
v0x6000004e0750_0 .var "axi_wlast_reg", 0 0;
v0x6000004d8000_0 .net "axi_wready", 0 0, v0x6000004bf4e0_0;  alias, 1 drivers
v0x6000004d8090_0 .net "axi_wvalid", 0 0, L_0x600001df6530;  alias, 1 drivers
v0x6000004d8120_0 .var "axi_wvalid_reg", 0 0;
v0x6000004d81b0_0 .var "burst_count", 7 0;
v0x6000004d8240_0 .var "burst_len", 7 0;
v0x6000004d82d0_0 .net "cfg_cols", 11 0, L_0x6000007f5d60;  1 drivers
v0x6000004d8360_0 .net "cfg_rows", 11 0, L_0x6000007f5cc0;  1 drivers
v0x6000004d83f0_0 .net "clk", 0 0, v0x6000004bf600_0;  alias, 1 drivers
v0x6000004d8480_0 .net "cmd", 127 0, v0x6000004daa30_0;  alias, 1 drivers
v0x6000004d8510_0 .net "cmd_done", 0 0, L_0x600001df5ea0;  alias, 1 drivers
v0x6000004d85a0_0 .net "cmd_ready", 0 0, L_0x6000007f6080;  alias, 1 drivers
v0x6000004d8630_0 .var "cmd_reg", 127 0;
v0x6000004d86c0_0 .net "cmd_valid", 0 0, L_0x600001dec310;  alias, 1 drivers
v0x6000004d8750_0 .var "col_count", 11 0;
v0x6000004d87e0_0 .var "data_buf", 255 0;
v0x6000004d8870_0 .net "do_transpose", 0 0, L_0x6000007f5f40;  1 drivers
v0x6000004d8900_0 .net "do_zero_pad", 0 0, L_0x6000007f5fe0;  1 drivers
v0x6000004d8990_0 .var "done_reg", 0 0;
v0x6000004d8a20_0 .net "dst_stride", 11 0, L_0x6000007f5ea0;  1 drivers
v0x6000004d8ab0_0 .net "ext_addr", 39 0, L_0x6000007f5b80;  1 drivers
v0x6000004d8b40_0 .var "ext_ptr", 39 0;
v0x6000004d8bd0_0 .net "int_addr", 19 0, L_0x6000007f5c20;  1 drivers
v0x6000004d8c60_0 .var "int_ptr", 19 0;
v0x6000004d8cf0_0 .var "row_count", 11 0;
v0x6000004d8d80_0 .net "rst_n", 0 0, v0x6000004bfcc0_0;  alias, 1 drivers
v0x6000004d8e10_0 .net "sram_addr", 19 0, v0x6000004d8ea0_0;  alias, 1 drivers
v0x6000004d8ea0_0 .var "sram_addr_reg", 19 0;
v0x6000004d8f30_0 .net "sram_rdata", 255 0, L_0x600001de01c0;  alias, 1 drivers
v0x6000004d8fc0_0 .net "sram_re", 0 0, L_0x600001df7b80;  alias, 1 drivers
v0x6000004d9050_0 .var "sram_re_reg", 0 0;
v0x6000004d90e0_0 .net "sram_ready", 0 0, L_0x6000007f6ee0;  alias, 1 drivers
v0x6000004d9170_0 .net "sram_wdata", 255 0, L_0x600001df5c00;  alias, 1 drivers
v0x6000004d9200_0 .var "sram_wdata_reg", 255 0;
v0x6000004d9290_0 .net "sram_we", 0 0, L_0x600001df5c70;  alias, 1 drivers
v0x6000004d9320_0 .var "sram_we_reg", 0 0;
v0x6000004d93b0_0 .net "src_stride", 11 0, L_0x6000007f5e00;  1 drivers
v0x6000004d9440_0 .var "state", 3 0;
v0x6000004d94d0_0 .net "subop", 7 0, L_0x6000007f5ae0;  1 drivers
E_0x6000023a1fc0/0 .event negedge, v0x6000004d8d80_0;
E_0x6000023a1fc0/1 .event posedge, v0x6000004d83f0_0;
E_0x6000023a1fc0 .event/or E_0x6000023a1fc0/0, E_0x6000023a1fc0/1;
L_0x6000007f5ae0 .part v0x6000004daa30_0, 112, 8;
L_0x6000007f5b80 .part v0x6000004daa30_0, 72, 40;
L_0x6000007f5c20 .part v0x6000004daa30_0, 52, 20;
L_0x6000007f5cc0 .part v0x6000004daa30_0, 40, 12;
L_0x6000007f5d60 .part v0x6000004daa30_0, 28, 12;
L_0x6000007f5e00 .part v0x6000004daa30_0, 16, 12;
L_0x6000007f5ea0 .part v0x6000004daa30_0, 4, 12;
L_0x6000007f5f40 .part v0x6000004daa30_0, 0, 1;
L_0x6000007f5fe0 .part v0x6000004daa30_0, 1, 1;
L_0x6000007f6080 .cmp/eq 4, v0x6000004d9440_0, L_0x13809a920;
S_0x132e657f0 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x132eaa6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x13301a600 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x13301a640 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x13301a680 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x13301a6c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x13301a700 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x13301a740 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x13301a780 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x13301a7c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x13301a800 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x13301a840 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x13301a880 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x13301a8c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x13301a900 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x13301a940 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x13301a980 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x13301a9c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x13301aa00 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x13301aa40 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x13301aa80 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x13301aac0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x13301ab00 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x13301ab40 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x13301ab80 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x13301abc0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x13301ac00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x13301ac40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x13301ac80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x600001ded0a0 .functor AND 1, L_0x6000007fd2c0, L_0x6000007fd400, C4<1>, C4<1>;
L_0x600001decd90 .functor AND 1, L_0x600001ded0a0, L_0x6000007fc3c0, C4<1>, C4<1>;
L_0x600001dece00 .functor BUFZ 20, v0x6000004db060_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600001dece70 .functor BUFZ 1, v0x6000004db210_0, C4<0>, C4<0>, C4<0>;
L_0x600001dec620 .functor BUFZ 1, v0x6000004db960_0, C4<0>, C4<0>, C4<0>;
L_0x600001dec3f0 .functor BUFZ 1, v0x6000004dc5a0_0, C4<0>, C4<0>, C4<0>;
L_0x600001dec310 .functor BUFZ 1, v0x6000004dac70_0, C4<0>, C4<0>, C4<0>;
L_0x600001dec1c0 .functor AND 1, L_0x6000007fc460, L_0x6000007fc000, C4<1>, C4<1>;
L_0x600001dec230 .functor AND 1, L_0x600001dec1c0, L_0x6000007fcfa0, C4<1>, C4<1>;
L_0x600001dec0e0 .functor BUFZ 1, v0x6000004dad90_0, C4<0>, C4<0>, C4<0>;
L_0x600001dec000 .functor BUFZ 1, v0x6000004daeb0_0, C4<0>, C4<0>, C4<0>;
L_0x600001dec070 .functor BUFZ 1, v0x6000004dc1b0_0, C4<0>, C4<0>, C4<0>;
L_0x138098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004d95f0_0 .net *"_ivl_11", 23 0, L_0x138098010;  1 drivers
L_0x138098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004d9680_0 .net/2u *"_ivl_12", 31 0, L_0x138098058;  1 drivers
v0x6000004d9710_0 .net *"_ivl_14", 0 0, L_0x6000007fd2c0;  1 drivers
v0x6000004d97a0_0 .net *"_ivl_16", 31 0, L_0x6000007fd360;  1 drivers
L_0x1380980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004d9830_0 .net *"_ivl_19", 23 0, L_0x1380980a0;  1 drivers
L_0x1380980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004d98c0_0 .net/2u *"_ivl_20", 31 0, L_0x1380980e8;  1 drivers
v0x6000004d9950_0 .net *"_ivl_22", 0 0, L_0x6000007fd400;  1 drivers
v0x6000004d99e0_0 .net *"_ivl_25", 0 0, L_0x600001ded0a0;  1 drivers
v0x6000004d9a70_0 .net *"_ivl_26", 31 0, L_0x6000007fd4a0;  1 drivers
L_0x138098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004d9b00_0 .net *"_ivl_29", 23 0, L_0x138098130;  1 drivers
L_0x138098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004d9b90_0 .net/2u *"_ivl_30", 31 0, L_0x138098178;  1 drivers
v0x6000004d9c20_0 .net *"_ivl_32", 0 0, L_0x6000007fc3c0;  1 drivers
v0x6000004d9cb0_0 .net *"_ivl_36", 31 0, L_0x6000007fc0a0;  1 drivers
L_0x1380981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004d9d40_0 .net *"_ivl_39", 23 0, L_0x1380981c0;  1 drivers
L_0x138098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004d9dd0_0 .net/2u *"_ivl_40", 31 0, L_0x138098208;  1 drivers
v0x6000004d9e60_0 .net *"_ivl_44", 31 0, L_0x6000007fc6e0;  1 drivers
L_0x138098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004d9ef0_0 .net *"_ivl_47", 23 0, L_0x138098250;  1 drivers
L_0x138098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004d9f80_0 .net/2u *"_ivl_48", 31 0, L_0x138098298;  1 drivers
v0x6000004da010_0 .net *"_ivl_52", 31 0, L_0x6000007fc5a0;  1 drivers
L_0x1380982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004da0a0_0 .net *"_ivl_55", 23 0, L_0x1380982e0;  1 drivers
L_0x138098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004da130_0 .net/2u *"_ivl_56", 31 0, L_0x138098328;  1 drivers
L_0x138098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000004da1c0_0 .net/2u *"_ivl_76", 3 0, L_0x138098370;  1 drivers
v0x6000004da250_0 .net *"_ivl_78", 0 0, L_0x6000007fc460;  1 drivers
v0x6000004da2e0_0 .net *"_ivl_8", 31 0, L_0x6000007fd220;  1 drivers
L_0x1380983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x6000004da370_0 .net/2u *"_ivl_80", 3 0, L_0x1380983b8;  1 drivers
v0x6000004da400_0 .net *"_ivl_82", 0 0, L_0x6000007fc000;  1 drivers
v0x6000004da490_0 .net *"_ivl_85", 0 0, L_0x600001dec1c0;  1 drivers
L_0x138098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x6000004da520_0 .net/2u *"_ivl_86", 3 0, L_0x138098400;  1 drivers
v0x6000004da5b0_0 .net *"_ivl_88", 0 0, L_0x6000007fcfa0;  1 drivers
v0x6000004da640_0 .net "all_done", 0 0, L_0x600001decd90;  1 drivers
v0x6000004da6d0_0 .net "busy", 0 0, L_0x600001dec230;  alias, 1 drivers
v0x6000004da760_0 .net "clk", 0 0, v0x6000004bf600_0;  alias, 1 drivers
v0x6000004da7f0_0 .var "decoded_opcode", 7 0;
v0x6000004da880_0 .var "decoded_subop", 7 0;
v0x6000004da910_0 .net "dma_clear", 0 0, L_0x6000007fc320;  1 drivers
v0x6000004da9a0_0 .net "dma_cmd", 127 0, v0x6000004daa30_0;  alias, 1 drivers
v0x6000004daa30_0 .var "dma_cmd_reg", 127 0;
v0x6000004daac0_0 .net "dma_done", 0 0, L_0x600001df5ea0;  alias, 1 drivers
v0x6000004dab50_0 .net "dma_ready", 0 0, L_0x6000007f6080;  alias, 1 drivers
v0x6000004dabe0_0 .net "dma_valid", 0 0, L_0x600001dec310;  alias, 1 drivers
v0x6000004dac70_0 .var "dma_valid_reg", 0 0;
v0x6000004dad00_0 .net "done", 0 0, L_0x600001dec0e0;  alias, 1 drivers
v0x6000004dad90_0 .var "done_reg", 0 0;
v0x6000004dae20_0 .net "error", 0 0, L_0x600001dec000;  alias, 1 drivers
v0x6000004daeb0_0 .var "error_reg", 0 0;
v0x6000004daf40_0 .net "global_sync_in", 0 0, v0x6000004bf720_0;  alias, 1 drivers
v0x6000004dafd0_0 .net "imem_addr", 19 0, L_0x600001dece00;  alias, 1 drivers
v0x6000004db060_0 .var "imem_addr_reg", 19 0;
v0x6000004db0f0_0 .net "imem_data", 127 0, v0x6000004bc090_0;  alias, 1 drivers
v0x6000004db180_0 .net "imem_re", 0 0, L_0x600001dece70;  alias, 1 drivers
v0x6000004db210_0 .var "imem_re_reg", 0 0;
v0x6000004db2a0_0 .net "imem_valid", 0 0, L_0x600001ded030;  alias, 1 drivers
v0x6000004db330_0 .var "instr_reg", 127 0;
v0x6000004db3c0_0 .net "loop_count", 15 0, L_0x6000007fd0e0;  1 drivers
v0x6000004db450 .array "loop_counter", 3 0, 15 0;
v0x6000004db4e0_0 .var "loop_sp", 1 0;
v0x6000004db570 .array "loop_start_addr", 3 0, 19 0;
v0x6000004db600_0 .net "mxu_clear", 0 0, L_0x6000007fc1e0;  1 drivers
v0x6000004db690_0 .net "mxu_cmd", 127 0, v0x6000004db720_0;  alias, 1 drivers
v0x6000004db720_0 .var "mxu_cmd_reg", 127 0;
v0x6000004db7b0_0 .net "mxu_done", 0 0, L_0x600001de8000;  alias, 1 drivers
v0x6000004db840_0 .net "mxu_ready", 0 0, L_0x600001de8460;  alias, 1 drivers
v0x6000004db8d0_0 .net "mxu_valid", 0 0, L_0x600001dec620;  alias, 1 drivers
v0x6000004db960_0 .var "mxu_valid_reg", 0 0;
v0x6000004db9f0_0 .net "opcode", 7 0, L_0x6000007fd680;  1 drivers
v0x6000004dba80_0 .var "pc", 19 0;
v0x6000004dbb10_0 .var "pending_dma", 7 0;
v0x6000004dbba0_0 .var "pending_mxu", 7 0;
v0x6000004dbc30_0 .var "pending_vpu", 7 0;
v0x6000004dbcc0_0 .net "rst_n", 0 0, v0x6000004bfcc0_0;  alias, 1 drivers
v0x6000004dbd50_0 .net "start", 0 0, v0x6000004b0120_0;  alias, 1 drivers
v0x6000004dbde0_0 .net "start_pc", 19 0, v0x6000004b01b0_0;  alias, 1 drivers
v0x6000004dbe70_0 .var "state", 3 0;
v0x6000004dbf00_0 .net "subop", 7 0, L_0x6000007fd720;  1 drivers
v0x6000004dc000_0 .net "sync_grant", 0 0, v0x6000004bfd50_0;  alias, 1 drivers
v0x6000004dc090_0 .net "sync_mask", 7 0, L_0x6000007fd180;  1 drivers
v0x6000004dc120_0 .net "sync_request", 0 0, L_0x600001dec070;  alias, 1 drivers
v0x6000004dc1b0_0 .var "sync_request_reg", 0 0;
v0x6000004dc240_0 .net "vpu_clear", 0 0, L_0x6000007fc280;  1 drivers
v0x6000004dc2d0_0 .net "vpu_cmd", 127 0, v0x6000004dc360_0;  alias, 1 drivers
v0x6000004dc360_0 .var "vpu_cmd_reg", 127 0;
v0x6000004dc3f0_0 .net "vpu_done", 0 0, L_0x600001deac30;  alias, 1 drivers
v0x6000004dc480_0 .net "vpu_ready", 0 0, L_0x6000007f5a40;  alias, 1 drivers
v0x6000004dc510_0 .net "vpu_valid", 0 0, L_0x600001dec3f0;  alias, 1 drivers
v0x6000004dc5a0_0 .var "vpu_valid_reg", 0 0;
L_0x6000007fd680 .part v0x6000004bc090_0, 120, 8;
L_0x6000007fd720 .part v0x6000004bc090_0, 112, 8;
L_0x6000007fd0e0 .part v0x6000004bc090_0, 32, 16;
L_0x6000007fd180 .part v0x6000004bc090_0, 104, 8;
L_0x6000007fd220 .concat [ 8 24 0 0], v0x6000004dbba0_0, L_0x138098010;
L_0x6000007fd2c0 .cmp/eq 32, L_0x6000007fd220, L_0x138098058;
L_0x6000007fd360 .concat [ 8 24 0 0], v0x6000004dbc30_0, L_0x1380980a0;
L_0x6000007fd400 .cmp/eq 32, L_0x6000007fd360, L_0x1380980e8;
L_0x6000007fd4a0 .concat [ 8 24 0 0], v0x6000004dbb10_0, L_0x138098130;
L_0x6000007fc3c0 .cmp/eq 32, L_0x6000007fd4a0, L_0x138098178;
L_0x6000007fc0a0 .concat [ 8 24 0 0], v0x6000004dbba0_0, L_0x1380981c0;
L_0x6000007fc1e0 .cmp/eq 32, L_0x6000007fc0a0, L_0x138098208;
L_0x6000007fc6e0 .concat [ 8 24 0 0], v0x6000004dbc30_0, L_0x138098250;
L_0x6000007fc280 .cmp/eq 32, L_0x6000007fc6e0, L_0x138098298;
L_0x6000007fc5a0 .concat [ 8 24 0 0], v0x6000004dbb10_0, L_0x1380982e0;
L_0x6000007fc320 .cmp/eq 32, L_0x6000007fc5a0, L_0x138098328;
L_0x6000007fc460 .cmp/ne 4, v0x6000004dbe70_0, L_0x138098370;
L_0x6000007fc000 .cmp/ne 4, v0x6000004dbe70_0, L_0x1380983b8;
L_0x6000007fcfa0 .cmp/ne 4, v0x6000004dbe70_0, L_0x138098400;
S_0x132e6ba30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x132e657f0;
 .timescale 0 0;
v0x6000004d9560_0 .var/i "i", 31 0;
S_0x132e95890 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x132eaa6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x132e6b5f0 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x132e6b630 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x132e6b670 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x132e6b6b0 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x132e6b6f0 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x132e6b730 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x132e6b770 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x132e6b7b0 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600001deb170 .functor OR 1, L_0x6000007f2d00, L_0x6000007f2da0, C4<0>, C4<0>;
L_0x600001deabc0 .functor AND 1, L_0x6000007f2e40, v0x6000004bd3b0_0, C4<1>, C4<1>;
L_0x600001dea760 .functor AND 1, L_0x600001deabc0, L_0x6000007f2ee0, C4<1>, C4<1>;
L_0x600001dea300 .functor OR 1, L_0x600001deb170, L_0x600001dea760, C4<0>, C4<0>;
L_0x600001de9ea0 .functor BUFZ 1, L_0x600001dea300, C4<0>, C4<0>, C4<0>;
L_0x600001de9a40 .functor AND 1, L_0x6000007f2f80, L_0x6000007f3020, C4<1>, C4<1>;
L_0x600001de95e0 .functor AND 1, L_0x6000007f3200, L_0x6000007f32a0, C4<1>, C4<1>;
L_0x600001de9180 .functor AND 1, L_0x600001de95e0, L_0x6000007f3480, C4<1>, C4<1>;
v0x6000004c2e20_0 .net *"_ivl_101", 0 0, L_0x6000007f3480;  1 drivers
L_0x13809a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000004c2eb0_0 .net/2u *"_ivl_37", 2 0, L_0x13809a188;  1 drivers
v0x6000004c2f40_0 .net *"_ivl_39", 0 0, L_0x6000007f2d00;  1 drivers
L_0x13809a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000004c2fd0_0 .net/2u *"_ivl_41", 2 0, L_0x13809a1d0;  1 drivers
v0x6000004c3060_0 .net *"_ivl_43", 0 0, L_0x6000007f2da0;  1 drivers
v0x6000004c30f0_0 .net *"_ivl_46", 0 0, L_0x600001deb170;  1 drivers
L_0x13809a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000004c3180_0 .net/2u *"_ivl_47", 2 0, L_0x13809a218;  1 drivers
v0x6000004c3210_0 .net *"_ivl_49", 0 0, L_0x6000007f2e40;  1 drivers
v0x6000004c32a0_0 .net *"_ivl_52", 0 0, L_0x600001deabc0;  1 drivers
v0x6000004c3330_0 .net *"_ivl_54", 0 0, L_0x6000007f2ee0;  1 drivers
v0x6000004c33c0_0 .net *"_ivl_56", 0 0, L_0x600001dea760;  1 drivers
L_0x13809a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000004c3450_0 .net/2u *"_ivl_61", 2 0, L_0x13809a260;  1 drivers
v0x6000004c34e0_0 .net *"_ivl_63", 0 0, L_0x6000007f2f80;  1 drivers
L_0x13809a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000004c3570_0 .net/2u *"_ivl_65", 2 0, L_0x13809a2a8;  1 drivers
v0x6000004c3600_0 .net *"_ivl_67", 0 0, L_0x6000007f3020;  1 drivers
L_0x13809a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000004c3690_0 .net/2u *"_ivl_71", 2 0, L_0x13809a2f0;  1 drivers
L_0x13809a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000004c3720_0 .net/2u *"_ivl_75", 2 0, L_0x13809a338;  1 drivers
L_0x13809a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000004c37b0_0 .net/2u *"_ivl_81", 2 0, L_0x13809a3c8;  1 drivers
v0x6000004c3840_0 .net *"_ivl_83", 0 0, L_0x6000007f3200;  1 drivers
v0x6000004c38d0_0 .net *"_ivl_85", 0 0, L_0x6000007f32a0;  1 drivers
v0x6000004c3960_0 .net *"_ivl_88", 0 0, L_0x600001de95e0;  1 drivers
v0x6000004c39f0_0 .net *"_ivl_89", 31 0, L_0x6000007f3340;  1 drivers
L_0x13809a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004c3a80_0 .net *"_ivl_92", 15 0, L_0x13809a410;  1 drivers
L_0x13809aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000004c3b10_0 .net *"_ivl_93", 31 0, L_0x13809aa88;  1 drivers
L_0x13809a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000004c3ba0_0 .net/2u *"_ivl_97", 31 0, L_0x13809a458;  1 drivers
v0x6000004c3c30_0 .net *"_ivl_99", 31 0, L_0x6000007f33e0;  1 drivers
v0x6000004c3cc0_0 .net "act_data", 31 0, v0x6000004bad90_0;  1 drivers
v0x6000004c3d50 .array "act_h", 19 0;
v0x6000004c3d50_0 .net v0x6000004c3d50 0, 7 0, L_0x600001dec770; 1 drivers
v0x6000004c3d50_1 .net v0x6000004c3d50 1, 7 0, v0x6000004dd710_0; 1 drivers
v0x6000004c3d50_2 .net v0x6000004c3d50 2, 7 0, v0x6000004dec70_0; 1 drivers
v0x6000004c3d50_3 .net v0x6000004c3d50 3, 7 0, v0x6000004d0240_0; 1 drivers
v0x6000004c3d50_4 .net v0x6000004c3d50 4, 7 0, v0x6000004d17a0_0; 1 drivers
v0x6000004c3d50_5 .net v0x6000004c3d50 5, 7 0, L_0x600001ded110; 1 drivers
v0x6000004c3d50_6 .net v0x6000004c3d50 6, 7 0, v0x6000004d2d00_0; 1 drivers
v0x6000004c3d50_7 .net v0x6000004c3d50 7, 7 0, v0x6000004d42d0_0; 1 drivers
v0x6000004c3d50_8 .net v0x6000004c3d50 8, 7 0, v0x6000004d5830_0; 1 drivers
v0x6000004c3d50_9 .net v0x6000004c3d50 9, 7 0, v0x6000004d6d90_0; 1 drivers
v0x6000004c3d50_10 .net v0x6000004c3d50 10, 7 0, L_0x600001ded180; 1 drivers
v0x6000004c3d50_11 .net v0x6000004c3d50 11, 7 0, v0x6000004c8360_0; 1 drivers
v0x6000004c3d50_12 .net v0x6000004c3d50 12, 7 0, v0x6000004c98c0_0; 1 drivers
v0x6000004c3d50_13 .net v0x6000004c3d50 13, 7 0, v0x6000004cae20_0; 1 drivers
v0x6000004c3d50_14 .net v0x6000004c3d50 14, 7 0, v0x6000004cc3f0_0; 1 drivers
v0x6000004c3d50_15 .net v0x6000004c3d50 15, 7 0, L_0x600001ded1f0; 1 drivers
v0x6000004c3d50_16 .net v0x6000004c3d50 16, 7 0, v0x6000004cd950_0; 1 drivers
v0x6000004c3d50_17 .net v0x6000004c3d50 17, 7 0, v0x6000004ceeb0_0; 1 drivers
v0x6000004c3d50_18 .net v0x6000004c3d50 18, 7 0, v0x6000004c0480_0; 1 drivers
v0x6000004c3d50_19 .net v0x6000004c3d50 19, 7 0, v0x6000004c19e0_0; 1 drivers
v0x6000004c3de0_0 .net "act_ready", 0 0, L_0x6000007f3160;  1 drivers
v0x6000004c3e70_0 .net "act_valid", 0 0, v0x6000004baeb0_0;  1 drivers
v0x6000004c3f00_0 .net "busy", 0 0, L_0x600001de9a40;  alias, 1 drivers
v0x6000004c4000_0 .net "cfg_k_tiles", 15 0, L_0x6000007fda40;  alias, 1 drivers
L_0x13809a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000004c4090_0 .net "clear_acc", 0 0, L_0x13809a4a0;  1 drivers
v0x6000004c4120_0 .net "clk", 0 0, v0x6000004bf600_0;  alias, 1 drivers
v0x6000004c41b0_0 .var "cycle_count", 15 0;
v0x6000004c4240_0 .var "cycle_count_next", 15 0;
v0x6000004dc630_5 .array/port v0x6000004dc630, 5;
v0x6000004c42d0 .array "deskew_output", 3 0;
v0x6000004c42d0_0 .net v0x6000004c42d0 0, 31 0, v0x6000004dc630_5; 1 drivers
v0x6000004dc750_3 .array/port v0x6000004dc750, 3;
v0x6000004c42d0_1 .net v0x6000004c42d0 1, 31 0, v0x6000004dc750_3; 1 drivers
v0x6000004dc870_1 .array/port v0x6000004dc870, 1;
v0x6000004c42d0_2 .net v0x6000004c42d0 2, 31 0, v0x6000004dc870_1; 1 drivers
v0x6000004c42d0_3 .net v0x6000004c42d0 3, 31 0, L_0x600001deb950; 1 drivers
v0x6000004c4360_0 .net "done", 0 0, L_0x6000007f30c0;  alias, 1 drivers
L_0x13809a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000004c43f0_0 .net "drain_delay", 15 0, L_0x13809a380;  1 drivers
v0x6000004c4480_0 .net "pe_enable", 0 0, L_0x600001dea300;  1 drivers
v0x6000004c4510 .array "psum_bottom", 3 0;
v0x6000004c4510_0 .net v0x6000004c4510 0, 31 0, L_0x600001debb80; 1 drivers
v0x6000004c4510_1 .net v0x6000004c4510 1, 31 0, L_0x600001debaa0; 1 drivers
v0x6000004c4510_2 .net v0x6000004c4510 2, 31 0, L_0x600001deb9c0; 1 drivers
v0x6000004c4510_3 .net v0x6000004c4510 3, 31 0, L_0x600001deb8e0; 1 drivers
L_0x138098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004c45a0 .array "psum_v", 19 0;
v0x6000004c45a0_0 .net v0x6000004c45a0 0, 31 0, L_0x138098568; 1 drivers
L_0x1380985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004c45a0_1 .net v0x6000004c45a0 1, 31 0, L_0x1380985b0; 1 drivers
L_0x1380985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004c45a0_2 .net v0x6000004c45a0 2, 31 0, L_0x1380985f8; 1 drivers
L_0x138098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004c45a0_3 .net v0x6000004c45a0 3, 31 0, L_0x138098640; 1 drivers
v0x6000004c45a0_4 .net v0x6000004c45a0 4, 31 0, v0x6000004ddc20_0; 1 drivers
v0x6000004c45a0_5 .net v0x6000004c45a0 5, 31 0, v0x6000004df180_0; 1 drivers
v0x6000004c45a0_6 .net v0x6000004c45a0 6, 31 0, v0x6000004d0750_0; 1 drivers
v0x6000004c45a0_7 .net v0x6000004c45a0 7, 31 0, v0x6000004d1cb0_0; 1 drivers
v0x6000004c45a0_8 .net v0x6000004c45a0 8, 31 0, v0x6000004d3210_0; 1 drivers
v0x6000004c45a0_9 .net v0x6000004c45a0 9, 31 0, v0x6000004d47e0_0; 1 drivers
v0x6000004c45a0_10 .net v0x6000004c45a0 10, 31 0, v0x6000004d5d40_0; 1 drivers
v0x6000004c45a0_11 .net v0x6000004c45a0 11, 31 0, v0x6000004d72a0_0; 1 drivers
v0x6000004c45a0_12 .net v0x6000004c45a0 12, 31 0, v0x6000004c8870_0; 1 drivers
v0x6000004c45a0_13 .net v0x6000004c45a0 13, 31 0, v0x6000004c9dd0_0; 1 drivers
v0x6000004c45a0_14 .net v0x6000004c45a0 14, 31 0, v0x6000004cb330_0; 1 drivers
v0x6000004c45a0_15 .net v0x6000004c45a0 15, 31 0, v0x6000004cc900_0; 1 drivers
v0x6000004c45a0_16 .net v0x6000004c45a0 16, 31 0, v0x6000004cde60_0; 1 drivers
v0x6000004c45a0_17 .net v0x6000004c45a0 17, 31 0, v0x6000004cf3c0_0; 1 drivers
v0x6000004c45a0_18 .net v0x6000004c45a0 18, 31 0, v0x6000004c0990_0; 1 drivers
v0x6000004c45a0_19 .net v0x6000004c45a0 19, 31 0, v0x6000004c1ef0_0; 1 drivers
v0x6000004c4630_0 .net "result_data", 127 0, L_0x6000007f2c60;  alias, 1 drivers
L_0x13809a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000004c46c0_0 .net "result_ready", 0 0, L_0x13809a4e8;  1 drivers
v0x6000004c4750_0 .net "result_valid", 0 0, L_0x600001de9180;  alias, 1 drivers
v0x6000004c47e0_0 .net "rst_n", 0 0, v0x6000004bfcc0_0;  alias, 1 drivers
v0x6000004c4870_0 .net "skew_enable", 0 0, L_0x600001de9ea0;  1 drivers
v0x6000004c4900 .array "skew_input", 3 0;
v0x6000004c4900_0 .net v0x6000004c4900 0, 7 0, L_0x6000007fdb80; 1 drivers
v0x6000004c4900_1 .net v0x6000004c4900 1, 7 0, L_0x6000007fdcc0; 1 drivers
v0x6000004c4900_2 .net v0x6000004c4900 2, 7 0, L_0x6000007fde00; 1 drivers
v0x6000004c4900_3 .net v0x6000004c4900 3, 7 0, L_0x6000007fdf40; 1 drivers
v0x6000004c4990 .array "skew_output", 3 0;
v0x6000004c4990_0 .net v0x6000004c4990 0, 7 0, v0x6000004dc990_0; 1 drivers
v0x6000004c4990_1 .net v0x6000004c4990 1, 7 0, v0x6000004dcc60_0; 1 drivers
v0x6000004c4990_2 .net v0x6000004c4990 2, 7 0, v0x6000004dcf30_0; 1 drivers
v0x6000004c4990_3 .net v0x6000004c4990 3, 7 0, v0x6000004dd200_0; 1 drivers
v0x6000004c4a20_0 .net "start", 0 0, v0x6000004bd3b0_0;  1 drivers
v0x6000004c4ab0_0 .var "state", 2 0;
v0x6000004c4b40_0 .var "state_next", 2 0;
v0x6000004c4bd0_0 .net "weight_load_col", 1 0, v0x6000004be880_0;  1 drivers
v0x6000004c4c60_0 .net "weight_load_data", 31 0, L_0x6000007f3520;  1 drivers
v0x6000004c4cf0_0 .net "weight_load_en", 0 0, v0x6000004be910_0;  1 drivers
E_0x6000023a28c0/0 .event anyedge, v0x6000004c4ab0_0, v0x6000004c41b0_0, v0x6000004c4a20_0, v0x6000004c4cf0_0;
E_0x6000023a28c0/1 .event anyedge, v0x6000004c4000_0, v0x6000004c43f0_0;
E_0x6000023a28c0 .event/or E_0x6000023a28c0/0, E_0x6000023a28c0/1;
L_0x6000007fdae0 .part v0x6000004bad90_0, 0, 8;
L_0x138098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000007fdb80 .functor MUXZ 8, L_0x138098448, L_0x6000007fdae0, v0x6000004baeb0_0, C4<>;
L_0x6000007fdc20 .part v0x6000004bad90_0, 8, 8;
L_0x138098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000007fdcc0 .functor MUXZ 8, L_0x138098490, L_0x6000007fdc20, v0x6000004baeb0_0, C4<>;
L_0x6000007fdd60 .part v0x6000004bad90_0, 16, 8;
L_0x1380984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000007fde00 .functor MUXZ 8, L_0x1380984d8, L_0x6000007fdd60, v0x6000004baeb0_0, C4<>;
L_0x6000007fdea0 .part v0x6000004bad90_0, 24, 8;
L_0x138098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000007fdf40 .functor MUXZ 8, L_0x138098520, L_0x6000007fdea0, v0x6000004baeb0_0, C4<>;
L_0x6000007fe120 .part L_0x6000007f3520, 0, 8;
L_0x6000007fe940 .part L_0x6000007f3520, 0, 8;
L_0x6000007ff160 .part L_0x6000007f3520, 0, 8;
L_0x6000007ff980 .part L_0x6000007f3520, 0, 8;
L_0x6000007f8aa0 .part L_0x6000007f3520, 8, 8;
L_0x6000007fb5c0 .part L_0x6000007f3520, 8, 8;
L_0x6000007faee0 .part L_0x6000007f3520, 8, 8;
L_0x6000007f9fe0 .part L_0x6000007f3520, 8, 8;
L_0x6000007f9900 .part L_0x6000007f3520, 16, 8;
L_0x6000007f8fa0 .part L_0x6000007f3520, 16, 8;
L_0x6000007f8dc0 .part L_0x6000007f3520, 16, 8;
L_0x6000007f0500 .part L_0x6000007f3520, 16, 8;
L_0x6000007f0d20 .part L_0x6000007f3520, 24, 8;
L_0x6000007f1540 .part L_0x6000007f3520, 24, 8;
L_0x6000007f1d60 .part L_0x6000007f3520, 24, 8;
L_0x6000007f2580 .part L_0x6000007f3520, 24, 8;
L_0x6000007f2c60 .concat8 [ 32 32 32 32], L_0x600001deb800, L_0x600001deb870, L_0x600001deb720, L_0x600001deb790;
L_0x6000007f2d00 .cmp/eq 3, v0x6000004c4ab0_0, L_0x13809a188;
L_0x6000007f2da0 .cmp/eq 3, v0x6000004c4ab0_0, L_0x13809a1d0;
L_0x6000007f2e40 .cmp/eq 3, v0x6000004c4ab0_0, L_0x13809a218;
L_0x6000007f2ee0 .reduce/nor v0x6000004be910_0;
L_0x6000007f2f80 .cmp/ne 3, v0x6000004c4ab0_0, L_0x13809a260;
L_0x6000007f3020 .cmp/ne 3, v0x6000004c4ab0_0, L_0x13809a2a8;
L_0x6000007f30c0 .cmp/eq 3, v0x6000004c4ab0_0, L_0x13809a2f0;
L_0x6000007f3160 .cmp/eq 3, v0x6000004c4ab0_0, L_0x13809a338;
L_0x6000007f3200 .cmp/eq 3, v0x6000004c4ab0_0, L_0x13809a3c8;
L_0x6000007f32a0 .cmp/ge 16, v0x6000004c41b0_0, L_0x13809a380;
L_0x6000007f3340 .concat [ 16 16 0 0], v0x6000004c41b0_0, L_0x13809a410;
L_0x6000007f33e0 .arith/sum 32, L_0x13809aa88, L_0x13809a458;
L_0x6000007f3480 .cmp/gt 32, L_0x6000007f33e0, L_0x6000007f3340;
S_0x132e91040 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x132e95890;
 .timescale 0 0;
P_0x6000018e2080 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x6000018e20c0 .param/l "col" 1 7 248, +C4<00>;
L_0x600001debb80 .functor BUFZ 32, v0x6000004cde60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x132e8e9f0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x132e91040;
 .timescale 0 0;
v0x6000004dc630 .array "delay_stages", 5 0, 31 0;
v0x6000004dc6c0_0 .var/i "i", 31 0;
S_0x132e8c3a0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x132e95890;
 .timescale 0 0;
P_0x6000018e2180 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x6000018e21c0 .param/l "col" 1 7 248, +C4<01>;
L_0x600001debaa0 .functor BUFZ 32, v0x6000004cf3c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x132e89d50 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x132e8c3a0;
 .timescale 0 0;
v0x6000004dc750 .array "delay_stages", 3 0, 31 0;
v0x6000004dc7e0_0 .var/i "i", 31 0;
S_0x132e87700 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x132e95890;
 .timescale 0 0;
P_0x6000018e2580 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x6000018e25c0 .param/l "col" 1 7 248, +C4<010>;
L_0x600001deb9c0 .functor BUFZ 32, v0x6000004c0990_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x132e850b0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x132e87700;
 .timescale 0 0;
v0x6000004dc870 .array "delay_stages", 1 0, 31 0;
v0x6000004dc900_0 .var/i "i", 31 0;
S_0x132e82a60 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x132e95890;
 .timescale 0 0;
P_0x6000018e2600 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x6000018e2640 .param/l "col" 1 7 248, +C4<011>;
L_0x600001deb8e0 .functor BUFZ 32, v0x6000004c1ef0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x132e80410 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x132e82a60;
 .timescale 0 0;
L_0x600001deb950 .functor BUFZ 32, L_0x600001deb8e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x132e7ddc0 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x132e95890;
 .timescale 0 0;
P_0x6000023a2b40 .param/l "row" 1 7 142, +C4<00>;
v0x6000004dca20_0 .net *"_ivl_1", 7 0, L_0x6000007fdae0;  1 drivers
v0x6000004dcab0_0 .net/2u *"_ivl_2", 7 0, L_0x138098448;  1 drivers
S_0x132e7b770 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x132e7ddc0;
 .timescale 0 0;
v0x6000004dc990_0 .var "out_reg", 7 0;
S_0x132e79120 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x132e95890;
 .timescale 0 0;
P_0x6000023a2bc0 .param/l "row" 1 7 142, +C4<01>;
v0x6000004dccf0_0 .net *"_ivl_1", 7 0, L_0x6000007fdc20;  1 drivers
v0x6000004dcd80_0 .net/2u *"_ivl_2", 7 0, L_0x138098490;  1 drivers
S_0x132e76ad0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x132e79120;
 .timescale 0 0;
v0x6000004dcb40 .array "delay_stages", 0 0, 7 0;
v0x6000004dcbd0_0 .var/i "i", 31 0;
v0x6000004dcc60_0 .var "out_reg", 7 0;
S_0x132e74480 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x132e95890;
 .timescale 0 0;
P_0x6000023a2c40 .param/l "row" 1 7 142, +C4<010>;
v0x6000004dcfc0_0 .net *"_ivl_1", 7 0, L_0x6000007fdd60;  1 drivers
v0x6000004dd050_0 .net/2u *"_ivl_2", 7 0, L_0x1380984d8;  1 drivers
S_0x132e71e30 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x132e74480;
 .timescale 0 0;
v0x6000004dce10 .array "delay_stages", 1 0, 7 0;
v0x6000004dcea0_0 .var/i "i", 31 0;
v0x6000004dcf30_0 .var "out_reg", 7 0;
S_0x132e6f7e0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x132e95890;
 .timescale 0 0;
P_0x6000023a2cc0 .param/l "row" 1 7 142, +C4<011>;
v0x6000004dd290_0 .net *"_ivl_1", 7 0, L_0x6000007fdea0;  1 drivers
v0x6000004dd320_0 .net/2u *"_ivl_2", 7 0, L_0x138098520;  1 drivers
S_0x132e6d190 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x132e6f7e0;
 .timescale 0 0;
v0x6000004dd0e0 .array "delay_stages", 2 0, 7 0;
v0x6000004dd170_0 .var/i "i", 31 0;
v0x6000004dd200_0 .var "out_reg", 7 0;
S_0x132e0baa0 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x132e95890;
 .timescale 0 0;
P_0x6000023a2b00 .param/l "row" 1 7 213, +C4<00>;
S_0x132e0bc10 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x132e0baa0;
 .timescale 0 0;
P_0x6000023a2d80 .param/l "col" 1 7 214, +C4<00>;
L_0x600001ded260 .functor AND 1, v0x6000004be910_0, L_0x6000007fe080, C4<1>, C4<1>;
L_0x600001ded2d0 .functor AND 1, L_0x6000007fe260, v0x6000004bd3b0_0, C4<1>, C4<1>;
L_0x600001ded340 .functor OR 1, L_0x6000007fe1c0, L_0x600001ded2d0, C4<0>, C4<0>;
L_0x600001ded3b0 .functor AND 1, L_0x13809a4a0, L_0x600001ded340, C4<1>, C4<1>;
L_0x600001ded420 .functor AND 1, L_0x600001ded3b0, L_0x6000007fe3a0, C4<1>, C4<1>;
v0x6000004ddef0_0 .net *"_ivl_0", 2 0, L_0x6000007fdfe0;  1 drivers
L_0x138098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000004ddf80_0 .net/2u *"_ivl_11", 2 0, L_0x138098718;  1 drivers
v0x6000004de010_0 .net *"_ivl_13", 0 0, L_0x6000007fe1c0;  1 drivers
L_0x138098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000004de0a0_0 .net/2u *"_ivl_15", 2 0, L_0x138098760;  1 drivers
v0x6000004de130_0 .net *"_ivl_17", 0 0, L_0x6000007fe260;  1 drivers
v0x6000004de1c0_0 .net *"_ivl_20", 0 0, L_0x600001ded2d0;  1 drivers
v0x6000004de250_0 .net *"_ivl_22", 0 0, L_0x600001ded340;  1 drivers
v0x6000004de2e0_0 .net *"_ivl_24", 0 0, L_0x600001ded3b0;  1 drivers
v0x6000004de370_0 .net *"_ivl_25", 31 0, L_0x6000007fe300;  1 drivers
L_0x1380987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004de400_0 .net *"_ivl_28", 15 0, L_0x1380987a8;  1 drivers
L_0x1380987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004de490_0 .net/2u *"_ivl_29", 31 0, L_0x1380987f0;  1 drivers
L_0x138098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000004de520_0 .net *"_ivl_3", 0 0, L_0x138098688;  1 drivers
v0x6000004de5b0_0 .net *"_ivl_31", 0 0, L_0x6000007fe3a0;  1 drivers
L_0x1380986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000004de640_0 .net/2u *"_ivl_4", 2 0, L_0x1380986d0;  1 drivers
v0x6000004de6d0_0 .net *"_ivl_6", 0 0, L_0x6000007fe080;  1 drivers
v0x6000004de760_0 .net "do_clear", 0 0, L_0x600001ded420;  1 drivers
v0x6000004de7f0_0 .net "load_weight", 0 0, L_0x600001ded260;  1 drivers
v0x6000004de880_0 .net "weight_in", 7 0, L_0x6000007fe120;  1 drivers
L_0x6000007fdfe0 .concat [ 2 1 0 0], v0x6000004be880_0, L_0x138098688;
L_0x6000007fe080 .cmp/eq 3, L_0x6000007fdfe0, L_0x1380986d0;
L_0x6000007fe1c0 .cmp/eq 3, v0x6000004c4ab0_0, L_0x138098718;
L_0x6000007fe260 .cmp/eq 3, v0x6000004c4ab0_0, L_0x138098760;
L_0x6000007fe300 .concat [ 16 16 0 0], v0x6000004c41b0_0, L_0x1380987a8;
L_0x6000007fe3a0 .cmp/eq 32, L_0x6000007fe300, L_0x1380987f0;
S_0x132e19e40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x132e0bc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000018e2780 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000018e27c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000004dd3b0_0 .net *"_ivl_11", 0 0, L_0x6000007fe620;  1 drivers
v0x6000004dd440_0 .net *"_ivl_12", 15 0, L_0x6000007fe6c0;  1 drivers
v0x6000004dd4d0_0 .net/s *"_ivl_4", 15 0, L_0x6000007fe440;  1 drivers
v0x6000004dd560_0 .net/s *"_ivl_6", 15 0, L_0x6000007fe4e0;  1 drivers
v0x6000004dd5f0_0 .net/s "a_signed", 7 0, v0x6000004dd7a0_0;  1 drivers
v0x6000004dd680_0 .net "act_in", 7 0, L_0x600001dec770;  alias, 1 drivers
v0x6000004dd710_0 .var "act_out", 7 0;
v0x6000004dd7a0_0 .var "act_reg", 7 0;
v0x6000004dd830_0 .net "clear_acc", 0 0, L_0x600001ded420;  alias, 1 drivers
v0x6000004dd8c0_0 .net "clk", 0 0, v0x6000004bf600_0;  alias, 1 drivers
v0x6000004dd950_0 .net "enable", 0 0, L_0x600001dea300;  alias, 1 drivers
v0x6000004dd9e0_0 .net "load_weight", 0 0, L_0x600001ded260;  alias, 1 drivers
v0x6000004dda70_0 .net/s "product", 15 0, L_0x6000007fe580;  1 drivers
v0x6000004ddb00_0 .net/s "product_ext", 31 0, L_0x6000007fe760;  1 drivers
v0x6000004ddb90_0 .net "psum_in", 31 0, L_0x138098568;  alias, 1 drivers
v0x6000004ddc20_0 .var "psum_out", 31 0;
v0x6000004ddcb0_0 .net "rst_n", 0 0, v0x6000004bfcc0_0;  alias, 1 drivers
v0x6000004ddd40_0 .net/s "w_signed", 7 0, v0x6000004dde60_0;  1 drivers
v0x6000004dddd0_0 .net "weight_in", 7 0, L_0x6000007fe120;  alias, 1 drivers
v0x6000004dde60_0 .var "weight_reg", 7 0;
L_0x6000007fe440 .extend/s 16, v0x6000004dd7a0_0;
L_0x6000007fe4e0 .extend/s 16, v0x6000004dde60_0;
L_0x6000007fe580 .arith/mult 16, L_0x6000007fe440, L_0x6000007fe4e0;
L_0x6000007fe620 .part L_0x6000007fe580, 15, 1;
LS_0x6000007fe6c0_0_0 .concat [ 1 1 1 1], L_0x6000007fe620, L_0x6000007fe620, L_0x6000007fe620, L_0x6000007fe620;
LS_0x6000007fe6c0_0_4 .concat [ 1 1 1 1], L_0x6000007fe620, L_0x6000007fe620, L_0x6000007fe620, L_0x6000007fe620;
LS_0x6000007fe6c0_0_8 .concat [ 1 1 1 1], L_0x6000007fe620, L_0x6000007fe620, L_0x6000007fe620, L_0x6000007fe620;
LS_0x6000007fe6c0_0_12 .concat [ 1 1 1 1], L_0x6000007fe620, L_0x6000007fe620, L_0x6000007fe620, L_0x6000007fe620;
L_0x6000007fe6c0 .concat [ 4 4 4 4], LS_0x6000007fe6c0_0_0, LS_0x6000007fe6c0_0_4, LS_0x6000007fe6c0_0_8, LS_0x6000007fe6c0_0_12;
L_0x6000007fe760 .concat [ 16 16 0 0], L_0x6000007fe580, L_0x6000007fe6c0;
S_0x132e19fb0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x132e0baa0;
 .timescale 0 0;
P_0x6000023a2f00 .param/l "col" 1 7 214, +C4<01>;
L_0x600001ded570 .functor AND 1, v0x6000004be910_0, L_0x6000007fe8a0, C4<1>, C4<1>;
L_0x600001ded5e0 .functor AND 1, L_0x6000007fea80, v0x6000004bd3b0_0, C4<1>, C4<1>;
L_0x600001ded650 .functor OR 1, L_0x6000007fe9e0, L_0x600001ded5e0, C4<0>, C4<0>;
L_0x600001ded6c0 .functor AND 1, L_0x13809a4a0, L_0x600001ded650, C4<1>, C4<1>;
L_0x600001ded730 .functor AND 1, L_0x600001ded6c0, L_0x6000007febc0, C4<1>, C4<1>;
v0x6000004df450_0 .net *"_ivl_0", 2 0, L_0x6000007fe800;  1 drivers
L_0x1380988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000004df4e0_0 .net/2u *"_ivl_11", 2 0, L_0x1380988c8;  1 drivers
v0x6000004df570_0 .net *"_ivl_13", 0 0, L_0x6000007fe9e0;  1 drivers
L_0x138098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000004df600_0 .net/2u *"_ivl_15", 2 0, L_0x138098910;  1 drivers
v0x6000004df690_0 .net *"_ivl_17", 0 0, L_0x6000007fea80;  1 drivers
v0x6000004df720_0 .net *"_ivl_20", 0 0, L_0x600001ded5e0;  1 drivers
v0x6000004df7b0_0 .net *"_ivl_22", 0 0, L_0x600001ded650;  1 drivers
v0x6000004df840_0 .net *"_ivl_24", 0 0, L_0x600001ded6c0;  1 drivers
v0x6000004df8d0_0 .net *"_ivl_25", 31 0, L_0x6000007feb20;  1 drivers
L_0x138098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004df960_0 .net *"_ivl_28", 15 0, L_0x138098958;  1 drivers
L_0x1380989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004df9f0_0 .net/2u *"_ivl_29", 31 0, L_0x1380989a0;  1 drivers
L_0x138098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000004dfa80_0 .net *"_ivl_3", 0 0, L_0x138098838;  1 drivers
v0x6000004dfb10_0 .net *"_ivl_31", 0 0, L_0x6000007febc0;  1 drivers
L_0x138098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000004dfba0_0 .net/2u *"_ivl_4", 2 0, L_0x138098880;  1 drivers
v0x6000004dfc30_0 .net *"_ivl_6", 0 0, L_0x6000007fe8a0;  1 drivers
v0x6000004dfcc0_0 .net "do_clear", 0 0, L_0x600001ded730;  1 drivers
v0x6000004dfd50_0 .net "load_weight", 0 0, L_0x600001ded570;  1 drivers
v0x6000004dfde0_0 .net "weight_in", 7 0, L_0x6000007fe940;  1 drivers
L_0x6000007fe800 .concat [ 2 1 0 0], v0x6000004be880_0, L_0x138098838;
L_0x6000007fe8a0 .cmp/eq 3, L_0x6000007fe800, L_0x138098880;
L_0x6000007fe9e0 .cmp/eq 3, v0x6000004c4ab0_0, L_0x1380988c8;
L_0x6000007fea80 .cmp/eq 3, v0x6000004c4ab0_0, L_0x138098910;
L_0x6000007feb20 .concat [ 16 16 0 0], v0x6000004c41b0_0, L_0x138098958;
L_0x6000007febc0 .cmp/eq 32, L_0x6000007feb20, L_0x1380989a0;
S_0x132e1c2a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x132e19fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000018e2800 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000018e2840 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000004de910_0 .net *"_ivl_11", 0 0, L_0x6000007fee40;  1 drivers
v0x6000004de9a0_0 .net *"_ivl_12", 15 0, L_0x6000007feee0;  1 drivers
v0x6000004dea30_0 .net/s *"_ivl_4", 15 0, L_0x6000007fec60;  1 drivers
v0x6000004deac0_0 .net/s *"_ivl_6", 15 0, L_0x6000007fed00;  1 drivers
v0x6000004deb50_0 .net/s "a_signed", 7 0, v0x6000004ded00_0;  1 drivers
v0x6000004debe0_0 .net "act_in", 7 0, v0x6000004dd710_0;  alias, 1 drivers
v0x6000004dec70_0 .var "act_out", 7 0;
v0x6000004ded00_0 .var "act_reg", 7 0;
v0x6000004ded90_0 .net "clear_acc", 0 0, L_0x600001ded730;  alias, 1 drivers
v0x6000004dee20_0 .net "clk", 0 0, v0x6000004bf600_0;  alias, 1 drivers
v0x6000004deeb0_0 .net "enable", 0 0, L_0x600001dea300;  alias, 1 drivers
v0x6000004def40_0 .net "load_weight", 0 0, L_0x600001ded570;  alias, 1 drivers
v0x6000004defd0_0 .net/s "product", 15 0, L_0x6000007feda0;  1 drivers
v0x6000004df060_0 .net/s "product_ext", 31 0, L_0x6000007fef80;  1 drivers
v0x6000004df0f0_0 .net "psum_in", 31 0, L_0x1380985b0;  alias, 1 drivers
v0x6000004df180_0 .var "psum_out", 31 0;
v0x6000004df210_0 .net "rst_n", 0 0, v0x6000004bfcc0_0;  alias, 1 drivers
v0x6000004df2a0_0 .net/s "w_signed", 7 0, v0x6000004df3c0_0;  1 drivers
v0x6000004df330_0 .net "weight_in", 7 0, L_0x6000007fe940;  alias, 1 drivers
v0x6000004df3c0_0 .var "weight_reg", 7 0;
L_0x6000007fec60 .extend/s 16, v0x6000004ded00_0;
L_0x6000007fed00 .extend/s 16, v0x6000004df3c0_0;
L_0x6000007feda0 .arith/mult 16, L_0x6000007fec60, L_0x6000007fed00;
L_0x6000007fee40 .part L_0x6000007feda0, 15, 1;
LS_0x6000007feee0_0_0 .concat [ 1 1 1 1], L_0x6000007fee40, L_0x6000007fee40, L_0x6000007fee40, L_0x6000007fee40;
LS_0x6000007feee0_0_4 .concat [ 1 1 1 1], L_0x6000007fee40, L_0x6000007fee40, L_0x6000007fee40, L_0x6000007fee40;
LS_0x6000007feee0_0_8 .concat [ 1 1 1 1], L_0x6000007fee40, L_0x6000007fee40, L_0x6000007fee40, L_0x6000007fee40;
LS_0x6000007feee0_0_12 .concat [ 1 1 1 1], L_0x6000007fee40, L_0x6000007fee40, L_0x6000007fee40, L_0x6000007fee40;
L_0x6000007feee0 .concat [ 4 4 4 4], LS_0x6000007feee0_0_0, LS_0x6000007feee0_0_4, LS_0x6000007feee0_0_8, LS_0x6000007feee0_0_12;
L_0x6000007fef80 .concat [ 16 16 0 0], L_0x6000007feda0, L_0x6000007feee0;
S_0x132e1c410 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x132e0baa0;
 .timescale 0 0;
P_0x6000023a3000 .param/l "col" 1 7 214, +C4<010>;
L_0x600001ded880 .functor AND 1, v0x6000004be910_0, L_0x6000007ff0c0, C4<1>, C4<1>;
L_0x600001ded8f0 .functor AND 1, L_0x6000007ff2a0, v0x6000004bd3b0_0, C4<1>, C4<1>;
L_0x600001ded960 .functor OR 1, L_0x6000007ff200, L_0x600001ded8f0, C4<0>, C4<0>;
L_0x600001ded9d0 .functor AND 1, L_0x13809a4a0, L_0x600001ded960, C4<1>, C4<1>;
L_0x600001deda40 .functor AND 1, L_0x600001ded9d0, L_0x6000007ff3e0, C4<1>, C4<1>;
v0x6000004d0a20_0 .net *"_ivl_0", 3 0, L_0x6000007ff020;  1 drivers
L_0x138098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000004d0ab0_0 .net/2u *"_ivl_11", 2 0, L_0x138098a78;  1 drivers
v0x6000004d0b40_0 .net *"_ivl_13", 0 0, L_0x6000007ff200;  1 drivers
L_0x138098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000004d0bd0_0 .net/2u *"_ivl_15", 2 0, L_0x138098ac0;  1 drivers
v0x6000004d0c60_0 .net *"_ivl_17", 0 0, L_0x6000007ff2a0;  1 drivers
v0x6000004d0cf0_0 .net *"_ivl_20", 0 0, L_0x600001ded8f0;  1 drivers
v0x6000004d0d80_0 .net *"_ivl_22", 0 0, L_0x600001ded960;  1 drivers
v0x6000004d0e10_0 .net *"_ivl_24", 0 0, L_0x600001ded9d0;  1 drivers
v0x6000004d0ea0_0 .net *"_ivl_25", 31 0, L_0x6000007ff340;  1 drivers
L_0x138098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004d0f30_0 .net *"_ivl_28", 15 0, L_0x138098b08;  1 drivers
L_0x138098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004d0fc0_0 .net/2u *"_ivl_29", 31 0, L_0x138098b50;  1 drivers
L_0x1380989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000004d1050_0 .net *"_ivl_3", 1 0, L_0x1380989e8;  1 drivers
v0x6000004d10e0_0 .net *"_ivl_31", 0 0, L_0x6000007ff3e0;  1 drivers
L_0x138098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000004d1170_0 .net/2u *"_ivl_4", 3 0, L_0x138098a30;  1 drivers
v0x6000004d1200_0 .net *"_ivl_6", 0 0, L_0x6000007ff0c0;  1 drivers
v0x6000004d1290_0 .net "do_clear", 0 0, L_0x600001deda40;  1 drivers
v0x6000004d1320_0 .net "load_weight", 0 0, L_0x600001ded880;  1 drivers
v0x6000004d13b0_0 .net "weight_in", 7 0, L_0x6000007ff160;  1 drivers
L_0x6000007ff020 .concat [ 2 2 0 0], v0x6000004be880_0, L_0x1380989e8;
L_0x6000007ff0c0 .cmp/eq 4, L_0x6000007ff020, L_0x138098a30;
L_0x6000007ff200 .cmp/eq 3, v0x6000004c4ab0_0, L_0x138098a78;
L_0x6000007ff2a0 .cmp/eq 3, v0x6000004c4ab0_0, L_0x138098ac0;
L_0x6000007ff340 .concat [ 16 16 0 0], v0x6000004c41b0_0, L_0x138098b08;
L_0x6000007ff3e0 .cmp/eq 32, L_0x6000007ff340, L_0x138098b50;
S_0x132e0ff40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x132e1c410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000018e2880 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000018e28c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000004dfe70_0 .net *"_ivl_11", 0 0, L_0x6000007ff660;  1 drivers
v0x6000004dff00_0 .net *"_ivl_12", 15 0, L_0x6000007ff700;  1 drivers
v0x6000004d0000_0 .net/s *"_ivl_4", 15 0, L_0x6000007ff480;  1 drivers
v0x6000004d0090_0 .net/s *"_ivl_6", 15 0, L_0x6000007ff520;  1 drivers
v0x6000004d0120_0 .net/s "a_signed", 7 0, v0x6000004d02d0_0;  1 drivers
v0x6000004d01b0_0 .net "act_in", 7 0, v0x6000004dec70_0;  alias, 1 drivers
v0x6000004d0240_0 .var "act_out", 7 0;
v0x6000004d02d0_0 .var "act_reg", 7 0;
v0x6000004d0360_0 .net "clear_acc", 0 0, L_0x600001deda40;  alias, 1 drivers
v0x6000004d03f0_0 .net "clk", 0 0, v0x6000004bf600_0;  alias, 1 drivers
v0x6000004d0480_0 .net "enable", 0 0, L_0x600001dea300;  alias, 1 drivers
v0x6000004d0510_0 .net "load_weight", 0 0, L_0x600001ded880;  alias, 1 drivers
v0x6000004d05a0_0 .net/s "product", 15 0, L_0x6000007ff5c0;  1 drivers
v0x6000004d0630_0 .net/s "product_ext", 31 0, L_0x6000007ff7a0;  1 drivers
v0x6000004d06c0_0 .net "psum_in", 31 0, L_0x1380985f8;  alias, 1 drivers
v0x6000004d0750_0 .var "psum_out", 31 0;
v0x6000004d07e0_0 .net "rst_n", 0 0, v0x6000004bfcc0_0;  alias, 1 drivers
v0x6000004d0870_0 .net/s "w_signed", 7 0, v0x6000004d0990_0;  1 drivers
v0x6000004d0900_0 .net "weight_in", 7 0, L_0x6000007ff160;  alias, 1 drivers
v0x6000004d0990_0 .var "weight_reg", 7 0;
L_0x6000007ff480 .extend/s 16, v0x6000004d02d0_0;
L_0x6000007ff520 .extend/s 16, v0x6000004d0990_0;
L_0x6000007ff5c0 .arith/mult 16, L_0x6000007ff480, L_0x6000007ff520;
L_0x6000007ff660 .part L_0x6000007ff5c0, 15, 1;
LS_0x6000007ff700_0_0 .concat [ 1 1 1 1], L_0x6000007ff660, L_0x6000007ff660, L_0x6000007ff660, L_0x6000007ff660;
LS_0x6000007ff700_0_4 .concat [ 1 1 1 1], L_0x6000007ff660, L_0x6000007ff660, L_0x6000007ff660, L_0x6000007ff660;
LS_0x6000007ff700_0_8 .concat [ 1 1 1 1], L_0x6000007ff660, L_0x6000007ff660, L_0x6000007ff660, L_0x6000007ff660;
LS_0x6000007ff700_0_12 .concat [ 1 1 1 1], L_0x6000007ff660, L_0x6000007ff660, L_0x6000007ff660, L_0x6000007ff660;
L_0x6000007ff700 .concat [ 4 4 4 4], LS_0x6000007ff700_0_0, LS_0x6000007ff700_0_4, LS_0x6000007ff700_0_8, LS_0x6000007ff700_0_12;
L_0x6000007ff7a0 .concat [ 16 16 0 0], L_0x6000007ff5c0, L_0x6000007ff700;
S_0x132e100b0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x132e0baa0;
 .timescale 0 0;
P_0x6000023a2ec0 .param/l "col" 1 7 214, +C4<011>;
L_0x600001dedb90 .functor AND 1, v0x6000004be910_0, L_0x6000007ff8e0, C4<1>, C4<1>;
L_0x600001dedc00 .functor AND 1, L_0x6000007ffac0, v0x6000004bd3b0_0, C4<1>, C4<1>;
L_0x600001dedc70 .functor OR 1, L_0x6000007ffa20, L_0x600001dedc00, C4<0>, C4<0>;
L_0x600001dedce0 .functor AND 1, L_0x13809a4a0, L_0x600001dedc70, C4<1>, C4<1>;
L_0x600001dedd50 .functor AND 1, L_0x600001dedce0, L_0x6000007ffc00, C4<1>, C4<1>;
v0x6000004d1f80_0 .net *"_ivl_0", 3 0, L_0x6000007ff840;  1 drivers
L_0x138098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000004d2010_0 .net/2u *"_ivl_11", 2 0, L_0x138098c28;  1 drivers
v0x6000004d20a0_0 .net *"_ivl_13", 0 0, L_0x6000007ffa20;  1 drivers
L_0x138098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000004d2130_0 .net/2u *"_ivl_15", 2 0, L_0x138098c70;  1 drivers
v0x6000004d21c0_0 .net *"_ivl_17", 0 0, L_0x6000007ffac0;  1 drivers
v0x6000004d2250_0 .net *"_ivl_20", 0 0, L_0x600001dedc00;  1 drivers
v0x6000004d22e0_0 .net *"_ivl_22", 0 0, L_0x600001dedc70;  1 drivers
v0x6000004d2370_0 .net *"_ivl_24", 0 0, L_0x600001dedce0;  1 drivers
v0x6000004d2400_0 .net *"_ivl_25", 31 0, L_0x6000007ffb60;  1 drivers
L_0x138098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004d2490_0 .net *"_ivl_28", 15 0, L_0x138098cb8;  1 drivers
L_0x138098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004d2520_0 .net/2u *"_ivl_29", 31 0, L_0x138098d00;  1 drivers
L_0x138098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000004d25b0_0 .net *"_ivl_3", 1 0, L_0x138098b98;  1 drivers
v0x6000004d2640_0 .net *"_ivl_31", 0 0, L_0x6000007ffc00;  1 drivers
L_0x138098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000004d26d0_0 .net/2u *"_ivl_4", 3 0, L_0x138098be0;  1 drivers
v0x6000004d2760_0 .net *"_ivl_6", 0 0, L_0x6000007ff8e0;  1 drivers
v0x6000004d27f0_0 .net "do_clear", 0 0, L_0x600001dedd50;  1 drivers
v0x6000004d2880_0 .net "load_weight", 0 0, L_0x600001dedb90;  1 drivers
v0x6000004d2910_0 .net "weight_in", 7 0, L_0x6000007ff980;  1 drivers
L_0x6000007ff840 .concat [ 2 2 0 0], v0x6000004be880_0, L_0x138098b98;
L_0x6000007ff8e0 .cmp/eq 4, L_0x6000007ff840, L_0x138098be0;
L_0x6000007ffa20 .cmp/eq 3, v0x6000004c4ab0_0, L_0x138098c28;
L_0x6000007ffac0 .cmp/eq 3, v0x6000004c4ab0_0, L_0x138098c70;
L_0x6000007ffb60 .concat [ 16 16 0 0], v0x6000004c41b0_0, L_0x138098cb8;
L_0x6000007ffc00 .cmp/eq 32, L_0x6000007ffb60, L_0x138098d00;
S_0x132e04b10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x132e100b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000018e2a00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000018e2a40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000004d1440_0 .net *"_ivl_11", 0 0, L_0x6000007ffe80;  1 drivers
v0x6000004d14d0_0 .net *"_ivl_12", 15 0, L_0x6000007fff20;  1 drivers
v0x6000004d1560_0 .net/s *"_ivl_4", 15 0, L_0x6000007ffca0;  1 drivers
v0x6000004d15f0_0 .net/s *"_ivl_6", 15 0, L_0x6000007ffd40;  1 drivers
v0x6000004d1680_0 .net/s "a_signed", 7 0, v0x6000004d1830_0;  1 drivers
v0x6000004d1710_0 .net "act_in", 7 0, v0x6000004d0240_0;  alias, 1 drivers
v0x6000004d17a0_0 .var "act_out", 7 0;
v0x6000004d1830_0 .var "act_reg", 7 0;
v0x6000004d18c0_0 .net "clear_acc", 0 0, L_0x600001dedd50;  alias, 1 drivers
v0x6000004d1950_0 .net "clk", 0 0, v0x6000004bf600_0;  alias, 1 drivers
v0x6000004d19e0_0 .net "enable", 0 0, L_0x600001dea300;  alias, 1 drivers
v0x6000004d1a70_0 .net "load_weight", 0 0, L_0x600001dedb90;  alias, 1 drivers
v0x6000004d1b00_0 .net/s "product", 15 0, L_0x6000007ffde0;  1 drivers
v0x6000004d1b90_0 .net/s "product_ext", 31 0, L_0x6000007f88c0;  1 drivers
v0x6000004d1c20_0 .net "psum_in", 31 0, L_0x138098640;  alias, 1 drivers
v0x6000004d1cb0_0 .var "psum_out", 31 0;
v0x6000004d1d40_0 .net "rst_n", 0 0, v0x6000004bfcc0_0;  alias, 1 drivers
v0x6000004d1dd0_0 .net/s "w_signed", 7 0, v0x6000004d1ef0_0;  1 drivers
v0x6000004d1e60_0 .net "weight_in", 7 0, L_0x6000007ff980;  alias, 1 drivers
v0x6000004d1ef0_0 .var "weight_reg", 7 0;
L_0x6000007ffca0 .extend/s 16, v0x6000004d1830_0;
L_0x6000007ffd40 .extend/s 16, v0x6000004d1ef0_0;
L_0x6000007ffde0 .arith/mult 16, L_0x6000007ffca0, L_0x6000007ffd40;
L_0x6000007ffe80 .part L_0x6000007ffde0, 15, 1;
LS_0x6000007fff20_0_0 .concat [ 1 1 1 1], L_0x6000007ffe80, L_0x6000007ffe80, L_0x6000007ffe80, L_0x6000007ffe80;
LS_0x6000007fff20_0_4 .concat [ 1 1 1 1], L_0x6000007ffe80, L_0x6000007ffe80, L_0x6000007ffe80, L_0x6000007ffe80;
LS_0x6000007fff20_0_8 .concat [ 1 1 1 1], L_0x6000007ffe80, L_0x6000007ffe80, L_0x6000007ffe80, L_0x6000007ffe80;
LS_0x6000007fff20_0_12 .concat [ 1 1 1 1], L_0x6000007ffe80, L_0x6000007ffe80, L_0x6000007ffe80, L_0x6000007ffe80;
L_0x6000007fff20 .concat [ 4 4 4 4], LS_0x6000007fff20_0_0, LS_0x6000007fff20_0_4, LS_0x6000007fff20_0_8, LS_0x6000007fff20_0_12;
L_0x6000007f88c0 .concat [ 16 16 0 0], L_0x6000007ffde0, L_0x6000007fff20;
S_0x132e04c80 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x132e95890;
 .timescale 0 0;
P_0x6000023a31c0 .param/l "row" 1 7 213, +C4<01>;
S_0x132e15d20 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x132e04c80;
 .timescale 0 0;
P_0x6000023a3240 .param/l "col" 1 7 214, +C4<00>;
L_0x600001dedea0 .functor AND 1, v0x6000004be910_0, L_0x6000007f8a00, C4<1>, C4<1>;
L_0x600001dedf80 .functor AND 1, L_0x6000007f86e0, v0x6000004bd3b0_0, C4<1>, C4<1>;
L_0x600001dedff0 .functor OR 1, L_0x6000007f8640, L_0x600001dedf80, C4<0>, C4<0>;
L_0x600001dee060 .functor AND 1, L_0x13809a4a0, L_0x600001dedff0, C4<1>, C4<1>;
L_0x600001dee0d0 .functor AND 1, L_0x600001dee060, L_0x6000007fb700, C4<1>, C4<1>;
v0x6000004d34e0_0 .net *"_ivl_0", 2 0, L_0x6000007f8960;  1 drivers
L_0x138098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000004d3570_0 .net/2u *"_ivl_11", 2 0, L_0x138098dd8;  1 drivers
v0x6000004d3600_0 .net *"_ivl_13", 0 0, L_0x6000007f8640;  1 drivers
L_0x138098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000004d3690_0 .net/2u *"_ivl_15", 2 0, L_0x138098e20;  1 drivers
v0x6000004d3720_0 .net *"_ivl_17", 0 0, L_0x6000007f86e0;  1 drivers
v0x6000004d37b0_0 .net *"_ivl_20", 0 0, L_0x600001dedf80;  1 drivers
v0x6000004d3840_0 .net *"_ivl_22", 0 0, L_0x600001dedff0;  1 drivers
v0x6000004d38d0_0 .net *"_ivl_24", 0 0, L_0x600001dee060;  1 drivers
v0x6000004d3960_0 .net *"_ivl_25", 31 0, L_0x6000007f8780;  1 drivers
L_0x138098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004d39f0_0 .net *"_ivl_28", 15 0, L_0x138098e68;  1 drivers
L_0x138098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004d3a80_0 .net/2u *"_ivl_29", 31 0, L_0x138098eb0;  1 drivers
L_0x138098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000004d3b10_0 .net *"_ivl_3", 0 0, L_0x138098d48;  1 drivers
v0x6000004d3ba0_0 .net *"_ivl_31", 0 0, L_0x6000007fb700;  1 drivers
L_0x138098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000004d3c30_0 .net/2u *"_ivl_4", 2 0, L_0x138098d90;  1 drivers
v0x6000004d3cc0_0 .net *"_ivl_6", 0 0, L_0x6000007f8a00;  1 drivers
v0x6000004d3d50_0 .net "do_clear", 0 0, L_0x600001dee0d0;  1 drivers
v0x6000004d3de0_0 .net "load_weight", 0 0, L_0x600001dedea0;  1 drivers
v0x6000004d3e70_0 .net "weight_in", 7 0, L_0x6000007f8aa0;  1 drivers
L_0x6000007f8960 .concat [ 2 1 0 0], v0x6000004be880_0, L_0x138098d48;
L_0x6000007f8a00 .cmp/eq 3, L_0x6000007f8960, L_0x138098d90;
L_0x6000007f8640 .cmp/eq 3, v0x6000004c4ab0_0, L_0x138098dd8;
L_0x6000007f86e0 .cmp/eq 3, v0x6000004c4ab0_0, L_0x138098e20;
L_0x6000007f8780 .concat [ 16 16 0 0], v0x6000004c41b0_0, L_0x138098e68;
L_0x6000007fb700 .cmp/eq 32, L_0x6000007f8780, L_0x138098eb0;
S_0x132e15e90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x132e15d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000018e2a80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000018e2ac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000004d29a0_0 .net *"_ivl_11", 0 0, L_0x6000007fbd40;  1 drivers
v0x6000004d2a30_0 .net *"_ivl_12", 15 0, L_0x6000007fb8e0;  1 drivers
v0x6000004d2ac0_0 .net/s *"_ivl_4", 15 0, L_0x6000007fb7a0;  1 drivers
v0x6000004d2b50_0 .net/s *"_ivl_6", 15 0, L_0x6000007fbe80;  1 drivers
v0x6000004d2be0_0 .net/s "a_signed", 7 0, v0x6000004d2d90_0;  1 drivers
v0x6000004d2c70_0 .net "act_in", 7 0, L_0x600001ded110;  alias, 1 drivers
v0x6000004d2d00_0 .var "act_out", 7 0;
v0x6000004d2d90_0 .var "act_reg", 7 0;
v0x6000004d2e20_0 .net "clear_acc", 0 0, L_0x600001dee0d0;  alias, 1 drivers
v0x6000004d2eb0_0 .net "clk", 0 0, v0x6000004bf600_0;  alias, 1 drivers
v0x6000004d2f40_0 .net "enable", 0 0, L_0x600001dea300;  alias, 1 drivers
v0x6000004d2fd0_0 .net "load_weight", 0 0, L_0x600001dedea0;  alias, 1 drivers
v0x6000004d3060_0 .net/s "product", 15 0, L_0x6000007fb840;  1 drivers
v0x6000004d30f0_0 .net/s "product_ext", 31 0, L_0x6000007fbc00;  1 drivers
v0x6000004d3180_0 .net "psum_in", 31 0, v0x6000004ddc20_0;  alias, 1 drivers
v0x6000004d3210_0 .var "psum_out", 31 0;
v0x6000004d32a0_0 .net "rst_n", 0 0, v0x6000004bfcc0_0;  alias, 1 drivers
v0x6000004d3330_0 .net/s "w_signed", 7 0, v0x6000004d3450_0;  1 drivers
v0x6000004d33c0_0 .net "weight_in", 7 0, L_0x6000007f8aa0;  alias, 1 drivers
v0x6000004d3450_0 .var "weight_reg", 7 0;
L_0x6000007fb7a0 .extend/s 16, v0x6000004d2d90_0;
L_0x6000007fbe80 .extend/s 16, v0x6000004d3450_0;
L_0x6000007fb840 .arith/mult 16, L_0x6000007fb7a0, L_0x6000007fbe80;
L_0x6000007fbd40 .part L_0x6000007fb840, 15, 1;
LS_0x6000007fb8e0_0_0 .concat [ 1 1 1 1], L_0x6000007fbd40, L_0x6000007fbd40, L_0x6000007fbd40, L_0x6000007fbd40;
LS_0x6000007fb8e0_0_4 .concat [ 1 1 1 1], L_0x6000007fbd40, L_0x6000007fbd40, L_0x6000007fbd40, L_0x6000007fbd40;
LS_0x6000007fb8e0_0_8 .concat [ 1 1 1 1], L_0x6000007fbd40, L_0x6000007fbd40, L_0x6000007fbd40, L_0x6000007fbd40;
LS_0x6000007fb8e0_0_12 .concat [ 1 1 1 1], L_0x6000007fbd40, L_0x6000007fbd40, L_0x6000007fbd40, L_0x6000007fbd40;
L_0x6000007fb8e0 .concat [ 4 4 4 4], LS_0x6000007fb8e0_0_0, LS_0x6000007fb8e0_0_4, LS_0x6000007fb8e0_0_8, LS_0x6000007fb8e0_0_12;
L_0x6000007fbc00 .concat [ 16 16 0 0], L_0x6000007fb840, L_0x6000007fb8e0;
S_0x132e97b00 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x132e04c80;
 .timescale 0 0;
P_0x6000023a2e80 .param/l "col" 1 7 214, +C4<01>;
L_0x600001dee220 .functor AND 1, v0x6000004be910_0, L_0x6000007fbac0, C4<1>, C4<1>;
L_0x600001dee290 .functor AND 1, L_0x6000007fb480, v0x6000004bd3b0_0, C4<1>, C4<1>;
L_0x600001dee300 .functor OR 1, L_0x6000007fb660, L_0x600001dee290, C4<0>, C4<0>;
L_0x600001dee370 .functor AND 1, L_0x13809a4a0, L_0x600001dee300, C4<1>, C4<1>;
L_0x600001dee3e0 .functor AND 1, L_0x600001dee370, L_0x6000007fb340, C4<1>, C4<1>;
v0x6000004d4ab0_0 .net *"_ivl_0", 2 0, L_0x6000007fb980;  1 drivers
L_0x138098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000004d4b40_0 .net/2u *"_ivl_11", 2 0, L_0x138098f88;  1 drivers
v0x6000004d4bd0_0 .net *"_ivl_13", 0 0, L_0x6000007fb660;  1 drivers
L_0x138098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000004d4c60_0 .net/2u *"_ivl_15", 2 0, L_0x138098fd0;  1 drivers
v0x6000004d4cf0_0 .net *"_ivl_17", 0 0, L_0x6000007fb480;  1 drivers
v0x6000004d4d80_0 .net *"_ivl_20", 0 0, L_0x600001dee290;  1 drivers
v0x6000004d4e10_0 .net *"_ivl_22", 0 0, L_0x600001dee300;  1 drivers
v0x6000004d4ea0_0 .net *"_ivl_24", 0 0, L_0x600001dee370;  1 drivers
v0x6000004d4f30_0 .net *"_ivl_25", 31 0, L_0x6000007fb520;  1 drivers
L_0x138099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004d4fc0_0 .net *"_ivl_28", 15 0, L_0x138099018;  1 drivers
L_0x138099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004d5050_0 .net/2u *"_ivl_29", 31 0, L_0x138099060;  1 drivers
L_0x138098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000004d50e0_0 .net *"_ivl_3", 0 0, L_0x138098ef8;  1 drivers
v0x6000004d5170_0 .net *"_ivl_31", 0 0, L_0x6000007fb340;  1 drivers
L_0x138098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000004d5200_0 .net/2u *"_ivl_4", 2 0, L_0x138098f40;  1 drivers
v0x6000004d5290_0 .net *"_ivl_6", 0 0, L_0x6000007fbac0;  1 drivers
v0x6000004d5320_0 .net "do_clear", 0 0, L_0x600001dee3e0;  1 drivers
v0x6000004d53b0_0 .net "load_weight", 0 0, L_0x600001dee220;  1 drivers
v0x6000004d5440_0 .net "weight_in", 7 0, L_0x6000007fb5c0;  1 drivers
L_0x6000007fb980 .concat [ 2 1 0 0], v0x6000004be880_0, L_0x138098ef8;
L_0x6000007fbac0 .cmp/eq 3, L_0x6000007fb980, L_0x138098f40;
L_0x6000007fb660 .cmp/eq 3, v0x6000004c4ab0_0, L_0x138098f88;
L_0x6000007fb480 .cmp/eq 3, v0x6000004c4ab0_0, L_0x138098fd0;
L_0x6000007fb520 .concat [ 16 16 0 0], v0x6000004c41b0_0, L_0x138099018;
L_0x6000007fb340 .cmp/eq 32, L_0x6000007fb520, L_0x138099060;
S_0x132e97c70 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x132e97b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000018e2b00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000018e2b40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000004d3f00_0 .net *"_ivl_11", 0 0, L_0x6000007fb0c0;  1 drivers
v0x6000004d4000_0 .net *"_ivl_12", 15 0, L_0x6000007fb160;  1 drivers
v0x6000004d4090_0 .net/s *"_ivl_4", 15 0, L_0x6000007fb3e0;  1 drivers
v0x6000004d4120_0 .net/s *"_ivl_6", 15 0, L_0x6000007fb200;  1 drivers
v0x6000004d41b0_0 .net/s "a_signed", 7 0, v0x6000004d4360_0;  1 drivers
v0x6000004d4240_0 .net "act_in", 7 0, v0x6000004d2d00_0;  alias, 1 drivers
v0x6000004d42d0_0 .var "act_out", 7 0;
v0x6000004d4360_0 .var "act_reg", 7 0;
v0x6000004d43f0_0 .net "clear_acc", 0 0, L_0x600001dee3e0;  alias, 1 drivers
v0x6000004d4480_0 .net "clk", 0 0, v0x6000004bf600_0;  alias, 1 drivers
v0x6000004d4510_0 .net "enable", 0 0, L_0x600001dea300;  alias, 1 drivers
v0x6000004d45a0_0 .net "load_weight", 0 0, L_0x600001dee220;  alias, 1 drivers
v0x6000004d4630_0 .net/s "product", 15 0, L_0x6000007fb2a0;  1 drivers
v0x6000004d46c0_0 .net/s "product_ext", 31 0, L_0x6000007faf80;  1 drivers
v0x6000004d4750_0 .net "psum_in", 31 0, v0x6000004df180_0;  alias, 1 drivers
v0x6000004d47e0_0 .var "psum_out", 31 0;
v0x6000004d4870_0 .net "rst_n", 0 0, v0x6000004bfcc0_0;  alias, 1 drivers
v0x6000004d4900_0 .net/s "w_signed", 7 0, v0x6000004d4a20_0;  1 drivers
v0x6000004d4990_0 .net "weight_in", 7 0, L_0x6000007fb5c0;  alias, 1 drivers
v0x6000004d4a20_0 .var "weight_reg", 7 0;
L_0x6000007fb3e0 .extend/s 16, v0x6000004d4360_0;
L_0x6000007fb200 .extend/s 16, v0x6000004d4a20_0;
L_0x6000007fb2a0 .arith/mult 16, L_0x6000007fb3e0, L_0x6000007fb200;
L_0x6000007fb0c0 .part L_0x6000007fb2a0, 15, 1;
LS_0x6000007fb160_0_0 .concat [ 1 1 1 1], L_0x6000007fb0c0, L_0x6000007fb0c0, L_0x6000007fb0c0, L_0x6000007fb0c0;
LS_0x6000007fb160_0_4 .concat [ 1 1 1 1], L_0x6000007fb0c0, L_0x6000007fb0c0, L_0x6000007fb0c0, L_0x6000007fb0c0;
LS_0x6000007fb160_0_8 .concat [ 1 1 1 1], L_0x6000007fb0c0, L_0x6000007fb0c0, L_0x6000007fb0c0, L_0x6000007fb0c0;
LS_0x6000007fb160_0_12 .concat [ 1 1 1 1], L_0x6000007fb0c0, L_0x6000007fb0c0, L_0x6000007fb0c0, L_0x6000007fb0c0;
L_0x6000007fb160 .concat [ 4 4 4 4], LS_0x6000007fb160_0_0, LS_0x6000007fb160_0_4, LS_0x6000007fb160_0_8, LS_0x6000007fb160_0_12;
L_0x6000007faf80 .concat [ 16 16 0 0], L_0x6000007fb2a0, L_0x6000007fb160;
S_0x132e92140 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x132e04c80;
 .timescale 0 0;
P_0x6000023a3400 .param/l "col" 1 7 214, +C4<010>;
L_0x600001dee530 .functor AND 1, v0x6000004be910_0, L_0x6000007fae40, C4<1>, C4<1>;
L_0x600001dedf10 .functor AND 1, L_0x6000007fabc0, v0x6000004bd3b0_0, C4<1>, C4<1>;
L_0x600001dee5a0 .functor OR 1, L_0x6000007fab20, L_0x600001dedf10, C4<0>, C4<0>;
L_0x600001dee610 .functor AND 1, L_0x13809a4a0, L_0x600001dee5a0, C4<1>, C4<1>;
L_0x600001dee680 .functor AND 1, L_0x600001dee610, L_0x6000007fa6c0, C4<1>, C4<1>;
v0x6000004d6010_0 .net *"_ivl_0", 3 0, L_0x6000007fb020;  1 drivers
L_0x138099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000004d60a0_0 .net/2u *"_ivl_11", 2 0, L_0x138099138;  1 drivers
v0x6000004d6130_0 .net *"_ivl_13", 0 0, L_0x6000007fab20;  1 drivers
L_0x138099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000004d61c0_0 .net/2u *"_ivl_15", 2 0, L_0x138099180;  1 drivers
v0x6000004d6250_0 .net *"_ivl_17", 0 0, L_0x6000007fabc0;  1 drivers
v0x6000004d62e0_0 .net *"_ivl_20", 0 0, L_0x600001dedf10;  1 drivers
v0x6000004d6370_0 .net *"_ivl_22", 0 0, L_0x600001dee5a0;  1 drivers
v0x6000004d6400_0 .net *"_ivl_24", 0 0, L_0x600001dee610;  1 drivers
v0x6000004d6490_0 .net *"_ivl_25", 31 0, L_0x6000007fa620;  1 drivers
L_0x1380991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004d6520_0 .net *"_ivl_28", 15 0, L_0x1380991c8;  1 drivers
L_0x138099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004d65b0_0 .net/2u *"_ivl_29", 31 0, L_0x138099210;  1 drivers
L_0x1380990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000004d6640_0 .net *"_ivl_3", 1 0, L_0x1380990a8;  1 drivers
v0x6000004d66d0_0 .net *"_ivl_31", 0 0, L_0x6000007fa6c0;  1 drivers
L_0x1380990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000004d6760_0 .net/2u *"_ivl_4", 3 0, L_0x1380990f0;  1 drivers
v0x6000004d67f0_0 .net *"_ivl_6", 0 0, L_0x6000007fae40;  1 drivers
v0x6000004d6880_0 .net "do_clear", 0 0, L_0x600001dee680;  1 drivers
v0x6000004d6910_0 .net "load_weight", 0 0, L_0x600001dee530;  1 drivers
v0x6000004d69a0_0 .net "weight_in", 7 0, L_0x6000007faee0;  1 drivers
L_0x6000007fb020 .concat [ 2 2 0 0], v0x6000004be880_0, L_0x1380990a8;
L_0x6000007fae40 .cmp/eq 4, L_0x6000007fb020, L_0x1380990f0;
L_0x6000007fab20 .cmp/eq 3, v0x6000004c4ab0_0, L_0x138099138;
L_0x6000007fabc0 .cmp/eq 3, v0x6000004c4ab0_0, L_0x138099180;
L_0x6000007fa620 .concat [ 16 16 0 0], v0x6000004c41b0_0, L_0x1380991c8;
L_0x6000007fa6c0 .cmp/eq 32, L_0x6000007fa620, L_0x138099210;
S_0x132e922b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x132e92140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000018e2c00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000018e2c40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000004d54d0_0 .net *"_ivl_11", 0 0, L_0x6000007fa440;  1 drivers
v0x6000004d5560_0 .net *"_ivl_12", 15 0, L_0x6000007fa260;  1 drivers
v0x6000004d55f0_0 .net/s *"_ivl_4", 15 0, L_0x6000007fa4e0;  1 drivers
v0x6000004d5680_0 .net/s *"_ivl_6", 15 0, L_0x6000007fa580;  1 drivers
v0x6000004d5710_0 .net/s "a_signed", 7 0, v0x6000004d58c0_0;  1 drivers
v0x6000004d57a0_0 .net "act_in", 7 0, v0x6000004d42d0_0;  alias, 1 drivers
v0x6000004d5830_0 .var "act_out", 7 0;
v0x6000004d58c0_0 .var "act_reg", 7 0;
v0x6000004d5950_0 .net "clear_acc", 0 0, L_0x600001dee680;  alias, 1 drivers
v0x6000004d59e0_0 .net "clk", 0 0, v0x6000004bf600_0;  alias, 1 drivers
v0x6000004d5a70_0 .net "enable", 0 0, L_0x600001dea300;  alias, 1 drivers
v0x6000004d5b00_0 .net "load_weight", 0 0, L_0x600001dee530;  alias, 1 drivers
v0x6000004d5b90_0 .net/s "product", 15 0, L_0x6000007fa3a0;  1 drivers
v0x6000004d5c20_0 .net/s "product_ext", 31 0, L_0x6000007fa300;  1 drivers
v0x6000004d5cb0_0 .net "psum_in", 31 0, v0x6000004d0750_0;  alias, 1 drivers
v0x6000004d5d40_0 .var "psum_out", 31 0;
v0x6000004d5dd0_0 .net "rst_n", 0 0, v0x6000004bfcc0_0;  alias, 1 drivers
v0x6000004d5e60_0 .net/s "w_signed", 7 0, v0x6000004d5f80_0;  1 drivers
v0x6000004d5ef0_0 .net "weight_in", 7 0, L_0x6000007faee0;  alias, 1 drivers
v0x6000004d5f80_0 .var "weight_reg", 7 0;
L_0x6000007fa4e0 .extend/s 16, v0x6000004d58c0_0;
L_0x6000007fa580 .extend/s 16, v0x6000004d5f80_0;
L_0x6000007fa3a0 .arith/mult 16, L_0x6000007fa4e0, L_0x6000007fa580;
L_0x6000007fa440 .part L_0x6000007fa3a0, 15, 1;
LS_0x6000007fa260_0_0 .concat [ 1 1 1 1], L_0x6000007fa440, L_0x6000007fa440, L_0x6000007fa440, L_0x6000007fa440;
LS_0x6000007fa260_0_4 .concat [ 1 1 1 1], L_0x6000007fa440, L_0x6000007fa440, L_0x6000007fa440, L_0x6000007fa440;
LS_0x6000007fa260_0_8 .concat [ 1 1 1 1], L_0x6000007fa440, L_0x6000007fa440, L_0x6000007fa440, L_0x6000007fa440;
LS_0x6000007fa260_0_12 .concat [ 1 1 1 1], L_0x6000007fa440, L_0x6000007fa440, L_0x6000007fa440, L_0x6000007fa440;
L_0x6000007fa260 .concat [ 4 4 4 4], LS_0x6000007fa260_0_0, LS_0x6000007fa260_0_4, LS_0x6000007fa260_0_8, LS_0x6000007fa260_0_12;
L_0x6000007fa300 .concat [ 16 16 0 0], L_0x6000007fa3a0, L_0x6000007fa260;
S_0x132e8faf0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x132e04c80;
 .timescale 0 0;
P_0x6000023a3500 .param/l "col" 1 7 214, +C4<011>;
L_0x600001dee7d0 .functor AND 1, v0x6000004be910_0, L_0x6000007fa1c0, C4<1>, C4<1>;
L_0x600001dee840 .functor AND 1, L_0x6000007f9ea0, v0x6000004bd3b0_0, C4<1>, C4<1>;
L_0x600001dee8b0 .functor OR 1, L_0x6000007fa080, L_0x600001dee840, C4<0>, C4<0>;
L_0x600001dee920 .functor AND 1, L_0x13809a4a0, L_0x600001dee8b0, C4<1>, C4<1>;
L_0x600001dee990 .functor AND 1, L_0x600001dee920, L_0x6000007f9d60, C4<1>, C4<1>;
v0x6000004d7570_0 .net *"_ivl_0", 3 0, L_0x6000007fa120;  1 drivers
L_0x1380992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000004d7600_0 .net/2u *"_ivl_11", 2 0, L_0x1380992e8;  1 drivers
v0x6000004d7690_0 .net *"_ivl_13", 0 0, L_0x6000007fa080;  1 drivers
L_0x138099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000004d7720_0 .net/2u *"_ivl_15", 2 0, L_0x138099330;  1 drivers
v0x6000004d77b0_0 .net *"_ivl_17", 0 0, L_0x6000007f9ea0;  1 drivers
v0x6000004d7840_0 .net *"_ivl_20", 0 0, L_0x600001dee840;  1 drivers
v0x6000004d78d0_0 .net *"_ivl_22", 0 0, L_0x600001dee8b0;  1 drivers
v0x6000004d7960_0 .net *"_ivl_24", 0 0, L_0x600001dee920;  1 drivers
v0x6000004d79f0_0 .net *"_ivl_25", 31 0, L_0x6000007f9f40;  1 drivers
L_0x138099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004d7a80_0 .net *"_ivl_28", 15 0, L_0x138099378;  1 drivers
L_0x1380993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004d7b10_0 .net/2u *"_ivl_29", 31 0, L_0x1380993c0;  1 drivers
L_0x138099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000004d7ba0_0 .net *"_ivl_3", 1 0, L_0x138099258;  1 drivers
v0x6000004d7c30_0 .net *"_ivl_31", 0 0, L_0x6000007f9d60;  1 drivers
L_0x1380992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000004d7cc0_0 .net/2u *"_ivl_4", 3 0, L_0x1380992a0;  1 drivers
v0x6000004d7d50_0 .net *"_ivl_6", 0 0, L_0x6000007fa1c0;  1 drivers
v0x6000004d7de0_0 .net "do_clear", 0 0, L_0x600001dee990;  1 drivers
v0x6000004d7e70_0 .net "load_weight", 0 0, L_0x600001dee7d0;  1 drivers
v0x6000004d7f00_0 .net "weight_in", 7 0, L_0x6000007f9fe0;  1 drivers
L_0x6000007fa120 .concat [ 2 2 0 0], v0x6000004be880_0, L_0x138099258;
L_0x6000007fa1c0 .cmp/eq 4, L_0x6000007fa120, L_0x1380992a0;
L_0x6000007fa080 .cmp/eq 3, v0x6000004c4ab0_0, L_0x1380992e8;
L_0x6000007f9ea0 .cmp/eq 3, v0x6000004c4ab0_0, L_0x138099330;
L_0x6000007f9f40 .concat [ 16 16 0 0], v0x6000004c41b0_0, L_0x138099378;
L_0x6000007f9d60 .cmp/eq 32, L_0x6000007f9f40, L_0x1380993c0;
S_0x132e8fc60 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x132e8faf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000018e2900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000018e2940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000004d6a30_0 .net *"_ivl_11", 0 0, L_0x6000007f9ae0;  1 drivers
v0x6000004d6ac0_0 .net *"_ivl_12", 15 0, L_0x6000007f9b80;  1 drivers
v0x6000004d6b50_0 .net/s *"_ivl_4", 15 0, L_0x6000007f9e00;  1 drivers
v0x6000004d6be0_0 .net/s *"_ivl_6", 15 0, L_0x6000007f9c20;  1 drivers
v0x6000004d6c70_0 .net/s "a_signed", 7 0, v0x6000004d6e20_0;  1 drivers
v0x6000004d6d00_0 .net "act_in", 7 0, v0x6000004d5830_0;  alias, 1 drivers
v0x6000004d6d90_0 .var "act_out", 7 0;
v0x6000004d6e20_0 .var "act_reg", 7 0;
v0x6000004d6eb0_0 .net "clear_acc", 0 0, L_0x600001dee990;  alias, 1 drivers
v0x6000004d6f40_0 .net "clk", 0 0, v0x6000004bf600_0;  alias, 1 drivers
v0x6000004d6fd0_0 .net "enable", 0 0, L_0x600001dea300;  alias, 1 drivers
v0x6000004d7060_0 .net "load_weight", 0 0, L_0x600001dee7d0;  alias, 1 drivers
v0x6000004d70f0_0 .net/s "product", 15 0, L_0x6000007f9cc0;  1 drivers
v0x6000004d7180_0 .net/s "product_ext", 31 0, L_0x6000007f99a0;  1 drivers
v0x6000004d7210_0 .net "psum_in", 31 0, v0x6000004d1cb0_0;  alias, 1 drivers
v0x6000004d72a0_0 .var "psum_out", 31 0;
v0x6000004d7330_0 .net "rst_n", 0 0, v0x6000004bfcc0_0;  alias, 1 drivers
v0x6000004d73c0_0 .net/s "w_signed", 7 0, v0x6000004d74e0_0;  1 drivers
v0x6000004d7450_0 .net "weight_in", 7 0, L_0x6000007f9fe0;  alias, 1 drivers
v0x6000004d74e0_0 .var "weight_reg", 7 0;
L_0x6000007f9e00 .extend/s 16, v0x6000004d6e20_0;
L_0x6000007f9c20 .extend/s 16, v0x6000004d74e0_0;
L_0x6000007f9cc0 .arith/mult 16, L_0x6000007f9e00, L_0x6000007f9c20;
L_0x6000007f9ae0 .part L_0x6000007f9cc0, 15, 1;
LS_0x6000007f9b80_0_0 .concat [ 1 1 1 1], L_0x6000007f9ae0, L_0x6000007f9ae0, L_0x6000007f9ae0, L_0x6000007f9ae0;
LS_0x6000007f9b80_0_4 .concat [ 1 1 1 1], L_0x6000007f9ae0, L_0x6000007f9ae0, L_0x6000007f9ae0, L_0x6000007f9ae0;
LS_0x6000007f9b80_0_8 .concat [ 1 1 1 1], L_0x6000007f9ae0, L_0x6000007f9ae0, L_0x6000007f9ae0, L_0x6000007f9ae0;
LS_0x6000007f9b80_0_12 .concat [ 1 1 1 1], L_0x6000007f9ae0, L_0x6000007f9ae0, L_0x6000007f9ae0, L_0x6000007f9ae0;
L_0x6000007f9b80 .concat [ 4 4 4 4], LS_0x6000007f9b80_0_0, LS_0x6000007f9b80_0_4, LS_0x6000007f9b80_0_8, LS_0x6000007f9b80_0_12;
L_0x6000007f99a0 .concat [ 16 16 0 0], L_0x6000007f9cc0, L_0x6000007f9b80;
S_0x132e8d4a0 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x132e95890;
 .timescale 0 0;
P_0x6000023a3600 .param/l "row" 1 7 213, +C4<010>;
S_0x132e8d610 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x132e8d4a0;
 .timescale 0 0;
P_0x6000023a3680 .param/l "col" 1 7 214, +C4<00>;
L_0x600001deeae0 .functor AND 1, v0x6000004be910_0, L_0x6000007f9860, C4<1>, C4<1>;
L_0x600001deeb50 .functor AND 1, L_0x6000007f97c0, v0x6000004bd3b0_0, C4<1>, C4<1>;
L_0x600001deebc0 .functor OR 1, L_0x6000007f9720, L_0x600001deeb50, C4<0>, C4<0>;
L_0x600001deec30 .functor AND 1, L_0x13809a4a0, L_0x600001deebc0, C4<1>, C4<1>;
L_0x600001deeca0 .functor AND 1, L_0x600001deec30, L_0x6000007f9680, C4<1>, C4<1>;
v0x6000004c8b40_0 .net *"_ivl_0", 2 0, L_0x6000007f9a40;  1 drivers
L_0x138099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000004c8bd0_0 .net/2u *"_ivl_11", 2 0, L_0x138099498;  1 drivers
v0x6000004c8c60_0 .net *"_ivl_13", 0 0, L_0x6000007f9720;  1 drivers
L_0x1380994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000004c8cf0_0 .net/2u *"_ivl_15", 2 0, L_0x1380994e0;  1 drivers
v0x6000004c8d80_0 .net *"_ivl_17", 0 0, L_0x6000007f97c0;  1 drivers
v0x6000004c8e10_0 .net *"_ivl_20", 0 0, L_0x600001deeb50;  1 drivers
v0x6000004c8ea0_0 .net *"_ivl_22", 0 0, L_0x600001deebc0;  1 drivers
v0x6000004c8f30_0 .net *"_ivl_24", 0 0, L_0x600001deec30;  1 drivers
v0x6000004c8fc0_0 .net *"_ivl_25", 31 0, L_0x6000007f95e0;  1 drivers
L_0x138099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004c9050_0 .net *"_ivl_28", 15 0, L_0x138099528;  1 drivers
L_0x138099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004c90e0_0 .net/2u *"_ivl_29", 31 0, L_0x138099570;  1 drivers
L_0x138099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000004c9170_0 .net *"_ivl_3", 0 0, L_0x138099408;  1 drivers
v0x6000004c9200_0 .net *"_ivl_31", 0 0, L_0x6000007f9680;  1 drivers
L_0x138099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000004c9290_0 .net/2u *"_ivl_4", 2 0, L_0x138099450;  1 drivers
v0x6000004c9320_0 .net *"_ivl_6", 0 0, L_0x6000007f9860;  1 drivers
v0x6000004c93b0_0 .net "do_clear", 0 0, L_0x600001deeca0;  1 drivers
v0x6000004c9440_0 .net "load_weight", 0 0, L_0x600001deeae0;  1 drivers
v0x6000004c94d0_0 .net "weight_in", 7 0, L_0x6000007f9900;  1 drivers
L_0x6000007f9a40 .concat [ 2 1 0 0], v0x6000004be880_0, L_0x138099408;
L_0x6000007f9860 .cmp/eq 3, L_0x6000007f9a40, L_0x138099450;
L_0x6000007f9720 .cmp/eq 3, v0x6000004c4ab0_0, L_0x138099498;
L_0x6000007f97c0 .cmp/eq 3, v0x6000004c4ab0_0, L_0x1380994e0;
L_0x6000007f95e0 .concat [ 16 16 0 0], v0x6000004c41b0_0, L_0x138099528;
L_0x6000007f9680 .cmp/eq 32, L_0x6000007f95e0, L_0x138099570;
S_0x132e8ae50 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x132e8d610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000018e2c80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000018e2cc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000004c8000_0 .net *"_ivl_11", 0 0, L_0x6000007f9400;  1 drivers
v0x6000004c8090_0 .net *"_ivl_12", 15 0, L_0x6000007f9220;  1 drivers
v0x6000004c8120_0 .net/s *"_ivl_4", 15 0, L_0x6000007f94a0;  1 drivers
v0x6000004c81b0_0 .net/s *"_ivl_6", 15 0, L_0x6000007f9540;  1 drivers
v0x6000004c8240_0 .net/s "a_signed", 7 0, v0x6000004c83f0_0;  1 drivers
v0x6000004c82d0_0 .net "act_in", 7 0, L_0x600001ded180;  alias, 1 drivers
v0x6000004c8360_0 .var "act_out", 7 0;
v0x6000004c83f0_0 .var "act_reg", 7 0;
v0x6000004c8480_0 .net "clear_acc", 0 0, L_0x600001deeca0;  alias, 1 drivers
v0x6000004c8510_0 .net "clk", 0 0, v0x6000004bf600_0;  alias, 1 drivers
v0x6000004c85a0_0 .net "enable", 0 0, L_0x600001dea300;  alias, 1 drivers
v0x6000004c8630_0 .net "load_weight", 0 0, L_0x600001deeae0;  alias, 1 drivers
v0x6000004c86c0_0 .net/s "product", 15 0, L_0x6000007f9360;  1 drivers
v0x6000004c8750_0 .net/s "product_ext", 31 0, L_0x6000007f92c0;  1 drivers
v0x6000004c87e0_0 .net "psum_in", 31 0, v0x6000004d3210_0;  alias, 1 drivers
v0x6000004c8870_0 .var "psum_out", 31 0;
v0x6000004c8900_0 .net "rst_n", 0 0, v0x6000004bfcc0_0;  alias, 1 drivers
v0x6000004c8990_0 .net/s "w_signed", 7 0, v0x6000004c8ab0_0;  1 drivers
v0x6000004c8a20_0 .net "weight_in", 7 0, L_0x6000007f9900;  alias, 1 drivers
v0x6000004c8ab0_0 .var "weight_reg", 7 0;
L_0x6000007f94a0 .extend/s 16, v0x6000004c83f0_0;
L_0x6000007f9540 .extend/s 16, v0x6000004c8ab0_0;
L_0x6000007f9360 .arith/mult 16, L_0x6000007f94a0, L_0x6000007f9540;
L_0x6000007f9400 .part L_0x6000007f9360, 15, 1;
LS_0x6000007f9220_0_0 .concat [ 1 1 1 1], L_0x6000007f9400, L_0x6000007f9400, L_0x6000007f9400, L_0x6000007f9400;
LS_0x6000007f9220_0_4 .concat [ 1 1 1 1], L_0x6000007f9400, L_0x6000007f9400, L_0x6000007f9400, L_0x6000007f9400;
LS_0x6000007f9220_0_8 .concat [ 1 1 1 1], L_0x6000007f9400, L_0x6000007f9400, L_0x6000007f9400, L_0x6000007f9400;
LS_0x6000007f9220_0_12 .concat [ 1 1 1 1], L_0x6000007f9400, L_0x6000007f9400, L_0x6000007f9400, L_0x6000007f9400;
L_0x6000007f9220 .concat [ 4 4 4 4], LS_0x6000007f9220_0_0, LS_0x6000007f9220_0_4, LS_0x6000007f9220_0_8, LS_0x6000007f9220_0_12;
L_0x6000007f92c0 .concat [ 16 16 0 0], L_0x6000007f9360, L_0x6000007f9220;
S_0x132e8afc0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x132e8d4a0;
 .timescale 0 0;
P_0x6000023a3780 .param/l "col" 1 7 214, +C4<01>;
L_0x600001deedf0 .functor AND 1, v0x6000004be910_0, L_0x6000007f9180, C4<1>, C4<1>;
L_0x600001deee60 .functor AND 1, L_0x6000007f8e60, v0x6000004bd3b0_0, C4<1>, C4<1>;
L_0x600001deeed0 .functor OR 1, L_0x6000007f9040, L_0x600001deee60, C4<0>, C4<0>;
L_0x600001deef40 .functor AND 1, L_0x13809a4a0, L_0x600001deeed0, C4<1>, C4<1>;
L_0x600001deefb0 .functor AND 1, L_0x600001deef40, L_0x6000007fa9e0, C4<1>, C4<1>;
v0x6000004ca0a0_0 .net *"_ivl_0", 2 0, L_0x6000007f90e0;  1 drivers
L_0x138099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000004ca130_0 .net/2u *"_ivl_11", 2 0, L_0x138099648;  1 drivers
v0x6000004ca1c0_0 .net *"_ivl_13", 0 0, L_0x6000007f9040;  1 drivers
L_0x138099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000004ca250_0 .net/2u *"_ivl_15", 2 0, L_0x138099690;  1 drivers
v0x6000004ca2e0_0 .net *"_ivl_17", 0 0, L_0x6000007f8e60;  1 drivers
v0x6000004ca370_0 .net *"_ivl_20", 0 0, L_0x600001deee60;  1 drivers
v0x6000004ca400_0 .net *"_ivl_22", 0 0, L_0x600001deeed0;  1 drivers
v0x6000004ca490_0 .net *"_ivl_24", 0 0, L_0x600001deef40;  1 drivers
v0x6000004ca520_0 .net *"_ivl_25", 31 0, L_0x6000007f8f00;  1 drivers
L_0x1380996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004ca5b0_0 .net *"_ivl_28", 15 0, L_0x1380996d8;  1 drivers
L_0x138099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004ca640_0 .net/2u *"_ivl_29", 31 0, L_0x138099720;  1 drivers
L_0x1380995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000004ca6d0_0 .net *"_ivl_3", 0 0, L_0x1380995b8;  1 drivers
v0x6000004ca760_0 .net *"_ivl_31", 0 0, L_0x6000007fa9e0;  1 drivers
L_0x138099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000004ca7f0_0 .net/2u *"_ivl_4", 2 0, L_0x138099600;  1 drivers
v0x6000004ca880_0 .net *"_ivl_6", 0 0, L_0x6000007f9180;  1 drivers
v0x6000004ca910_0 .net "do_clear", 0 0, L_0x600001deefb0;  1 drivers
v0x6000004ca9a0_0 .net "load_weight", 0 0, L_0x600001deedf0;  1 drivers
v0x6000004caa30_0 .net "weight_in", 7 0, L_0x6000007f8fa0;  1 drivers
L_0x6000007f90e0 .concat [ 2 1 0 0], v0x6000004be880_0, L_0x1380995b8;
L_0x6000007f9180 .cmp/eq 3, L_0x6000007f90e0, L_0x138099600;
L_0x6000007f9040 .cmp/eq 3, v0x6000004c4ab0_0, L_0x138099648;
L_0x6000007f8e60 .cmp/eq 3, v0x6000004c4ab0_0, L_0x138099690;
L_0x6000007f8f00 .concat [ 16 16 0 0], v0x6000004c41b0_0, L_0x1380996d8;
L_0x6000007fa9e0 .cmp/eq 32, L_0x6000007f8f00, L_0x138099720;
S_0x132e88800 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x132e8afc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000018e2980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000018e29c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000004c9560_0 .net *"_ivl_11", 0 0, L_0x6000007fa760;  1 drivers
v0x6000004c95f0_0 .net *"_ivl_12", 15 0, L_0x6000007fa800;  1 drivers
v0x6000004c9680_0 .net/s *"_ivl_4", 15 0, L_0x6000007faa80;  1 drivers
v0x6000004c9710_0 .net/s *"_ivl_6", 15 0, L_0x6000007fa8a0;  1 drivers
v0x6000004c97a0_0 .net/s "a_signed", 7 0, v0x6000004c9950_0;  1 drivers
v0x6000004c9830_0 .net "act_in", 7 0, v0x6000004c8360_0;  alias, 1 drivers
v0x6000004c98c0_0 .var "act_out", 7 0;
v0x6000004c9950_0 .var "act_reg", 7 0;
v0x6000004c99e0_0 .net "clear_acc", 0 0, L_0x600001deefb0;  alias, 1 drivers
v0x6000004c9a70_0 .net "clk", 0 0, v0x6000004bf600_0;  alias, 1 drivers
v0x6000004c9b00_0 .net "enable", 0 0, L_0x600001dea300;  alias, 1 drivers
v0x6000004c9b90_0 .net "load_weight", 0 0, L_0x600001deedf0;  alias, 1 drivers
v0x6000004c9c20_0 .net/s "product", 15 0, L_0x6000007fa940;  1 drivers
v0x6000004c9cb0_0 .net/s "product_ext", 31 0, L_0x6000007f8b40;  1 drivers
v0x6000004c9d40_0 .net "psum_in", 31 0, v0x6000004d47e0_0;  alias, 1 drivers
v0x6000004c9dd0_0 .var "psum_out", 31 0;
v0x6000004c9e60_0 .net "rst_n", 0 0, v0x6000004bfcc0_0;  alias, 1 drivers
v0x6000004c9ef0_0 .net/s "w_signed", 7 0, v0x6000004ca010_0;  1 drivers
v0x6000004c9f80_0 .net "weight_in", 7 0, L_0x6000007f8fa0;  alias, 1 drivers
v0x6000004ca010_0 .var "weight_reg", 7 0;
L_0x6000007faa80 .extend/s 16, v0x6000004c9950_0;
L_0x6000007fa8a0 .extend/s 16, v0x6000004ca010_0;
L_0x6000007fa940 .arith/mult 16, L_0x6000007faa80, L_0x6000007fa8a0;
L_0x6000007fa760 .part L_0x6000007fa940, 15, 1;
LS_0x6000007fa800_0_0 .concat [ 1 1 1 1], L_0x6000007fa760, L_0x6000007fa760, L_0x6000007fa760, L_0x6000007fa760;
LS_0x6000007fa800_0_4 .concat [ 1 1 1 1], L_0x6000007fa760, L_0x6000007fa760, L_0x6000007fa760, L_0x6000007fa760;
LS_0x6000007fa800_0_8 .concat [ 1 1 1 1], L_0x6000007fa760, L_0x6000007fa760, L_0x6000007fa760, L_0x6000007fa760;
LS_0x6000007fa800_0_12 .concat [ 1 1 1 1], L_0x6000007fa760, L_0x6000007fa760, L_0x6000007fa760, L_0x6000007fa760;
L_0x6000007fa800 .concat [ 4 4 4 4], LS_0x6000007fa800_0_0, LS_0x6000007fa800_0_4, LS_0x6000007fa800_0_8, LS_0x6000007fa800_0_12;
L_0x6000007f8b40 .concat [ 16 16 0 0], L_0x6000007fa940, L_0x6000007fa800;
S_0x132e88970 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x132e8d4a0;
 .timescale 0 0;
P_0x6000023a3880 .param/l "col" 1 7 214, +C4<010>;
L_0x600001def100 .functor AND 1, v0x6000004be910_0, L_0x6000007f8d20, C4<1>, C4<1>;
L_0x600001def170 .functor AND 1, L_0x6000007fbca0, v0x6000004bd3b0_0, C4<1>, C4<1>;
L_0x600001def1e0 .functor OR 1, L_0x6000007fbde0, L_0x600001def170, C4<0>, C4<0>;
L_0x600001def250 .functor AND 1, L_0x13809a4a0, L_0x600001def1e0, C4<1>, C4<1>;
L_0x600001def2c0 .functor AND 1, L_0x600001def250, L_0x6000007fba20, C4<1>, C4<1>;
v0x6000004cb600_0 .net *"_ivl_0", 3 0, L_0x6000007f8be0;  1 drivers
L_0x1380997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000004cb690_0 .net/2u *"_ivl_11", 2 0, L_0x1380997f8;  1 drivers
v0x6000004cb720_0 .net *"_ivl_13", 0 0, L_0x6000007fbde0;  1 drivers
L_0x138099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000004cb7b0_0 .net/2u *"_ivl_15", 2 0, L_0x138099840;  1 drivers
v0x6000004cb840_0 .net *"_ivl_17", 0 0, L_0x6000007fbca0;  1 drivers
v0x6000004cb8d0_0 .net *"_ivl_20", 0 0, L_0x600001def170;  1 drivers
v0x6000004cb960_0 .net *"_ivl_22", 0 0, L_0x600001def1e0;  1 drivers
v0x6000004cb9f0_0 .net *"_ivl_24", 0 0, L_0x600001def250;  1 drivers
v0x6000004cba80_0 .net *"_ivl_25", 31 0, L_0x6000007fbb60;  1 drivers
L_0x138099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004cbb10_0 .net *"_ivl_28", 15 0, L_0x138099888;  1 drivers
L_0x1380998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004cbba0_0 .net/2u *"_ivl_29", 31 0, L_0x1380998d0;  1 drivers
L_0x138099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000004cbc30_0 .net *"_ivl_3", 1 0, L_0x138099768;  1 drivers
v0x6000004cbcc0_0 .net *"_ivl_31", 0 0, L_0x6000007fba20;  1 drivers
L_0x1380997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000004cbd50_0 .net/2u *"_ivl_4", 3 0, L_0x1380997b0;  1 drivers
v0x6000004cbde0_0 .net *"_ivl_6", 0 0, L_0x6000007f8d20;  1 drivers
v0x6000004cbe70_0 .net "do_clear", 0 0, L_0x600001def2c0;  1 drivers
v0x6000004cbf00_0 .net "load_weight", 0 0, L_0x600001def100;  1 drivers
v0x6000004cc000_0 .net "weight_in", 7 0, L_0x6000007f8dc0;  1 drivers
L_0x6000007f8be0 .concat [ 2 2 0 0], v0x6000004be880_0, L_0x138099768;
L_0x6000007f8d20 .cmp/eq 4, L_0x6000007f8be0, L_0x1380997b0;
L_0x6000007fbde0 .cmp/eq 3, v0x6000004c4ab0_0, L_0x1380997f8;
L_0x6000007fbca0 .cmp/eq 3, v0x6000004c4ab0_0, L_0x138099840;
L_0x6000007fbb60 .concat [ 16 16 0 0], v0x6000004c41b0_0, L_0x138099888;
L_0x6000007fba20 .cmp/eq 32, L_0x6000007fbb60, L_0x1380998d0;
S_0x132e861b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x132e88970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000018e2b80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000018e2bc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000004caac0_0 .net *"_ivl_11", 0 0, L_0x6000007f01e0;  1 drivers
v0x6000004cab50_0 .net *"_ivl_12", 15 0, L_0x6000007f0280;  1 drivers
v0x6000004cabe0_0 .net/s *"_ivl_4", 15 0, L_0x6000007f0000;  1 drivers
v0x6000004cac70_0 .net/s *"_ivl_6", 15 0, L_0x6000007f00a0;  1 drivers
v0x6000004cad00_0 .net/s "a_signed", 7 0, v0x6000004caeb0_0;  1 drivers
v0x6000004cad90_0 .net "act_in", 7 0, v0x6000004c98c0_0;  alias, 1 drivers
v0x6000004cae20_0 .var "act_out", 7 0;
v0x6000004caeb0_0 .var "act_reg", 7 0;
v0x6000004caf40_0 .net "clear_acc", 0 0, L_0x600001def2c0;  alias, 1 drivers
v0x6000004cafd0_0 .net "clk", 0 0, v0x6000004bf600_0;  alias, 1 drivers
v0x6000004cb060_0 .net "enable", 0 0, L_0x600001dea300;  alias, 1 drivers
v0x6000004cb0f0_0 .net "load_weight", 0 0, L_0x600001def100;  alias, 1 drivers
v0x6000004cb180_0 .net/s "product", 15 0, L_0x6000007f0140;  1 drivers
v0x6000004cb210_0 .net/s "product_ext", 31 0, L_0x6000007f0320;  1 drivers
v0x6000004cb2a0_0 .net "psum_in", 31 0, v0x6000004d5d40_0;  alias, 1 drivers
v0x6000004cb330_0 .var "psum_out", 31 0;
v0x6000004cb3c0_0 .net "rst_n", 0 0, v0x6000004bfcc0_0;  alias, 1 drivers
v0x6000004cb450_0 .net/s "w_signed", 7 0, v0x6000004cb570_0;  1 drivers
v0x6000004cb4e0_0 .net "weight_in", 7 0, L_0x6000007f8dc0;  alias, 1 drivers
v0x6000004cb570_0 .var "weight_reg", 7 0;
L_0x6000007f0000 .extend/s 16, v0x6000004caeb0_0;
L_0x6000007f00a0 .extend/s 16, v0x6000004cb570_0;
L_0x6000007f0140 .arith/mult 16, L_0x6000007f0000, L_0x6000007f00a0;
L_0x6000007f01e0 .part L_0x6000007f0140, 15, 1;
LS_0x6000007f0280_0_0 .concat [ 1 1 1 1], L_0x6000007f01e0, L_0x6000007f01e0, L_0x6000007f01e0, L_0x6000007f01e0;
LS_0x6000007f0280_0_4 .concat [ 1 1 1 1], L_0x6000007f01e0, L_0x6000007f01e0, L_0x6000007f01e0, L_0x6000007f01e0;
LS_0x6000007f0280_0_8 .concat [ 1 1 1 1], L_0x6000007f01e0, L_0x6000007f01e0, L_0x6000007f01e0, L_0x6000007f01e0;
LS_0x6000007f0280_0_12 .concat [ 1 1 1 1], L_0x6000007f01e0, L_0x6000007f01e0, L_0x6000007f01e0, L_0x6000007f01e0;
L_0x6000007f0280 .concat [ 4 4 4 4], LS_0x6000007f0280_0_0, LS_0x6000007f0280_0_4, LS_0x6000007f0280_0_8, LS_0x6000007f0280_0_12;
L_0x6000007f0320 .concat [ 16 16 0 0], L_0x6000007f0140, L_0x6000007f0280;
S_0x132e86320 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x132e8d4a0;
 .timescale 0 0;
P_0x6000023a3980 .param/l "col" 1 7 214, +C4<011>;
L_0x600001def410 .functor AND 1, v0x6000004be910_0, L_0x6000007f0460, C4<1>, C4<1>;
L_0x600001def480 .functor AND 1, L_0x6000007f0640, v0x6000004bd3b0_0, C4<1>, C4<1>;
L_0x600001def4f0 .functor OR 1, L_0x6000007f05a0, L_0x600001def480, C4<0>, C4<0>;
L_0x600001def560 .functor AND 1, L_0x13809a4a0, L_0x600001def4f0, C4<1>, C4<1>;
L_0x600001def5d0 .functor AND 1, L_0x600001def560, L_0x6000007f0780, C4<1>, C4<1>;
v0x6000004ccbd0_0 .net *"_ivl_0", 3 0, L_0x6000007f03c0;  1 drivers
L_0x1380999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000004ccc60_0 .net/2u *"_ivl_11", 2 0, L_0x1380999a8;  1 drivers
v0x6000004cccf0_0 .net *"_ivl_13", 0 0, L_0x6000007f05a0;  1 drivers
L_0x1380999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000004ccd80_0 .net/2u *"_ivl_15", 2 0, L_0x1380999f0;  1 drivers
v0x6000004cce10_0 .net *"_ivl_17", 0 0, L_0x6000007f0640;  1 drivers
v0x6000004ccea0_0 .net *"_ivl_20", 0 0, L_0x600001def480;  1 drivers
v0x6000004ccf30_0 .net *"_ivl_22", 0 0, L_0x600001def4f0;  1 drivers
v0x6000004ccfc0_0 .net *"_ivl_24", 0 0, L_0x600001def560;  1 drivers
v0x6000004cd050_0 .net *"_ivl_25", 31 0, L_0x6000007f06e0;  1 drivers
L_0x138099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004cd0e0_0 .net *"_ivl_28", 15 0, L_0x138099a38;  1 drivers
L_0x138099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004cd170_0 .net/2u *"_ivl_29", 31 0, L_0x138099a80;  1 drivers
L_0x138099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000004cd200_0 .net *"_ivl_3", 1 0, L_0x138099918;  1 drivers
v0x6000004cd290_0 .net *"_ivl_31", 0 0, L_0x6000007f0780;  1 drivers
L_0x138099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000004cd320_0 .net/2u *"_ivl_4", 3 0, L_0x138099960;  1 drivers
v0x6000004cd3b0_0 .net *"_ivl_6", 0 0, L_0x6000007f0460;  1 drivers
v0x6000004cd440_0 .net "do_clear", 0 0, L_0x600001def5d0;  1 drivers
v0x6000004cd4d0_0 .net "load_weight", 0 0, L_0x600001def410;  1 drivers
v0x6000004cd560_0 .net "weight_in", 7 0, L_0x6000007f0500;  1 drivers
L_0x6000007f03c0 .concat [ 2 2 0 0], v0x6000004be880_0, L_0x138099918;
L_0x6000007f0460 .cmp/eq 4, L_0x6000007f03c0, L_0x138099960;
L_0x6000007f05a0 .cmp/eq 3, v0x6000004c4ab0_0, L_0x1380999a8;
L_0x6000007f0640 .cmp/eq 3, v0x6000004c4ab0_0, L_0x1380999f0;
L_0x6000007f06e0 .concat [ 16 16 0 0], v0x6000004c41b0_0, L_0x138099a38;
L_0x6000007f0780 .cmp/eq 32, L_0x6000007f06e0, L_0x138099a80;
S_0x132e83b60 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x132e86320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000018e2d00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000018e2d40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000004cc090_0 .net *"_ivl_11", 0 0, L_0x6000007f0a00;  1 drivers
v0x6000004cc120_0 .net *"_ivl_12", 15 0, L_0x6000007f0aa0;  1 drivers
v0x6000004cc1b0_0 .net/s *"_ivl_4", 15 0, L_0x6000007f0820;  1 drivers
v0x6000004cc240_0 .net/s *"_ivl_6", 15 0, L_0x6000007f08c0;  1 drivers
v0x6000004cc2d0_0 .net/s "a_signed", 7 0, v0x6000004cc480_0;  1 drivers
v0x6000004cc360_0 .net "act_in", 7 0, v0x6000004cae20_0;  alias, 1 drivers
v0x6000004cc3f0_0 .var "act_out", 7 0;
v0x6000004cc480_0 .var "act_reg", 7 0;
v0x6000004cc510_0 .net "clear_acc", 0 0, L_0x600001def5d0;  alias, 1 drivers
v0x6000004cc5a0_0 .net "clk", 0 0, v0x6000004bf600_0;  alias, 1 drivers
v0x6000004cc630_0 .net "enable", 0 0, L_0x600001dea300;  alias, 1 drivers
v0x6000004cc6c0_0 .net "load_weight", 0 0, L_0x600001def410;  alias, 1 drivers
v0x6000004cc750_0 .net/s "product", 15 0, L_0x6000007f0960;  1 drivers
v0x6000004cc7e0_0 .net/s "product_ext", 31 0, L_0x6000007f0b40;  1 drivers
v0x6000004cc870_0 .net "psum_in", 31 0, v0x6000004d72a0_0;  alias, 1 drivers
v0x6000004cc900_0 .var "psum_out", 31 0;
v0x6000004cc990_0 .net "rst_n", 0 0, v0x6000004bfcc0_0;  alias, 1 drivers
v0x6000004cca20_0 .net/s "w_signed", 7 0, v0x6000004ccb40_0;  1 drivers
v0x6000004ccab0_0 .net "weight_in", 7 0, L_0x6000007f0500;  alias, 1 drivers
v0x6000004ccb40_0 .var "weight_reg", 7 0;
L_0x6000007f0820 .extend/s 16, v0x6000004cc480_0;
L_0x6000007f08c0 .extend/s 16, v0x6000004ccb40_0;
L_0x6000007f0960 .arith/mult 16, L_0x6000007f0820, L_0x6000007f08c0;
L_0x6000007f0a00 .part L_0x6000007f0960, 15, 1;
LS_0x6000007f0aa0_0_0 .concat [ 1 1 1 1], L_0x6000007f0a00, L_0x6000007f0a00, L_0x6000007f0a00, L_0x6000007f0a00;
LS_0x6000007f0aa0_0_4 .concat [ 1 1 1 1], L_0x6000007f0a00, L_0x6000007f0a00, L_0x6000007f0a00, L_0x6000007f0a00;
LS_0x6000007f0aa0_0_8 .concat [ 1 1 1 1], L_0x6000007f0a00, L_0x6000007f0a00, L_0x6000007f0a00, L_0x6000007f0a00;
LS_0x6000007f0aa0_0_12 .concat [ 1 1 1 1], L_0x6000007f0a00, L_0x6000007f0a00, L_0x6000007f0a00, L_0x6000007f0a00;
L_0x6000007f0aa0 .concat [ 4 4 4 4], LS_0x6000007f0aa0_0_0, LS_0x6000007f0aa0_0_4, LS_0x6000007f0aa0_0_8, LS_0x6000007f0aa0_0_12;
L_0x6000007f0b40 .concat [ 16 16 0 0], L_0x6000007f0960, L_0x6000007f0aa0;
S_0x132e83cd0 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x132e95890;
 .timescale 0 0;
P_0x6000023a3a80 .param/l "row" 1 7 213, +C4<011>;
S_0x132e81510 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x132e83cd0;
 .timescale 0 0;
P_0x6000023a3b00 .param/l "col" 1 7 214, +C4<00>;
L_0x600001def720 .functor AND 1, v0x6000004be910_0, L_0x6000007f0c80, C4<1>, C4<1>;
L_0x600001def790 .functor AND 1, L_0x6000007f0e60, v0x6000004bd3b0_0, C4<1>, C4<1>;
L_0x600001def800 .functor OR 1, L_0x6000007f0dc0, L_0x600001def790, C4<0>, C4<0>;
L_0x600001def870 .functor AND 1, L_0x13809a4a0, L_0x600001def800, C4<1>, C4<1>;
L_0x600001def8e0 .functor AND 1, L_0x600001def870, L_0x6000007f0fa0, C4<1>, C4<1>;
v0x6000004ce130_0 .net *"_ivl_0", 2 0, L_0x6000007f0be0;  1 drivers
L_0x138099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000004ce1c0_0 .net/2u *"_ivl_11", 2 0, L_0x138099b58;  1 drivers
v0x6000004ce250_0 .net *"_ivl_13", 0 0, L_0x6000007f0dc0;  1 drivers
L_0x138099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000004ce2e0_0 .net/2u *"_ivl_15", 2 0, L_0x138099ba0;  1 drivers
v0x6000004ce370_0 .net *"_ivl_17", 0 0, L_0x6000007f0e60;  1 drivers
v0x6000004ce400_0 .net *"_ivl_20", 0 0, L_0x600001def790;  1 drivers
v0x6000004ce490_0 .net *"_ivl_22", 0 0, L_0x600001def800;  1 drivers
v0x6000004ce520_0 .net *"_ivl_24", 0 0, L_0x600001def870;  1 drivers
v0x6000004ce5b0_0 .net *"_ivl_25", 31 0, L_0x6000007f0f00;  1 drivers
L_0x138099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004ce640_0 .net *"_ivl_28", 15 0, L_0x138099be8;  1 drivers
L_0x138099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004ce6d0_0 .net/2u *"_ivl_29", 31 0, L_0x138099c30;  1 drivers
L_0x138099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000004ce760_0 .net *"_ivl_3", 0 0, L_0x138099ac8;  1 drivers
v0x6000004ce7f0_0 .net *"_ivl_31", 0 0, L_0x6000007f0fa0;  1 drivers
L_0x138099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000004ce880_0 .net/2u *"_ivl_4", 2 0, L_0x138099b10;  1 drivers
v0x6000004ce910_0 .net *"_ivl_6", 0 0, L_0x6000007f0c80;  1 drivers
v0x6000004ce9a0_0 .net "do_clear", 0 0, L_0x600001def8e0;  1 drivers
v0x6000004cea30_0 .net "load_weight", 0 0, L_0x600001def720;  1 drivers
v0x6000004ceac0_0 .net "weight_in", 7 0, L_0x6000007f0d20;  1 drivers
L_0x6000007f0be0 .concat [ 2 1 0 0], v0x6000004be880_0, L_0x138099ac8;
L_0x6000007f0c80 .cmp/eq 3, L_0x6000007f0be0, L_0x138099b10;
L_0x6000007f0dc0 .cmp/eq 3, v0x6000004c4ab0_0, L_0x138099b58;
L_0x6000007f0e60 .cmp/eq 3, v0x6000004c4ab0_0, L_0x138099ba0;
L_0x6000007f0f00 .concat [ 16 16 0 0], v0x6000004c41b0_0, L_0x138099be8;
L_0x6000007f0fa0 .cmp/eq 32, L_0x6000007f0f00, L_0x138099c30;
S_0x132e81680 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x132e81510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000018e2d80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000018e2dc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000004cd5f0_0 .net *"_ivl_11", 0 0, L_0x6000007f1220;  1 drivers
v0x6000004cd680_0 .net *"_ivl_12", 15 0, L_0x6000007f12c0;  1 drivers
v0x6000004cd710_0 .net/s *"_ivl_4", 15 0, L_0x6000007f1040;  1 drivers
v0x6000004cd7a0_0 .net/s *"_ivl_6", 15 0, L_0x6000007f10e0;  1 drivers
v0x6000004cd830_0 .net/s "a_signed", 7 0, v0x6000004cd9e0_0;  1 drivers
v0x6000004cd8c0_0 .net "act_in", 7 0, L_0x600001ded1f0;  alias, 1 drivers
v0x6000004cd950_0 .var "act_out", 7 0;
v0x6000004cd9e0_0 .var "act_reg", 7 0;
v0x6000004cda70_0 .net "clear_acc", 0 0, L_0x600001def8e0;  alias, 1 drivers
v0x6000004cdb00_0 .net "clk", 0 0, v0x6000004bf600_0;  alias, 1 drivers
v0x6000004cdb90_0 .net "enable", 0 0, L_0x600001dea300;  alias, 1 drivers
v0x6000004cdc20_0 .net "load_weight", 0 0, L_0x600001def720;  alias, 1 drivers
v0x6000004cdcb0_0 .net/s "product", 15 0, L_0x6000007f1180;  1 drivers
v0x6000004cdd40_0 .net/s "product_ext", 31 0, L_0x6000007f1360;  1 drivers
v0x6000004cddd0_0 .net "psum_in", 31 0, v0x6000004c8870_0;  alias, 1 drivers
v0x6000004cde60_0 .var "psum_out", 31 0;
v0x6000004cdef0_0 .net "rst_n", 0 0, v0x6000004bfcc0_0;  alias, 1 drivers
v0x6000004cdf80_0 .net/s "w_signed", 7 0, v0x6000004ce0a0_0;  1 drivers
v0x6000004ce010_0 .net "weight_in", 7 0, L_0x6000007f0d20;  alias, 1 drivers
v0x6000004ce0a0_0 .var "weight_reg", 7 0;
L_0x6000007f1040 .extend/s 16, v0x6000004cd9e0_0;
L_0x6000007f10e0 .extend/s 16, v0x6000004ce0a0_0;
L_0x6000007f1180 .arith/mult 16, L_0x6000007f1040, L_0x6000007f10e0;
L_0x6000007f1220 .part L_0x6000007f1180, 15, 1;
LS_0x6000007f12c0_0_0 .concat [ 1 1 1 1], L_0x6000007f1220, L_0x6000007f1220, L_0x6000007f1220, L_0x6000007f1220;
LS_0x6000007f12c0_0_4 .concat [ 1 1 1 1], L_0x6000007f1220, L_0x6000007f1220, L_0x6000007f1220, L_0x6000007f1220;
LS_0x6000007f12c0_0_8 .concat [ 1 1 1 1], L_0x6000007f1220, L_0x6000007f1220, L_0x6000007f1220, L_0x6000007f1220;
LS_0x6000007f12c0_0_12 .concat [ 1 1 1 1], L_0x6000007f1220, L_0x6000007f1220, L_0x6000007f1220, L_0x6000007f1220;
L_0x6000007f12c0 .concat [ 4 4 4 4], LS_0x6000007f12c0_0_0, LS_0x6000007f12c0_0_4, LS_0x6000007f12c0_0_8, LS_0x6000007f12c0_0_12;
L_0x6000007f1360 .concat [ 16 16 0 0], L_0x6000007f1180, L_0x6000007f12c0;
S_0x132e7eec0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x132e83cd0;
 .timescale 0 0;
P_0x6000023a3c00 .param/l "col" 1 7 214, +C4<01>;
L_0x600001defa30 .functor AND 1, v0x6000004be910_0, L_0x6000007f14a0, C4<1>, C4<1>;
L_0x600001defaa0 .functor AND 1, L_0x6000007f1680, v0x6000004bd3b0_0, C4<1>, C4<1>;
L_0x600001defb10 .functor OR 1, L_0x6000007f15e0, L_0x600001defaa0, C4<0>, C4<0>;
L_0x600001defb80 .functor AND 1, L_0x13809a4a0, L_0x600001defb10, C4<1>, C4<1>;
L_0x600001defbf0 .functor AND 1, L_0x600001defb80, L_0x6000007f17c0, C4<1>, C4<1>;
v0x6000004cf690_0 .net *"_ivl_0", 2 0, L_0x6000007f1400;  1 drivers
L_0x138099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000004cf720_0 .net/2u *"_ivl_11", 2 0, L_0x138099d08;  1 drivers
v0x6000004cf7b0_0 .net *"_ivl_13", 0 0, L_0x6000007f15e0;  1 drivers
L_0x138099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000004cf840_0 .net/2u *"_ivl_15", 2 0, L_0x138099d50;  1 drivers
v0x6000004cf8d0_0 .net *"_ivl_17", 0 0, L_0x6000007f1680;  1 drivers
v0x6000004cf960_0 .net *"_ivl_20", 0 0, L_0x600001defaa0;  1 drivers
v0x6000004cf9f0_0 .net *"_ivl_22", 0 0, L_0x600001defb10;  1 drivers
v0x6000004cfa80_0 .net *"_ivl_24", 0 0, L_0x600001defb80;  1 drivers
v0x6000004cfb10_0 .net *"_ivl_25", 31 0, L_0x6000007f1720;  1 drivers
L_0x138099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004cfba0_0 .net *"_ivl_28", 15 0, L_0x138099d98;  1 drivers
L_0x138099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004cfc30_0 .net/2u *"_ivl_29", 31 0, L_0x138099de0;  1 drivers
L_0x138099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000004cfcc0_0 .net *"_ivl_3", 0 0, L_0x138099c78;  1 drivers
v0x6000004cfd50_0 .net *"_ivl_31", 0 0, L_0x6000007f17c0;  1 drivers
L_0x138099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000004cfde0_0 .net/2u *"_ivl_4", 2 0, L_0x138099cc0;  1 drivers
v0x6000004cfe70_0 .net *"_ivl_6", 0 0, L_0x6000007f14a0;  1 drivers
v0x6000004cff00_0 .net "do_clear", 0 0, L_0x600001defbf0;  1 drivers
v0x6000004c0000_0 .net "load_weight", 0 0, L_0x600001defa30;  1 drivers
v0x6000004c0090_0 .net "weight_in", 7 0, L_0x6000007f1540;  1 drivers
L_0x6000007f1400 .concat [ 2 1 0 0], v0x6000004be880_0, L_0x138099c78;
L_0x6000007f14a0 .cmp/eq 3, L_0x6000007f1400, L_0x138099cc0;
L_0x6000007f15e0 .cmp/eq 3, v0x6000004c4ab0_0, L_0x138099d08;
L_0x6000007f1680 .cmp/eq 3, v0x6000004c4ab0_0, L_0x138099d50;
L_0x6000007f1720 .concat [ 16 16 0 0], v0x6000004c41b0_0, L_0x138099d98;
L_0x6000007f17c0 .cmp/eq 32, L_0x6000007f1720, L_0x138099de0;
S_0x132e7f030 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x132e7eec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000018e2e00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000018e2e40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000004ceb50_0 .net *"_ivl_11", 0 0, L_0x6000007f1a40;  1 drivers
v0x6000004cebe0_0 .net *"_ivl_12", 15 0, L_0x6000007f1ae0;  1 drivers
v0x6000004cec70_0 .net/s *"_ivl_4", 15 0, L_0x6000007f1860;  1 drivers
v0x6000004ced00_0 .net/s *"_ivl_6", 15 0, L_0x6000007f1900;  1 drivers
v0x6000004ced90_0 .net/s "a_signed", 7 0, v0x6000004cef40_0;  1 drivers
v0x6000004cee20_0 .net "act_in", 7 0, v0x6000004cd950_0;  alias, 1 drivers
v0x6000004ceeb0_0 .var "act_out", 7 0;
v0x6000004cef40_0 .var "act_reg", 7 0;
v0x6000004cefd0_0 .net "clear_acc", 0 0, L_0x600001defbf0;  alias, 1 drivers
v0x6000004cf060_0 .net "clk", 0 0, v0x6000004bf600_0;  alias, 1 drivers
v0x6000004cf0f0_0 .net "enable", 0 0, L_0x600001dea300;  alias, 1 drivers
v0x6000004cf180_0 .net "load_weight", 0 0, L_0x600001defa30;  alias, 1 drivers
v0x6000004cf210_0 .net/s "product", 15 0, L_0x6000007f19a0;  1 drivers
v0x6000004cf2a0_0 .net/s "product_ext", 31 0, L_0x6000007f1b80;  1 drivers
v0x6000004cf330_0 .net "psum_in", 31 0, v0x6000004c9dd0_0;  alias, 1 drivers
v0x6000004cf3c0_0 .var "psum_out", 31 0;
v0x6000004cf450_0 .net "rst_n", 0 0, v0x6000004bfcc0_0;  alias, 1 drivers
v0x6000004cf4e0_0 .net/s "w_signed", 7 0, v0x6000004cf600_0;  1 drivers
v0x6000004cf570_0 .net "weight_in", 7 0, L_0x6000007f1540;  alias, 1 drivers
v0x6000004cf600_0 .var "weight_reg", 7 0;
L_0x6000007f1860 .extend/s 16, v0x6000004cef40_0;
L_0x6000007f1900 .extend/s 16, v0x6000004cf600_0;
L_0x6000007f19a0 .arith/mult 16, L_0x6000007f1860, L_0x6000007f1900;
L_0x6000007f1a40 .part L_0x6000007f19a0, 15, 1;
LS_0x6000007f1ae0_0_0 .concat [ 1 1 1 1], L_0x6000007f1a40, L_0x6000007f1a40, L_0x6000007f1a40, L_0x6000007f1a40;
LS_0x6000007f1ae0_0_4 .concat [ 1 1 1 1], L_0x6000007f1a40, L_0x6000007f1a40, L_0x6000007f1a40, L_0x6000007f1a40;
LS_0x6000007f1ae0_0_8 .concat [ 1 1 1 1], L_0x6000007f1a40, L_0x6000007f1a40, L_0x6000007f1a40, L_0x6000007f1a40;
LS_0x6000007f1ae0_0_12 .concat [ 1 1 1 1], L_0x6000007f1a40, L_0x6000007f1a40, L_0x6000007f1a40, L_0x6000007f1a40;
L_0x6000007f1ae0 .concat [ 4 4 4 4], LS_0x6000007f1ae0_0_0, LS_0x6000007f1ae0_0_4, LS_0x6000007f1ae0_0_8, LS_0x6000007f1ae0_0_12;
L_0x6000007f1b80 .concat [ 16 16 0 0], L_0x6000007f19a0, L_0x6000007f1ae0;
S_0x132e7c870 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x132e83cd0;
 .timescale 0 0;
P_0x6000023a3d00 .param/l "col" 1 7 214, +C4<010>;
L_0x600001defd40 .functor AND 1, v0x6000004be910_0, L_0x6000007f1cc0, C4<1>, C4<1>;
L_0x600001defdb0 .functor AND 1, L_0x6000007f1ea0, v0x6000004bd3b0_0, C4<1>, C4<1>;
L_0x600001defe20 .functor OR 1, L_0x6000007f1e00, L_0x600001defdb0, C4<0>, C4<0>;
L_0x600001defe90 .functor AND 1, L_0x13809a4a0, L_0x600001defe20, C4<1>, C4<1>;
L_0x600001deff00 .functor AND 1, L_0x600001defe90, L_0x6000007f1fe0, C4<1>, C4<1>;
v0x6000004c0c60_0 .net *"_ivl_0", 3 0, L_0x6000007f1c20;  1 drivers
L_0x138099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000004c0cf0_0 .net/2u *"_ivl_11", 2 0, L_0x138099eb8;  1 drivers
v0x6000004c0d80_0 .net *"_ivl_13", 0 0, L_0x6000007f1e00;  1 drivers
L_0x138099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000004c0e10_0 .net/2u *"_ivl_15", 2 0, L_0x138099f00;  1 drivers
v0x6000004c0ea0_0 .net *"_ivl_17", 0 0, L_0x6000007f1ea0;  1 drivers
v0x6000004c0f30_0 .net *"_ivl_20", 0 0, L_0x600001defdb0;  1 drivers
v0x6000004c0fc0_0 .net *"_ivl_22", 0 0, L_0x600001defe20;  1 drivers
v0x6000004c1050_0 .net *"_ivl_24", 0 0, L_0x600001defe90;  1 drivers
v0x6000004c10e0_0 .net *"_ivl_25", 31 0, L_0x6000007f1f40;  1 drivers
L_0x138099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004c1170_0 .net *"_ivl_28", 15 0, L_0x138099f48;  1 drivers
L_0x138099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004c1200_0 .net/2u *"_ivl_29", 31 0, L_0x138099f90;  1 drivers
L_0x138099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000004c1290_0 .net *"_ivl_3", 1 0, L_0x138099e28;  1 drivers
v0x6000004c1320_0 .net *"_ivl_31", 0 0, L_0x6000007f1fe0;  1 drivers
L_0x138099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000004c13b0_0 .net/2u *"_ivl_4", 3 0, L_0x138099e70;  1 drivers
v0x6000004c1440_0 .net *"_ivl_6", 0 0, L_0x6000007f1cc0;  1 drivers
v0x6000004c14d0_0 .net "do_clear", 0 0, L_0x600001deff00;  1 drivers
v0x6000004c1560_0 .net "load_weight", 0 0, L_0x600001defd40;  1 drivers
v0x6000004c15f0_0 .net "weight_in", 7 0, L_0x6000007f1d60;  1 drivers
L_0x6000007f1c20 .concat [ 2 2 0 0], v0x6000004be880_0, L_0x138099e28;
L_0x6000007f1cc0 .cmp/eq 4, L_0x6000007f1c20, L_0x138099e70;
L_0x6000007f1e00 .cmp/eq 3, v0x6000004c4ab0_0, L_0x138099eb8;
L_0x6000007f1ea0 .cmp/eq 3, v0x6000004c4ab0_0, L_0x138099f00;
L_0x6000007f1f40 .concat [ 16 16 0 0], v0x6000004c41b0_0, L_0x138099f48;
L_0x6000007f1fe0 .cmp/eq 32, L_0x6000007f1f40, L_0x138099f90;
S_0x132e7c9e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x132e7c870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000018e2e80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000018e2ec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000004c0120_0 .net *"_ivl_11", 0 0, L_0x6000007f2260;  1 drivers
v0x6000004c01b0_0 .net *"_ivl_12", 15 0, L_0x6000007f2300;  1 drivers
v0x6000004c0240_0 .net/s *"_ivl_4", 15 0, L_0x6000007f2080;  1 drivers
v0x6000004c02d0_0 .net/s *"_ivl_6", 15 0, L_0x6000007f2120;  1 drivers
v0x6000004c0360_0 .net/s "a_signed", 7 0, v0x6000004c0510_0;  1 drivers
v0x6000004c03f0_0 .net "act_in", 7 0, v0x6000004ceeb0_0;  alias, 1 drivers
v0x6000004c0480_0 .var "act_out", 7 0;
v0x6000004c0510_0 .var "act_reg", 7 0;
v0x6000004c05a0_0 .net "clear_acc", 0 0, L_0x600001deff00;  alias, 1 drivers
v0x6000004c0630_0 .net "clk", 0 0, v0x6000004bf600_0;  alias, 1 drivers
v0x6000004c06c0_0 .net "enable", 0 0, L_0x600001dea300;  alias, 1 drivers
v0x6000004c0750_0 .net "load_weight", 0 0, L_0x600001defd40;  alias, 1 drivers
v0x6000004c07e0_0 .net/s "product", 15 0, L_0x6000007f21c0;  1 drivers
v0x6000004c0870_0 .net/s "product_ext", 31 0, L_0x6000007f23a0;  1 drivers
v0x6000004c0900_0 .net "psum_in", 31 0, v0x6000004cb330_0;  alias, 1 drivers
v0x6000004c0990_0 .var "psum_out", 31 0;
v0x6000004c0a20_0 .net "rst_n", 0 0, v0x6000004bfcc0_0;  alias, 1 drivers
v0x6000004c0ab0_0 .net/s "w_signed", 7 0, v0x6000004c0bd0_0;  1 drivers
v0x6000004c0b40_0 .net "weight_in", 7 0, L_0x6000007f1d60;  alias, 1 drivers
v0x6000004c0bd0_0 .var "weight_reg", 7 0;
L_0x6000007f2080 .extend/s 16, v0x6000004c0510_0;
L_0x6000007f2120 .extend/s 16, v0x6000004c0bd0_0;
L_0x6000007f21c0 .arith/mult 16, L_0x6000007f2080, L_0x6000007f2120;
L_0x6000007f2260 .part L_0x6000007f21c0, 15, 1;
LS_0x6000007f2300_0_0 .concat [ 1 1 1 1], L_0x6000007f2260, L_0x6000007f2260, L_0x6000007f2260, L_0x6000007f2260;
LS_0x6000007f2300_0_4 .concat [ 1 1 1 1], L_0x6000007f2260, L_0x6000007f2260, L_0x6000007f2260, L_0x6000007f2260;
LS_0x6000007f2300_0_8 .concat [ 1 1 1 1], L_0x6000007f2260, L_0x6000007f2260, L_0x6000007f2260, L_0x6000007f2260;
LS_0x6000007f2300_0_12 .concat [ 1 1 1 1], L_0x6000007f2260, L_0x6000007f2260, L_0x6000007f2260, L_0x6000007f2260;
L_0x6000007f2300 .concat [ 4 4 4 4], LS_0x6000007f2300_0_0, LS_0x6000007f2300_0_4, LS_0x6000007f2300_0_8, LS_0x6000007f2300_0_12;
L_0x6000007f23a0 .concat [ 16 16 0 0], L_0x6000007f21c0, L_0x6000007f2300;
S_0x132e75580 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x132e83cd0;
 .timescale 0 0;
P_0x6000023a3e00 .param/l "col" 1 7 214, +C4<011>;
L_0x600001debf70 .functor AND 1, v0x6000004be910_0, L_0x6000007f24e0, C4<1>, C4<1>;
L_0x600001debe20 .functor AND 1, L_0x6000007f26c0, v0x6000004bd3b0_0, C4<1>, C4<1>;
L_0x600001debe90 .functor OR 1, L_0x6000007f2620, L_0x600001debe20, C4<0>, C4<0>;
L_0x600001debd40 .functor AND 1, L_0x13809a4a0, L_0x600001debe90, C4<1>, C4<1>;
L_0x600001debdb0 .functor AND 1, L_0x600001debd40, L_0x6000007f2800, C4<1>, C4<1>;
v0x6000004c21c0_0 .net *"_ivl_0", 3 0, L_0x6000007f2440;  1 drivers
L_0x13809a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000004c2250_0 .net/2u *"_ivl_11", 2 0, L_0x13809a068;  1 drivers
v0x6000004c22e0_0 .net *"_ivl_13", 0 0, L_0x6000007f2620;  1 drivers
L_0x13809a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000004c2370_0 .net/2u *"_ivl_15", 2 0, L_0x13809a0b0;  1 drivers
v0x6000004c2400_0 .net *"_ivl_17", 0 0, L_0x6000007f26c0;  1 drivers
v0x6000004c2490_0 .net *"_ivl_20", 0 0, L_0x600001debe20;  1 drivers
v0x6000004c2520_0 .net *"_ivl_22", 0 0, L_0x600001debe90;  1 drivers
v0x6000004c25b0_0 .net *"_ivl_24", 0 0, L_0x600001debd40;  1 drivers
v0x6000004c2640_0 .net *"_ivl_25", 31 0, L_0x6000007f2760;  1 drivers
L_0x13809a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004c26d0_0 .net *"_ivl_28", 15 0, L_0x13809a0f8;  1 drivers
L_0x13809a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000004c2760_0 .net/2u *"_ivl_29", 31 0, L_0x13809a140;  1 drivers
L_0x138099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000004c27f0_0 .net *"_ivl_3", 1 0, L_0x138099fd8;  1 drivers
v0x6000004c2880_0 .net *"_ivl_31", 0 0, L_0x6000007f2800;  1 drivers
L_0x13809a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000004c2910_0 .net/2u *"_ivl_4", 3 0, L_0x13809a020;  1 drivers
v0x6000004c29a0_0 .net *"_ivl_6", 0 0, L_0x6000007f24e0;  1 drivers
v0x6000004c2a30_0 .net "do_clear", 0 0, L_0x600001debdb0;  1 drivers
v0x6000004c2ac0_0 .net "load_weight", 0 0, L_0x600001debf70;  1 drivers
v0x6000004c2b50_0 .net "weight_in", 7 0, L_0x6000007f2580;  1 drivers
L_0x6000007f2440 .concat [ 2 2 0 0], v0x6000004be880_0, L_0x138099fd8;
L_0x6000007f24e0 .cmp/eq 4, L_0x6000007f2440, L_0x13809a020;
L_0x6000007f2620 .cmp/eq 3, v0x6000004c4ab0_0, L_0x13809a068;
L_0x6000007f26c0 .cmp/eq 3, v0x6000004c4ab0_0, L_0x13809a0b0;
L_0x6000007f2760 .concat [ 16 16 0 0], v0x6000004c41b0_0, L_0x13809a0f8;
L_0x6000007f2800 .cmp/eq 32, L_0x6000007f2760, L_0x13809a140;
S_0x132e756f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x132e75580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000018e2f00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000018e2f40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000004c1680_0 .net *"_ivl_11", 0 0, L_0x6000007f2a80;  1 drivers
v0x6000004c1710_0 .net *"_ivl_12", 15 0, L_0x6000007f2b20;  1 drivers
v0x6000004c17a0_0 .net/s *"_ivl_4", 15 0, L_0x6000007f28a0;  1 drivers
v0x6000004c1830_0 .net/s *"_ivl_6", 15 0, L_0x6000007f2940;  1 drivers
v0x6000004c18c0_0 .net/s "a_signed", 7 0, v0x6000004c1a70_0;  1 drivers
v0x6000004c1950_0 .net "act_in", 7 0, v0x6000004c0480_0;  alias, 1 drivers
v0x6000004c19e0_0 .var "act_out", 7 0;
v0x6000004c1a70_0 .var "act_reg", 7 0;
v0x6000004c1b00_0 .net "clear_acc", 0 0, L_0x600001debdb0;  alias, 1 drivers
v0x6000004c1b90_0 .net "clk", 0 0, v0x6000004bf600_0;  alias, 1 drivers
v0x6000004c1c20_0 .net "enable", 0 0, L_0x600001dea300;  alias, 1 drivers
v0x6000004c1cb0_0 .net "load_weight", 0 0, L_0x600001debf70;  alias, 1 drivers
v0x6000004c1d40_0 .net/s "product", 15 0, L_0x6000007f29e0;  1 drivers
v0x6000004c1dd0_0 .net/s "product_ext", 31 0, L_0x6000007f2bc0;  1 drivers
v0x6000004c1e60_0 .net "psum_in", 31 0, v0x6000004cc900_0;  alias, 1 drivers
v0x6000004c1ef0_0 .var "psum_out", 31 0;
v0x6000004c1f80_0 .net "rst_n", 0 0, v0x6000004bfcc0_0;  alias, 1 drivers
v0x6000004c2010_0 .net/s "w_signed", 7 0, v0x6000004c2130_0;  1 drivers
v0x6000004c20a0_0 .net "weight_in", 7 0, L_0x6000007f2580;  alias, 1 drivers
v0x6000004c2130_0 .var "weight_reg", 7 0;
L_0x6000007f28a0 .extend/s 16, v0x6000004c1a70_0;
L_0x6000007f2940 .extend/s 16, v0x6000004c2130_0;
L_0x6000007f29e0 .arith/mult 16, L_0x6000007f28a0, L_0x6000007f2940;
L_0x6000007f2a80 .part L_0x6000007f29e0, 15, 1;
LS_0x6000007f2b20_0_0 .concat [ 1 1 1 1], L_0x6000007f2a80, L_0x6000007f2a80, L_0x6000007f2a80, L_0x6000007f2a80;
LS_0x6000007f2b20_0_4 .concat [ 1 1 1 1], L_0x6000007f2a80, L_0x6000007f2a80, L_0x6000007f2a80, L_0x6000007f2a80;
LS_0x6000007f2b20_0_8 .concat [ 1 1 1 1], L_0x6000007f2a80, L_0x6000007f2a80, L_0x6000007f2a80, L_0x6000007f2a80;
LS_0x6000007f2b20_0_12 .concat [ 1 1 1 1], L_0x6000007f2a80, L_0x6000007f2a80, L_0x6000007f2a80, L_0x6000007f2a80;
L_0x6000007f2b20 .concat [ 4 4 4 4], LS_0x6000007f2b20_0_0, LS_0x6000007f2b20_0_4, LS_0x6000007f2b20_0_8, LS_0x6000007f2b20_0_12;
L_0x6000007f2bc0 .concat [ 16 16 0 0], L_0x6000007f29e0, L_0x6000007f2b20;
S_0x132e72f30 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x132e95890;
 .timescale 0 0;
P_0x6000023a3f00 .param/l "row" 1 7 198, +C4<00>;
L_0x600001dec770 .functor BUFZ 8, v0x6000004dc990_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x132e730a0 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x132e95890;
 .timescale 0 0;
P_0x6000023a3f80 .param/l "row" 1 7 198, +C4<01>;
L_0x600001ded110 .functor BUFZ 8, v0x6000004dcc60_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x132e708e0 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x132e95890;
 .timescale 0 0;
P_0x6000023d5200 .param/l "row" 1 7 198, +C4<010>;
L_0x600001ded180 .functor BUFZ 8, v0x6000004dcf30_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x132e70a50 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x132e95890;
 .timescale 0 0;
P_0x6000023a4040 .param/l "row" 1 7 198, +C4<011>;
L_0x600001ded1f0 .functor BUFZ 8, v0x6000004dd200_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x132e6e290 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x132e95890;
 .timescale 0 0;
P_0x6000023a40c0 .param/l "col" 1 7 279, +C4<00>;
L_0x600001deb800 .functor BUFZ 32, v0x6000004dc630_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000004c2be0_0 .net *"_ivl_2", 31 0, L_0x600001deb800;  1 drivers
S_0x132e6e400 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x132e95890;
 .timescale 0 0;
P_0x6000023a4140 .param/l "col" 1 7 279, +C4<01>;
L_0x600001deb870 .functor BUFZ 32, v0x6000004dc750_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000004c2c70_0 .net *"_ivl_2", 31 0, L_0x600001deb870;  1 drivers
S_0x132eaa050 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x132e95890;
 .timescale 0 0;
P_0x6000023a41c0 .param/l "col" 1 7 279, +C4<010>;
L_0x600001deb720 .functor BUFZ 32, v0x6000004dc870_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000004c2d00_0 .net *"_ivl_2", 31 0, L_0x600001deb720;  1 drivers
S_0x132eaa1c0 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x132e95890;
 .timescale 0 0;
P_0x6000023a4240 .param/l "col" 1 7 279, +C4<011>;
L_0x600001deb790 .functor BUFZ 32, L_0x600001deb950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000004c2d90_0 .net *"_ivl_2", 31 0, L_0x600001deb790;  1 drivers
S_0x132ea7240 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x132e95890;
 .timescale 0 0;
P_0x6000023a42c0 .param/l "col" 1 7 206, +C4<00>;
S_0x132ea73b0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x132e95890;
 .timescale 0 0;
P_0x6000023a4340 .param/l "col" 1 7 206, +C4<01>;
S_0x132e9a210 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x132e95890;
 .timescale 0 0;
P_0x6000023a43c0 .param/l "col" 1 7 206, +C4<010>;
S_0x132e9a380 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x132e95890;
 .timescale 0 0;
P_0x6000023a4440 .param/l "col" 1 7 206, +C4<011>;
S_0x132e9a6f0 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x132eaa6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x132e69970 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x132e699b0 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x132e699f0 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x132e69a30 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x132e69a70 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x132e69ab0 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600001de00e0 .functor BUFZ 256, v0x6000004c74e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001de0150 .functor BUFZ 256, v0x6000004b8090_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001de01c0 .functor BUFZ 256, v0x6000004c6e20_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000004c6400_0 .var/i "b", 31 0;
v0x6000004c6490 .array "bank_addr", 3 0, 7 0;
v0x6000004c6520_0 .net "bank_dma", 1 0, L_0x6000007f68a0;  1 drivers
v0x6000004c65b0_0 .var "bank_dma_d", 1 0;
v0x6000004c6640_0 .net "bank_mxu_a", 1 0, L_0x6000007f66c0;  1 drivers
v0x6000004c66d0_0 .var "bank_mxu_a_d", 1 0;
v0x6000004c6760_0 .net "bank_mxu_o", 1 0, L_0x6000007f6760;  1 drivers
v0x6000004c67f0_0 .net "bank_mxu_w", 1 0, L_0x6000007f6620;  1 drivers
v0x6000004c6880_0 .var "bank_mxu_w_d", 1 0;
v0x6000004c6910 .array "bank_rdata", 3 0;
v0x6000004c6910_0 .net v0x6000004c6910 0, 255 0, v0x6000004c5050_0; 1 drivers
v0x6000004c6910_1 .net v0x6000004c6910 1, 255 0, v0x6000004c5560_0; 1 drivers
v0x6000004c6910_2 .net v0x6000004c6910 2, 255 0, v0x6000004c5a70_0; 1 drivers
v0x6000004c6910_3 .net v0x6000004c6910 3, 255 0, v0x6000004c5f80_0; 1 drivers
v0x6000004c69a0_0 .var "bank_re", 3 0;
v0x6000004c6a30_0 .net "bank_vpu", 1 0, L_0x6000007f6800;  1 drivers
v0x6000004c6ac0_0 .var "bank_vpu_d", 1 0;
v0x6000004c6b50 .array "bank_wdata", 3 0, 255 0;
v0x6000004c6be0_0 .var "bank_we", 3 0;
v0x6000004c6c70_0 .net "clk", 0 0, v0x6000004bf600_0;  alias, 1 drivers
v0x6000004c6d00_0 .net "dma_addr", 19 0, v0x6000004d8ea0_0;  alias, 1 drivers
v0x6000004c6d90_0 .net "dma_rdata", 255 0, L_0x600001de01c0;  alias, 1 drivers
v0x6000004c6e20_0 .var "dma_rdata_reg", 255 0;
v0x6000004c6eb0_0 .net "dma_re", 0 0, L_0x600001df7b80;  alias, 1 drivers
v0x6000004c6f40_0 .net "dma_ready", 0 0, L_0x6000007f6ee0;  alias, 1 drivers
v0x6000004c6fd0_0 .net "dma_wdata", 255 0, L_0x600001df5c00;  alias, 1 drivers
v0x6000004c7060_0 .net "dma_we", 0 0, L_0x600001df5c70;  alias, 1 drivers
v0x6000004c70f0_0 .var "grant_dma", 3 0;
v0x6000004c7180_0 .var "grant_mxu_a", 3 0;
v0x6000004c7210_0 .var "grant_mxu_o", 3 0;
v0x6000004c72a0_0 .var "grant_mxu_w", 3 0;
v0x6000004c7330_0 .var "grant_vpu", 3 0;
v0x6000004c73c0_0 .net "mxu_a_addr", 19 0, L_0x6000007f3980;  alias, 1 drivers
v0x6000004c7450_0 .net "mxu_a_rdata", 255 0, L_0x600001de00e0;  alias, 1 drivers
v0x6000004c74e0_0 .var "mxu_a_rdata_reg", 255 0;
v0x6000004c7570_0 .net "mxu_a_re", 0 0, L_0x6000007f3a20;  alias, 1 drivers
v0x6000004c7600_0 .net "mxu_a_ready", 0 0, L_0x6000007f6da0;  alias, 1 drivers
v0x6000004c7690_0 .net "mxu_o_addr", 19 0, L_0x6000007f3c00;  alias, 1 drivers
v0x6000004c7720_0 .net "mxu_o_ready", 0 0, L_0x6000007f6e40;  alias, 1 drivers
v0x6000004c77b0_0 .net "mxu_o_wdata", 255 0, L_0x6000007f3de0;  alias, 1 drivers
v0x6000004c7840_0 .net "mxu_o_we", 0 0, L_0x600001de88c0;  alias, 1 drivers
v0x6000004c78d0_0 .net "mxu_w_addr", 19 0, L_0x6000007f3700;  alias, 1 drivers
v0x6000004c7960_0 .net "mxu_w_rdata", 255 0, v0x6000004c79f0_0;  alias, 1 drivers
v0x6000004c79f0_0 .var "mxu_w_rdata_reg", 255 0;
v0x6000004c7a80_0 .net "mxu_w_re", 0 0, L_0x6000007f37a0;  alias, 1 drivers
v0x6000004c7b10_0 .net "mxu_w_ready", 0 0, L_0x6000007f6c60;  alias, 1 drivers
v0x6000004c7ba0_0 .var "req_dma", 3 0;
v0x6000004c7c30_0 .var "req_mxu_a", 3 0;
v0x6000004c7cc0_0 .var "req_mxu_o", 3 0;
v0x6000004c7d50_0 .var "req_mxu_w", 3 0;
v0x6000004c7de0_0 .var "req_vpu", 3 0;
v0x6000004c7e70_0 .net "rst_n", 0 0, v0x6000004bfcc0_0;  alias, 1 drivers
v0x6000004c7f00_0 .net "vpu_addr", 19 0, v0x6000004b9680_0;  alias, 1 drivers
v0x6000004b8000_0 .net "vpu_rdata", 255 0, L_0x600001de0150;  alias, 1 drivers
v0x6000004b8090_0 .var "vpu_rdata_reg", 255 0;
v0x6000004b8120_0 .net "vpu_re", 0 0, L_0x600001df5e30;  alias, 1 drivers
v0x6000004b81b0_0 .net "vpu_ready", 0 0, L_0x6000007f6d00;  alias, 1 drivers
v0x6000004b8240_0 .net "vpu_wdata", 255 0, L_0x600001df5d50;  alias, 1 drivers
v0x6000004b82d0_0 .net "vpu_we", 0 0, L_0x600001df5dc0;  alias, 1 drivers
v0x6000004b8360_0 .net "word_dma", 7 0, L_0x6000007f6bc0;  1 drivers
v0x6000004b83f0_0 .net "word_mxu_a", 7 0, L_0x6000007f69e0;  1 drivers
v0x6000004b8480_0 .net "word_mxu_o", 7 0, L_0x6000007f6a80;  1 drivers
v0x6000004b8510_0 .net "word_mxu_w", 7 0, L_0x6000007f6940;  1 drivers
v0x6000004b85a0_0 .net "word_vpu", 7 0, L_0x6000007f6b20;  1 drivers
E_0x6000023a4c40/0 .event anyedge, v0x6000004c6880_0, v0x6000004c5050_0, v0x6000004c5560_0, v0x6000004c5a70_0;
E_0x6000023a4c40/1 .event anyedge, v0x6000004c5f80_0, v0x6000004c66d0_0, v0x6000004c6ac0_0, v0x6000004c65b0_0;
E_0x6000023a4c40 .event/or E_0x6000023a4c40/0, E_0x6000023a4c40/1;
E_0x6000023a4cc0/0 .event anyedge, v0x6000004c7d50_0, v0x6000004c7c30_0, v0x6000004c7cc0_0, v0x6000004c7de0_0;
E_0x6000023a4cc0/1 .event anyedge, v0x6000004c7ba0_0, v0x6000004c72a0_0, v0x6000004b8510_0, v0x6000004c7180_0;
E_0x6000023a4cc0/2 .event anyedge, v0x6000004b83f0_0, v0x6000004c7210_0, v0x6000004b8480_0, v0x6000004c77b0_0;
E_0x6000023a4cc0/3 .event anyedge, v0x6000004c7330_0, v0x6000004b85a0_0, v0x6000004b8240_0, v0x6000004b82d0_0;
E_0x6000023a4cc0/4 .event anyedge, v0x6000004b8120_0, v0x6000004c70f0_0, v0x6000004b8360_0, v0x6000004d9170_0;
E_0x6000023a4cc0/5 .event anyedge, v0x6000004d9290_0, v0x6000004d8fc0_0;
E_0x6000023a4cc0 .event/or E_0x6000023a4cc0/0, E_0x6000023a4cc0/1, E_0x6000023a4cc0/2, E_0x6000023a4cc0/3, E_0x6000023a4cc0/4, E_0x6000023a4cc0/5;
E_0x6000023a4d00/0 .event anyedge, v0x6000004c7a80_0, v0x6000004c67f0_0, v0x6000004c7570_0, v0x6000004c6640_0;
E_0x6000023a4d00/1 .event anyedge, v0x6000004c7840_0, v0x6000004c6760_0, v0x6000004b82d0_0, v0x6000004b8120_0;
E_0x6000023a4d00/2 .event anyedge, v0x6000004c6a30_0, v0x6000004d9290_0, v0x6000004d8fc0_0, v0x6000004c6520_0;
E_0x6000023a4d00 .event/or E_0x6000023a4d00/0, E_0x6000023a4d00/1, E_0x6000023a4d00/2;
L_0x6000007f6120 .part v0x6000004c6be0_0, 0, 1;
L_0x6000007f61c0 .part v0x6000004c69a0_0, 0, 1;
L_0x6000007f6260 .part v0x6000004c6be0_0, 1, 1;
L_0x6000007f6300 .part v0x6000004c69a0_0, 1, 1;
L_0x6000007f63a0 .part v0x6000004c6be0_0, 2, 1;
L_0x6000007f6440 .part v0x6000004c69a0_0, 2, 1;
L_0x6000007f64e0 .part v0x6000004c6be0_0, 3, 1;
L_0x6000007f6580 .part v0x6000004c69a0_0, 3, 1;
L_0x6000007f6620 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_bank, 2, L_0x6000007f3700 (v0x6000004c61c0_0) S_0x132e9aff0;
L_0x6000007f66c0 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_bank, 2, L_0x6000007f3980 (v0x6000004c61c0_0) S_0x132e9aff0;
L_0x6000007f6760 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_bank, 2, L_0x6000007f3c00 (v0x6000004c61c0_0) S_0x132e9aff0;
L_0x6000007f6800 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_bank, 2, v0x6000004b9680_0 (v0x6000004c61c0_0) S_0x132e9aff0;
L_0x6000007f68a0 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_bank, 2, v0x6000004d8ea0_0 (v0x6000004c61c0_0) S_0x132e9aff0;
L_0x6000007f6940 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_word, 8, L_0x6000007f3700 (v0x6000004c62e0_0) S_0x132e9b160;
L_0x6000007f69e0 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_word, 8, L_0x6000007f3980 (v0x6000004c62e0_0) S_0x132e9b160;
L_0x6000007f6a80 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_word, 8, L_0x6000007f3c00 (v0x6000004c62e0_0) S_0x132e9b160;
L_0x6000007f6b20 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_word, 8, v0x6000004b9680_0 (v0x6000004c62e0_0) S_0x132e9b160;
L_0x6000007f6bc0 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_word, 8, v0x6000004d8ea0_0 (v0x6000004c62e0_0) S_0x132e9b160;
L_0x6000007f6c60 .part/v v0x6000004c72a0_0, L_0x6000007f6620, 1;
L_0x6000007f6da0 .part/v v0x6000004c7180_0, L_0x6000007f66c0, 1;
L_0x6000007f6e40 .part/v v0x6000004c7210_0, L_0x6000007f6760, 1;
L_0x6000007f6d00 .part/v v0x6000004c7330_0, L_0x6000007f6800, 1;
L_0x6000007f6ee0 .part/v v0x6000004c70f0_0, L_0x6000007f68a0, 1;
S_0x132e6a820 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x132e9a6f0;
 .timescale 0 0;
P_0x6000023a4d40 .param/l "i" 1 9 184, +C4<00>;
S_0x132e6a990 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x132e6a820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000018e1f80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000018e1fc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000004c6490_0 .array/port v0x6000004c6490, 0;
v0x6000004c4e10_0 .net "addr", 7 0, v0x6000004c6490_0;  1 drivers
v0x6000004c4ea0_0 .net "clk", 0 0, v0x6000004bf600_0;  alias, 1 drivers
v0x6000004c4f30_0 .var/i "i", 31 0;
v0x6000004c4fc0 .array "mem", 255 0, 255 0;
v0x6000004c5050_0 .var "rdata", 255 0;
v0x6000004c50e0_0 .net "re", 0 0, L_0x6000007f61c0;  1 drivers
v0x6000004c6b50_0 .array/port v0x6000004c6b50, 0;
v0x6000004c5170_0 .net "wdata", 255 0, v0x6000004c6b50_0;  1 drivers
v0x6000004c5200_0 .net "we", 0 0, L_0x6000007f6120;  1 drivers
E_0x6000023a4e40 .event posedge, v0x6000004d83f0_0;
S_0x132e6ab00 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x132e9a6f0;
 .timescale 0 0;
P_0x6000023a4ec0 .param/l "i" 1 9 184, +C4<01>;
S_0x132e6ac70 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x132e6ab00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000018e2f80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000018e2fc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000004c6490_1 .array/port v0x6000004c6490, 1;
v0x6000004c5320_0 .net "addr", 7 0, v0x6000004c6490_1;  1 drivers
v0x6000004c53b0_0 .net "clk", 0 0, v0x6000004bf600_0;  alias, 1 drivers
v0x6000004c5440_0 .var/i "i", 31 0;
v0x6000004c54d0 .array "mem", 255 0, 255 0;
v0x6000004c5560_0 .var "rdata", 255 0;
v0x6000004c55f0_0 .net "re", 0 0, L_0x6000007f6300;  1 drivers
v0x6000004c6b50_1 .array/port v0x6000004c6b50, 1;
v0x6000004c5680_0 .net "wdata", 255 0, v0x6000004c6b50_1;  1 drivers
v0x6000004c5710_0 .net "we", 0 0, L_0x6000007f6260;  1 drivers
S_0x132ea0c80 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x132e9a6f0;
 .timescale 0 0;
P_0x6000023a5000 .param/l "i" 1 9 184, +C4<010>;
S_0x132ea0df0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x132ea0c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000018e3000 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000018e3040 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000004c6490_2 .array/port v0x6000004c6490, 2;
v0x6000004c5830_0 .net "addr", 7 0, v0x6000004c6490_2;  1 drivers
v0x6000004c58c0_0 .net "clk", 0 0, v0x6000004bf600_0;  alias, 1 drivers
v0x6000004c5950_0 .var/i "i", 31 0;
v0x6000004c59e0 .array "mem", 255 0, 255 0;
v0x6000004c5a70_0 .var "rdata", 255 0;
v0x6000004c5b00_0 .net "re", 0 0, L_0x6000007f6440;  1 drivers
v0x6000004c6b50_2 .array/port v0x6000004c6b50, 2;
v0x6000004c5b90_0 .net "wdata", 255 0, v0x6000004c6b50_2;  1 drivers
v0x6000004c5c20_0 .net "we", 0 0, L_0x6000007f63a0;  1 drivers
S_0x132ea0f60 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x132e9a6f0;
 .timescale 0 0;
P_0x6000023a5140 .param/l "i" 1 9 184, +C4<011>;
S_0x132e9ae80 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x132ea0f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000018e3080 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000018e30c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000004c6490_3 .array/port v0x6000004c6490, 3;
v0x6000004c5d40_0 .net "addr", 7 0, v0x6000004c6490_3;  1 drivers
v0x6000004c5dd0_0 .net "clk", 0 0, v0x6000004bf600_0;  alias, 1 drivers
v0x6000004c5e60_0 .var/i "i", 31 0;
v0x6000004c5ef0 .array "mem", 255 0, 255 0;
v0x6000004c5f80_0 .var "rdata", 255 0;
v0x6000004c6010_0 .net "re", 0 0, L_0x6000007f6580;  1 drivers
v0x6000004c6b50_3 .array/port v0x6000004c6b50, 3;
v0x6000004c60a0_0 .net "wdata", 255 0, v0x6000004c6b50_3;  1 drivers
v0x6000004c6130_0 .net "we", 0 0, L_0x6000007f64e0;  1 drivers
S_0x132e9aff0 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x132e9a6f0;
 .timescale 0 0;
v0x6000004c61c0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x132e9aff0
TD_tb_tpc.dut.sram_inst.get_bank ;
    %load/vec4 v0x6000004c61c0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000004c61c0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x132e9b160 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x132e9a6f0;
 .timescale 0 0;
v0x6000004c62e0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x132e9b160
TD_tb_tpc.dut.sram_inst.get_word ;
    %load/vec4 v0x6000004c62e0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x132e9b4d0 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x132eaa6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x13300f400 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x13300f440 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x13300f480 .param/l "REDUCE_STAGES" 1 10 181, +C4<00000000000000000000000000000100>;
P_0x13300f4c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x13300f500 .param/l "S_DECODE" 1 10 92, C4<001>;
P_0x13300f540 .param/l "S_DONE" 1 10 97, C4<110>;
P_0x13300f580 .param/l "S_EXECUTE" 1 10 93, C4<010>;
P_0x13300f5c0 .param/l "S_IDLE" 1 10 91, C4<000>;
P_0x13300f600 .param/l "S_MEM_WAIT" 1 10 94, C4<011>;
P_0x13300f640 .param/l "S_REDUCE" 1 10 95, C4<100>;
P_0x13300f680 .param/l "S_WRITEBACK" 1 10 96, C4<101>;
P_0x13300f6c0 .param/l "VOP_ADD" 1 10 59, C4<00000001>;
P_0x13300f700 .param/l "VOP_BCAST" 1 10 73, C4<00110010>;
P_0x13300f740 .param/l "VOP_GELU" 1 10 64, C4<00010001>;
P_0x13300f780 .param/l "VOP_LOAD" 1 10 71, C4<00110000>;
P_0x13300f7c0 .param/l "VOP_MADD" 1 10 62, C4<00000100>;
P_0x13300f800 .param/l "VOP_MAX" 1 10 69, C4<00100001>;
P_0x13300f840 .param/l "VOP_MIN" 1 10 70, C4<00100010>;
P_0x13300f880 .param/l "VOP_MOV" 1 10 74, C4<00110011>;
P_0x13300f8c0 .param/l "VOP_MUL" 1 10 61, C4<00000011>;
P_0x13300f900 .param/l "VOP_RELU" 1 10 63, C4<00010000>;
P_0x13300f940 .param/l "VOP_SIGMOID" 1 10 66, C4<00010011>;
P_0x13300f980 .param/l "VOP_SILU" 1 10 65, C4<00010010>;
P_0x13300f9c0 .param/l "VOP_STORE" 1 10 72, C4<00110001>;
P_0x13300fa00 .param/l "VOP_SUB" 1 10 60, C4<00000010>;
P_0x13300fa40 .param/l "VOP_SUM" 1 10 68, C4<00100000>;
P_0x13300fa80 .param/l "VOP_TANH" 1 10 67, C4<00010100>;
P_0x13300fac0 .param/l "VOP_ZERO" 1 10 75, C4<00110100>;
P_0x13300fb00 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600001dead10 .functor BUFZ 256, L_0x6000007f57c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001deaca0 .functor BUFZ 256, L_0x6000007f5900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001deac30 .functor BUFZ 1, v0x6000004b8f30_0, C4<0>, C4<0>, C4<0>;
L_0x600001df5d50 .functor BUFZ 256, v0x6000004b99e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001df5dc0 .functor BUFZ 1, v0x6000004b9b00_0, C4<0>, C4<0>, C4<0>;
L_0x600001df5e30 .functor BUFZ 1, v0x6000004b9830_0, C4<0>, C4<0>, C4<0>;
v0x6000004b8630_0 .net *"_ivl_48", 255 0, L_0x6000007f57c0;  1 drivers
v0x6000004b86c0_0 .net *"_ivl_50", 6 0, L_0x6000007f5860;  1 drivers
L_0x13809a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000004b8750_0 .net *"_ivl_53", 1 0, L_0x13809a848;  1 drivers
v0x6000004b87e0_0 .net *"_ivl_56", 255 0, L_0x6000007f5900;  1 drivers
v0x6000004b8870_0 .net *"_ivl_58", 6 0, L_0x6000007f59a0;  1 drivers
L_0x13809a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000004b8900_0 .net *"_ivl_61", 1 0, L_0x13809a890;  1 drivers
L_0x13809a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000004b8990_0 .net/2u *"_ivl_64", 2 0, L_0x13809a8d8;  1 drivers
v0x6000004b8a20_0 .var "addr_reg", 19 0;
v0x6000004b8ab0_0 .var "alu_result", 255 0;
v0x6000004b8b40_0 .net "clk", 0 0, v0x6000004bf600_0;  alias, 1 drivers
v0x6000004b8bd0_0 .net "cmd", 127 0, v0x6000004dc360_0;  alias, 1 drivers
v0x6000004b8c60_0 .net "cmd_done", 0 0, L_0x600001deac30;  alias, 1 drivers
v0x6000004b8cf0_0 .net "cmd_ready", 0 0, L_0x6000007f5a40;  alias, 1 drivers
v0x6000004b8d80_0 .var "cmd_reg", 127 0;
v0x6000004b8e10_0 .net "cmd_valid", 0 0, L_0x600001dec3f0;  alias, 1 drivers
v0x6000004b8ea0_0 .net "count", 15 0, L_0x6000007f5720;  1 drivers
v0x6000004b8f30_0 .var "done_reg", 0 0;
v0x6000004b8fc0_0 .var "elem_count", 15 0;
v0x6000004b9050_0 .net "imm", 15 0, L_0x6000007f55e0;  1 drivers
v0x6000004b90e0_0 .var/i "lane", 31 0;
v0x6000004b9170 .array "lane_a", 15 0;
v0x6000004b9170_0 .net v0x6000004b9170 0, 15 0, L_0x6000007f3f20; 1 drivers
v0x6000004b9170_1 .net v0x6000004b9170 1, 15 0, L_0x6000007f4000; 1 drivers
v0x6000004b9170_2 .net v0x6000004b9170 2, 15 0, L_0x6000007f4140; 1 drivers
v0x6000004b9170_3 .net v0x6000004b9170 3, 15 0, L_0x6000007f4280; 1 drivers
v0x6000004b9170_4 .net v0x6000004b9170 4, 15 0, L_0x6000007f43c0; 1 drivers
v0x6000004b9170_5 .net v0x6000004b9170 5, 15 0, L_0x6000007f4500; 1 drivers
v0x6000004b9170_6 .net v0x6000004b9170 6, 15 0, L_0x6000007f4640; 1 drivers
v0x6000004b9170_7 .net v0x6000004b9170 7, 15 0, L_0x6000007f4780; 1 drivers
v0x6000004b9170_8 .net v0x6000004b9170 8, 15 0, L_0x6000007f48c0; 1 drivers
v0x6000004b9170_9 .net v0x6000004b9170 9, 15 0, L_0x6000007f4a00; 1 drivers
v0x6000004b9170_10 .net v0x6000004b9170 10, 15 0, L_0x6000007f4be0; 1 drivers
v0x6000004b9170_11 .net v0x6000004b9170 11, 15 0, L_0x6000007f4c80; 1 drivers
v0x6000004b9170_12 .net v0x6000004b9170 12, 15 0, L_0x6000007f4dc0; 1 drivers
v0x6000004b9170_13 .net v0x6000004b9170 13, 15 0, L_0x6000007f4f00; 1 drivers
v0x6000004b9170_14 .net v0x6000004b9170 14, 15 0, L_0x6000007f5040; 1 drivers
v0x6000004b9170_15 .net v0x6000004b9170 15, 15 0, L_0x6000007f5180; 1 drivers
v0x6000004b9200 .array "lane_b", 15 0;
v0x6000004b9200_0 .net v0x6000004b9200 0, 15 0, L_0x6000007fbf20; 1 drivers
v0x6000004b9200_1 .net v0x6000004b9200 1, 15 0, L_0x6000007f40a0; 1 drivers
v0x6000004b9200_2 .net v0x6000004b9200 2, 15 0, L_0x6000007f41e0; 1 drivers
v0x6000004b9200_3 .net v0x6000004b9200 3, 15 0, L_0x6000007f4320; 1 drivers
v0x6000004b9200_4 .net v0x6000004b9200 4, 15 0, L_0x6000007f4460; 1 drivers
v0x6000004b9200_5 .net v0x6000004b9200 5, 15 0, L_0x6000007f45a0; 1 drivers
v0x6000004b9200_6 .net v0x6000004b9200 6, 15 0, L_0x6000007f46e0; 1 drivers
v0x6000004b9200_7 .net v0x6000004b9200 7, 15 0, L_0x6000007f4820; 1 drivers
v0x6000004b9200_8 .net v0x6000004b9200 8, 15 0, L_0x6000007f4960; 1 drivers
v0x6000004b9200_9 .net v0x6000004b9200 9, 15 0, L_0x6000007f4b40; 1 drivers
v0x6000004b9200_10 .net v0x6000004b9200 10, 15 0, L_0x6000007f4aa0; 1 drivers
v0x6000004b9200_11 .net v0x6000004b9200 11, 15 0, L_0x6000007f4d20; 1 drivers
v0x6000004b9200_12 .net v0x6000004b9200 12, 15 0, L_0x6000007f4e60; 1 drivers
v0x6000004b9200_13 .net v0x6000004b9200 13, 15 0, L_0x6000007f4fa0; 1 drivers
v0x6000004b9200_14 .net v0x6000004b9200 14, 15 0, L_0x6000007f50e0; 1 drivers
v0x6000004b9200_15 .net v0x6000004b9200 15, 15 0, L_0x6000007f5220; 1 drivers
v0x6000004b9290 .array "lane_result", 15 0, 15 0;
v0x6000004b9320_0 .net "mem_addr", 19 0, L_0x6000007f5680;  1 drivers
v0x6000004b93b0_0 .net "opcode", 7 0, L_0x6000007f52c0;  1 drivers
v0x6000004b9440_0 .var "reduce_result", 15 0;
v0x6000004b94d0 .array "reduce_tree", 79 0, 15 0;
v0x6000004b9560_0 .net "rst_n", 0 0, v0x6000004bfcc0_0;  alias, 1 drivers
v0x6000004b95f0_0 .net "sram_addr", 19 0, v0x6000004b9680_0;  alias, 1 drivers
v0x6000004b9680_0 .var "sram_addr_reg", 19 0;
v0x6000004b9710_0 .net "sram_rdata", 255 0, L_0x600001de0150;  alias, 1 drivers
v0x6000004b97a0_0 .net "sram_re", 0 0, L_0x600001df5e30;  alias, 1 drivers
v0x6000004b9830_0 .var "sram_re_reg", 0 0;
v0x6000004b98c0_0 .net "sram_ready", 0 0, L_0x6000007f6d00;  alias, 1 drivers
v0x6000004b9950_0 .net "sram_wdata", 255 0, L_0x600001df5d50;  alias, 1 drivers
v0x6000004b99e0_0 .var "sram_wdata_reg", 255 0;
v0x6000004b9a70_0 .net "sram_we", 0 0, L_0x600001df5dc0;  alias, 1 drivers
v0x6000004b9b00_0 .var "sram_we_reg", 0 0;
v0x6000004b9b90_0 .var/i "stage", 31 0;
v0x6000004b9c20_0 .var "state", 2 0;
v0x6000004b9cb0_0 .net "subop", 7 0, L_0x6000007f5360;  1 drivers
v0x6000004b9d40_0 .net "vd", 4 0, L_0x6000007f5400;  1 drivers
v0x6000004b9dd0 .array "vrf", 31 0, 255 0;
v0x6000004b9e60_0 .net "vs1", 4 0, L_0x6000007f54a0;  1 drivers
v0x6000004b9ef0_0 .net "vs1_data", 255 0, L_0x600001dead10;  1 drivers
v0x6000004b9f80_0 .net "vs2", 4 0, L_0x6000007f5540;  1 drivers
v0x6000004ba010_0 .net "vs2_data", 255 0, L_0x600001deaca0;  1 drivers
E_0x6000023a5a40/0 .event anyedge, v0x6000004b9170_0, v0x6000004b9170_1, v0x6000004b9170_2, v0x6000004b9170_3;
E_0x6000023a5a40/1 .event anyedge, v0x6000004b9170_4, v0x6000004b9170_5, v0x6000004b9170_6, v0x6000004b9170_7;
E_0x6000023a5a40/2 .event anyedge, v0x6000004b9170_8, v0x6000004b9170_9, v0x6000004b9170_10, v0x6000004b9170_11;
E_0x6000023a5a40/3 .event anyedge, v0x6000004b9170_12, v0x6000004b9170_13, v0x6000004b9170_14, v0x6000004b9170_15;
v0x6000004b94d0_0 .array/port v0x6000004b94d0, 0;
v0x6000004b94d0_1 .array/port v0x6000004b94d0, 1;
v0x6000004b94d0_2 .array/port v0x6000004b94d0, 2;
E_0x6000023a5a40/4 .event anyedge, v0x6000004b9cb0_0, v0x6000004b94d0_0, v0x6000004b94d0_1, v0x6000004b94d0_2;
v0x6000004b94d0_3 .array/port v0x6000004b94d0, 3;
v0x6000004b94d0_4 .array/port v0x6000004b94d0, 4;
v0x6000004b94d0_5 .array/port v0x6000004b94d0, 5;
v0x6000004b94d0_6 .array/port v0x6000004b94d0, 6;
E_0x6000023a5a40/5 .event anyedge, v0x6000004b94d0_3, v0x6000004b94d0_4, v0x6000004b94d0_5, v0x6000004b94d0_6;
v0x6000004b94d0_7 .array/port v0x6000004b94d0, 7;
v0x6000004b94d0_8 .array/port v0x6000004b94d0, 8;
v0x6000004b94d0_9 .array/port v0x6000004b94d0, 9;
v0x6000004b94d0_10 .array/port v0x6000004b94d0, 10;
E_0x6000023a5a40/6 .event anyedge, v0x6000004b94d0_7, v0x6000004b94d0_8, v0x6000004b94d0_9, v0x6000004b94d0_10;
v0x6000004b94d0_11 .array/port v0x6000004b94d0, 11;
v0x6000004b94d0_12 .array/port v0x6000004b94d0, 12;
v0x6000004b94d0_13 .array/port v0x6000004b94d0, 13;
v0x6000004b94d0_14 .array/port v0x6000004b94d0, 14;
E_0x6000023a5a40/7 .event anyedge, v0x6000004b94d0_11, v0x6000004b94d0_12, v0x6000004b94d0_13, v0x6000004b94d0_14;
v0x6000004b94d0_15 .array/port v0x6000004b94d0, 15;
v0x6000004b94d0_16 .array/port v0x6000004b94d0, 16;
v0x6000004b94d0_17 .array/port v0x6000004b94d0, 17;
v0x6000004b94d0_18 .array/port v0x6000004b94d0, 18;
E_0x6000023a5a40/8 .event anyedge, v0x6000004b94d0_15, v0x6000004b94d0_16, v0x6000004b94d0_17, v0x6000004b94d0_18;
v0x6000004b94d0_19 .array/port v0x6000004b94d0, 19;
v0x6000004b94d0_20 .array/port v0x6000004b94d0, 20;
v0x6000004b94d0_21 .array/port v0x6000004b94d0, 21;
v0x6000004b94d0_22 .array/port v0x6000004b94d0, 22;
E_0x6000023a5a40/9 .event anyedge, v0x6000004b94d0_19, v0x6000004b94d0_20, v0x6000004b94d0_21, v0x6000004b94d0_22;
v0x6000004b94d0_23 .array/port v0x6000004b94d0, 23;
v0x6000004b94d0_24 .array/port v0x6000004b94d0, 24;
v0x6000004b94d0_25 .array/port v0x6000004b94d0, 25;
v0x6000004b94d0_26 .array/port v0x6000004b94d0, 26;
E_0x6000023a5a40/10 .event anyedge, v0x6000004b94d0_23, v0x6000004b94d0_24, v0x6000004b94d0_25, v0x6000004b94d0_26;
v0x6000004b94d0_27 .array/port v0x6000004b94d0, 27;
v0x6000004b94d0_28 .array/port v0x6000004b94d0, 28;
v0x6000004b94d0_29 .array/port v0x6000004b94d0, 29;
v0x6000004b94d0_30 .array/port v0x6000004b94d0, 30;
E_0x6000023a5a40/11 .event anyedge, v0x6000004b94d0_27, v0x6000004b94d0_28, v0x6000004b94d0_29, v0x6000004b94d0_30;
v0x6000004b94d0_31 .array/port v0x6000004b94d0, 31;
v0x6000004b94d0_32 .array/port v0x6000004b94d0, 32;
v0x6000004b94d0_33 .array/port v0x6000004b94d0, 33;
v0x6000004b94d0_34 .array/port v0x6000004b94d0, 34;
E_0x6000023a5a40/12 .event anyedge, v0x6000004b94d0_31, v0x6000004b94d0_32, v0x6000004b94d0_33, v0x6000004b94d0_34;
v0x6000004b94d0_35 .array/port v0x6000004b94d0, 35;
v0x6000004b94d0_36 .array/port v0x6000004b94d0, 36;
v0x6000004b94d0_37 .array/port v0x6000004b94d0, 37;
v0x6000004b94d0_38 .array/port v0x6000004b94d0, 38;
E_0x6000023a5a40/13 .event anyedge, v0x6000004b94d0_35, v0x6000004b94d0_36, v0x6000004b94d0_37, v0x6000004b94d0_38;
v0x6000004b94d0_39 .array/port v0x6000004b94d0, 39;
v0x6000004b94d0_40 .array/port v0x6000004b94d0, 40;
v0x6000004b94d0_41 .array/port v0x6000004b94d0, 41;
v0x6000004b94d0_42 .array/port v0x6000004b94d0, 42;
E_0x6000023a5a40/14 .event anyedge, v0x6000004b94d0_39, v0x6000004b94d0_40, v0x6000004b94d0_41, v0x6000004b94d0_42;
v0x6000004b94d0_43 .array/port v0x6000004b94d0, 43;
v0x6000004b94d0_44 .array/port v0x6000004b94d0, 44;
v0x6000004b94d0_45 .array/port v0x6000004b94d0, 45;
v0x6000004b94d0_46 .array/port v0x6000004b94d0, 46;
E_0x6000023a5a40/15 .event anyedge, v0x6000004b94d0_43, v0x6000004b94d0_44, v0x6000004b94d0_45, v0x6000004b94d0_46;
v0x6000004b94d0_47 .array/port v0x6000004b94d0, 47;
v0x6000004b94d0_48 .array/port v0x6000004b94d0, 48;
v0x6000004b94d0_49 .array/port v0x6000004b94d0, 49;
v0x6000004b94d0_50 .array/port v0x6000004b94d0, 50;
E_0x6000023a5a40/16 .event anyedge, v0x6000004b94d0_47, v0x6000004b94d0_48, v0x6000004b94d0_49, v0x6000004b94d0_50;
v0x6000004b94d0_51 .array/port v0x6000004b94d0, 51;
v0x6000004b94d0_52 .array/port v0x6000004b94d0, 52;
v0x6000004b94d0_53 .array/port v0x6000004b94d0, 53;
v0x6000004b94d0_54 .array/port v0x6000004b94d0, 54;
E_0x6000023a5a40/17 .event anyedge, v0x6000004b94d0_51, v0x6000004b94d0_52, v0x6000004b94d0_53, v0x6000004b94d0_54;
v0x6000004b94d0_55 .array/port v0x6000004b94d0, 55;
v0x6000004b94d0_56 .array/port v0x6000004b94d0, 56;
v0x6000004b94d0_57 .array/port v0x6000004b94d0, 57;
v0x6000004b94d0_58 .array/port v0x6000004b94d0, 58;
E_0x6000023a5a40/18 .event anyedge, v0x6000004b94d0_55, v0x6000004b94d0_56, v0x6000004b94d0_57, v0x6000004b94d0_58;
v0x6000004b94d0_59 .array/port v0x6000004b94d0, 59;
v0x6000004b94d0_60 .array/port v0x6000004b94d0, 60;
v0x6000004b94d0_61 .array/port v0x6000004b94d0, 61;
v0x6000004b94d0_62 .array/port v0x6000004b94d0, 62;
E_0x6000023a5a40/19 .event anyedge, v0x6000004b94d0_59, v0x6000004b94d0_60, v0x6000004b94d0_61, v0x6000004b94d0_62;
v0x6000004b94d0_63 .array/port v0x6000004b94d0, 63;
v0x6000004b94d0_64 .array/port v0x6000004b94d0, 64;
v0x6000004b94d0_65 .array/port v0x6000004b94d0, 65;
v0x6000004b94d0_66 .array/port v0x6000004b94d0, 66;
E_0x6000023a5a40/20 .event anyedge, v0x6000004b94d0_63, v0x6000004b94d0_64, v0x6000004b94d0_65, v0x6000004b94d0_66;
v0x6000004b94d0_67 .array/port v0x6000004b94d0, 67;
v0x6000004b94d0_68 .array/port v0x6000004b94d0, 68;
v0x6000004b94d0_69 .array/port v0x6000004b94d0, 69;
v0x6000004b94d0_70 .array/port v0x6000004b94d0, 70;
E_0x6000023a5a40/21 .event anyedge, v0x6000004b94d0_67, v0x6000004b94d0_68, v0x6000004b94d0_69, v0x6000004b94d0_70;
v0x6000004b94d0_71 .array/port v0x6000004b94d0, 71;
v0x6000004b94d0_72 .array/port v0x6000004b94d0, 72;
v0x6000004b94d0_73 .array/port v0x6000004b94d0, 73;
v0x6000004b94d0_74 .array/port v0x6000004b94d0, 74;
E_0x6000023a5a40/22 .event anyedge, v0x6000004b94d0_71, v0x6000004b94d0_72, v0x6000004b94d0_73, v0x6000004b94d0_74;
v0x6000004b94d0_75 .array/port v0x6000004b94d0, 75;
v0x6000004b94d0_76 .array/port v0x6000004b94d0, 76;
v0x6000004b94d0_77 .array/port v0x6000004b94d0, 77;
v0x6000004b94d0_78 .array/port v0x6000004b94d0, 78;
E_0x6000023a5a40/23 .event anyedge, v0x6000004b94d0_75, v0x6000004b94d0_76, v0x6000004b94d0_77, v0x6000004b94d0_78;
v0x6000004b94d0_79 .array/port v0x6000004b94d0, 79;
E_0x6000023a5a40/24 .event anyedge, v0x6000004b94d0_79;
E_0x6000023a5a40 .event/or E_0x6000023a5a40/0, E_0x6000023a5a40/1, E_0x6000023a5a40/2, E_0x6000023a5a40/3, E_0x6000023a5a40/4, E_0x6000023a5a40/5, E_0x6000023a5a40/6, E_0x6000023a5a40/7, E_0x6000023a5a40/8, E_0x6000023a5a40/9, E_0x6000023a5a40/10, E_0x6000023a5a40/11, E_0x6000023a5a40/12, E_0x6000023a5a40/13, E_0x6000023a5a40/14, E_0x6000023a5a40/15, E_0x6000023a5a40/16, E_0x6000023a5a40/17, E_0x6000023a5a40/18, E_0x6000023a5a40/19, E_0x6000023a5a40/20, E_0x6000023a5a40/21, E_0x6000023a5a40/22, E_0x6000023a5a40/23, E_0x6000023a5a40/24;
L_0x6000007f3f20 .part L_0x600001dead10, 0, 16;
L_0x6000007fbf20 .part L_0x600001deaca0, 0, 16;
L_0x6000007f4000 .part L_0x600001dead10, 16, 16;
L_0x6000007f40a0 .part L_0x600001deaca0, 16, 16;
L_0x6000007f4140 .part L_0x600001dead10, 32, 16;
L_0x6000007f41e0 .part L_0x600001deaca0, 32, 16;
L_0x6000007f4280 .part L_0x600001dead10, 48, 16;
L_0x6000007f4320 .part L_0x600001deaca0, 48, 16;
L_0x6000007f43c0 .part L_0x600001dead10, 64, 16;
L_0x6000007f4460 .part L_0x600001deaca0, 64, 16;
L_0x6000007f4500 .part L_0x600001dead10, 80, 16;
L_0x6000007f45a0 .part L_0x600001deaca0, 80, 16;
L_0x6000007f4640 .part L_0x600001dead10, 96, 16;
L_0x6000007f46e0 .part L_0x600001deaca0, 96, 16;
L_0x6000007f4780 .part L_0x600001dead10, 112, 16;
L_0x6000007f4820 .part L_0x600001deaca0, 112, 16;
L_0x6000007f48c0 .part L_0x600001dead10, 128, 16;
L_0x6000007f4960 .part L_0x600001deaca0, 128, 16;
L_0x6000007f4a00 .part L_0x600001dead10, 144, 16;
L_0x6000007f4b40 .part L_0x600001deaca0, 144, 16;
L_0x6000007f4be0 .part L_0x600001dead10, 160, 16;
L_0x6000007f4aa0 .part L_0x600001deaca0, 160, 16;
L_0x6000007f4c80 .part L_0x600001dead10, 176, 16;
L_0x6000007f4d20 .part L_0x600001deaca0, 176, 16;
L_0x6000007f4dc0 .part L_0x600001dead10, 192, 16;
L_0x6000007f4e60 .part L_0x600001deaca0, 192, 16;
L_0x6000007f4f00 .part L_0x600001dead10, 208, 16;
L_0x6000007f4fa0 .part L_0x600001deaca0, 208, 16;
L_0x6000007f5040 .part L_0x600001dead10, 224, 16;
L_0x6000007f50e0 .part L_0x600001deaca0, 224, 16;
L_0x6000007f5180 .part L_0x600001dead10, 240, 16;
L_0x6000007f5220 .part L_0x600001deaca0, 240, 16;
L_0x6000007f52c0 .part v0x6000004dc360_0, 120, 8;
L_0x6000007f5360 .part v0x6000004dc360_0, 112, 8;
L_0x6000007f5400 .part v0x6000004dc360_0, 112, 5;
L_0x6000007f54a0 .part v0x6000004dc360_0, 107, 5;
L_0x6000007f5540 .part v0x6000004dc360_0, 102, 5;
L_0x6000007f55e0 .part v0x6000004dc360_0, 32, 16;
L_0x6000007f5680 .part v0x6000004dc360_0, 76, 20;
L_0x6000007f5720 .part v0x6000004dc360_0, 48, 16;
L_0x6000007f57c0 .array/port v0x6000004b9dd0, L_0x6000007f5860;
L_0x6000007f5860 .concat [ 5 2 0 0], L_0x6000007f54a0, L_0x13809a848;
L_0x6000007f5900 .array/port v0x6000004b9dd0, L_0x6000007f59a0;
L_0x6000007f59a0 .concat [ 5 2 0 0], L_0x6000007f5540, L_0x13809a890;
L_0x6000007f5a40 .cmp/eq 3, v0x6000004b9c20_0, L_0x13809a8d8;
S_0x132e9b950 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 117, 10 117 0, S_0x132e9b4d0;
 .timescale 0 0;
P_0x6000023a5a80 .param/l "i" 1 10 117, +C4<00>;
v0x6000004b9290_0 .array/port v0x6000004b9290, 0;
v0x6000004b9290_1 .array/port v0x6000004b9290, 1;
v0x6000004b9290_2 .array/port v0x6000004b9290, 2;
v0x6000004b9290_3 .array/port v0x6000004b9290, 3;
E_0x6000023a5b00/0 .event anyedge, v0x6000004b9290_0, v0x6000004b9290_1, v0x6000004b9290_2, v0x6000004b9290_3;
v0x6000004b9290_4 .array/port v0x6000004b9290, 4;
v0x6000004b9290_5 .array/port v0x6000004b9290, 5;
v0x6000004b9290_6 .array/port v0x6000004b9290, 6;
v0x6000004b9290_7 .array/port v0x6000004b9290, 7;
E_0x6000023a5b00/1 .event anyedge, v0x6000004b9290_4, v0x6000004b9290_5, v0x6000004b9290_6, v0x6000004b9290_7;
v0x6000004b9290_8 .array/port v0x6000004b9290, 8;
v0x6000004b9290_9 .array/port v0x6000004b9290, 9;
v0x6000004b9290_10 .array/port v0x6000004b9290, 10;
v0x6000004b9290_11 .array/port v0x6000004b9290, 11;
E_0x6000023a5b00/2 .event anyedge, v0x6000004b9290_8, v0x6000004b9290_9, v0x6000004b9290_10, v0x6000004b9290_11;
v0x6000004b9290_12 .array/port v0x6000004b9290, 12;
v0x6000004b9290_13 .array/port v0x6000004b9290, 13;
v0x6000004b9290_14 .array/port v0x6000004b9290, 14;
v0x6000004b9290_15 .array/port v0x6000004b9290, 15;
E_0x6000023a5b00/3 .event anyedge, v0x6000004b9290_12, v0x6000004b9290_13, v0x6000004b9290_14, v0x6000004b9290_15;
E_0x6000023a5b00 .event/or E_0x6000023a5b00/0, E_0x6000023a5b00/1, E_0x6000023a5b00/2, E_0x6000023a5b00/3;
E_0x6000023a5b40/0 .event anyedge, v0x6000004b9cb0_0, v0x6000004b9170_0, v0x6000004b9170_1, v0x6000004b9170_2;
E_0x6000023a5b40/1 .event anyedge, v0x6000004b9170_3, v0x6000004b9170_4, v0x6000004b9170_5, v0x6000004b9170_6;
E_0x6000023a5b40/2 .event anyedge, v0x6000004b9170_7, v0x6000004b9170_8, v0x6000004b9170_9, v0x6000004b9170_10;
E_0x6000023a5b40/3 .event anyedge, v0x6000004b9170_11, v0x6000004b9170_12, v0x6000004b9170_13, v0x6000004b9170_14;
E_0x6000023a5b40/4 .event anyedge, v0x6000004b9170_15, v0x6000004b9200_0, v0x6000004b9200_1, v0x6000004b9200_2;
E_0x6000023a5b40/5 .event anyedge, v0x6000004b9200_3, v0x6000004b9200_4, v0x6000004b9200_5, v0x6000004b9200_6;
E_0x6000023a5b40/6 .event anyedge, v0x6000004b9200_7, v0x6000004b9200_8, v0x6000004b9200_9, v0x6000004b9200_10;
E_0x6000023a5b40/7 .event anyedge, v0x6000004b9200_11, v0x6000004b9200_12, v0x6000004b9200_13, v0x6000004b9200_14;
E_0x6000023a5b40/8 .event anyedge, v0x6000004b9200_15, v0x6000004b9050_0;
E_0x6000023a5b40 .event/or E_0x6000023a5b40/0, E_0x6000023a5b40/1, E_0x6000023a5b40/2, E_0x6000023a5b40/3, E_0x6000023a5b40/4, E_0x6000023a5b40/5, E_0x6000023a5b40/6, E_0x6000023a5b40/7, E_0x6000023a5b40/8;
S_0x132e9bac0 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 117, 10 117 0, S_0x132e9b4d0;
 .timescale 0 0;
P_0x6000023a5b80 .param/l "i" 1 10 117, +C4<01>;
S_0x132e9bc30 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 117, 10 117 0, S_0x132e9b4d0;
 .timescale 0 0;
P_0x6000023a5c00 .param/l "i" 1 10 117, +C4<010>;
S_0x132e9bda0 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 117, 10 117 0, S_0x132e9b4d0;
 .timescale 0 0;
P_0x6000023a5c80 .param/l "i" 1 10 117, +C4<011>;
S_0x132e9bf10 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 117, 10 117 0, S_0x132e9b4d0;
 .timescale 0 0;
P_0x6000023a5d40 .param/l "i" 1 10 117, +C4<0100>;
S_0x132e9c080 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 117, 10 117 0, S_0x132e9b4d0;
 .timescale 0 0;
P_0x6000023a5dc0 .param/l "i" 1 10 117, +C4<0101>;
S_0x132e9c1f0 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 117, 10 117 0, S_0x132e9b4d0;
 .timescale 0 0;
P_0x6000023a5e40 .param/l "i" 1 10 117, +C4<0110>;
S_0x132e9c360 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 117, 10 117 0, S_0x132e9b4d0;
 .timescale 0 0;
P_0x6000023a5ec0 .param/l "i" 1 10 117, +C4<0111>;
S_0x132e9c4d0 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 117, 10 117 0, S_0x132e9b4d0;
 .timescale 0 0;
P_0x6000023a5d00 .param/l "i" 1 10 117, +C4<01000>;
S_0x132e9c640 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 117, 10 117 0, S_0x132e9b4d0;
 .timescale 0 0;
P_0x6000023a5f80 .param/l "i" 1 10 117, +C4<01001>;
S_0x132e9c7b0 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 117, 10 117 0, S_0x132e9b4d0;
 .timescale 0 0;
P_0x6000023a6000 .param/l "i" 1 10 117, +C4<01010>;
S_0x132e9c920 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 117, 10 117 0, S_0x132e9b4d0;
 .timescale 0 0;
P_0x6000023a6080 .param/l "i" 1 10 117, +C4<01011>;
S_0x132e9ca90 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 117, 10 117 0, S_0x132e9b4d0;
 .timescale 0 0;
P_0x6000023a6100 .param/l "i" 1 10 117, +C4<01100>;
S_0x132e9cc00 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 117, 10 117 0, S_0x132e9b4d0;
 .timescale 0 0;
P_0x6000023a6180 .param/l "i" 1 10 117, +C4<01101>;
S_0x132e9cd70 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 117, 10 117 0, S_0x132e9b4d0;
 .timescale 0 0;
P_0x6000023a6200 .param/l "i" 1 10 117, +C4<01110>;
S_0x132e9cee0 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 117, 10 117 0, S_0x132e9b4d0;
 .timescale 0 0;
P_0x6000023a6280 .param/l "i" 1 10 117, +C4<01111>;
S_0x132e9d4d0 .scope task, "load_instr" "load_instr" 3 70, 3 70 0, S_0x132ea8510;
 .timescale -9 -12;
v0x6000004be9a0_0 .var "addr", 11 0;
v0x6000004bea30_0 .var "instr", 127 0;
E_0x6000023a6800 .event negedge, v0x6000004d83f0_0;
TD_tb_tpc.load_instr ;
    %wait E_0x6000023a6800;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x6000004be9a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000004bf7b0_0, 0, 20;
    %pushi/vec4 0, 0, 128;
    %load/vec4 v0x6000004bea30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000004bf840_0, 0, 256;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000004bf8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000004bf9f0_0, 0, 1;
    %wait E_0x6000023a4e40;
T_2.0 ;
    %load/vec4 v0x6000004bf960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_2.1, 8;
    %wait E_0x6000023a4e40;
    %jmp T_2.0;
T_2.1 ;
    %wait E_0x6000023a6800;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000004bf9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000004bf8d0_0, 0, 1;
    %end;
S_0x132e9d640 .scope task, "run_tpc" "run_tpc" 3 87, 3 87 0, S_0x132ea8510;
 .timescale -9 -12;
v0x6000004beac0_0 .var "pc", 19 0;
TD_tb_tpc.run_tpc ;
    %wait E_0x6000023a6800;
    %load/vec4 v0x6000004beac0_0;
    %store/vec4 v0x6000004b01b0_0, 0, 20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000004b0120_0, 0, 1;
    %wait E_0x6000023a4e40;
    %wait E_0x6000023a6800;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000004b0120_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000004bfe70_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x6000004b0000_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x6000004bfe70_0;
    %cmpi/s 200, 0, 32;
    %flag_get/vec4 5;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz T_3.3, 8;
    %wait E_0x6000023a4e40;
    %load/vec4 v0x6000004bfe70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000004bfe70_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x132e657f0;
T_4 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004dbcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004dbba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004dbc30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004dbb10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000004db7b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000004dbba0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x6000004dbba0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000004dbba0_0, 0;
T_4.2 ;
    %load/vec4 v0x6000004dc3f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000004dbc30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %load/vec4 v0x6000004dbc30_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000004dbc30_0, 0;
T_4.5 ;
    %load/vec4 v0x6000004daac0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000004dbb10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x6000004dbb10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000004dbb10_0, 0;
T_4.8 ;
    %load/vec4 v0x6000004db960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.13, 9;
    %load/vec4 v0x6000004db840_0;
    %and;
T_4.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %load/vec4 v0x6000004dbba0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000004dbba0_0, 0;
T_4.11 ;
    %load/vec4 v0x6000004dc5a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.16, 9;
    %load/vec4 v0x6000004dc480_0;
    %and;
T_4.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0x6000004dbc30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000004dbc30_0, 0;
T_4.14 ;
    %load/vec4 v0x6000004dac70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.19, 9;
    %load/vec4 v0x6000004dab50_0;
    %and;
T_4.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %load/vec4 v0x6000004dbb10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000004dbb10_0, 0;
T_4.17 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x132e657f0;
T_5 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004dbcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000004dbe70_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000004dba80_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000004db330_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000004db4e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000004db060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004db210_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000004db720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004db960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000004dc360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004dc5a0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000004daa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004dac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004dad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004daeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004dc1b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004da7f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004da880_0, 0;
    %fork t_1, S_0x132e6ba30;
    %jmp t_0;
    .scope S_0x132e6ba30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000004d9560_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x6000004d9560_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x6000004d9560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004db570, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x6000004d9560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004db450, 0, 4;
    %load/vec4 v0x6000004d9560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000004d9560_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x132e657f0;
t_0 %join;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000004db960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0x6000004db840_0;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004db960_0, 0;
T_5.4 ;
    %load/vec4 v0x6000004dc5a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.9, 9;
    %load/vec4 v0x6000004dc480_0;
    %and;
T_5.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004dc5a0_0, 0;
T_5.7 ;
    %load/vec4 v0x6000004dac70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.12, 9;
    %load/vec4 v0x6000004dab50_0;
    %and;
T_5.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004dac70_0, 0;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004dad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004db210_0, 0;
    %load/vec4 v0x6000004dbe70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000004dbe70_0, 0;
    %jmp T_5.24;
T_5.13 ;
    %load/vec4 v0x6000004dbd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.25, 8;
    %load/vec4 v0x6000004dbde0_0;
    %assign/vec4 v0x6000004dba80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000004db4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004daeb0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000004dbe70_0, 0;
T_5.25 ;
    %jmp T_5.24;
T_5.14 ;
    %load/vec4 v0x6000004dba80_0;
    %assign/vec4 v0x6000004db060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000004db210_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000004dbe70_0, 0;
    %jmp T_5.24;
T_5.15 ;
    %load/vec4 v0x6000004db2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.27, 8;
    %load/vec4 v0x6000004db0f0_0;
    %assign/vec4 v0x6000004db330_0, 0;
    %load/vec4 v0x6000004db0f0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x6000004da7f0_0, 0;
    %load/vec4 v0x6000004db0f0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x6000004da880_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000004dbe70_0, 0;
T_5.27 ;
    %jmp T_5.24;
T_5.16 ;
    %load/vec4 v0x6000004da7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_5.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_5.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_5.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_5.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_5.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_5.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000004daeb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000004dbe70_0, 0;
    %jmp T_5.39;
T_5.29 ;
    %load/vec4 v0x6000004dba80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000004dba80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000004dbe70_0, 0;
    %jmp T_5.39;
T_5.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000004dbe70_0, 0;
    %jmp T_5.39;
T_5.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000004dbe70_0, 0;
    %jmp T_5.39;
T_5.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000004dbe70_0, 0;
    %jmp T_5.39;
T_5.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000004dbe70_0, 0;
    %jmp T_5.39;
T_5.34 ;
    %load/vec4 v0x6000004db4e0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_5.40, 5;
    %load/vec4 v0x6000004dba80_0;
    %addi 1, 0, 20;
    %load/vec4 v0x6000004db4e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004db570, 0, 4;
    %load/vec4 v0x6000004db330_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x6000004db4e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004db450, 0, 4;
    %load/vec4 v0x6000004db4e0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000004db4e0_0, 0;
    %load/vec4 v0x6000004dba80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000004dba80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000004dbe70_0, 0;
    %jmp T_5.41;
T_5.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000004daeb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000004dbe70_0, 0;
T_5.41 ;
    %jmp T_5.39;
T_5.35 ;
    %load/vec4 v0x6000004db4e0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.42, 5;
    %load/vec4 v0x6000004db4e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000004db450, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.44, 5;
    %load/vec4 v0x6000004db4e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000004db450, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x6000004db4e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004db450, 0, 4;
    %load/vec4 v0x6000004db4e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000004db570, 4;
    %assign/vec4 v0x6000004dba80_0, 0;
    %jmp T_5.45;
T_5.44 ;
    %load/vec4 v0x6000004db4e0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x6000004db4e0_0, 0;
    %load/vec4 v0x6000004dba80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000004dba80_0, 0;
T_5.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000004dbe70_0, 0;
    %jmp T_5.43;
T_5.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000004daeb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000004dbe70_0, 0;
T_5.43 ;
    %jmp T_5.39;
T_5.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000004dc1b0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000004dbe70_0, 0;
    %jmp T_5.39;
T_5.37 ;
    %load/vec4 v0x6000004da640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000004dad90_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000004dbe70_0, 0;
T_5.46 ;
    %jmp T_5.39;
T_5.39 ;
    %pop/vec4 1;
    %jmp T_5.24;
T_5.17 ;
    %load/vec4 v0x6000004da640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000004dbe70_0, 0;
T_5.48 ;
    %jmp T_5.24;
T_5.18 ;
    %load/vec4 v0x6000004da7f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.52, 6;
    %load/vec4 v0x6000004dba80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000004dba80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000004dbe70_0, 0;
    %jmp T_5.54;
T_5.50 ;
    %load/vec4 v0x6000004db330_0;
    %assign/vec4 v0x6000004db720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000004db960_0, 0;
    %load/vec4 v0x6000004db840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.55, 8;
    %load/vec4 v0x6000004dba80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000004dba80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000004dbe70_0, 0;
T_5.55 ;
    %jmp T_5.54;
T_5.51 ;
    %load/vec4 v0x6000004db330_0;
    %assign/vec4 v0x6000004dc360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000004dc5a0_0, 0;
    %load/vec4 v0x6000004dc480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.57, 8;
    %load/vec4 v0x6000004dba80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000004dba80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000004dbe70_0, 0;
T_5.57 ;
    %jmp T_5.54;
T_5.52 ;
    %load/vec4 v0x6000004db330_0;
    %assign/vec4 v0x6000004daa30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000004dac70_0, 0;
    %load/vec4 v0x6000004dab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.59, 8;
    %load/vec4 v0x6000004dba80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000004dba80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000004dbe70_0, 0;
T_5.59 ;
    %jmp T_5.54;
T_5.54 ;
    %pop/vec4 1;
    %jmp T_5.24;
T_5.19 ;
    %load/vec4 v0x6000004da880_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_5.64, 6;
    %load/vec4 v0x6000004dba80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000004dba80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000004dbe70_0, 0;
    %jmp T_5.66;
T_5.61 ;
    %load/vec4 v0x6000004db600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.67, 8;
    %load/vec4 v0x6000004dba80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000004dba80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000004dbe70_0, 0;
T_5.67 ;
    %jmp T_5.66;
T_5.62 ;
    %load/vec4 v0x6000004dc240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.69, 8;
    %load/vec4 v0x6000004dba80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000004dba80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000004dbe70_0, 0;
T_5.69 ;
    %jmp T_5.66;
T_5.63 ;
    %load/vec4 v0x6000004da910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.71, 8;
    %load/vec4 v0x6000004dba80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000004dba80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000004dbe70_0, 0;
T_5.71 ;
    %jmp T_5.66;
T_5.64 ;
    %load/vec4 v0x6000004da640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.73, 8;
    %load/vec4 v0x6000004dba80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000004dba80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000004dbe70_0, 0;
T_5.73 ;
    %jmp T_5.66;
T_5.66 ;
    %pop/vec4 1;
    %jmp T_5.24;
T_5.20 ;
    %load/vec4 v0x6000004dc000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004dc1b0_0, 0;
    %load/vec4 v0x6000004dba80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000004dba80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000004dbe70_0, 0;
T_5.75 ;
    %jmp T_5.24;
T_5.21 ;
    %load/vec4 v0x6000004dbd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.77, 8;
    %load/vec4 v0x6000004dbde0_0;
    %assign/vec4 v0x6000004dba80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000004db4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004dad90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000004dbe70_0, 0;
T_5.77 ;
    %jmp T_5.24;
T_5.22 ;
    %load/vec4 v0x6000004dbd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004daeb0_0, 0;
    %load/vec4 v0x6000004dbde0_0;
    %assign/vec4 v0x6000004dba80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000004db4e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000004dbe70_0, 0;
T_5.79 ;
    %jmp T_5.24;
T_5.24 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x132e7b770;
T_6 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004c47e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004dc990_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x6000004c4870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004c4900, 4;
    %assign/vec4 v0x6000004dc990_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x132e76ad0;
T_7 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004c47e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000004dcbd0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x6000004dcbd0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000004dcbd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004dcb40, 0, 4;
    %load/vec4 v0x6000004dcbd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000004dcbd0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004dcc60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6000004c4870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004c4900, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004dcb40, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000004dcbd0_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x6000004dcbd0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x6000004dcbd0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000004dcb40, 4;
    %ix/getv/s 3, v0x6000004dcbd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004dcb40, 0, 4;
    %load/vec4 v0x6000004dcbd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000004dcbd0_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004dcb40, 4;
    %assign/vec4 v0x6000004dcc60_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x132e71e30;
T_8 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004c47e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000004dcea0_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x6000004dcea0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000004dcea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004dce10, 0, 4;
    %load/vec4 v0x6000004dcea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000004dcea0_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004dcf30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000004c4870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004c4900, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004dce10, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000004dcea0_0, 0, 32;
T_8.6 ;
    %load/vec4 v0x6000004dcea0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.7, 5;
    %load/vec4 v0x6000004dcea0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000004dce10, 4;
    %ix/getv/s 3, v0x6000004dcea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004dce10, 0, 4;
    %load/vec4 v0x6000004dcea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000004dcea0_0, 0, 32;
    %jmp T_8.6;
T_8.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004dce10, 4;
    %assign/vec4 v0x6000004dcf30_0, 0;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x132e6d190;
T_9 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004c47e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000004dd170_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x6000004dd170_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000004dd170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004dd0e0, 0, 4;
    %load/vec4 v0x6000004dd170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000004dd170_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004dd200_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x6000004c4870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004c4900, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004dd0e0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000004dd170_0, 0, 32;
T_9.6 ;
    %load/vec4 v0x6000004dd170_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_9.7, 5;
    %load/vec4 v0x6000004dd170_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000004dd0e0, 4;
    %ix/getv/s 3, v0x6000004dd170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004dd0e0, 0, 4;
    %load/vec4 v0x6000004dd170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000004dd170_0, 0, 32;
    %jmp T_9.6;
T_9.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004dd0e0, 4;
    %assign/vec4 v0x6000004dd200_0, 0;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x132e19e40;
T_10 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004ddcb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004dde60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004dd7a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004dd710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000004ddc20_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000004dd9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6000004dddd0_0;
    %assign/vec4 v0x6000004dde60_0, 0;
T_10.2 ;
    %load/vec4 v0x6000004dd950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x6000004dd680_0;
    %assign/vec4 v0x6000004dd7a0_0, 0;
    %load/vec4 v0x6000004dd7a0_0;
    %assign/vec4 v0x6000004dd710_0, 0;
    %load/vec4 v0x6000004dd830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x6000004ddb00_0;
    %assign/vec4 v0x6000004ddc20_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x6000004ddb90_0;
    %load/vec4 v0x6000004ddb00_0;
    %add;
    %assign/vec4 v0x6000004ddc20_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x132e1c2a0;
T_11 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004df210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004df3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004ded00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004dec70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000004df180_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6000004def40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x6000004df330_0;
    %assign/vec4 v0x6000004df3c0_0, 0;
T_11.2 ;
    %load/vec4 v0x6000004deeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x6000004debe0_0;
    %assign/vec4 v0x6000004ded00_0, 0;
    %load/vec4 v0x6000004ded00_0;
    %assign/vec4 v0x6000004dec70_0, 0;
    %load/vec4 v0x6000004ded90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x6000004df060_0;
    %assign/vec4 v0x6000004df180_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x6000004df0f0_0;
    %load/vec4 v0x6000004df060_0;
    %add;
    %assign/vec4 v0x6000004df180_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x132e0ff40;
T_12 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004d07e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004d0990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004d02d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004d0240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000004d0750_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x6000004d0510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000004d0900_0;
    %assign/vec4 v0x6000004d0990_0, 0;
T_12.2 ;
    %load/vec4 v0x6000004d0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x6000004d01b0_0;
    %assign/vec4 v0x6000004d02d0_0, 0;
    %load/vec4 v0x6000004d02d0_0;
    %assign/vec4 v0x6000004d0240_0, 0;
    %load/vec4 v0x6000004d0360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x6000004d0630_0;
    %assign/vec4 v0x6000004d0750_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x6000004d06c0_0;
    %load/vec4 v0x6000004d0630_0;
    %add;
    %assign/vec4 v0x6000004d0750_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x132e04b10;
T_13 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004d1d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004d1ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004d1830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004d17a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000004d1cb0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000004d1a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x6000004d1e60_0;
    %assign/vec4 v0x6000004d1ef0_0, 0;
T_13.2 ;
    %load/vec4 v0x6000004d19e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x6000004d1710_0;
    %assign/vec4 v0x6000004d1830_0, 0;
    %load/vec4 v0x6000004d1830_0;
    %assign/vec4 v0x6000004d17a0_0, 0;
    %load/vec4 v0x6000004d18c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x6000004d1b90_0;
    %assign/vec4 v0x6000004d1cb0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x6000004d1c20_0;
    %load/vec4 v0x6000004d1b90_0;
    %add;
    %assign/vec4 v0x6000004d1cb0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x132e15e90;
T_14 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004d32a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004d3450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004d2d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004d2d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000004d3210_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000004d2fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x6000004d33c0_0;
    %assign/vec4 v0x6000004d3450_0, 0;
T_14.2 ;
    %load/vec4 v0x6000004d2f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x6000004d2c70_0;
    %assign/vec4 v0x6000004d2d90_0, 0;
    %load/vec4 v0x6000004d2d90_0;
    %assign/vec4 v0x6000004d2d00_0, 0;
    %load/vec4 v0x6000004d2e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x6000004d30f0_0;
    %assign/vec4 v0x6000004d3210_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x6000004d3180_0;
    %load/vec4 v0x6000004d30f0_0;
    %add;
    %assign/vec4 v0x6000004d3210_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x132e97c70;
T_15 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004d4870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004d4a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004d4360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004d42d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000004d47e0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x6000004d45a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x6000004d4990_0;
    %assign/vec4 v0x6000004d4a20_0, 0;
T_15.2 ;
    %load/vec4 v0x6000004d4510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x6000004d4240_0;
    %assign/vec4 v0x6000004d4360_0, 0;
    %load/vec4 v0x6000004d4360_0;
    %assign/vec4 v0x6000004d42d0_0, 0;
    %load/vec4 v0x6000004d43f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x6000004d46c0_0;
    %assign/vec4 v0x6000004d47e0_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x6000004d4750_0;
    %load/vec4 v0x6000004d46c0_0;
    %add;
    %assign/vec4 v0x6000004d47e0_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x132e922b0;
T_16 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004d5dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004d5f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004d58c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004d5830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000004d5d40_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x6000004d5b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x6000004d5ef0_0;
    %assign/vec4 v0x6000004d5f80_0, 0;
T_16.2 ;
    %load/vec4 v0x6000004d5a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x6000004d57a0_0;
    %assign/vec4 v0x6000004d58c0_0, 0;
    %load/vec4 v0x6000004d58c0_0;
    %assign/vec4 v0x6000004d5830_0, 0;
    %load/vec4 v0x6000004d5950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x6000004d5c20_0;
    %assign/vec4 v0x6000004d5d40_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x6000004d5cb0_0;
    %load/vec4 v0x6000004d5c20_0;
    %add;
    %assign/vec4 v0x6000004d5d40_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x132e8fc60;
T_17 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004d7330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004d74e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004d6e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004d6d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000004d72a0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x6000004d7060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x6000004d7450_0;
    %assign/vec4 v0x6000004d74e0_0, 0;
T_17.2 ;
    %load/vec4 v0x6000004d6fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x6000004d6d00_0;
    %assign/vec4 v0x6000004d6e20_0, 0;
    %load/vec4 v0x6000004d6e20_0;
    %assign/vec4 v0x6000004d6d90_0, 0;
    %load/vec4 v0x6000004d6eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x6000004d7180_0;
    %assign/vec4 v0x6000004d72a0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x6000004d7210_0;
    %load/vec4 v0x6000004d7180_0;
    %add;
    %assign/vec4 v0x6000004d72a0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x132e8ae50;
T_18 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004c8900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004c8ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004c83f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004c8360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000004c8870_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x6000004c8630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x6000004c8a20_0;
    %assign/vec4 v0x6000004c8ab0_0, 0;
T_18.2 ;
    %load/vec4 v0x6000004c85a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x6000004c82d0_0;
    %assign/vec4 v0x6000004c83f0_0, 0;
    %load/vec4 v0x6000004c83f0_0;
    %assign/vec4 v0x6000004c8360_0, 0;
    %load/vec4 v0x6000004c8480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x6000004c8750_0;
    %assign/vec4 v0x6000004c8870_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x6000004c87e0_0;
    %load/vec4 v0x6000004c8750_0;
    %add;
    %assign/vec4 v0x6000004c8870_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x132e88800;
T_19 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004c9e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004ca010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004c9950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004c98c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000004c9dd0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000004c9b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x6000004c9f80_0;
    %assign/vec4 v0x6000004ca010_0, 0;
T_19.2 ;
    %load/vec4 v0x6000004c9b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x6000004c9830_0;
    %assign/vec4 v0x6000004c9950_0, 0;
    %load/vec4 v0x6000004c9950_0;
    %assign/vec4 v0x6000004c98c0_0, 0;
    %load/vec4 v0x6000004c99e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x6000004c9cb0_0;
    %assign/vec4 v0x6000004c9dd0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x6000004c9d40_0;
    %load/vec4 v0x6000004c9cb0_0;
    %add;
    %assign/vec4 v0x6000004c9dd0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x132e861b0;
T_20 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004cb3c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004cb570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004caeb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004cae20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000004cb330_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x6000004cb0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x6000004cb4e0_0;
    %assign/vec4 v0x6000004cb570_0, 0;
T_20.2 ;
    %load/vec4 v0x6000004cb060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x6000004cad90_0;
    %assign/vec4 v0x6000004caeb0_0, 0;
    %load/vec4 v0x6000004caeb0_0;
    %assign/vec4 v0x6000004cae20_0, 0;
    %load/vec4 v0x6000004caf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x6000004cb210_0;
    %assign/vec4 v0x6000004cb330_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x6000004cb2a0_0;
    %load/vec4 v0x6000004cb210_0;
    %add;
    %assign/vec4 v0x6000004cb330_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x132e83b60;
T_21 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004cc990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004ccb40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004cc480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004cc3f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000004cc900_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x6000004cc6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x6000004ccab0_0;
    %assign/vec4 v0x6000004ccb40_0, 0;
T_21.2 ;
    %load/vec4 v0x6000004cc630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x6000004cc360_0;
    %assign/vec4 v0x6000004cc480_0, 0;
    %load/vec4 v0x6000004cc480_0;
    %assign/vec4 v0x6000004cc3f0_0, 0;
    %load/vec4 v0x6000004cc510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x6000004cc7e0_0;
    %assign/vec4 v0x6000004cc900_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x6000004cc870_0;
    %load/vec4 v0x6000004cc7e0_0;
    %add;
    %assign/vec4 v0x6000004cc900_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x132e81680;
T_22 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004cdef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004ce0a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004cd9e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004cd950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000004cde60_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x6000004cdc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x6000004ce010_0;
    %assign/vec4 v0x6000004ce0a0_0, 0;
T_22.2 ;
    %load/vec4 v0x6000004cdb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x6000004cd8c0_0;
    %assign/vec4 v0x6000004cd9e0_0, 0;
    %load/vec4 v0x6000004cd9e0_0;
    %assign/vec4 v0x6000004cd950_0, 0;
    %load/vec4 v0x6000004cda70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x6000004cdd40_0;
    %assign/vec4 v0x6000004cde60_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000004cddd0_0;
    %load/vec4 v0x6000004cdd40_0;
    %add;
    %assign/vec4 v0x6000004cde60_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x132e7f030;
T_23 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004cf450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004cf600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004cef40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004ceeb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000004cf3c0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x6000004cf180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x6000004cf570_0;
    %assign/vec4 v0x6000004cf600_0, 0;
T_23.2 ;
    %load/vec4 v0x6000004cf0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x6000004cee20_0;
    %assign/vec4 v0x6000004cef40_0, 0;
    %load/vec4 v0x6000004cef40_0;
    %assign/vec4 v0x6000004ceeb0_0, 0;
    %load/vec4 v0x6000004cefd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x6000004cf2a0_0;
    %assign/vec4 v0x6000004cf3c0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x6000004cf330_0;
    %load/vec4 v0x6000004cf2a0_0;
    %add;
    %assign/vec4 v0x6000004cf3c0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x132e7c9e0;
T_24 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004c0a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004c0bd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004c0510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004c0480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000004c0990_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x6000004c0750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x6000004c0b40_0;
    %assign/vec4 v0x6000004c0bd0_0, 0;
T_24.2 ;
    %load/vec4 v0x6000004c06c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x6000004c03f0_0;
    %assign/vec4 v0x6000004c0510_0, 0;
    %load/vec4 v0x6000004c0510_0;
    %assign/vec4 v0x6000004c0480_0, 0;
    %load/vec4 v0x6000004c05a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v0x6000004c0870_0;
    %assign/vec4 v0x6000004c0990_0, 0;
    %jmp T_24.7;
T_24.6 ;
    %load/vec4 v0x6000004c0900_0;
    %load/vec4 v0x6000004c0870_0;
    %add;
    %assign/vec4 v0x6000004c0990_0, 0;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x132e756f0;
T_25 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004c1f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004c2130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004c1a70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004c19e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000004c1ef0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x6000004c1cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x6000004c20a0_0;
    %assign/vec4 v0x6000004c2130_0, 0;
T_25.2 ;
    %load/vec4 v0x6000004c1c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x6000004c1950_0;
    %assign/vec4 v0x6000004c1a70_0, 0;
    %load/vec4 v0x6000004c1a70_0;
    %assign/vec4 v0x6000004c19e0_0, 0;
    %load/vec4 v0x6000004c1b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v0x6000004c1dd0_0;
    %assign/vec4 v0x6000004c1ef0_0, 0;
    %jmp T_25.7;
T_25.6 ;
    %load/vec4 v0x6000004c1e60_0;
    %load/vec4 v0x6000004c1dd0_0;
    %add;
    %assign/vec4 v0x6000004c1ef0_0, 0;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x132e8e9f0;
T_26 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004c47e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000004dc6c0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x6000004dc6c0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000004dc6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004dc630, 0, 4;
    %load/vec4 v0x6000004dc6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000004dc6c0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x6000004c4480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004c4510, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004dc630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000004dc6c0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x6000004dc6c0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x6000004dc6c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000004dc630, 4;
    %ix/getv/s 3, v0x6000004dc6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004dc630, 0, 4;
    %load/vec4 v0x6000004dc6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000004dc6c0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x132e89d50;
T_27 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004c47e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000004dc7e0_0, 0, 32;
T_27.2 ;
    %load/vec4 v0x6000004dc7e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_27.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000004dc7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004dc750, 0, 4;
    %load/vec4 v0x6000004dc7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000004dc7e0_0, 0, 32;
    %jmp T_27.2;
T_27.3 ;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x6000004c4480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004c4510, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004dc750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000004dc7e0_0, 0, 32;
T_27.6 ;
    %load/vec4 v0x6000004dc7e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_27.7, 5;
    %load/vec4 v0x6000004dc7e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000004dc750, 4;
    %ix/getv/s 3, v0x6000004dc7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004dc750, 0, 4;
    %load/vec4 v0x6000004dc7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000004dc7e0_0, 0, 32;
    %jmp T_27.6;
T_27.7 ;
T_27.4 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x132e850b0;
T_28 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004c47e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000004dc900_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x6000004dc900_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000004dc900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004dc870, 0, 4;
    %load/vec4 v0x6000004dc900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000004dc900_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x6000004c4480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004c4510, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004dc870, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000004dc900_0, 0, 32;
T_28.6 ;
    %load/vec4 v0x6000004dc900_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_28.7, 5;
    %load/vec4 v0x6000004dc900_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000004dc870, 4;
    %ix/getv/s 3, v0x6000004dc900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004dc870, 0, 4;
    %load/vec4 v0x6000004dc900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000004dc900_0, 0, 32;
    %jmp T_28.6;
T_28.7 ;
T_28.4 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x132e95890;
T_29 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004c47e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000004c4ab0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000004c41b0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x6000004c4b40_0;
    %assign/vec4 v0x6000004c4ab0_0, 0;
    %load/vec4 v0x6000004c4240_0;
    %assign/vec4 v0x6000004c41b0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x132e95890;
T_30 ;
    %wait E_0x6000023a28c0;
    %load/vec4 v0x6000004c4ab0_0;
    %store/vec4 v0x6000004c4b40_0, 0, 3;
    %load/vec4 v0x6000004c41b0_0;
    %store/vec4 v0x6000004c4240_0, 0, 16;
    %load/vec4 v0x6000004c4ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %jmp T_30.5;
T_30.0 ;
    %load/vec4 v0x6000004c4a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v0x6000004c4cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_30.9, 8;
T_30.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_30.9, 8;
 ; End of false expr.
    %blend;
T_30.9;
    %store/vec4 v0x6000004c4b40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000004c4240_0, 0, 16;
T_30.6 ;
    %jmp T_30.5;
T_30.1 ;
    %load/vec4 v0x6000004c4cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000004c4b40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000004c4240_0, 0, 16;
T_30.10 ;
    %jmp T_30.5;
T_30.2 ;
    %load/vec4 v0x6000004c41b0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000004c4240_0, 0, 16;
    %load/vec4 v0x6000004c4000_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000004c41b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_30.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000004c4b40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000004c4240_0, 0, 16;
T_30.12 ;
    %jmp T_30.5;
T_30.3 ;
    %load/vec4 v0x6000004c41b0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000004c4240_0, 0, 16;
    %load/vec4 v0x6000004c43f0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x6000004c41b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_30.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000004c4b40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000004c4240_0, 0, 16;
T_30.14 ;
    %jmp T_30.5;
T_30.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000004c4b40_0, 0, 3;
    %jmp T_30.5;
T_30.5 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x132e9b950;
T_31 ;
    %wait E_0x6000023a5b40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %load/vec4 v0x6000004b9cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x6000004b9050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x132e9b950;
T_32 ;
    %wait E_0x6000023a5b00;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000004b8ab0_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x132e9bac0;
T_33 ;
    %wait E_0x6000023a5b40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %load/vec4 v0x6000004b9cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x6000004b9050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x132e9bac0;
T_34 ;
    %wait E_0x6000023a5b00;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000004b8ab0_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x132e9bc30;
T_35 ;
    %wait E_0x6000023a5b40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %load/vec4 v0x6000004b9cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x6000004b9050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x132e9bc30;
T_36 ;
    %wait E_0x6000023a5b00;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000004b8ab0_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x132e9bda0;
T_37 ;
    %wait E_0x6000023a5b40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %load/vec4 v0x6000004b9cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x6000004b9050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x132e9bda0;
T_38 ;
    %wait E_0x6000023a5b00;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000004b8ab0_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x132e9bf10;
T_39 ;
    %wait E_0x6000023a5b40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %load/vec4 v0x6000004b9cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x6000004b9050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x132e9bf10;
T_40 ;
    %wait E_0x6000023a5b00;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000004b8ab0_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x132e9c080;
T_41 ;
    %wait E_0x6000023a5b40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %load/vec4 v0x6000004b9cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x6000004b9050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x132e9c080;
T_42 ;
    %wait E_0x6000023a5b00;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000004b8ab0_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x132e9c1f0;
T_43 ;
    %wait E_0x6000023a5b40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %load/vec4 v0x6000004b9cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x6000004b9050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x132e9c1f0;
T_44 ;
    %wait E_0x6000023a5b00;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000004b8ab0_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x132e9c360;
T_45 ;
    %wait E_0x6000023a5b40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %load/vec4 v0x6000004b9cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x6000004b9050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x132e9c360;
T_46 ;
    %wait E_0x6000023a5b00;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000004b8ab0_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x132e9c4d0;
T_47 ;
    %wait E_0x6000023a5b40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %load/vec4 v0x6000004b9cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x6000004b9050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x132e9c4d0;
T_48 ;
    %wait E_0x6000023a5b00;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000004b8ab0_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x132e9c640;
T_49 ;
    %wait E_0x6000023a5b40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %load/vec4 v0x6000004b9cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x6000004b9050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x132e9c640;
T_50 ;
    %wait E_0x6000023a5b00;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000004b8ab0_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x132e9c7b0;
T_51 ;
    %wait E_0x6000023a5b40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %load/vec4 v0x6000004b9cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x6000004b9050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x132e9c7b0;
T_52 ;
    %wait E_0x6000023a5b00;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000004b8ab0_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x132e9c920;
T_53 ;
    %wait E_0x6000023a5b40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %load/vec4 v0x6000004b9cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x6000004b9050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x132e9c920;
T_54 ;
    %wait E_0x6000023a5b00;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000004b8ab0_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x132e9ca90;
T_55 ;
    %wait E_0x6000023a5b40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %load/vec4 v0x6000004b9cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x6000004b9050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x132e9ca90;
T_56 ;
    %wait E_0x6000023a5b00;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000004b8ab0_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x132e9cc00;
T_57 ;
    %wait E_0x6000023a5b40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %load/vec4 v0x6000004b9cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x6000004b9050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x132e9cc00;
T_58 ;
    %wait E_0x6000023a5b00;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000004b8ab0_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x132e9cd70;
T_59 ;
    %wait E_0x6000023a5b40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %load/vec4 v0x6000004b9cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x6000004b9050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x132e9cd70;
T_60 ;
    %wait E_0x6000023a5b00;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000004b8ab0_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x132e9cee0;
T_61 ;
    %wait E_0x6000023a5b40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %load/vec4 v0x6000004b9cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_61.9;
T_61.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_61.9;
T_61.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_61.9;
T_61.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_61.9;
T_61.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_61.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_61.11, 8;
T_61.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_61.11, 8;
 ; End of false expr.
    %blend;
T_61.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_61.9;
T_61.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_61.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_61.13, 8;
T_61.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %jmp/0 T_61.13, 8;
 ; End of false expr.
    %blend;
T_61.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_61.9;
T_61.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_61.9;
T_61.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_61.9;
T_61.7 ;
    %load/vec4 v0x6000004b9050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000004b9290, 4, 0;
    %jmp T_61.9;
T_61.9 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x132e9cee0;
T_62 ;
    %wait E_0x6000023a5b00;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b9290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000004b8ab0_0, 4, 16;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x132e9b4d0;
T_63 ;
    %wait E_0x6000023a5a40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000004b90e0_0, 0, 32;
T_63.0 ;
    %load/vec4 v0x6000004b90e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_63.1, 5;
    %ix/getv/s 4, v0x6000004b90e0_0;
    %load/vec4a v0x6000004b9170, 4;
    %ix/getv/s 4, v0x6000004b90e0_0;
    %store/vec4a v0x6000004b94d0, 4, 0;
    %load/vec4 v0x6000004b90e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000004b90e0_0, 0, 32;
    %jmp T_63.0;
T_63.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000004b9b90_0, 0, 32;
T_63.2 ;
    %load/vec4 v0x6000004b9b90_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_63.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000004b90e0_0, 0, 32;
T_63.4 ;
    %load/vec4 v0x6000004b90e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x6000004b9b90_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_63.5, 5;
    %load/vec4 v0x6000004b9cb0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %load/vec4 v0x6000004b9b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000004b90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000004b94d0, 4;
    %load/vec4 v0x6000004b9b90_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000004b90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000004b94d0, 4, 0;
    %jmp T_63.10;
T_63.6 ;
    %load/vec4 v0x6000004b9b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000004b90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000004b94d0, 4;
    %load/vec4 v0x6000004b9b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000004b90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000004b94d0, 4;
    %add;
    %load/vec4 v0x6000004b9b90_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000004b90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000004b94d0, 4, 0;
    %jmp T_63.10;
T_63.7 ;
    %load/vec4 v0x6000004b9b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000004b90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000004b94d0, 4;
    %load/vec4 v0x6000004b9b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000004b90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000004b94d0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_63.11, 8;
    %load/vec4 v0x6000004b9b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000004b90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000004b94d0, 4;
    %jmp/1 T_63.12, 8;
T_63.11 ; End of true expr.
    %load/vec4 v0x6000004b9b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000004b90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000004b94d0, 4;
    %jmp/0 T_63.12, 8;
 ; End of false expr.
    %blend;
T_63.12;
    %load/vec4 v0x6000004b9b90_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000004b90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000004b94d0, 4, 0;
    %jmp T_63.10;
T_63.8 ;
    %load/vec4 v0x6000004b9b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000004b90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000004b94d0, 4;
    %load/vec4 v0x6000004b9b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000004b90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000004b94d0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_63.13, 8;
    %load/vec4 v0x6000004b9b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000004b90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000004b94d0, 4;
    %jmp/1 T_63.14, 8;
T_63.13 ; End of true expr.
    %load/vec4 v0x6000004b9b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000004b90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000004b94d0, 4;
    %jmp/0 T_63.14, 8;
 ; End of false expr.
    %blend;
T_63.14;
    %load/vec4 v0x6000004b9b90_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000004b90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000004b94d0, 4, 0;
    %jmp T_63.10;
T_63.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000004b90e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000004b90e0_0, 0, 32;
    %jmp T_63.4;
T_63.5 ;
    %load/vec4 v0x6000004b9b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000004b9b90_0, 0, 32;
    %jmp T_63.2;
T_63.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000004b94d0, 4;
    %store/vec4 v0x6000004b9440_0, 0, 16;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x132e9b4d0;
T_64 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004b9560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000004b9c20_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000004b8d80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000004b8fc0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000004b8a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004b9b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004b9830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004b8f30_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004b9b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004b9830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004b8f30_0, 0;
    %load/vec4 v0x6000004b9c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_64.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_64.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_64.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_64.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_64.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_64.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000004b9c20_0, 0;
    %jmp T_64.9;
T_64.2 ;
    %load/vec4 v0x6000004b8e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.10, 8;
    %load/vec4 v0x6000004b8bd0_0;
    %assign/vec4 v0x6000004b8d80_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000004b9c20_0, 0;
T_64.10 ;
    %jmp T_64.9;
T_64.3 ;
    %load/vec4 v0x6000004b8ea0_0;
    %assign/vec4 v0x6000004b8fc0_0, 0;
    %load/vec4 v0x6000004b9320_0;
    %assign/vec4 v0x6000004b8a20_0, 0;
    %load/vec4 v0x6000004b9cb0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_64.12, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_64.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_64.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_64.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_64.16, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000004b9c20_0, 0;
    %jmp T_64.18;
T_64.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000004b9830_0, 0;
    %load/vec4 v0x6000004b9320_0;
    %assign/vec4 v0x6000004b9680_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000004b9c20_0, 0;
    %jmp T_64.18;
T_64.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000004b9b00_0, 0;
    %load/vec4 v0x6000004b9320_0;
    %assign/vec4 v0x6000004b9680_0, 0;
    %load/vec4 v0x6000004b9ef0_0;
    %assign/vec4 v0x6000004b99e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000004b9c20_0, 0;
    %jmp T_64.18;
T_64.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000004b9c20_0, 0;
    %jmp T_64.18;
T_64.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000004b9c20_0, 0;
    %jmp T_64.18;
T_64.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000004b9c20_0, 0;
    %jmp T_64.18;
T_64.18 ;
    %pop/vec4 1;
    %jmp T_64.9;
T_64.4 ;
    %load/vec4 v0x6000004b8ab0_0;
    %load/vec4 v0x6000004b9d40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004b9dd0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000004b9c20_0, 0;
    %jmp T_64.9;
T_64.5 ;
    %load/vec4 v0x6000004b98c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.19, 8;
    %load/vec4 v0x6000004b9cb0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_64.21, 4;
    %load/vec4 v0x6000004b9710_0;
    %load/vec4 v0x6000004b9d40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004b9dd0, 0, 4;
T_64.21 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000004b9c20_0, 0;
T_64.19 ;
    %jmp T_64.9;
T_64.6 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000004b9440_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000004b9d40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004b9dd0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000004b9c20_0, 0;
    %jmp T_64.9;
T_64.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000004b8f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000004b9c20_0, 0;
    %jmp T_64.9;
T_64.9 ;
    %pop/vec4 1;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x132e9aa80;
T_65 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004d8d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000004d9440_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000004d8630_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000004d8cf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000004d8750_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000004d8b40_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000004d8c60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004d81b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004d8240_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000004d8ea0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000004d9200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004d9320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004d9050_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000004e7690_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000004e72a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004e77b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004e73c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004e7960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004e7570_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000004e7f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004e0750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004d8120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004e7d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004d8990_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004d9320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004d9050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004d8990_0, 0;
    %load/vec4 v0x6000004d9440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_65.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_65.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_65.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_65.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_65.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_65.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_65.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_65.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_65.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_65.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_65.12, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000004d9440_0, 0;
    %jmp T_65.14;
T_65.2 ;
    %load/vec4 v0x6000004d86c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.15, 8;
    %load/vec4 v0x6000004d8480_0;
    %assign/vec4 v0x6000004d8630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000004d9440_0, 0;
T_65.15 ;
    %jmp T_65.14;
T_65.3 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000004d8cf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000004d8750_0, 0;
    %load/vec4 v0x6000004d8ab0_0;
    %assign/vec4 v0x6000004d8b40_0, 0;
    %load/vec4 v0x6000004d8bd0_0;
    %assign/vec4 v0x6000004d8c60_0, 0;
    %load/vec4 v0x6000004d82d0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_65.17, 8;
    %pushi/vec4 15, 0, 32;
    %jmp/1 T_65.18, 8;
T_65.17 ; End of true expr.
    %load/vec4 v0x6000004d82d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_65.18, 8;
 ; End of false expr.
    %blend;
T_65.18;
    %pad/u 8;
    %assign/vec4 v0x6000004d8240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004d81b0_0, 0;
    %load/vec4 v0x6000004d94d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_65.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_65.20, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000004d9440_0, 0;
    %jmp T_65.22;
T_65.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000004d9440_0, 0;
    %jmp T_65.22;
T_65.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000004d9440_0, 0;
    %jmp T_65.22;
T_65.22 ;
    %pop/vec4 1;
    %jmp T_65.14;
T_65.4 ;
    %load/vec4 v0x6000004d8b40_0;
    %assign/vec4 v0x6000004e72a0_0, 0;
    %load/vec4 v0x6000004d8240_0;
    %assign/vec4 v0x6000004e73c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000004e7570_0, 0;
    %load/vec4 v0x6000004e7450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.25, 9;
    %load/vec4 v0x6000004e7570_0;
    %and;
T_65.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004e7570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000004e7d50_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000004d9440_0, 0;
T_65.23 ;
    %jmp T_65.14;
T_65.5 ;
    %load/vec4 v0x6000004e7de0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.28, 9;
    %load/vec4 v0x6000004e7d50_0;
    %and;
T_65.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.26, 8;
    %load/vec4 v0x6000004e7ba0_0;
    %assign/vec4 v0x6000004d87e0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000004d9440_0, 0;
T_65.26 ;
    %jmp T_65.14;
T_65.6 ;
    %load/vec4 v0x6000004d8c60_0;
    %assign/vec4 v0x6000004d8ea0_0, 0;
    %load/vec4 v0x6000004d87e0_0;
    %assign/vec4 v0x6000004d9200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000004d9320_0, 0;
    %load/vec4 v0x6000004d90e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.29, 8;
    %load/vec4 v0x6000004d8c60_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x6000004d8c60_0, 0;
    %load/vec4 v0x6000004d8750_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000004d8750_0, 0;
    %load/vec4 v0x6000004d81b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000004d81b0_0, 0;
    %load/vec4 v0x6000004d8240_0;
    %load/vec4 v0x6000004d81b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_65.31, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004e7d50_0, 0;
    %load/vec4 v0x6000004d82d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000004d8750_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_65.33, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000004d9440_0, 0;
    %jmp T_65.34;
T_65.33 ;
    %load/vec4 v0x6000004d8b40_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000004d8b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004d81b0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000004d9440_0, 0;
T_65.34 ;
    %jmp T_65.32;
T_65.31 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000004d9440_0, 0;
T_65.32 ;
T_65.29 ;
    %jmp T_65.14;
T_65.7 ;
    %load/vec4 v0x6000004d8c60_0;
    %assign/vec4 v0x6000004d8ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000004d9050_0, 0;
    %load/vec4 v0x6000004d90e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.35, 8;
    %load/vec4 v0x6000004d8f30_0;
    %assign/vec4 v0x6000004d87e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000004d9440_0, 0;
T_65.35 ;
    %jmp T_65.14;
T_65.8 ;
    %load/vec4 v0x6000004d8b40_0;
    %assign/vec4 v0x6000004e7690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000004e77b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000004e7960_0, 0;
    %load/vec4 v0x6000004e7840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.39, 9;
    %load/vec4 v0x6000004e7960_0;
    %and;
T_65.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004e7960_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000004d9440_0, 0;
T_65.37 ;
    %jmp T_65.14;
T_65.9 ;
    %load/vec4 v0x6000004d87e0_0;
    %assign/vec4 v0x6000004e7f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000004e0750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000004d8120_0, 0;
    %load/vec4 v0x6000004d8000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.42, 9;
    %load/vec4 v0x6000004d8120_0;
    %and;
T_65.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.40, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004d8120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004e0750_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000004d9440_0, 0;
T_65.40 ;
    %jmp T_65.14;
T_65.10 ;
    %load/vec4 v0x6000004e7b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.43, 8;
    %load/vec4 v0x6000004d8b40_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000004d8b40_0, 0;
    %load/vec4 v0x6000004d8c60_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x6000004d8c60_0, 0;
    %load/vec4 v0x6000004d8750_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000004d8750_0, 0;
    %load/vec4 v0x6000004d82d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000004d8750_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_65.45, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000004d9440_0, 0;
    %jmp T_65.46;
T_65.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000004d9440_0, 0;
T_65.46 ;
T_65.43 ;
    %jmp T_65.14;
T_65.11 ;
    %load/vec4 v0x6000004d8cf0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000004d8cf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000004d8750_0, 0;
    %load/vec4 v0x6000004d8360_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000004d8cf0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_65.47, 5;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000004d9440_0, 0;
    %jmp T_65.48;
T_65.47 ;
    %load/vec4 v0x6000004d8ab0_0;
    %load/vec4 v0x6000004d8cf0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000004d93b0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x6000004d8b40_0, 0;
    %load/vec4 v0x6000004d8bd0_0;
    %load/vec4 v0x6000004d8cf0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x6000004d8a20_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x6000004d8c60_0, 0;
    %load/vec4 v0x6000004d94d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_65.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_65.50, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000004d9440_0, 0;
    %jmp T_65.52;
T_65.49 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000004d9440_0, 0;
    %jmp T_65.52;
T_65.50 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000004d9440_0, 0;
    %jmp T_65.52;
T_65.52 ;
    %pop/vec4 1;
T_65.48 ;
    %jmp T_65.14;
T_65.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000004d8990_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000004d9440_0, 0;
    %jmp T_65.14;
T_65.14 ;
    %pop/vec4 1;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x132e6a990;
T_66 ;
    %wait E_0x6000023a4e40;
    %load/vec4 v0x6000004c5200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x6000004c5170_0;
    %load/vec4 v0x6000004c4e10_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004c4fc0, 0, 4;
T_66.0 ;
    %load/vec4 v0x6000004c50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x6000004c4e10_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000004c4fc0, 4;
    %assign/vec4 v0x6000004c5050_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x132e6a990;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000004c4f30_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x6000004c4f30_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000004c4f30_0;
    %store/vec4a v0x6000004c4fc0, 4, 0;
    %load/vec4 v0x6000004c4f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000004c4f30_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x132e6ac70;
T_68 ;
    %wait E_0x6000023a4e40;
    %load/vec4 v0x6000004c5710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x6000004c5680_0;
    %load/vec4 v0x6000004c5320_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004c54d0, 0, 4;
T_68.0 ;
    %load/vec4 v0x6000004c55f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x6000004c5320_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000004c54d0, 4;
    %assign/vec4 v0x6000004c5560_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x132e6ac70;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000004c5440_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x6000004c5440_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000004c5440_0;
    %store/vec4a v0x6000004c54d0, 4, 0;
    %load/vec4 v0x6000004c5440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000004c5440_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x132ea0df0;
T_70 ;
    %wait E_0x6000023a4e40;
    %load/vec4 v0x6000004c5c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x6000004c5b90_0;
    %load/vec4 v0x6000004c5830_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004c59e0, 0, 4;
T_70.0 ;
    %load/vec4 v0x6000004c5b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x6000004c5830_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000004c59e0, 4;
    %assign/vec4 v0x6000004c5a70_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x132ea0df0;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000004c5950_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x6000004c5950_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000004c5950_0;
    %store/vec4a v0x6000004c59e0, 4, 0;
    %load/vec4 v0x6000004c5950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000004c5950_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x132e9ae80;
T_72 ;
    %wait E_0x6000023a4e40;
    %load/vec4 v0x6000004c6130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %load/vec4 v0x6000004c60a0_0;
    %load/vec4 v0x6000004c5d40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004c5ef0, 0, 4;
T_72.0 ;
    %load/vec4 v0x6000004c6010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0x6000004c5d40_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000004c5ef0, 4;
    %assign/vec4 v0x6000004c5f80_0, 0;
T_72.2 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x132e9ae80;
T_73 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000004c5e60_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x6000004c5e60_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_73.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000004c5e60_0;
    %store/vec4a v0x6000004c5ef0, 4, 0;
    %load/vec4 v0x6000004c5e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000004c5e60_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %end;
    .thread T_73;
    .scope S_0x132e9a6f0;
T_74 ;
    %wait E_0x6000023a4d00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000004c6400_0, 0, 32;
T_74.0 ;
    %load/vec4 v0x6000004c6400_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_74.1, 5;
    %load/vec4 v0x6000004c7a80_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_74.2, 8;
    %load/vec4 v0x6000004c67f0_0;
    %pad/u 32;
    %load/vec4 v0x6000004c6400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.2;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4 v0x6000004c7d50_0, 4, 1;
    %load/vec4 v0x6000004c7570_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_74.3, 8;
    %load/vec4 v0x6000004c6640_0;
    %pad/u 32;
    %load/vec4 v0x6000004c6400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.3;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4 v0x6000004c7c30_0, 4, 1;
    %load/vec4 v0x6000004c7840_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_74.4, 8;
    %load/vec4 v0x6000004c6760_0;
    %pad/u 32;
    %load/vec4 v0x6000004c6400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.4;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4 v0x6000004c7cc0_0, 4, 1;
    %load/vec4 v0x6000004b82d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_74.6, 8;
    %load/vec4 v0x6000004b8120_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_74.6;
    %flag_get/vec4 8;
    %jmp/0 T_74.5, 8;
    %load/vec4 v0x6000004c6a30_0;
    %pad/u 32;
    %load/vec4 v0x6000004c6400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.5;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4 v0x6000004c7de0_0, 4, 1;
    %load/vec4 v0x6000004c7060_0;
    %flag_set/vec4 8;
    %jmp/1 T_74.8, 8;
    %load/vec4 v0x6000004c6eb0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_74.8;
    %flag_get/vec4 8;
    %jmp/0 T_74.7, 8;
    %load/vec4 v0x6000004c6520_0;
    %pad/u 32;
    %load/vec4 v0x6000004c6400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.7;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4 v0x6000004c7ba0_0, 4, 1;
    %load/vec4 v0x6000004c6400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000004c6400_0, 0, 32;
    %jmp T_74.0;
T_74.1 ;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x132e9a6f0;
T_75 ;
    %wait E_0x6000023a4cc0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000004c6400_0, 0, 32;
T_75.0 ;
    %load/vec4 v0x6000004c6400_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_75.1, 5;
    %load/vec4 v0x6000004c7d50_0;
    %load/vec4 v0x6000004c6400_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4 v0x6000004c72a0_0, 4, 1;
    %load/vec4 v0x6000004c7c30_0;
    %load/vec4 v0x6000004c6400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_75.2, 8;
    %load/vec4 v0x6000004c7d50_0;
    %load/vec4 v0x6000004c6400_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.2;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4 v0x6000004c7180_0, 4, 1;
    %load/vec4 v0x6000004c7cc0_0;
    %load/vec4 v0x6000004c6400_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_75.4, 9;
    %load/vec4 v0x6000004c7d50_0;
    %load/vec4 v0x6000004c6400_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_75.3, 8;
    %load/vec4 v0x6000004c7c30_0;
    %load/vec4 v0x6000004c6400_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.3;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4 v0x6000004c7210_0, 4, 1;
    %load/vec4 v0x6000004c7de0_0;
    %load/vec4 v0x6000004c6400_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_75.7, 10;
    %load/vec4 v0x6000004c7d50_0;
    %load/vec4 v0x6000004c6400_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_75.6, 9;
    %load/vec4 v0x6000004c7c30_0;
    %load/vec4 v0x6000004c6400_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_75.5, 8;
    %load/vec4 v0x6000004c7cc0_0;
    %load/vec4 v0x6000004c6400_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.5;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4 v0x6000004c7330_0, 4, 1;
    %load/vec4 v0x6000004c7ba0_0;
    %load/vec4 v0x6000004c6400_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_75.11, 11;
    %load/vec4 v0x6000004c7d50_0;
    %load/vec4 v0x6000004c6400_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_75.10, 10;
    %load/vec4 v0x6000004c7c30_0;
    %load/vec4 v0x6000004c6400_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_75.9, 9;
    %load/vec4 v0x6000004c7cc0_0;
    %load/vec4 v0x6000004c6400_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_75.8, 8;
    %load/vec4 v0x6000004c7de0_0;
    %load/vec4 v0x6000004c6400_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.8;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4 v0x6000004c70f0_0, 4, 1;
    %load/vec4 v0x6000004c72a0_0;
    %load/vec4 v0x6000004c6400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.12, 8;
    %load/vec4 v0x6000004b8510_0;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4a v0x6000004c6490, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4a v0x6000004c6b50, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4 v0x6000004c6be0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4 v0x6000004c69a0_0, 4, 1;
    %jmp T_75.13;
T_75.12 ;
    %load/vec4 v0x6000004c7180_0;
    %load/vec4 v0x6000004c6400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.14, 8;
    %load/vec4 v0x6000004b83f0_0;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4a v0x6000004c6490, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4a v0x6000004c6b50, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4 v0x6000004c6be0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4 v0x6000004c69a0_0, 4, 1;
    %jmp T_75.15;
T_75.14 ;
    %load/vec4 v0x6000004c7210_0;
    %load/vec4 v0x6000004c6400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.16, 8;
    %load/vec4 v0x6000004b8480_0;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4a v0x6000004c6490, 4, 0;
    %load/vec4 v0x6000004c77b0_0;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4a v0x6000004c6b50, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4 v0x6000004c6be0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4 v0x6000004c69a0_0, 4, 1;
    %jmp T_75.17;
T_75.16 ;
    %load/vec4 v0x6000004c7330_0;
    %load/vec4 v0x6000004c6400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.18, 8;
    %load/vec4 v0x6000004b85a0_0;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4a v0x6000004c6490, 4, 0;
    %load/vec4 v0x6000004b8240_0;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4a v0x6000004c6b50, 4, 0;
    %load/vec4 v0x6000004b82d0_0;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4 v0x6000004c6be0_0, 4, 1;
    %load/vec4 v0x6000004b8120_0;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4 v0x6000004c69a0_0, 4, 1;
    %jmp T_75.19;
T_75.18 ;
    %load/vec4 v0x6000004c70f0_0;
    %load/vec4 v0x6000004c6400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.20, 8;
    %load/vec4 v0x6000004b8360_0;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4a v0x6000004c6490, 4, 0;
    %load/vec4 v0x6000004c6fd0_0;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4a v0x6000004c6b50, 4, 0;
    %load/vec4 v0x6000004c7060_0;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4 v0x6000004c6be0_0, 4, 1;
    %load/vec4 v0x6000004c6eb0_0;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4 v0x6000004c69a0_0, 4, 1;
    %jmp T_75.21;
T_75.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4a v0x6000004c6490, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4a v0x6000004c6b50, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4 v0x6000004c6be0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000004c6400_0;
    %store/vec4 v0x6000004c69a0_0, 4, 1;
T_75.21 ;
T_75.19 ;
T_75.17 ;
T_75.15 ;
T_75.13 ;
    %load/vec4 v0x6000004c6400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000004c6400_0, 0, 32;
    %jmp T_75.0;
T_75.1 ;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x132e9a6f0;
T_76 ;
    %wait E_0x6000023a4e40;
    %load/vec4 v0x6000004c67f0_0;
    %assign/vec4 v0x6000004c6880_0, 0;
    %load/vec4 v0x6000004c6640_0;
    %assign/vec4 v0x6000004c66d0_0, 0;
    %load/vec4 v0x6000004c6a30_0;
    %assign/vec4 v0x6000004c6ac0_0, 0;
    %load/vec4 v0x6000004c6520_0;
    %assign/vec4 v0x6000004c65b0_0, 0;
    %jmp T_76;
    .thread T_76;
    .scope S_0x132e9a6f0;
T_77 ;
    %wait E_0x6000023a4c40;
    %load/vec4 v0x6000004c6880_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000004c6910, 4;
    %store/vec4 v0x6000004c79f0_0, 0, 256;
    %load/vec4 v0x6000004c66d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000004c6910, 4;
    %store/vec4 v0x6000004c74e0_0, 0, 256;
    %load/vec4 v0x6000004c6ac0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000004c6910, 4;
    %store/vec4 v0x6000004b8090_0, 0, 256;
    %load/vec4 v0x6000004c65b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000004c6910, 4;
    %store/vec4 v0x6000004c6e20_0, 0, 256;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x132eaa6d0;
T_78 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004bdd40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000004bc090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004bc120_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x6000004bc3f0_0;
    %assign/vec4 v0x6000004bc120_0, 0;
    %load/vec4 v0x6000004bc3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %load/vec4 v0x6000004bc2d0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000004bc000, 4;
    %assign/vec4 v0x6000004bc090_0, 0;
T_78.2 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x132eaa6d0;
T_79 ;
    %wait E_0x6000023a4e40;
    %load/vec4 v0x6000004bda70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.3, 10;
    %load/vec4 v0x6000004bd9e0_0;
    %and;
T_79.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.2, 9;
    %load/vec4 v0x6000004bd950_0;
    %and;
T_79.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %load/vec4 v0x6000004bd8c0_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x6000004bd830_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004bc000, 0, 4;
T_79.0 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x132eaa6d0;
T_80 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004bdd40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004be910_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000004be880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004bae20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004baeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004bd3b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000004bad90_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x6000004bd440_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000004be910_0, 0;
    %load/vec4 v0x6000004bcb40_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x6000004be880_0, 0;
    %load/vec4 v0x6000004bd440_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000004bae20_0, 0;
    %load/vec4 v0x6000004bae20_0;
    %assign/vec4 v0x6000004baeb0_0, 0;
    %load/vec4 v0x6000004bd320_0;
    %assign/vec4 v0x6000004bd3b0_0, 0;
    %load/vec4 v0x6000004bc7e0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x6000004bad90_0, 0;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x132eaa6d0;
T_81 ;
    %wait E_0x6000023a1fc0;
    %load/vec4 v0x6000004bdd40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000004bd440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000004bcbd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000004bd0e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000004bcb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004bd320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000004bd170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004bcc60_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004bd320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004bcc60_0, 0;
    %load/vec4 v0x6000004be0a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_81.5, 10;
    %load/vec4 v0x6000004bcf30_0;
    %and;
T_81.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_81.4, 9;
    %load/vec4 v0x6000004bd440_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_81.6, 4;
    %load/vec4 v0x6000004bd440_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_81.6;
    %and;
T_81.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %load/vec4 v0x6000004bd0e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000004bd0e0_0, 0;
T_81.2 ;
    %load/vec4 v0x6000004bd440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_81.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_81.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_81.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_81.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_81.11, 6;
    %jmp T_81.12;
T_81.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000004bd170_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000004bd0e0_0, 0;
    %load/vec4 v0x6000004bc5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004bd170_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000004bcb40_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000004bd440_0, 0;
T_81.13 ;
    %jmp T_81.12;
T_81.8 ;
    %load/vec4 v0x6000004bd710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.15, 8;
    %load/vec4 v0x6000004bcb40_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x6000004bcb40_0, 0;
    %load/vec4 v0x6000004bcb40_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_81.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000004bd320_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000004bcbd0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000004bd440_0, 0;
T_81.17 ;
T_81.15 ;
    %jmp T_81.12;
T_81.9 ;
    %load/vec4 v0x6000004bc900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.19, 8;
    %load/vec4 v0x6000004bcbd0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000004bcbd0_0, 0;
T_81.19 ;
    %load/vec4 v0x6000004bdf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000004bd440_0, 0;
T_81.21 ;
    %jmp T_81.12;
T_81.10 ;
    %load/vec4 v0x6000004bd0e0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_81.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000004bd440_0, 0;
T_81.23 ;
    %jmp T_81.12;
T_81.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000004bcc60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000004bd440_0, 0;
    %jmp T_81.12;
T_81.12 ;
    %pop/vec4 1;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x132ea8510;
T_82 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000004bf600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000004bfcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000004b0120_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000004b01b0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000004bf720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000004bfd50_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000004bf840_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000004bf7b0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000004bf9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000004bf8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000004bfba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000004beeb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000004bec70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000004bf4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000004bf0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000004bf330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000004bf210_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000004bf060_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000004bf180_0, 0, 256;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000004bf690_0, 0, 32;
    %end;
    .thread T_82, $init;
    .scope S_0x132ea8510;
T_83 ;
    %delay 5000, 0;
    %load/vec4 v0x6000004bf600_0;
    %inv;
    %store/vec4 v0x6000004bf600_0, 0, 1;
    %jmp T_83;
    .thread T_83;
    .scope S_0x132ea8510;
T_84 ;
    %vpi_call/w 3 105 "$display", "\000" {0 0 0};
    %vpi_call/w 3 106 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 107 "$display", "\342\225\221           TPC Integration Testbench                        \342\225\221" {0 0 0};
    %vpi_call/w 3 108 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000004bfcc0_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 3 113 "$display", "\000" {0 0 0};
    %vpi_call/w 3 114 "$display", "[TEST 1] Reset State" {0 0 0};
    %load/vec4 v0x6000004bff00_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_84.4, 11;
    %load/vec4 v0x6000004b0000_0;
    %nor/r;
    %and;
T_84.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_84.3, 10;
    %load/vec4 v0x6000004b0090_0;
    %nor/r;
    %and;
T_84.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.2, 9;
    %load/vec4 v0x6000004bf960_0;
    %and;
T_84.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %vpi_call/w 3 115 "$display", "  PASS: TPC idle" {0 0 0};
    %jmp T_84.1;
T_84.0 ;
    %vpi_call/w 3 116 "$display", "  FAIL" {0 0 0};
    %load/vec4 v0x6000004bf690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000004bf690_0, 0, 32;
T_84.1 ;
    %vpi_call/w 3 119 "$display", "\000" {0 0 0};
    %vpi_call/w 3 120 "$display", "[TEST 2] Load Instructions via NoC" {0 0 0};
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000004be9a0_0, 0, 12;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x6000004bea30_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x132e9d4d0;
    %join;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x6000004be9a0_0, 0, 12;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x6000004bea30_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x132e9d4d0;
    %join;
    %pushi/vec4 2, 0, 12;
    %store/vec4 v0x6000004be9a0_0, 0, 12;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %store/vec4 v0x6000004bea30_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x132e9d4d0;
    %join;
    %vpi_call/w 3 124 "$display", "  PASS: 3 instructions loaded (NOP, NOP, HALT)" {0 0 0};
    %delay 50000, 0;
    %vpi_call/w 3 129 "$display", "\000" {0 0 0};
    %vpi_call/w 3 130 "$display", "[TEST 3] Execute NOP, NOP, HALT" {0 0 0};
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000004beac0_0, 0, 20;
    %fork TD_tb_tpc.run_tpc, S_0x132e9d640;
    %join;
    %load/vec4 v0x6000004b0000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.7, 9;
    %load/vec4 v0x6000004b0090_0;
    %nor/r;
    %and;
T_84.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.5, 8;
    %vpi_call/w 3 132 "$display", "  PASS: Program completed (%0d cycles)", v0x6000004bfe70_0 {0 0 0};
    %jmp T_84.6;
T_84.5 ;
    %vpi_call/w 3 133 "$display", "  FAIL: done=%b error=%b", v0x6000004b0000_0, v0x6000004b0090_0 {0 0 0};
    %load/vec4 v0x6000004bf690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000004bf690_0, 0, 32;
T_84.6 ;
    %delay 100000, 0;
    %vpi_call/w 3 138 "$display", "\000" {0 0 0};
    %vpi_call/w 3 139 "$display", "[TEST 4] Busy During Execution" {0 0 0};
    %pushi/vec4 16, 0, 12;
    %store/vec4 v0x6000004be9a0_0, 0, 12;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x6000004bea30_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x132e9d4d0;
    %join;
    %pushi/vec4 17, 0, 12;
    %store/vec4 v0x6000004be9a0_0, 0, 12;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x6000004bea30_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x132e9d4d0;
    %join;
    %pushi/vec4 18, 0, 12;
    %store/vec4 v0x6000004be9a0_0, 0, 12;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x6000004bea30_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x132e9d4d0;
    %join;
    %pushi/vec4 19, 0, 12;
    %store/vec4 v0x6000004be9a0_0, 0, 12;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %store/vec4 v0x6000004bea30_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x132e9d4d0;
    %join;
    %wait E_0x6000023a6800;
    %pushi/vec4 16, 0, 20;
    %store/vec4 v0x6000004b01b0_0, 0, 20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000004b0120_0, 0, 1;
    %wait E_0x6000023a4e40;
    %wait E_0x6000023a6800;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000004b0120_0, 0, 1;
    %delay 30000, 0;
    %load/vec4 v0x6000004bff00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.8, 8;
    %vpi_call/w 3 152 "$display", "  PASS: TPC busy during execution" {0 0 0};
    %jmp T_84.9;
T_84.8 ;
    %vpi_call/w 3 153 "$display", "  FAIL: not busy" {0 0 0};
    %load/vec4 v0x6000004bf690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000004bf690_0, 0, 32;
T_84.9 ;
T_84.10 ;
    %load/vec4 v0x6000004b0000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_84.11, 8;
    %wait E_0x6000023a4e40;
    %jmp T_84.10;
T_84.11 ;
    %delay 100000, 0;
    %vpi_call/w 3 159 "$display", "\000" {0 0 0};
    %vpi_call/w 3 160 "$display", "[TEST 5] Multiple Programs" {0 0 0};
    %pushi/vec4 32, 0, 12;
    %store/vec4 v0x6000004be9a0_0, 0, 12;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x6000004bea30_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x132e9d4d0;
    %join;
    %pushi/vec4 33, 0, 12;
    %store/vec4 v0x6000004be9a0_0, 0, 12;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %store/vec4 v0x6000004bea30_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x132e9d4d0;
    %join;
    %pushi/vec4 32, 0, 20;
    %store/vec4 v0x6000004beac0_0, 0, 20;
    %fork TD_tb_tpc.run_tpc, S_0x132e9d640;
    %join;
    %load/vec4 v0x6000004b0000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.12, 8;
    %vpi_call/w 3 164 "$display", "  PASS: Second program completed" {0 0 0};
    %jmp T_84.13;
T_84.12 ;
    %vpi_call/w 3 165 "$display", "  FAIL" {0 0 0};
    %load/vec4 v0x6000004bf690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000004bf690_0, 0, 32;
T_84.13 ;
    %delay 100000, 0;
    %vpi_call/w 3 170 "$display", "\000" {0 0 0};
    %vpi_call/w 3 171 "$display", "[TEST 6] Error-Free Completion" {0 0 0};
    %load/vec4 v0x6000004b0090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.14, 8;
    %vpi_call/w 3 172 "$display", "  PASS: No errors" {0 0 0};
    %jmp T_84.15;
T_84.14 ;
    %vpi_call/w 3 173 "$display", "  FAIL: error flag set" {0 0 0};
    %load/vec4 v0x6000004bf690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000004bf690_0, 0, 32;
T_84.15 ;
    %vpi_call/w 3 176 "$display", "\000" {0 0 0};
    %vpi_call/w 3 177 "$display", "\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220" {0 0 0};
    %vpi_call/w 3 178 "$display", "Tests: 6, Errors: %0d", v0x6000004bf690_0 {0 0 0};
    %load/vec4 v0x6000004bf690_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_84.16, 4;
    %vpi_call/w 3 179 "$display", ">>> ALL TESTS PASSED! <<<" {0 0 0};
    %jmp T_84.17;
T_84.16 ;
    %vpi_call/w 3 180 "$display", ">>> SOME TESTS FAILED <<<" {0 0 0};
T_84.17 ;
    %vpi_call/w 3 181 "$display", "\000" {0 0 0};
    %vpi_call/w 3 182 "$finish" {0 0 0};
    %end;
    .thread T_84;
    .scope S_0x132ea8510;
T_85 ;
    %vpi_call/w 3 185 "$dumpfile", "tpc.vcd" {0 0 0};
    %vpi_call/w 3 185 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x132ea8510 {0 0 0};
    %end;
    .thread T_85;
    .scope S_0x132ea8510;
T_86 ;
    %delay 100000000, 0;
    %vpi_call/w 3 186 "$display", "TIMEOUT!" {0 0 0};
    %vpi_call/w 3 186 "$finish" {0 0 0};
    %end;
    .thread T_86;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_tpc.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
