$date
	Sat Aug 16 22:44:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_smoke_tb $end
$var wire 1 ! zero $end
$var wire 32 " y [31:0] $end
$var wire 1 # overflow $end
$var wire 1 $ negative $end
$var wire 1 % carry $end
$var parameter 32 & W $end
$var reg 32 ' a [31:0] $end
$var reg 32 ( b [31:0] $end
$var reg 4 ) op [3:0] $end
$scope module DUT $end
$var wire 32 * a [31:0] $end
$var wire 32 + b [31:0] $end
$var wire 4 , op [3:0] $end
$var wire 1 ! zero $end
$var wire 1 $ negative $end
$var parameter 32 - WIDTH $end
$var reg 1 % carry $end
$var reg 1 # overflow $end
$var reg 32 . y [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 -
b100000 &
$end
#0
$dumpvars
bx .
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
x%
x$
x#
bx "
x!
$end
#1000
