
F407_PRO_BallControl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d3ac  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ea0  0800d540  0800d540  0001d540  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e3e0  0800e3e0  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800e3e0  0800e3e0  0001e3e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e3e8  0800e3e8  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e3e8  0800e3e8  0001e3e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e3ec  0800e3ec  0001e3ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800e3f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000968  200001ec  0800e5dc  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000b54  0800e5dc  00020b54  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e5ff  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f13  00000000  00000000  0003e81b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014a8  00000000  00000000  00042730  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001320  00000000  00000000  00043bd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005ca2  00000000  00000000  00044ef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001aae8  00000000  00000000  0004ab9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d1e2b  00000000  00000000  00065682  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001374ad  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a48  00000000  00000000  00137500  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001ec 	.word	0x200001ec
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d524 	.word	0x0800d524

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f0 	.word	0x200001f0
 80001cc:	0800d524 	.word	0x0800d524

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b96e 	b.w	8000f7c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468c      	mov	ip, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8083 	bne.w	8000dce <__udivmoddi4+0x116>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d947      	bls.n	8000d5e <__udivmoddi4+0xa6>
 8000cce:	fab2 f282 	clz	r2, r2
 8000cd2:	b142      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd4:	f1c2 0020 	rsb	r0, r2, #32
 8000cd8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cdc:	4091      	lsls	r1, r2
 8000cde:	4097      	lsls	r7, r2
 8000ce0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbbc f6f8 	udiv	r6, ip, r8
 8000cf0:	fa1f fe87 	uxth.w	lr, r7
 8000cf4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cf8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfc:	fb06 f10e 	mul.w	r1, r6, lr
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18fb      	adds	r3, r7, r3
 8000d06:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0a:	f080 8119 	bcs.w	8000f40 <__udivmoddi4+0x288>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8116 	bls.w	8000f40 <__udivmoddi4+0x288>
 8000d14:	3e02      	subs	r6, #2
 8000d16:	443b      	add	r3, r7
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d20:	fb08 3310 	mls	r3, r8, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d2c:	45a6      	cmp	lr, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	193c      	adds	r4, r7, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8105 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d3a:	45a6      	cmp	lr, r4
 8000d3c:	f240 8102 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d40:	3802      	subs	r0, #2
 8000d42:	443c      	add	r4, r7
 8000d44:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d48:	eba4 040e 	sub.w	r4, r4, lr
 8000d4c:	2600      	movs	r6, #0
 8000d4e:	b11d      	cbz	r5, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c5 4300 	strd	r4, r3, [r5]
 8000d58:	4631      	mov	r1, r6
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	b902      	cbnz	r2, 8000d62 <__udivmoddi4+0xaa>
 8000d60:	deff      	udf	#255	; 0xff
 8000d62:	fab2 f282 	clz	r2, r2
 8000d66:	2a00      	cmp	r2, #0
 8000d68:	d150      	bne.n	8000e0c <__udivmoddi4+0x154>
 8000d6a:	1bcb      	subs	r3, r1, r7
 8000d6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d70:	fa1f f887 	uxth.w	r8, r7
 8000d74:	2601      	movs	r6, #1
 8000d76:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d7a:	0c21      	lsrs	r1, r4, #16
 8000d7c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb08 f30c 	mul.w	r3, r8, ip
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0xe2>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	f200 80e9 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1ac9      	subs	r1, r1, r3
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000da8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x10c>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x10a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80d9 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e7bf      	b.n	8000d4e <__udivmoddi4+0x96>
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0x12e>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80b1 	beq.w	8000f3a <__udivmoddi4+0x282>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x1cc>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0x140>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80b8 	bhi.w	8000f68 <__udivmoddi4+0x2b0>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0103 	sbc.w	r1, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	468c      	mov	ip, r1
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0a8      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000e06:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e0a:	e7a5      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000e0c:	f1c2 0320 	rsb	r3, r2, #32
 8000e10:	fa20 f603 	lsr.w	r6, r0, r3
 8000e14:	4097      	lsls	r7, r2
 8000e16:	fa01 f002 	lsl.w	r0, r1, r2
 8000e1a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e1e:	40d9      	lsrs	r1, r3
 8000e20:	4330      	orrs	r0, r6
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e28:	fa1f f887 	uxth.w	r8, r7
 8000e2c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e34:	fb06 f108 	mul.w	r1, r6, r8
 8000e38:	4299      	cmp	r1, r3
 8000e3a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e3e:	d909      	bls.n	8000e54 <__udivmoddi4+0x19c>
 8000e40:	18fb      	adds	r3, r7, r3
 8000e42:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e46:	f080 808d 	bcs.w	8000f64 <__udivmoddi4+0x2ac>
 8000e4a:	4299      	cmp	r1, r3
 8000e4c:	f240 808a 	bls.w	8000f64 <__udivmoddi4+0x2ac>
 8000e50:	3e02      	subs	r6, #2
 8000e52:	443b      	add	r3, r7
 8000e54:	1a5b      	subs	r3, r3, r1
 8000e56:	b281      	uxth	r1, r0
 8000e58:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e5c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e60:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e64:	fb00 f308 	mul.w	r3, r0, r8
 8000e68:	428b      	cmp	r3, r1
 8000e6a:	d907      	bls.n	8000e7c <__udivmoddi4+0x1c4>
 8000e6c:	1879      	adds	r1, r7, r1
 8000e6e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e72:	d273      	bcs.n	8000f5c <__udivmoddi4+0x2a4>
 8000e74:	428b      	cmp	r3, r1
 8000e76:	d971      	bls.n	8000f5c <__udivmoddi4+0x2a4>
 8000e78:	3802      	subs	r0, #2
 8000e7a:	4439      	add	r1, r7
 8000e7c:	1acb      	subs	r3, r1, r3
 8000e7e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e82:	e778      	b.n	8000d76 <__udivmoddi4+0xbe>
 8000e84:	f1c6 0c20 	rsb	ip, r6, #32
 8000e88:	fa03 f406 	lsl.w	r4, r3, r6
 8000e8c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e90:	431c      	orrs	r4, r3
 8000e92:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e9e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000ea2:	431f      	orrs	r7, r3
 8000ea4:	0c3b      	lsrs	r3, r7, #16
 8000ea6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eaa:	fa1f f884 	uxth.w	r8, r4
 8000eae:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eb2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000eb6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eba:	458a      	cmp	sl, r1
 8000ebc:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x220>
 8000ec6:	1861      	adds	r1, r4, r1
 8000ec8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ecc:	d248      	bcs.n	8000f60 <__udivmoddi4+0x2a8>
 8000ece:	458a      	cmp	sl, r1
 8000ed0:	d946      	bls.n	8000f60 <__udivmoddi4+0x2a8>
 8000ed2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ed6:	4421      	add	r1, r4
 8000ed8:	eba1 010a 	sub.w	r1, r1, sl
 8000edc:	b2bf      	uxth	r7, r7
 8000ede:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ee2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ee6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eea:	fb00 f808 	mul.w	r8, r0, r8
 8000eee:	45b8      	cmp	r8, r7
 8000ef0:	d907      	bls.n	8000f02 <__udivmoddi4+0x24a>
 8000ef2:	19e7      	adds	r7, r4, r7
 8000ef4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ef8:	d22e      	bcs.n	8000f58 <__udivmoddi4+0x2a0>
 8000efa:	45b8      	cmp	r8, r7
 8000efc:	d92c      	bls.n	8000f58 <__udivmoddi4+0x2a0>
 8000efe:	3802      	subs	r0, #2
 8000f00:	4427      	add	r7, r4
 8000f02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f06:	eba7 0708 	sub.w	r7, r7, r8
 8000f0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f0e:	454f      	cmp	r7, r9
 8000f10:	46c6      	mov	lr, r8
 8000f12:	4649      	mov	r1, r9
 8000f14:	d31a      	bcc.n	8000f4c <__udivmoddi4+0x294>
 8000f16:	d017      	beq.n	8000f48 <__udivmoddi4+0x290>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x27a>
 8000f1a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f1e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f22:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f26:	40f2      	lsrs	r2, r6
 8000f28:	ea4c 0202 	orr.w	r2, ip, r2
 8000f2c:	40f7      	lsrs	r7, r6
 8000f2e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f32:	2600      	movs	r6, #0
 8000f34:	4631      	mov	r1, r6
 8000f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3a:	462e      	mov	r6, r5
 8000f3c:	4628      	mov	r0, r5
 8000f3e:	e70b      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f40:	4606      	mov	r6, r0
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f44:	4618      	mov	r0, r3
 8000f46:	e6fd      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f48:	4543      	cmp	r3, r8
 8000f4a:	d2e5      	bcs.n	8000f18 <__udivmoddi4+0x260>
 8000f4c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f50:	eb69 0104 	sbc.w	r1, r9, r4
 8000f54:	3801      	subs	r0, #1
 8000f56:	e7df      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f58:	4608      	mov	r0, r1
 8000f5a:	e7d2      	b.n	8000f02 <__udivmoddi4+0x24a>
 8000f5c:	4660      	mov	r0, ip
 8000f5e:	e78d      	b.n	8000e7c <__udivmoddi4+0x1c4>
 8000f60:	4681      	mov	r9, r0
 8000f62:	e7b9      	b.n	8000ed8 <__udivmoddi4+0x220>
 8000f64:	4666      	mov	r6, ip
 8000f66:	e775      	b.n	8000e54 <__udivmoddi4+0x19c>
 8000f68:	4630      	mov	r0, r6
 8000f6a:	e74a      	b.n	8000e02 <__udivmoddi4+0x14a>
 8000f6c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f70:	4439      	add	r1, r7
 8000f72:	e713      	b.n	8000d9c <__udivmoddi4+0xe4>
 8000f74:	3802      	subs	r0, #2
 8000f76:	443c      	add	r4, r7
 8000f78:	e724      	b.n	8000dc4 <__udivmoddi4+0x10c>
 8000f7a:	bf00      	nop

08000f7c <__aeabi_idiv0>:
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop

08000f80 <ssd1306_Reset>:
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}

#elif defined(SSD1306_USE_SPI)

void ssd1306_Reset(void) {
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
    // CS = High (not selected)
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET);
 8000f84:	2201      	movs	r2, #1
 8000f86:	2110      	movs	r1, #16
 8000f88:	480a      	ldr	r0, [pc, #40]	; (8000fb4 <ssd1306_Reset+0x34>)
 8000f8a:	f004 f8f9 	bl	8005180 <HAL_GPIO_WritePin>

    // Reset the OLED
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_RESET);
 8000f8e:	2200      	movs	r2, #0
 8000f90:	2104      	movs	r1, #4
 8000f92:	4808      	ldr	r0, [pc, #32]	; (8000fb4 <ssd1306_Reset+0x34>)
 8000f94:	f004 f8f4 	bl	8005180 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000f98:	200a      	movs	r0, #10
 8000f9a:	f003 fa05 	bl	80043a8 <HAL_Delay>
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_SET);
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	2104      	movs	r1, #4
 8000fa2:	4804      	ldr	r0, [pc, #16]	; (8000fb4 <ssd1306_Reset+0x34>)
 8000fa4:	f004 f8ec 	bl	8005180 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000fa8:	200a      	movs	r0, #10
 8000faa:	f003 f9fd 	bl	80043a8 <HAL_Delay>
}
 8000fae:	bf00      	nop
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	40021000 	.word	0x40021000

08000fb8 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b082      	sub	sp, #8
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	2110      	movs	r1, #16
 8000fc6:	480c      	ldr	r0, [pc, #48]	; (8000ff8 <ssd1306_WriteCommand+0x40>)
 8000fc8:	f004 f8da 	bl	8005180 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_RESET); // command
 8000fcc:	2200      	movs	r2, #0
 8000fce:	2108      	movs	r1, #8
 8000fd0:	4809      	ldr	r0, [pc, #36]	; (8000ff8 <ssd1306_WriteCommand+0x40>)
 8000fd2:	f004 f8d5 	bl	8005180 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, (uint8_t *) &byte, 1, HAL_MAX_DELAY);
 8000fd6:	1df9      	adds	r1, r7, #7
 8000fd8:	f04f 33ff 	mov.w	r3, #4294967295
 8000fdc:	2201      	movs	r2, #1
 8000fde:	4807      	ldr	r0, [pc, #28]	; (8000ffc <ssd1306_WriteCommand+0x44>)
 8000fe0:	f005 ff49 	bl	8006e76 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	2110      	movs	r1, #16
 8000fe8:	4803      	ldr	r0, [pc, #12]	; (8000ff8 <ssd1306_WriteCommand+0x40>)
 8000fea:	f004 f8c9 	bl	8005180 <HAL_GPIO_WritePin>
}
 8000fee:	bf00      	nop
 8000ff0:	3708      	adds	r7, #8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	40021000 	.word	0x40021000
 8000ffc:	20000924 	.word	0x20000924

08001000 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 800100a:	2200      	movs	r2, #0
 800100c:	2110      	movs	r1, #16
 800100e:	480c      	ldr	r0, [pc, #48]	; (8001040 <ssd1306_WriteData+0x40>)
 8001010:	f004 f8b6 	bl	8005180 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_SET); // data
 8001014:	2201      	movs	r2, #1
 8001016:	2108      	movs	r1, #8
 8001018:	4809      	ldr	r0, [pc, #36]	; (8001040 <ssd1306_WriteData+0x40>)
 800101a:	f004 f8b1 	bl	8005180 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, buffer, buff_size, HAL_MAX_DELAY);
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	b29a      	uxth	r2, r3
 8001022:	f04f 33ff 	mov.w	r3, #4294967295
 8001026:	6879      	ldr	r1, [r7, #4]
 8001028:	4806      	ldr	r0, [pc, #24]	; (8001044 <ssd1306_WriteData+0x44>)
 800102a:	f005 ff24 	bl	8006e76 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 800102e:	2201      	movs	r2, #1
 8001030:	2110      	movs	r1, #16
 8001032:	4803      	ldr	r0, [pc, #12]	; (8001040 <ssd1306_WriteData+0x40>)
 8001034:	f004 f8a4 	bl	8005180 <HAL_GPIO_WritePin>
}
 8001038:	bf00      	nop
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	40021000 	.word	0x40021000
 8001044:	20000924 	.word	0x20000924

08001048 <ssd1306_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssd1306_Init(void) {
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 800104c:	f7ff ff98 	bl	8000f80 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001050:	2064      	movs	r0, #100	; 0x64
 8001052:	f003 f9a9 	bl	80043a8 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001056:	2000      	movs	r0, #0
 8001058:	f000 fa88 	bl	800156c <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 800105c:	2020      	movs	r0, #32
 800105e:	f7ff ffab 	bl	8000fb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001062:	2000      	movs	r0, #0
 8001064:	f7ff ffa8 	bl	8000fb8 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001068:	20b0      	movs	r0, #176	; 0xb0
 800106a:	f7ff ffa5 	bl	8000fb8 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800106e:	20c8      	movs	r0, #200	; 0xc8
 8001070:	f7ff ffa2 	bl	8000fb8 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001074:	2000      	movs	r0, #0
 8001076:	f7ff ff9f 	bl	8000fb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800107a:	2010      	movs	r0, #16
 800107c:	f7ff ff9c 	bl	8000fb8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001080:	2040      	movs	r0, #64	; 0x40
 8001082:	f7ff ff99 	bl	8000fb8 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001086:	20ff      	movs	r0, #255	; 0xff
 8001088:	f000 fa5d 	bl	8001546 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800108c:	20a1      	movs	r0, #161	; 0xa1
 800108e:	f7ff ff93 	bl	8000fb8 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001092:	20a6      	movs	r0, #166	; 0xa6
 8001094:	f7ff ff90 	bl	8000fb8 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001098:	20a8      	movs	r0, #168	; 0xa8
 800109a:	f7ff ff8d 	bl	8000fb8 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800109e:	203f      	movs	r0, #63	; 0x3f
 80010a0:	f7ff ff8a 	bl	8000fb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80010a4:	20a4      	movs	r0, #164	; 0xa4
 80010a6:	f7ff ff87 	bl	8000fb8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80010aa:	20d3      	movs	r0, #211	; 0xd3
 80010ac:	f7ff ff84 	bl	8000fb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80010b0:	2000      	movs	r0, #0
 80010b2:	f7ff ff81 	bl	8000fb8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80010b6:	20d5      	movs	r0, #213	; 0xd5
 80010b8:	f7ff ff7e 	bl	8000fb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80010bc:	20f0      	movs	r0, #240	; 0xf0
 80010be:	f7ff ff7b 	bl	8000fb8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80010c2:	20d9      	movs	r0, #217	; 0xd9
 80010c4:	f7ff ff78 	bl	8000fb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80010c8:	2022      	movs	r0, #34	; 0x22
 80010ca:	f7ff ff75 	bl	8000fb8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80010ce:	20da      	movs	r0, #218	; 0xda
 80010d0:	f7ff ff72 	bl	8000fb8 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80010d4:	2012      	movs	r0, #18
 80010d6:	f7ff ff6f 	bl	8000fb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80010da:	20db      	movs	r0, #219	; 0xdb
 80010dc:	f7ff ff6c 	bl	8000fb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80010e0:	2020      	movs	r0, #32
 80010e2:	f7ff ff69 	bl	8000fb8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80010e6:	208d      	movs	r0, #141	; 0x8d
 80010e8:	f7ff ff66 	bl	8000fb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80010ec:	2014      	movs	r0, #20
 80010ee:	f7ff ff63 	bl	8000fb8 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80010f2:	2001      	movs	r0, #1
 80010f4:	f000 fa3a 	bl	800156c <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80010f8:	2000      	movs	r0, #0
 80010fa:	f000 f80f 	bl	800111c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80010fe:	f000 f831 	bl	8001164 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001102:	4b05      	ldr	r3, [pc, #20]	; (8001118 <ssd1306_Init+0xd0>)
 8001104:	2200      	movs	r2, #0
 8001106:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001108:	4b03      	ldr	r3, [pc, #12]	; (8001118 <ssd1306_Init+0xd0>)
 800110a:	2200      	movs	r2, #0
 800110c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800110e:	4b02      	ldr	r3, [pc, #8]	; (8001118 <ssd1306_Init+0xd0>)
 8001110:	2201      	movs	r2, #1
 8001112:	715a      	strb	r2, [r3, #5]
}
 8001114:	bf00      	nop
 8001116:	bd80      	pop	{r7, pc}
 8001118:	20000608 	.word	0x20000608

0800111c <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 800111c:	b480      	push	{r7}
 800111e:	b085      	sub	sp, #20
 8001120:	af00      	add	r7, sp, #0
 8001122:	4603      	mov	r3, r0
 8001124:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8001126:	2300      	movs	r3, #0
 8001128:	60fb      	str	r3, [r7, #12]
 800112a:	e00d      	b.n	8001148 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 800112c:	79fb      	ldrb	r3, [r7, #7]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d101      	bne.n	8001136 <ssd1306_Fill+0x1a>
 8001132:	2100      	movs	r1, #0
 8001134:	e000      	b.n	8001138 <ssd1306_Fill+0x1c>
 8001136:	21ff      	movs	r1, #255	; 0xff
 8001138:	4a09      	ldr	r2, [pc, #36]	; (8001160 <ssd1306_Fill+0x44>)
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	4413      	add	r3, r2
 800113e:	460a      	mov	r2, r1
 8001140:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	3301      	adds	r3, #1
 8001146:	60fb      	str	r3, [r7, #12]
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800114e:	d3ed      	bcc.n	800112c <ssd1306_Fill+0x10>
    }
}
 8001150:	bf00      	nop
 8001152:	bf00      	nop
 8001154:	3714      	adds	r7, #20
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop
 8001160:	20000208 	.word	0x20000208

08001164 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800116a:	2300      	movs	r3, #0
 800116c:	71fb      	strb	r3, [r7, #7]
 800116e:	e016      	b.n	800119e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001170:	79fb      	ldrb	r3, [r7, #7]
 8001172:	3b50      	subs	r3, #80	; 0x50
 8001174:	b2db      	uxtb	r3, r3
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff ff1e 	bl	8000fb8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00);
 800117c:	2000      	movs	r0, #0
 800117e:	f7ff ff1b 	bl	8000fb8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10);
 8001182:	2010      	movs	r0, #16
 8001184:	f7ff ff18 	bl	8000fb8 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001188:	79fb      	ldrb	r3, [r7, #7]
 800118a:	01db      	lsls	r3, r3, #7
 800118c:	4a08      	ldr	r2, [pc, #32]	; (80011b0 <ssd1306_UpdateScreen+0x4c>)
 800118e:	4413      	add	r3, r2
 8001190:	2180      	movs	r1, #128	; 0x80
 8001192:	4618      	mov	r0, r3
 8001194:	f7ff ff34 	bl	8001000 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001198:	79fb      	ldrb	r3, [r7, #7]
 800119a:	3301      	adds	r3, #1
 800119c:	71fb      	strb	r3, [r7, #7]
 800119e:	79fb      	ldrb	r3, [r7, #7]
 80011a0:	2b07      	cmp	r3, #7
 80011a2:	d9e5      	bls.n	8001170 <ssd1306_UpdateScreen+0xc>
    }
}
 80011a4:	bf00      	nop
 80011a6:	bf00      	nop
 80011a8:	3708      	adds	r7, #8
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	20000208 	.word	0x20000208

080011b4 <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80011b4:	b480      	push	{r7}
 80011b6:	b083      	sub	sp, #12
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	4603      	mov	r3, r0
 80011bc:	71fb      	strb	r3, [r7, #7]
 80011be:	460b      	mov	r3, r1
 80011c0:	71bb      	strb	r3, [r7, #6]
 80011c2:	4613      	mov	r3, r2
 80011c4:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80011c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	db48      	blt.n	8001260 <ssd1306_DrawPixel+0xac>
 80011ce:	79bb      	ldrb	r3, [r7, #6]
 80011d0:	2b3f      	cmp	r3, #63	; 0x3f
 80011d2:	d845      	bhi.n	8001260 <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }
    
    // Check if pixel should be inverted
    if(SSD1306.Inverted) {
 80011d4:	4b25      	ldr	r3, [pc, #148]	; (800126c <ssd1306_DrawPixel+0xb8>)
 80011d6:	791b      	ldrb	r3, [r3, #4]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d006      	beq.n	80011ea <ssd1306_DrawPixel+0x36>
        color = (SSD1306_COLOR)!color;
 80011dc:	797b      	ldrb	r3, [r7, #5]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	bf0c      	ite	eq
 80011e2:	2301      	moveq	r3, #1
 80011e4:	2300      	movne	r3, #0
 80011e6:	b2db      	uxtb	r3, r3
 80011e8:	717b      	strb	r3, [r7, #5]
    }
    
    // Draw in the right color
    if(color == White) {
 80011ea:	797b      	ldrb	r3, [r7, #5]
 80011ec:	2b01      	cmp	r3, #1
 80011ee:	d11a      	bne.n	8001226 <ssd1306_DrawPixel+0x72>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80011f0:	79fa      	ldrb	r2, [r7, #7]
 80011f2:	79bb      	ldrb	r3, [r7, #6]
 80011f4:	08db      	lsrs	r3, r3, #3
 80011f6:	b2d8      	uxtb	r0, r3
 80011f8:	4603      	mov	r3, r0
 80011fa:	01db      	lsls	r3, r3, #7
 80011fc:	4413      	add	r3, r2
 80011fe:	4a1c      	ldr	r2, [pc, #112]	; (8001270 <ssd1306_DrawPixel+0xbc>)
 8001200:	5cd3      	ldrb	r3, [r2, r3]
 8001202:	b25a      	sxtb	r2, r3
 8001204:	79bb      	ldrb	r3, [r7, #6]
 8001206:	f003 0307 	and.w	r3, r3, #7
 800120a:	2101      	movs	r1, #1
 800120c:	fa01 f303 	lsl.w	r3, r1, r3
 8001210:	b25b      	sxtb	r3, r3
 8001212:	4313      	orrs	r3, r2
 8001214:	b259      	sxtb	r1, r3
 8001216:	79fa      	ldrb	r2, [r7, #7]
 8001218:	4603      	mov	r3, r0
 800121a:	01db      	lsls	r3, r3, #7
 800121c:	4413      	add	r3, r2
 800121e:	b2c9      	uxtb	r1, r1
 8001220:	4a13      	ldr	r2, [pc, #76]	; (8001270 <ssd1306_DrawPixel+0xbc>)
 8001222:	54d1      	strb	r1, [r2, r3]
 8001224:	e01d      	b.n	8001262 <ssd1306_DrawPixel+0xae>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001226:	79fa      	ldrb	r2, [r7, #7]
 8001228:	79bb      	ldrb	r3, [r7, #6]
 800122a:	08db      	lsrs	r3, r3, #3
 800122c:	b2d8      	uxtb	r0, r3
 800122e:	4603      	mov	r3, r0
 8001230:	01db      	lsls	r3, r3, #7
 8001232:	4413      	add	r3, r2
 8001234:	4a0e      	ldr	r2, [pc, #56]	; (8001270 <ssd1306_DrawPixel+0xbc>)
 8001236:	5cd3      	ldrb	r3, [r2, r3]
 8001238:	b25a      	sxtb	r2, r3
 800123a:	79bb      	ldrb	r3, [r7, #6]
 800123c:	f003 0307 	and.w	r3, r3, #7
 8001240:	2101      	movs	r1, #1
 8001242:	fa01 f303 	lsl.w	r3, r1, r3
 8001246:	b25b      	sxtb	r3, r3
 8001248:	43db      	mvns	r3, r3
 800124a:	b25b      	sxtb	r3, r3
 800124c:	4013      	ands	r3, r2
 800124e:	b259      	sxtb	r1, r3
 8001250:	79fa      	ldrb	r2, [r7, #7]
 8001252:	4603      	mov	r3, r0
 8001254:	01db      	lsls	r3, r3, #7
 8001256:	4413      	add	r3, r2
 8001258:	b2c9      	uxtb	r1, r1
 800125a:	4a05      	ldr	r2, [pc, #20]	; (8001270 <ssd1306_DrawPixel+0xbc>)
 800125c:	54d1      	strb	r1, [r2, r3]
 800125e:	e000      	b.n	8001262 <ssd1306_DrawPixel+0xae>
        return;
 8001260:	bf00      	nop
    }
}
 8001262:	370c      	adds	r7, #12
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr
 800126c:	20000608 	.word	0x20000608
 8001270:	20000208 	.word	0x20000208

08001274 <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8001274:	b590      	push	{r4, r7, lr}
 8001276:	b089      	sub	sp, #36	; 0x24
 8001278:	af00      	add	r7, sp, #0
 800127a:	4604      	mov	r4, r0
 800127c:	1d38      	adds	r0, r7, #4
 800127e:	e880 0006 	stmia.w	r0, {r1, r2}
 8001282:	461a      	mov	r2, r3
 8001284:	4623      	mov	r3, r4
 8001286:	73fb      	strb	r3, [r7, #15]
 8001288:	4613      	mov	r3, r2
 800128a:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 800128c:	7bfb      	ldrb	r3, [r7, #15]
 800128e:	2b1f      	cmp	r3, #31
 8001290:	d902      	bls.n	8001298 <ssd1306_WriteChar+0x24>
 8001292:	7bfb      	ldrb	r3, [r7, #15]
 8001294:	2b7e      	cmp	r3, #126	; 0x7e
 8001296:	d901      	bls.n	800129c <ssd1306_WriteChar+0x28>
        return 0;
 8001298:	2300      	movs	r3, #0
 800129a:	e06d      	b.n	8001378 <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 800129c:	4b38      	ldr	r3, [pc, #224]	; (8001380 <ssd1306_WriteChar+0x10c>)
 800129e:	881b      	ldrh	r3, [r3, #0]
 80012a0:	461a      	mov	r2, r3
 80012a2:	793b      	ldrb	r3, [r7, #4]
 80012a4:	4413      	add	r3, r2
 80012a6:	2b80      	cmp	r3, #128	; 0x80
 80012a8:	dc06      	bgt.n	80012b8 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 80012aa:	4b35      	ldr	r3, [pc, #212]	; (8001380 <ssd1306_WriteChar+0x10c>)
 80012ac:	885b      	ldrh	r3, [r3, #2]
 80012ae:	461a      	mov	r2, r3
 80012b0:	797b      	ldrb	r3, [r7, #5]
 80012b2:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 80012b4:	2b40      	cmp	r3, #64	; 0x40
 80012b6:	dd01      	ble.n	80012bc <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 80012b8:	2300      	movs	r3, #0
 80012ba:	e05d      	b.n	8001378 <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 80012bc:	2300      	movs	r3, #0
 80012be:	61fb      	str	r3, [r7, #28]
 80012c0:	e04c      	b.n	800135c <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 80012c2:	68ba      	ldr	r2, [r7, #8]
 80012c4:	7bfb      	ldrb	r3, [r7, #15]
 80012c6:	3b20      	subs	r3, #32
 80012c8:	7979      	ldrb	r1, [r7, #5]
 80012ca:	fb01 f303 	mul.w	r3, r1, r3
 80012ce:	4619      	mov	r1, r3
 80012d0:	69fb      	ldr	r3, [r7, #28]
 80012d2:	440b      	add	r3, r1
 80012d4:	005b      	lsls	r3, r3, #1
 80012d6:	4413      	add	r3, r2
 80012d8:	881b      	ldrh	r3, [r3, #0]
 80012da:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 80012dc:	2300      	movs	r3, #0
 80012de:	61bb      	str	r3, [r7, #24]
 80012e0:	e034      	b.n	800134c <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 80012e2:	697a      	ldr	r2, [r7, #20]
 80012e4:	69bb      	ldr	r3, [r7, #24]
 80012e6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d012      	beq.n	8001318 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80012f2:	4b23      	ldr	r3, [pc, #140]	; (8001380 <ssd1306_WriteChar+0x10c>)
 80012f4:	881b      	ldrh	r3, [r3, #0]
 80012f6:	b2da      	uxtb	r2, r3
 80012f8:	69bb      	ldr	r3, [r7, #24]
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	4413      	add	r3, r2
 80012fe:	b2d8      	uxtb	r0, r3
 8001300:	4b1f      	ldr	r3, [pc, #124]	; (8001380 <ssd1306_WriteChar+0x10c>)
 8001302:	885b      	ldrh	r3, [r3, #2]
 8001304:	b2da      	uxtb	r2, r3
 8001306:	69fb      	ldr	r3, [r7, #28]
 8001308:	b2db      	uxtb	r3, r3
 800130a:	4413      	add	r3, r2
 800130c:	b2db      	uxtb	r3, r3
 800130e:	7bba      	ldrb	r2, [r7, #14]
 8001310:	4619      	mov	r1, r3
 8001312:	f7ff ff4f 	bl	80011b4 <ssd1306_DrawPixel>
 8001316:	e016      	b.n	8001346 <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001318:	4b19      	ldr	r3, [pc, #100]	; (8001380 <ssd1306_WriteChar+0x10c>)
 800131a:	881b      	ldrh	r3, [r3, #0]
 800131c:	b2da      	uxtb	r2, r3
 800131e:	69bb      	ldr	r3, [r7, #24]
 8001320:	b2db      	uxtb	r3, r3
 8001322:	4413      	add	r3, r2
 8001324:	b2d8      	uxtb	r0, r3
 8001326:	4b16      	ldr	r3, [pc, #88]	; (8001380 <ssd1306_WriteChar+0x10c>)
 8001328:	885b      	ldrh	r3, [r3, #2]
 800132a:	b2da      	uxtb	r2, r3
 800132c:	69fb      	ldr	r3, [r7, #28]
 800132e:	b2db      	uxtb	r3, r3
 8001330:	4413      	add	r3, r2
 8001332:	b2d9      	uxtb	r1, r3
 8001334:	7bbb      	ldrb	r3, [r7, #14]
 8001336:	2b00      	cmp	r3, #0
 8001338:	bf0c      	ite	eq
 800133a:	2301      	moveq	r3, #1
 800133c:	2300      	movne	r3, #0
 800133e:	b2db      	uxtb	r3, r3
 8001340:	461a      	mov	r2, r3
 8001342:	f7ff ff37 	bl	80011b4 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8001346:	69bb      	ldr	r3, [r7, #24]
 8001348:	3301      	adds	r3, #1
 800134a:	61bb      	str	r3, [r7, #24]
 800134c:	793b      	ldrb	r3, [r7, #4]
 800134e:	461a      	mov	r2, r3
 8001350:	69bb      	ldr	r3, [r7, #24]
 8001352:	4293      	cmp	r3, r2
 8001354:	d3c5      	bcc.n	80012e2 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8001356:	69fb      	ldr	r3, [r7, #28]
 8001358:	3301      	adds	r3, #1
 800135a:	61fb      	str	r3, [r7, #28]
 800135c:	797b      	ldrb	r3, [r7, #5]
 800135e:	461a      	mov	r2, r3
 8001360:	69fb      	ldr	r3, [r7, #28]
 8001362:	4293      	cmp	r3, r2
 8001364:	d3ad      	bcc.n	80012c2 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8001366:	4b06      	ldr	r3, [pc, #24]	; (8001380 <ssd1306_WriteChar+0x10c>)
 8001368:	881a      	ldrh	r2, [r3, #0]
 800136a:	793b      	ldrb	r3, [r7, #4]
 800136c:	b29b      	uxth	r3, r3
 800136e:	4413      	add	r3, r2
 8001370:	b29a      	uxth	r2, r3
 8001372:	4b03      	ldr	r3, [pc, #12]	; (8001380 <ssd1306_WriteChar+0x10c>)
 8001374:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001376:	7bfb      	ldrb	r3, [r7, #15]
}
 8001378:	4618      	mov	r0, r3
 800137a:	3724      	adds	r7, #36	; 0x24
 800137c:	46bd      	mov	sp, r7
 800137e:	bd90      	pop	{r4, r7, pc}
 8001380:	20000608 	.word	0x20000608

08001384 <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	60f8      	str	r0, [r7, #12]
 800138c:	1d38      	adds	r0, r7, #4
 800138e:	e880 0006 	stmia.w	r0, {r1, r2}
 8001392:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8001394:	e012      	b.n	80013bc <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	7818      	ldrb	r0, [r3, #0]
 800139a:	78fb      	ldrb	r3, [r7, #3]
 800139c:	1d3a      	adds	r2, r7, #4
 800139e:	ca06      	ldmia	r2, {r1, r2}
 80013a0:	f7ff ff68 	bl	8001274 <ssd1306_WriteChar>
 80013a4:	4603      	mov	r3, r0
 80013a6:	461a      	mov	r2, r3
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	429a      	cmp	r2, r3
 80013ae:	d002      	beq.n	80013b6 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	e008      	b.n	80013c8 <ssd1306_WriteString+0x44>
        }
        
        // Next char
        str++;
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	3301      	adds	r3, #1
 80013ba:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d1e8      	bne.n	8001396 <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	781b      	ldrb	r3, [r3, #0]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3710      	adds	r7, #16
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}

080013d0 <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	4603      	mov	r3, r0
 80013d8:	460a      	mov	r2, r1
 80013da:	71fb      	strb	r3, [r7, #7]
 80013dc:	4613      	mov	r3, r2
 80013de:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80013e0:	79fb      	ldrb	r3, [r7, #7]
 80013e2:	b29a      	uxth	r2, r3
 80013e4:	4b05      	ldr	r3, [pc, #20]	; (80013fc <ssd1306_SetCursor+0x2c>)
 80013e6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80013e8:	79bb      	ldrb	r3, [r7, #6]
 80013ea:	b29a      	uxth	r2, r3
 80013ec:	4b03      	ldr	r3, [pc, #12]	; (80013fc <ssd1306_SetCursor+0x2c>)
 80013ee:	805a      	strh	r2, [r3, #2]
}
 80013f0:	bf00      	nop
 80013f2:	370c      	adds	r7, #12
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr
 80013fc:	20000608 	.word	0x20000608

08001400 <ssd1306_Line>:

// Draw line by Bresenhem's algorithm
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001400:	b590      	push	{r4, r7, lr}
 8001402:	b089      	sub	sp, #36	; 0x24
 8001404:	af00      	add	r7, sp, #0
 8001406:	4604      	mov	r4, r0
 8001408:	4608      	mov	r0, r1
 800140a:	4611      	mov	r1, r2
 800140c:	461a      	mov	r2, r3
 800140e:	4623      	mov	r3, r4
 8001410:	71fb      	strb	r3, [r7, #7]
 8001412:	4603      	mov	r3, r0
 8001414:	71bb      	strb	r3, [r7, #6]
 8001416:	460b      	mov	r3, r1
 8001418:	717b      	strb	r3, [r7, #5]
 800141a:	4613      	mov	r3, r2
 800141c:	713b      	strb	r3, [r7, #4]
  int32_t deltaX = abs(x2 - x1);
 800141e:	797a      	ldrb	r2, [r7, #5]
 8001420:	79fb      	ldrb	r3, [r7, #7]
 8001422:	1ad3      	subs	r3, r2, r3
 8001424:	2b00      	cmp	r3, #0
 8001426:	bfb8      	it	lt
 8001428:	425b      	neglt	r3, r3
 800142a:	61bb      	str	r3, [r7, #24]
  int32_t deltaY = abs(y2 - y1);
 800142c:	793a      	ldrb	r2, [r7, #4]
 800142e:	79bb      	ldrb	r3, [r7, #6]
 8001430:	1ad3      	subs	r3, r2, r3
 8001432:	2b00      	cmp	r3, #0
 8001434:	bfb8      	it	lt
 8001436:	425b      	neglt	r3, r3
 8001438:	617b      	str	r3, [r7, #20]
  int32_t signX = ((x1 < x2) ? 1 : -1);
 800143a:	79fa      	ldrb	r2, [r7, #7]
 800143c:	797b      	ldrb	r3, [r7, #5]
 800143e:	429a      	cmp	r2, r3
 8001440:	d201      	bcs.n	8001446 <ssd1306_Line+0x46>
 8001442:	2301      	movs	r3, #1
 8001444:	e001      	b.n	800144a <ssd1306_Line+0x4a>
 8001446:	f04f 33ff 	mov.w	r3, #4294967295
 800144a:	613b      	str	r3, [r7, #16]
  int32_t signY = ((y1 < y2) ? 1 : -1);
 800144c:	79ba      	ldrb	r2, [r7, #6]
 800144e:	793b      	ldrb	r3, [r7, #4]
 8001450:	429a      	cmp	r2, r3
 8001452:	d201      	bcs.n	8001458 <ssd1306_Line+0x58>
 8001454:	2301      	movs	r3, #1
 8001456:	e001      	b.n	800145c <ssd1306_Line+0x5c>
 8001458:	f04f 33ff 	mov.w	r3, #4294967295
 800145c:	60fb      	str	r3, [r7, #12]
  int32_t error = deltaX - deltaY;
 800145e:	69ba      	ldr	r2, [r7, #24]
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	1ad3      	subs	r3, r2, r3
 8001464:	61fb      	str	r3, [r7, #28]
  int32_t error2;
    
  ssd1306_DrawPixel(x2, y2, color);
 8001466:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800146a:	7939      	ldrb	r1, [r7, #4]
 800146c:	797b      	ldrb	r3, [r7, #5]
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff fea0 	bl	80011b4 <ssd1306_DrawPixel>
    while((x1 != x2) || (y1 != y2))
 8001474:	e024      	b.n	80014c0 <ssd1306_Line+0xc0>
    {
    ssd1306_DrawPixel(x1, y1, color);
 8001476:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800147a:	79b9      	ldrb	r1, [r7, #6]
 800147c:	79fb      	ldrb	r3, [r7, #7]
 800147e:	4618      	mov	r0, r3
 8001480:	f7ff fe98 	bl	80011b4 <ssd1306_DrawPixel>
    error2 = error * 2;
 8001484:	69fb      	ldr	r3, [r7, #28]
 8001486:	005b      	lsls	r3, r3, #1
 8001488:	60bb      	str	r3, [r7, #8]
    if(error2 > -deltaY)
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	425b      	negs	r3, r3
 800148e:	68ba      	ldr	r2, [r7, #8]
 8001490:	429a      	cmp	r2, r3
 8001492:	dd08      	ble.n	80014a6 <ssd1306_Line+0xa6>
    {
      error -= deltaY;
 8001494:	69fa      	ldr	r2, [r7, #28]
 8001496:	697b      	ldr	r3, [r7, #20]
 8001498:	1ad3      	subs	r3, r2, r3
 800149a:	61fb      	str	r3, [r7, #28]
      x1 += signX;
 800149c:	693b      	ldr	r3, [r7, #16]
 800149e:	b2da      	uxtb	r2, r3
 80014a0:	79fb      	ldrb	r3, [r7, #7]
 80014a2:	4413      	add	r3, r2
 80014a4:	71fb      	strb	r3, [r7, #7]
    else
    {
    /*nothing to do*/
    }
        
    if(error2 < deltaX)
 80014a6:	68ba      	ldr	r2, [r7, #8]
 80014a8:	69bb      	ldr	r3, [r7, #24]
 80014aa:	429a      	cmp	r2, r3
 80014ac:	da08      	bge.n	80014c0 <ssd1306_Line+0xc0>
    {
      error += deltaX;
 80014ae:	69fa      	ldr	r2, [r7, #28]
 80014b0:	69bb      	ldr	r3, [r7, #24]
 80014b2:	4413      	add	r3, r2
 80014b4:	61fb      	str	r3, [r7, #28]
      y1 += signY;
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	b2da      	uxtb	r2, r3
 80014ba:	79bb      	ldrb	r3, [r7, #6]
 80014bc:	4413      	add	r3, r2
 80014be:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2))
 80014c0:	79fa      	ldrb	r2, [r7, #7]
 80014c2:	797b      	ldrb	r3, [r7, #5]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d1d6      	bne.n	8001476 <ssd1306_Line+0x76>
 80014c8:	79ba      	ldrb	r2, [r7, #6]
 80014ca:	793b      	ldrb	r3, [r7, #4]
 80014cc:	429a      	cmp	r2, r3
 80014ce:	d1d2      	bne.n	8001476 <ssd1306_Line+0x76>
    else
    {
    /*nothing to do*/
    }
  }
  return;
 80014d0:	bf00      	nop
}
 80014d2:	3724      	adds	r7, #36	; 0x24
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd90      	pop	{r4, r7, pc}

080014d8 <ssd1306_DrawRectangle>:

    return;
}

//Draw rectangle
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 80014d8:	b590      	push	{r4, r7, lr}
 80014da:	b085      	sub	sp, #20
 80014dc:	af02      	add	r7, sp, #8
 80014de:	4604      	mov	r4, r0
 80014e0:	4608      	mov	r0, r1
 80014e2:	4611      	mov	r1, r2
 80014e4:	461a      	mov	r2, r3
 80014e6:	4623      	mov	r3, r4
 80014e8:	71fb      	strb	r3, [r7, #7]
 80014ea:	4603      	mov	r3, r0
 80014ec:	71bb      	strb	r3, [r7, #6]
 80014ee:	460b      	mov	r3, r1
 80014f0:	717b      	strb	r3, [r7, #5]
 80014f2:	4613      	mov	r3, r2
 80014f4:	713b      	strb	r3, [r7, #4]
  ssd1306_Line(x1,y1,x2,y1,color);
 80014f6:	79bc      	ldrb	r4, [r7, #6]
 80014f8:	797a      	ldrb	r2, [r7, #5]
 80014fa:	79b9      	ldrb	r1, [r7, #6]
 80014fc:	79f8      	ldrb	r0, [r7, #7]
 80014fe:	7e3b      	ldrb	r3, [r7, #24]
 8001500:	9300      	str	r3, [sp, #0]
 8001502:	4623      	mov	r3, r4
 8001504:	f7ff ff7c 	bl	8001400 <ssd1306_Line>
  ssd1306_Line(x2,y1,x2,y2,color);
 8001508:	793c      	ldrb	r4, [r7, #4]
 800150a:	797a      	ldrb	r2, [r7, #5]
 800150c:	79b9      	ldrb	r1, [r7, #6]
 800150e:	7978      	ldrb	r0, [r7, #5]
 8001510:	7e3b      	ldrb	r3, [r7, #24]
 8001512:	9300      	str	r3, [sp, #0]
 8001514:	4623      	mov	r3, r4
 8001516:	f7ff ff73 	bl	8001400 <ssd1306_Line>
  ssd1306_Line(x2,y2,x1,y2,color);
 800151a:	793c      	ldrb	r4, [r7, #4]
 800151c:	79fa      	ldrb	r2, [r7, #7]
 800151e:	7939      	ldrb	r1, [r7, #4]
 8001520:	7978      	ldrb	r0, [r7, #5]
 8001522:	7e3b      	ldrb	r3, [r7, #24]
 8001524:	9300      	str	r3, [sp, #0]
 8001526:	4623      	mov	r3, r4
 8001528:	f7ff ff6a 	bl	8001400 <ssd1306_Line>
  ssd1306_Line(x1,y2,x1,y1,color);
 800152c:	79bc      	ldrb	r4, [r7, #6]
 800152e:	79fa      	ldrb	r2, [r7, #7]
 8001530:	7939      	ldrb	r1, [r7, #4]
 8001532:	79f8      	ldrb	r0, [r7, #7]
 8001534:	7e3b      	ldrb	r3, [r7, #24]
 8001536:	9300      	str	r3, [sp, #0]
 8001538:	4623      	mov	r3, r4
 800153a:	f7ff ff61 	bl	8001400 <ssd1306_Line>

  return;
 800153e:	bf00      	nop
}
 8001540:	370c      	adds	r7, #12
 8001542:	46bd      	mov	sp, r7
 8001544:	bd90      	pop	{r4, r7, pc}

08001546 <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 8001546:	b580      	push	{r7, lr}
 8001548:	b084      	sub	sp, #16
 800154a:	af00      	add	r7, sp, #0
 800154c:	4603      	mov	r3, r0
 800154e:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001550:	2381      	movs	r3, #129	; 0x81
 8001552:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001554:	7bfb      	ldrb	r3, [r7, #15]
 8001556:	4618      	mov	r0, r3
 8001558:	f7ff fd2e 	bl	8000fb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 800155c:	79fb      	ldrb	r3, [r7, #7]
 800155e:	4618      	mov	r0, r3
 8001560:	f7ff fd2a 	bl	8000fb8 <ssd1306_WriteCommand>
}
 8001564:	bf00      	nop
 8001566:	3710      	adds	r7, #16
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}

0800156c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 800156c:	b580      	push	{r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af00      	add	r7, sp, #0
 8001572:	4603      	mov	r3, r0
 8001574:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001576:	79fb      	ldrb	r3, [r7, #7]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d005      	beq.n	8001588 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 800157c:	23af      	movs	r3, #175	; 0xaf
 800157e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001580:	4b08      	ldr	r3, [pc, #32]	; (80015a4 <ssd1306_SetDisplayOn+0x38>)
 8001582:	2201      	movs	r2, #1
 8001584:	719a      	strb	r2, [r3, #6]
 8001586:	e004      	b.n	8001592 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001588:	23ae      	movs	r3, #174	; 0xae
 800158a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 800158c:	4b05      	ldr	r3, [pc, #20]	; (80015a4 <ssd1306_SetDisplayOn+0x38>)
 800158e:	2200      	movs	r2, #0
 8001590:	719a      	strb	r2, [r3, #6]
    }
    ssd1306_WriteCommand(value);
 8001592:	7bfb      	ldrb	r3, [r7, #15]
 8001594:	4618      	mov	r0, r3
 8001596:	f7ff fd0f 	bl	8000fb8 <ssd1306_WriteCommand>
}
 800159a:	bf00      	nop
 800159c:	3710      	adds	r7, #16
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	20000608 	.word	0x20000608

080015a8 <PCA9685_SetBit>:
#include "math.h"

I2C_HandleTypeDef *pca9685_i2c;

PCA9685_STATUS PCA9685_SetBit(uint8_t Register, uint8_t Bit, uint8_t Value)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b088      	sub	sp, #32
 80015ac:	af04      	add	r7, sp, #16
 80015ae:	4603      	mov	r3, r0
 80015b0:	71fb      	strb	r3, [r7, #7]
 80015b2:	460b      	mov	r3, r1
 80015b4:	71bb      	strb	r3, [r7, #6]
 80015b6:	4613      	mov	r3, r2
 80015b8:	717b      	strb	r3, [r7, #5]
	uint8_t tmp;
	if(Value) Value = 1;
 80015ba:	797b      	ldrb	r3, [r7, #5]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <PCA9685_SetBit+0x1c>
 80015c0:	2301      	movs	r3, #1
 80015c2:	717b      	strb	r3, [r7, #5]

	if(HAL_OK != HAL_I2C_Mem_Read(pca9685_i2c, PCA9685_ADDRESS, Register, 1, &tmp, 1, 10))
 80015c4:	4b24      	ldr	r3, [pc, #144]	; (8001658 <PCA9685_SetBit+0xb0>)
 80015c6:	6818      	ldr	r0, [r3, #0]
 80015c8:	79fb      	ldrb	r3, [r7, #7]
 80015ca:	b29a      	uxth	r2, r3
 80015cc:	230a      	movs	r3, #10
 80015ce:	9302      	str	r3, [sp, #8]
 80015d0:	2301      	movs	r3, #1
 80015d2:	9301      	str	r3, [sp, #4]
 80015d4:	f107 030f 	add.w	r3, r7, #15
 80015d8:	9300      	str	r3, [sp, #0]
 80015da:	2301      	movs	r3, #1
 80015dc:	2180      	movs	r1, #128	; 0x80
 80015de:	f004 f949 	bl	8005874 <HAL_I2C_Mem_Read>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <PCA9685_SetBit+0x44>
	{
		return PCA9685_ERROR;
 80015e8:	2301      	movs	r3, #1
 80015ea:	e031      	b.n	8001650 <PCA9685_SetBit+0xa8>
	}
	tmp &= ~((1<<PCA9685_MODE1_RESTART_BIT)|(1<<Bit));
 80015ec:	79bb      	ldrb	r3, [r7, #6]
 80015ee:	2201      	movs	r2, #1
 80015f0:	fa02 f303 	lsl.w	r3, r2, r3
 80015f4:	b25b      	sxtb	r3, r3
 80015f6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80015fa:	b25b      	sxtb	r3, r3
 80015fc:	43db      	mvns	r3, r3
 80015fe:	b25a      	sxtb	r2, r3
 8001600:	7bfb      	ldrb	r3, [r7, #15]
 8001602:	b25b      	sxtb	r3, r3
 8001604:	4013      	ands	r3, r2
 8001606:	b25b      	sxtb	r3, r3
 8001608:	b2db      	uxtb	r3, r3
 800160a:	73fb      	strb	r3, [r7, #15]
	tmp |= (Value&1)<<Bit;
 800160c:	797b      	ldrb	r3, [r7, #5]
 800160e:	f003 0201 	and.w	r2, r3, #1
 8001612:	79bb      	ldrb	r3, [r7, #6]
 8001614:	fa02 f303 	lsl.w	r3, r2, r3
 8001618:	b25a      	sxtb	r2, r3
 800161a:	7bfb      	ldrb	r3, [r7, #15]
 800161c:	b25b      	sxtb	r3, r3
 800161e:	4313      	orrs	r3, r2
 8001620:	b25b      	sxtb	r3, r3
 8001622:	b2db      	uxtb	r3, r3
 8001624:	73fb      	strb	r3, [r7, #15]

	if(HAL_OK != HAL_I2C_Mem_Write(pca9685_i2c, PCA9685_ADDRESS, Register, 1, &tmp, 1, 10))
 8001626:	4b0c      	ldr	r3, [pc, #48]	; (8001658 <PCA9685_SetBit+0xb0>)
 8001628:	6818      	ldr	r0, [r3, #0]
 800162a:	79fb      	ldrb	r3, [r7, #7]
 800162c:	b29a      	uxth	r2, r3
 800162e:	230a      	movs	r3, #10
 8001630:	9302      	str	r3, [sp, #8]
 8001632:	2301      	movs	r3, #1
 8001634:	9301      	str	r3, [sp, #4]
 8001636:	f107 030f 	add.w	r3, r7, #15
 800163a:	9300      	str	r3, [sp, #0]
 800163c:	2301      	movs	r3, #1
 800163e:	2180      	movs	r1, #128	; 0x80
 8001640:	f004 f81e 	bl	8005680 <HAL_I2C_Mem_Write>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <PCA9685_SetBit+0xa6>
	{
		return PCA9685_ERROR;
 800164a:	2301      	movs	r3, #1
 800164c:	e000      	b.n	8001650 <PCA9685_SetBit+0xa8>
	}

	return PCA9685_OK;
 800164e:	2300      	movs	r3, #0
}
 8001650:	4618      	mov	r0, r3
 8001652:	3710      	adds	r7, #16
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	200007d8 	.word	0x200007d8

0800165c <PCA9685_SoftwareReset>:

PCA9685_STATUS PCA9685_SoftwareReset(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af02      	add	r7, sp, #8
	uint8_t cmd = 0x6;
 8001662:	2306      	movs	r3, #6
 8001664:	71fb      	strb	r3, [r7, #7]
	if(HAL_OK == HAL_I2C_Master_Transmit(pca9685_i2c, 0x00, &cmd, 1, 10))
 8001666:	4b09      	ldr	r3, [pc, #36]	; (800168c <PCA9685_SoftwareReset+0x30>)
 8001668:	6818      	ldr	r0, [r3, #0]
 800166a:	1dfa      	adds	r2, r7, #7
 800166c:	230a      	movs	r3, #10
 800166e:	9300      	str	r3, [sp, #0]
 8001670:	2301      	movs	r3, #1
 8001672:	2100      	movs	r1, #0
 8001674:	f003 ff06 	bl	8005484 <HAL_I2C_Master_Transmit>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d101      	bne.n	8001682 <PCA9685_SoftwareReset+0x26>
	{
		return PCA9685_OK;
 800167e:	2300      	movs	r3, #0
 8001680:	e000      	b.n	8001684 <PCA9685_SoftwareReset+0x28>
	}
	return PCA9685_ERROR;
 8001682:	2301      	movs	r3, #1
}
 8001684:	4618      	mov	r0, r3
 8001686:	3708      	adds	r7, #8
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}
 800168c:	200007d8 	.word	0x200007d8

08001690 <PCA9685_SleepMode>:

PCA9685_STATUS PCA9685_SleepMode(uint8_t Enable)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	4603      	mov	r3, r0
 8001698:	71fb      	strb	r3, [r7, #7]
	return PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_SLEEP_BIT, Enable);
 800169a:	79fb      	ldrb	r3, [r7, #7]
 800169c:	461a      	mov	r2, r3
 800169e:	2104      	movs	r1, #4
 80016a0:	2000      	movs	r0, #0
 80016a2:	f7ff ff81 	bl	80015a8 <PCA9685_SetBit>
 80016a6:	4603      	mov	r3, r0
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	3708      	adds	r7, #8
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}

080016b0 <PCA9685_RestartMode>:

PCA9685_STATUS PCA9685_RestartMode(uint8_t Enable)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	4603      	mov	r3, r0
 80016b8:	71fb      	strb	r3, [r7, #7]
	return PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_RESTART_BIT, Enable);
 80016ba:	79fb      	ldrb	r3, [r7, #7]
 80016bc:	461a      	mov	r2, r3
 80016be:	2107      	movs	r1, #7
 80016c0:	2000      	movs	r0, #0
 80016c2:	f7ff ff71 	bl	80015a8 <PCA9685_SetBit>
 80016c6:	4603      	mov	r3, r0
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	3708      	adds	r7, #8
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}

080016d0 <PCA9685_AutoIncrement>:

PCA9685_STATUS PCA9685_AutoIncrement(uint8_t Enable)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	4603      	mov	r3, r0
 80016d8:	71fb      	strb	r3, [r7, #7]
	return PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_AI_BIT, Enable);
 80016da:	79fb      	ldrb	r3, [r7, #7]
 80016dc:	461a      	mov	r2, r3
 80016de:	2105      	movs	r1, #5
 80016e0:	2000      	movs	r0, #0
 80016e2:	f7ff ff61 	bl	80015a8 <PCA9685_SetBit>
 80016e6:	4603      	mov	r3, r0
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	3708      	adds	r7, #8
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}

080016f0 <PCA9685_SetPwmFrequency>:

//
//	Frequency - Hz value
//
PCA9685_STATUS PCA9685_SetPwmFrequency(uint16_t Frequency)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b088      	sub	sp, #32
 80016f4:	af04      	add	r7, sp, #16
 80016f6:	4603      	mov	r3, r0
 80016f8:	80fb      	strh	r3, [r7, #6]
	float PrescalerVal;
	uint8_t Prescale;

	if(Frequency >= 1526)
 80016fa:	88fb      	ldrh	r3, [r7, #6]
 80016fc:	f240 52f5 	movw	r2, #1525	; 0x5f5
 8001700:	4293      	cmp	r3, r2
 8001702:	d902      	bls.n	800170a <PCA9685_SetPwmFrequency+0x1a>
	{
		Prescale = 0x03;
 8001704:	2303      	movs	r3, #3
 8001706:	72fb      	strb	r3, [r7, #11]
 8001708:	e046      	b.n	8001798 <PCA9685_SetPwmFrequency+0xa8>
	}
	else if(Frequency <= 24)
 800170a:	88fb      	ldrh	r3, [r7, #6]
 800170c:	2b18      	cmp	r3, #24
 800170e:	d802      	bhi.n	8001716 <PCA9685_SetPwmFrequency+0x26>
	{
		Prescale = 0xFF;
 8001710:	23ff      	movs	r3, #255	; 0xff
 8001712:	72fb      	strb	r3, [r7, #11]
 8001714:	e040      	b.n	8001798 <PCA9685_SetPwmFrequency+0xa8>
	}
	else
	{
		PrescalerVal = (25000000 / (4096.0 * (float)Frequency)) - 1;
 8001716:	88fb      	ldrh	r3, [r7, #6]
 8001718:	ee07 3a90 	vmov	s15, r3
 800171c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001720:	ee17 0a90 	vmov	r0, s15
 8001724:	f7fe ff10 	bl	8000548 <__aeabi_f2d>
 8001728:	f04f 0200 	mov.w	r2, #0
 800172c:	4b2a      	ldr	r3, [pc, #168]	; (80017d8 <PCA9685_SetPwmFrequency+0xe8>)
 800172e:	f7fe ff63 	bl	80005f8 <__aeabi_dmul>
 8001732:	4602      	mov	r2, r0
 8001734:	460b      	mov	r3, r1
 8001736:	a126      	add	r1, pc, #152	; (adr r1, 80017d0 <PCA9685_SetPwmFrequency+0xe0>)
 8001738:	e9d1 0100 	ldrd	r0, r1, [r1]
 800173c:	f7ff f886 	bl	800084c <__aeabi_ddiv>
 8001740:	4602      	mov	r2, r0
 8001742:	460b      	mov	r3, r1
 8001744:	4610      	mov	r0, r2
 8001746:	4619      	mov	r1, r3
 8001748:	f04f 0200 	mov.w	r2, #0
 800174c:	4b23      	ldr	r3, [pc, #140]	; (80017dc <PCA9685_SetPwmFrequency+0xec>)
 800174e:	f7fe fd9b 	bl	8000288 <__aeabi_dsub>
 8001752:	4602      	mov	r2, r0
 8001754:	460b      	mov	r3, r1
 8001756:	4610      	mov	r0, r2
 8001758:	4619      	mov	r1, r3
 800175a:	f7ff fa45 	bl	8000be8 <__aeabi_d2f>
 800175e:	4603      	mov	r3, r0
 8001760:	60fb      	str	r3, [r7, #12]
		Prescale = floor(PrescalerVal + 0.5);
 8001762:	68f8      	ldr	r0, [r7, #12]
 8001764:	f7fe fef0 	bl	8000548 <__aeabi_f2d>
 8001768:	f04f 0200 	mov.w	r2, #0
 800176c:	4b1c      	ldr	r3, [pc, #112]	; (80017e0 <PCA9685_SetPwmFrequency+0xf0>)
 800176e:	f7fe fd8d 	bl	800028c <__adddf3>
 8001772:	4602      	mov	r2, r0
 8001774:	460b      	mov	r3, r1
 8001776:	ec43 2b17 	vmov	d7, r2, r3
 800177a:	eeb0 0a47 	vmov.f32	s0, s14
 800177e:	eef0 0a67 	vmov.f32	s1, s15
 8001782:	f00a fd8d 	bl	800c2a0 <floor>
 8001786:	ec53 2b10 	vmov	r2, r3, d0
 800178a:	4610      	mov	r0, r2
 800178c:	4619      	mov	r1, r3
 800178e:	f7ff fa0b 	bl	8000ba8 <__aeabi_d2uiz>
 8001792:	4603      	mov	r3, r0
 8001794:	b2db      	uxtb	r3, r3
 8001796:	72fb      	strb	r3, [r7, #11]
	}

	//
	//	To change the frequency, PCA9685 have to be in Sleep mode.
	//
	PCA9685_SleepMode(1);
 8001798:	2001      	movs	r0, #1
 800179a:	f7ff ff79 	bl	8001690 <PCA9685_SleepMode>
	HAL_I2C_Mem_Write(pca9685_i2c, PCA9685_ADDRESS, PCA9685_PRESCALE, 1, &Prescale, 1, 10); // Write Prescale value
 800179e:	4b11      	ldr	r3, [pc, #68]	; (80017e4 <PCA9685_SetPwmFrequency+0xf4>)
 80017a0:	6818      	ldr	r0, [r3, #0]
 80017a2:	230a      	movs	r3, #10
 80017a4:	9302      	str	r3, [sp, #8]
 80017a6:	2301      	movs	r3, #1
 80017a8:	9301      	str	r3, [sp, #4]
 80017aa:	f107 030b 	add.w	r3, r7, #11
 80017ae:	9300      	str	r3, [sp, #0]
 80017b0:	2301      	movs	r3, #1
 80017b2:	22fe      	movs	r2, #254	; 0xfe
 80017b4:	2180      	movs	r1, #128	; 0x80
 80017b6:	f003 ff63 	bl	8005680 <HAL_I2C_Mem_Write>
	PCA9685_SleepMode(0);
 80017ba:	2000      	movs	r0, #0
 80017bc:	f7ff ff68 	bl	8001690 <PCA9685_SleepMode>
	PCA9685_RestartMode(1);
 80017c0:	2001      	movs	r0, #1
 80017c2:	f7ff ff75 	bl	80016b0 <PCA9685_RestartMode>
	return PCA9685_OK;
 80017c6:	2300      	movs	r3, #0
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	3710      	adds	r7, #16
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	00000000 	.word	0x00000000
 80017d4:	4177d784 	.word	0x4177d784
 80017d8:	40b00000 	.word	0x40b00000
 80017dc:	3ff00000 	.word	0x3ff00000
 80017e0:	3fe00000 	.word	0x3fe00000
 80017e4:	200007d8 	.word	0x200007d8

080017e8 <PCA9685_SetPwm>:

PCA9685_STATUS PCA9685_SetPwm(uint8_t Channel, uint16_t OnTime, uint16_t OffTime)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b088      	sub	sp, #32
 80017ec:	af04      	add	r7, sp, #16
 80017ee:	4603      	mov	r3, r0
 80017f0:	71fb      	strb	r3, [r7, #7]
 80017f2:	460b      	mov	r3, r1
 80017f4:	80bb      	strh	r3, [r7, #4]
 80017f6:	4613      	mov	r3, r2
 80017f8:	807b      	strh	r3, [r7, #2]
	uint8_t RegisterAddress;
	uint8_t Message[4];

	RegisterAddress = PCA9685_LED0_ON_L + (4 * Channel);
 80017fa:	79fb      	ldrb	r3, [r7, #7]
 80017fc:	009b      	lsls	r3, r3, #2
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	3306      	adds	r3, #6
 8001802:	73fb      	strb	r3, [r7, #15]
	Message[0] = OnTime & 0xFF;
 8001804:	88bb      	ldrh	r3, [r7, #4]
 8001806:	b2db      	uxtb	r3, r3
 8001808:	723b      	strb	r3, [r7, #8]
	Message[1] = OnTime>>8;
 800180a:	88bb      	ldrh	r3, [r7, #4]
 800180c:	0a1b      	lsrs	r3, r3, #8
 800180e:	b29b      	uxth	r3, r3
 8001810:	b2db      	uxtb	r3, r3
 8001812:	727b      	strb	r3, [r7, #9]
	Message[2] = OffTime & 0xFF;
 8001814:	887b      	ldrh	r3, [r7, #2]
 8001816:	b2db      	uxtb	r3, r3
 8001818:	72bb      	strb	r3, [r7, #10]
	Message[3] = OffTime>>8;
 800181a:	887b      	ldrh	r3, [r7, #2]
 800181c:	0a1b      	lsrs	r3, r3, #8
 800181e:	b29b      	uxth	r3, r3
 8001820:	b2db      	uxtb	r3, r3
 8001822:	72fb      	strb	r3, [r7, #11]

	if(HAL_OK != HAL_I2C_Mem_Write(pca9685_i2c, PCA9685_ADDRESS, RegisterAddress, 1, Message, 4, 10))
 8001824:	4b0c      	ldr	r3, [pc, #48]	; (8001858 <PCA9685_SetPwm+0x70>)
 8001826:	6818      	ldr	r0, [r3, #0]
 8001828:	7bfb      	ldrb	r3, [r7, #15]
 800182a:	b29a      	uxth	r2, r3
 800182c:	230a      	movs	r3, #10
 800182e:	9302      	str	r3, [sp, #8]
 8001830:	2304      	movs	r3, #4
 8001832:	9301      	str	r3, [sp, #4]
 8001834:	f107 0308 	add.w	r3, r7, #8
 8001838:	9300      	str	r3, [sp, #0]
 800183a:	2301      	movs	r3, #1
 800183c:	2180      	movs	r1, #128	; 0x80
 800183e:	f003 ff1f 	bl	8005680 <HAL_I2C_Mem_Write>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <PCA9685_SetPwm+0x64>
	{
		return PCA9685_ERROR;
 8001848:	2301      	movs	r3, #1
 800184a:	e000      	b.n	800184e <PCA9685_SetPwm+0x66>
	}

	return PCA9685_OK;
 800184c:	2300      	movs	r3, #0
}
 800184e:	4618      	mov	r0, r3
 8001850:	3710      	adds	r7, #16
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	200007d8 	.word	0x200007d8

0800185c <PCA9685_SetPin>:

PCA9685_STATUS PCA9685_SetPin(uint8_t Channel, uint16_t Value, uint8_t Invert)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
 8001862:	4603      	mov	r3, r0
 8001864:	71fb      	strb	r3, [r7, #7]
 8001866:	460b      	mov	r3, r1
 8001868:	80bb      	strh	r3, [r7, #4]
 800186a:	4613      	mov	r3, r2
 800186c:	71bb      	strb	r3, [r7, #6]
  if(Value > 4095) Value = 4095;
 800186e:	88bb      	ldrh	r3, [r7, #4]
 8001870:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001874:	d302      	bcc.n	800187c <PCA9685_SetPin+0x20>
 8001876:	f640 73ff 	movw	r3, #4095	; 0xfff
 800187a:	80bb      	strh	r3, [r7, #4]

  if (Invert) {
 800187c:	79bb      	ldrb	r3, [r7, #6]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d025      	beq.n	80018ce <PCA9685_SetPin+0x72>
    if (Value == 0) {
 8001882:	88bb      	ldrh	r3, [r7, #4]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d108      	bne.n	800189a <PCA9685_SetPin+0x3e>
      // Special value for signal fully on.
      return PCA9685_SetPwm(Channel, 4096, 0);
 8001888:	79fb      	ldrb	r3, [r7, #7]
 800188a:	2200      	movs	r2, #0
 800188c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001890:	4618      	mov	r0, r3
 8001892:	f7ff ffa9 	bl	80017e8 <PCA9685_SetPwm>
 8001896:	4603      	mov	r3, r0
 8001898:	e03a      	b.n	8001910 <PCA9685_SetPin+0xb4>
    }
    else if (Value == 4095) {
 800189a:	88bb      	ldrh	r3, [r7, #4]
 800189c:	f640 72ff 	movw	r2, #4095	; 0xfff
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d108      	bne.n	80018b6 <PCA9685_SetPin+0x5a>
      // Special value for signal fully off.
    	return PCA9685_SetPwm(Channel, 0, 4096);
 80018a4:	79fb      	ldrb	r3, [r7, #7]
 80018a6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80018aa:	2100      	movs	r1, #0
 80018ac:	4618      	mov	r0, r3
 80018ae:	f7ff ff9b 	bl	80017e8 <PCA9685_SetPwm>
 80018b2:	4603      	mov	r3, r0
 80018b4:	e02c      	b.n	8001910 <PCA9685_SetPin+0xb4>
    }
    else {
    	return PCA9685_SetPwm(Channel, 0, 4095-Value);
 80018b6:	88bb      	ldrh	r3, [r7, #4]
 80018b8:	f5c3 637f 	rsb	r3, r3, #4080	; 0xff0
 80018bc:	330f      	adds	r3, #15
 80018be:	b29a      	uxth	r2, r3
 80018c0:	79fb      	ldrb	r3, [r7, #7]
 80018c2:	2100      	movs	r1, #0
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7ff ff8f 	bl	80017e8 <PCA9685_SetPwm>
 80018ca:	4603      	mov	r3, r0
 80018cc:	e020      	b.n	8001910 <PCA9685_SetPin+0xb4>
    }
  }
  else {
    if (Value == 4095) {
 80018ce:	88bb      	ldrh	r3, [r7, #4]
 80018d0:	f640 72ff 	movw	r2, #4095	; 0xfff
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d108      	bne.n	80018ea <PCA9685_SetPin+0x8e>
      // Special value for signal fully on.
    	return PCA9685_SetPwm(Channel, 4096, 0);
 80018d8:	79fb      	ldrb	r3, [r7, #7]
 80018da:	2200      	movs	r2, #0
 80018dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018e0:	4618      	mov	r0, r3
 80018e2:	f7ff ff81 	bl	80017e8 <PCA9685_SetPwm>
 80018e6:	4603      	mov	r3, r0
 80018e8:	e012      	b.n	8001910 <PCA9685_SetPin+0xb4>
    }
    else if (Value == 0) {
 80018ea:	88bb      	ldrh	r3, [r7, #4]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d108      	bne.n	8001902 <PCA9685_SetPin+0xa6>
      // Special value for signal fully off.
    	return PCA9685_SetPwm(Channel, 0, 4096);
 80018f0:	79fb      	ldrb	r3, [r7, #7]
 80018f2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80018f6:	2100      	movs	r1, #0
 80018f8:	4618      	mov	r0, r3
 80018fa:	f7ff ff75 	bl	80017e8 <PCA9685_SetPwm>
 80018fe:	4603      	mov	r3, r0
 8001900:	e006      	b.n	8001910 <PCA9685_SetPin+0xb4>
    }
    else {
    	return PCA9685_SetPwm(Channel, 0, Value);
 8001902:	88ba      	ldrh	r2, [r7, #4]
 8001904:	79fb      	ldrb	r3, [r7, #7]
 8001906:	2100      	movs	r1, #0
 8001908:	4618      	mov	r0, r3
 800190a:	f7ff ff6d 	bl	80017e8 <PCA9685_SetPwm>
 800190e:	4603      	mov	r3, r0
    }
  }
}
 8001910:	4618      	mov	r0, r3
 8001912:	3708      	adds	r7, #8
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}

08001918 <PCA9685_SetServoAngle>:

#ifdef PCA9685_SERVO_MODE
PCA9685_STATUS PCA9685_SetServoAngle(uint8_t Channel, float Angle)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b084      	sub	sp, #16
 800191c:	af00      	add	r7, sp, #0
 800191e:	4603      	mov	r3, r0
 8001920:	ed87 0a00 	vstr	s0, [r7]
 8001924:	71fb      	strb	r3, [r7, #7]
	float Value;
	if(Angle < MIN_ANGLE) Angle = MIN_ANGLE;
 8001926:	edd7 7a00 	vldr	s15, [r7]
 800192a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800192e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001932:	d502      	bpl.n	800193a <PCA9685_SetServoAngle+0x22>
 8001934:	f04f 0300 	mov.w	r3, #0
 8001938:	603b      	str	r3, [r7, #0]
	if(Angle > MAX_ANGLE) Angle = MAX_ANGLE;
 800193a:	edd7 7a00 	vldr	s15, [r7]
 800193e:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80019c0 <PCA9685_SetServoAngle+0xa8>
 8001942:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800194a:	dd01      	ble.n	8001950 <PCA9685_SetServoAngle+0x38>
 800194c:	4b1d      	ldr	r3, [pc, #116]	; (80019c4 <PCA9685_SetServoAngle+0xac>)
 800194e:	603b      	str	r3, [r7, #0]

	Value = (Angle - MIN_ANGLE) * ((float)SERVO_MAX - (float)SERVO_MIN) / (MAX_ANGLE - MIN_ANGLE) + (float)SERVO_MIN;
 8001950:	6838      	ldr	r0, [r7, #0]
 8001952:	f7fe fdf9 	bl	8000548 <__aeabi_f2d>
 8001956:	a318      	add	r3, pc, #96	; (adr r3, 80019b8 <PCA9685_SetServoAngle+0xa0>)
 8001958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800195c:	f7fe fe4c 	bl	80005f8 <__aeabi_dmul>
 8001960:	4602      	mov	r2, r0
 8001962:	460b      	mov	r3, r1
 8001964:	4610      	mov	r0, r2
 8001966:	4619      	mov	r1, r3
 8001968:	f04f 0200 	mov.w	r2, #0
 800196c:	4b16      	ldr	r3, [pc, #88]	; (80019c8 <PCA9685_SetServoAngle+0xb0>)
 800196e:	f7fe ff6d 	bl	800084c <__aeabi_ddiv>
 8001972:	4602      	mov	r2, r0
 8001974:	460b      	mov	r3, r1
 8001976:	4610      	mov	r0, r2
 8001978:	4619      	mov	r1, r3
 800197a:	f04f 0200 	mov.w	r2, #0
 800197e:	4b13      	ldr	r3, [pc, #76]	; (80019cc <PCA9685_SetServoAngle+0xb4>)
 8001980:	f7fe fc84 	bl	800028c <__adddf3>
 8001984:	4602      	mov	r2, r0
 8001986:	460b      	mov	r3, r1
 8001988:	4610      	mov	r0, r2
 800198a:	4619      	mov	r1, r3
 800198c:	f7ff f92c 	bl	8000be8 <__aeabi_d2f>
 8001990:	4603      	mov	r3, r0
 8001992:	60fb      	str	r3, [r7, #12]

	return PCA9685_SetPin(Channel, (uint16_t)Value, 0);
 8001994:	edd7 7a03 	vldr	s15, [r7, #12]
 8001998:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800199c:	ee17 3a90 	vmov	r3, s15
 80019a0:	b299      	uxth	r1, r3
 80019a2:	79fb      	ldrb	r3, [r7, #7]
 80019a4:	2200      	movs	r2, #0
 80019a6:	4618      	mov	r0, r3
 80019a8:	f7ff ff58 	bl	800185c <PCA9685_SetPin>
 80019ac:	4603      	mov	r3, r0
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3710      	adds	r7, #16
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	00000000 	.word	0x00000000
 80019bc:	40786000 	.word	0x40786000
 80019c0:	43340000 	.word	0x43340000
 80019c4:	43340000 	.word	0x43340000
 80019c8:	40668000 	.word	0x40668000
 80019cc:	405b8000 	.word	0x405b8000

080019d0 <PCA9685_Init>:
#endif

PCA9685_STATUS PCA9685_Init(I2C_HandleTypeDef *hi2c)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
	pca9685_i2c = hi2c;
 80019d8:	4a07      	ldr	r2, [pc, #28]	; (80019f8 <PCA9685_Init+0x28>)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6013      	str	r3, [r2, #0]

	PCA9685_SoftwareReset();
 80019de:	f7ff fe3d 	bl	800165c <PCA9685_SoftwareReset>
#ifdef PCA9685_SERVO_MODE
	PCA9685_SetPwmFrequency(48);
 80019e2:	2030      	movs	r0, #48	; 0x30
 80019e4:	f7ff fe84 	bl	80016f0 <PCA9685_SetPwmFrequency>
#else
	PCA9685_SetPwmFrequency(1000);
#endif
	PCA9685_AutoIncrement(1);
 80019e8:	2001      	movs	r0, #1
 80019ea:	f7ff fe71 	bl	80016d0 <PCA9685_AutoIncrement>

	return PCA9685_OK;
 80019ee:	2300      	movs	r3, #0
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3708      	adds	r7, #8
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	200007d8 	.word	0x200007d8

080019fc <PID_Init>:
/*
 * PIDPIDPID
 */

//PID
void PID_Init(PID *pid) {
 80019fc:	b480      	push	{r7}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
	pid->SetPosi = 0;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2200      	movs	r2, #0
 8001a08:	801a      	strh	r2, [r3, #0]
	pid->ActualPosi = 0;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	805a      	strh	r2, [r3, #2]
	pid->errorPosi[0] = 0;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2200      	movs	r2, #0
 8001a14:	809a      	strh	r2, [r3, #4]
	pid->errorPosi[1] = 0;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	80da      	strh	r2, [r3, #6]
	pid->errorSpeed[0] = 0;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2200      	movs	r2, #0
 8001a20:	811a      	strh	r2, [r3, #8]
	pid->errorSpeed[1] = 0;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2200      	movs	r2, #0
 8001a26:	815a      	strh	r2, [r3, #10]
	pid->errorSpeed[2] = 0;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	819a      	strh	r2, [r3, #12]
	pid->Speed = 0;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	f04f 0200 	mov.w	r2, #0
 8001a34:	629a      	str	r2, [r3, #40]	; 0x28
	pid->angle = 95;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	4a13      	ldr	r2, [pc, #76]	; (8001a88 <PID_Init+0x8c>)
 8001a3a:	62da      	str	r2, [r3, #44]	; 0x2c
	pid->PosiIntegral = 0;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	f04f 0200 	mov.w	r2, #0
 8001a42:	631a      	str	r2, [r3, #48]	; 0x30
	pid->SpeedIntergral = 0;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	f04f 0200 	mov.w	r2, #0
 8001a4a:	635a      	str	r2, [r3, #52]	; 0x34

	pid->PKp = 1;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001a52:	611a      	str	r2, [r3, #16]
	pid->PKi = 0;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	f04f 0200 	mov.w	r2, #0
 8001a5a:	615a      	str	r2, [r3, #20]
	pid->PKd = 0;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	f04f 0200 	mov.w	r2, #0
 8001a62:	619a      	str	r2, [r3, #24]
	pid->SKp = 50;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	4a09      	ldr	r2, [pc, #36]	; (8001a8c <PID_Init+0x90>)
 8001a68:	61da      	str	r2, [r3, #28]
	pid->SKi = 0;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	f04f 0200 	mov.w	r2, #0
 8001a70:	621a      	str	r2, [r3, #32]
	pid->SKd = 1;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001a78:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001a7a:	bf00      	nop
 8001a7c:	370c      	adds	r7, #12
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop
 8001a88:	42be0000 	.word	0x42be0000
 8001a8c:	42480000 	.word	0x42480000

08001a90 <PID_Calc>:

//PID(X)
uint16_t PID_Calc(PID *pid, uint16_t Posi, float Speed) {
 8001a90:	b480      	push	{r7}
 8001a92:	b085      	sub	sp, #20
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	60f8      	str	r0, [r7, #12]
 8001a98:	460b      	mov	r3, r1
 8001a9a:	ed87 0a01 	vstr	s0, [r7, #4]
 8001a9e:	817b      	strh	r3, [r7, #10]
//		min_angle = ANGLE_MIN4;
//	}

	/******************************PID()d************************************/

	pid->ActualPosi = Posi;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	897a      	ldrh	r2, [r7, #10]
 8001aa4:	805a      	strh	r2, [r3, #2]
	pid->errorPosi[0] = pid->SetPosi - pid->ActualPosi;
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	881a      	ldrh	r2, [r3, #0]
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	885b      	ldrh	r3, [r3, #2]
 8001aae:	1ad3      	subs	r3, r2, r3
 8001ab0:	b29b      	uxth	r3, r3
 8001ab2:	b21a      	sxth	r2, r3
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	809a      	strh	r2, [r3, #4]

	/*  */
	if ((pid->errorPosi[0] >= -LOC_DEAD_ZONE)
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001abe:	f113 0f04 	cmn.w	r3, #4
 8001ac2:	db0e      	blt.n	8001ae2 <PID_Calc+0x52>
			&& (pid->errorPosi[0] <= LOC_DEAD_ZONE)) {
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001aca:	2b04      	cmp	r3, #4
 8001acc:	dc09      	bgt.n	8001ae2 <PID_Calc+0x52>
		pid->errorPosi[0] = 0;
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	809a      	strh	r2, [r3, #4]
		pid->PosiIntegral = 0;
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	f04f 0200 	mov.w	r2, #0
 8001ada:	631a      	str	r2, [r3, #48]	; 0x30
		pid->errorPosi[1] = 0;
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	2200      	movs	r2, #0
 8001ae0:	80da      	strh	r2, [r3, #6]
	}

	if (pid->errorPosi[0] >= LOCAL_MAX) {
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001ae8:	2b2c      	cmp	r3, #44	; 0x2c
 8001aea:	dd03      	ble.n	8001af4 <PID_Calc+0x64>
		pid->errorPosi[0] = LOCAL_MAX;
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	222d      	movs	r2, #45	; 0x2d
 8001af0:	809a      	strh	r2, [r3, #4]
 8001af2:	e009      	b.n	8001b08 <PID_Calc+0x78>
	} else if (pid->errorPosi[0] <= -LOCAL_MAX) {
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001afa:	f113 0f2c 	cmn.w	r3, #44	; 0x2c
 8001afe:	da03      	bge.n	8001b08 <PID_Calc+0x78>
		pid->errorPosi[0] = -LOCAL_MAX;
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	f64f 72d3 	movw	r2, #65491	; 0xffd3
 8001b06:	809a      	strh	r2, [r3, #4]
	}

	//
	if (pid->errorPosi[0] <= 45) {
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001b0e:	2b2d      	cmp	r3, #45	; 0x2d
 8001b10:	dc0e      	bgt.n	8001b30 <PID_Calc+0xa0>
		pid->PosiIntegral += pid->errorPosi[0];
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001b1e:	ee07 3a90 	vmov	s15, r3
 8001b22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
	}

	//PID
	pid->Speed = pid->PKp * pid->errorPosi[0] + pid->PKi * pid->PosiIntegral
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	ed93 7a04 	vldr	s14, [r3, #16]
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001b3c:	ee07 3a90 	vmov	s15, r3
 8001b40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b44:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	edd3 6a05 	vldr	s13, [r3, #20]
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001b54:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b58:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ pid->PKd * (pid->errorPosi[0] - pid->errorPosi[1]);
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	edd3 6a06 	vldr	s13, [r3, #24]
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001b68:	461a      	mov	r2, r3
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001b70:	1ad3      	subs	r3, r2, r3
 8001b72:	ee07 3a90 	vmov	s15, r3
 8001b76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b7e:	ee77 7a27 	vadd.f32	s15, s14, s15
	pid->Speed = pid->PKp * pid->errorPosi[0] + pid->PKi * pid->PosiIntegral
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
//	printf("%hu\r\n%hu\r\n%hu\r\n%hu\r\n", (unsigned short int)pid->err, (unsigned short int)pid->integral,
//			(unsigned short int)(pid->err - pid->err_last), (unsigned short int)pid->ActualPosi);
	pid->errorPosi[1] = pid->errorPosi[0];
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	80da      	strh	r2, [r3, #6]

	/*********************************************************************************/

	/******************************PID()d************************************/

	pid->errorSpeed[0] = pid->Speed - Speed;
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8001b98:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ba0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ba4:	ee17 3a90 	vmov	r3, s15
 8001ba8:	b21a      	sxth	r2, r3
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	811a      	strh	r2, [r3, #8]

	//
	if (pid->errorSpeed[0] <= 100) {
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001bb4:	2b64      	cmp	r3, #100	; 0x64
 8001bb6:	dc0e      	bgt.n	8001bd6 <PID_Calc+0x146>
		pid->SpeedIntergral += pid->errorSpeed[0];
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001bc4:	ee07 3a90 	vmov	s15, r3
 8001bc8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bcc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
	}

	//PID
	pid->angle =
			pid->SKp * pid->errorPosi[0] + pid->SKi * pid->SpeedIntergral
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	ed93 7a07 	vldr	s14, [r3, #28]
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001be2:	ee07 3a90 	vmov	s15, r3
 8001be6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bea:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	edd3 6a08 	vldr	s13, [r3, #32]
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8001bfa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bfe:	ee37 7a27 	vadd.f32	s14, s14, s15
					+ pid->SKd
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
							* (pid->errorPosi[0] - pid->errorPosi[1]
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001c0e:	461a      	mov	r2, r3
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001c16:	1ad3      	subs	r3, r2, r3
									+ pid->errorPosi[2]);
 8001c18:	68fa      	ldr	r2, [r7, #12]
 8001c1a:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8001c1e:	4413      	add	r3, r2
							* (pid->errorPosi[0] - pid->errorPosi[1]
 8001c20:	ee07 3a90 	vmov	s15, r3
 8001c24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c28:	ee66 7aa7 	vmul.f32	s15, s13, s15
					+ pid->SKd
 8001c2c:	ee77 7a27 	vadd.f32	s15, s14, s15
	pid->angle =
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	if (pid->angle >= 125) {
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001c3c:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8001c9c <PID_Calc+0x20c>
 8001c40:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c48:	db03      	blt.n	8001c52 <PID_Calc+0x1c2>
		pid->angle = 125;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	4a14      	ldr	r2, [pc, #80]	; (8001ca0 <PID_Calc+0x210>)
 8001c4e:	62da      	str	r2, [r3, #44]	; 0x2c
 8001c50:	e00c      	b.n	8001c6c <PID_Calc+0x1dc>
	} else if (pid->angle <= 65) {
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001c58:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8001ca4 <PID_Calc+0x214>
 8001c5c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c64:	d802      	bhi.n	8001c6c <PID_Calc+0x1dc>
		pid->angle = 65;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	4a0f      	ldr	r2, [pc, #60]	; (8001ca8 <PID_Calc+0x218>)
 8001c6a:	62da      	str	r2, [r3, #44]	; 0x2c
	}

	pid->errorSpeed[2] = pid->errorSpeed[1];
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	819a      	strh	r2, [r3, #12]
	pid->errorSpeed[1] = pid->errorSpeed[0];
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	815a      	strh	r2, [r3, #10]

	return pid->angle;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001c86:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c8a:	ee17 3a90 	vmov	r3, s15
 8001c8e:	b29b      	uxth	r3, r3

	/****************************************************************************************/
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3714      	adds	r7, #20
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr
 8001c9c:	42fa0000 	.word	0x42fa0000
 8001ca0:	42fa0000 	.word	0x42fa0000
 8001ca4:	42820000 	.word	0x42820000
 8001ca8:	42820000 	.word	0x42820000

08001cac <ChaSetPosi>:

//
void ChaSetPosi(PID *pid, uint16_t setPosi) {
 8001cac:	b480      	push	{r7}
 8001cae:	b083      	sub	sp, #12
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	460b      	mov	r3, r1
 8001cb6:	807b      	strh	r3, [r7, #2]
	pid->SetPosi = setPosi;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	887a      	ldrh	r2, [r7, #2]
 8001cbc:	801a      	strh	r2, [r3, #0]
}
 8001cbe:	bf00      	nop
 8001cc0:	370c      	adds	r7, #12
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
	...

08001ccc <PID_Reset>:

void PID_Reset(PID *pid) {
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
	pid->PosiIntegral = 0;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	f04f 0200 	mov.w	r2, #0
 8001cda:	631a      	str	r2, [r3, #48]	; 0x30
	pid->SpeedIntergral = 0;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	f04f 0200 	mov.w	r2, #0
 8001ce2:	635a      	str	r2, [r3, #52]	; 0x34
	pid->Speed = 0;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	f04f 0200 	mov.w	r2, #0
 8001cea:	629a      	str	r2, [r3, #40]	; 0x28
	pid->angle = 95;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	4a0b      	ldr	r2, [pc, #44]	; (8001d1c <PID_Reset+0x50>)
 8001cf0:	62da      	str	r2, [r3, #44]	; 0x2c
	pid->errorPosi[0] = 0;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	809a      	strh	r2, [r3, #4]
	pid->errorPosi[1] = 0;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	80da      	strh	r2, [r3, #6]
	pid->errorSpeed[0] = 0;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2200      	movs	r2, #0
 8001d02:	811a      	strh	r2, [r3, #8]
	pid->errorSpeed[1] = 0;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2200      	movs	r2, #0
 8001d08:	815a      	strh	r2, [r3, #10]
	pid->errorSpeed[2] = 0;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	819a      	strh	r2, [r3, #12]
}
 8001d10:	bf00      	nop
 8001d12:	370c      	adds	r7, #12
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr
 8001d1c:	42be0000 	.word	0x42be0000

08001d20 <HAL_TIM_PeriodElapsedCallback>:
uint8_t recFlag = 0;    //
char IRCodes[4] = {0};


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
	upCount++;
 8001d28:	4b05      	ldr	r3, [pc, #20]	; (8001d40 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	3301      	adds	r3, #1
 8001d2e:	4a04      	ldr	r2, [pc, #16]	; (8001d40 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001d30:	6013      	str	r3, [r2, #0]
}
 8001d32:	bf00      	nop
 8001d34:	370c      	adds	r7, #12
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	20000610 	.word	0x20000610

08001d44 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b084      	sub	sp, #16
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
	if(isUpCompare)   //
 8001d4c:	4b67      	ldr	r3, [pc, #412]	; (8001eec <HAL_TIM_IC_CaptureCallback+0x1a8>)
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d01e      	beq.n	8001d92 <HAL_TIM_IC_CaptureCallback+0x4e>
	{
		valueUp = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001d54:	2100      	movs	r1, #0
 8001d56:	6878      	ldr	r0, [r7, #4]
 8001d58:	f006 f88c 	bl	8007e74 <HAL_TIM_ReadCapturedValue>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	b29a      	uxth	r2, r3
 8001d60:	4b63      	ldr	r3, [pc, #396]	; (8001ef0 <HAL_TIM_IC_CaptureCallback+0x1ac>)
 8001d62:	801a      	strh	r2, [r3, #0]
		isUpCompare = 0;
 8001d64:	4b61      	ldr	r3, [pc, #388]	; (8001eec <HAL_TIM_IC_CaptureCallback+0x1a8>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_SET_CAPTUREPOLARITY(htim,TIM_CHANNEL_1,TIM_ICPOLARITY_FALLING);   //
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	6a1a      	ldr	r2, [r3, #32]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f022 020a 	bic.w	r2, r2, #10
 8001d78:	621a      	str	r2, [r3, #32]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	6a1a      	ldr	r2, [r3, #32]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f042 0202 	orr.w	r2, r2, #2
 8001d88:	621a      	str	r2, [r3, #32]
		upCount = 0;
 8001d8a:	4b5a      	ldr	r3, [pc, #360]	; (8001ef4 <HAL_TIM_IC_CaptureCallback+0x1b0>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	601a      	str	r2, [r3, #0]
 8001d90:	e056      	b.n	8001e40 <HAL_TIM_IC_CaptureCallback+0xfc>
	}
	else
	{
		valueDown = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001d92:	2100      	movs	r1, #0
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	f006 f86d 	bl	8007e74 <HAL_TIM_ReadCapturedValue>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	b29a      	uxth	r2, r3
 8001d9e:	4b56      	ldr	r3, [pc, #344]	; (8001ef8 <HAL_TIM_IC_CaptureCallback+0x1b4>)
 8001da0:	801a      	strh	r2, [r3, #0]
		isUpCompare = 1;
 8001da2:	4b52      	ldr	r3, [pc, #328]	; (8001eec <HAL_TIM_IC_CaptureCallback+0x1a8>)
 8001da4:	2201      	movs	r2, #1
 8001da6:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_SET_CAPTUREPOLARITY(htim,TIM_CHANNEL_1,TIM_ICPOLARITY_RISING);   //
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	6a1a      	ldr	r2, [r3, #32]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f022 020a 	bic.w	r2, r2, #10
 8001db6:	621a      	str	r2, [r3, #32]
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	6a12      	ldr	r2, [r2, #32]
 8001dc2:	621a      	str	r2, [r3, #32]
		width = valueDown + upCount*65536 - valueUp;
 8001dc4:	4b4c      	ldr	r3, [pc, #304]	; (8001ef8 <HAL_TIM_IC_CaptureCallback+0x1b4>)
 8001dc6:	881a      	ldrh	r2, [r3, #0]
 8001dc8:	4b49      	ldr	r3, [pc, #292]	; (8001ef0 <HAL_TIM_IC_CaptureCallback+0x1ac>)
 8001dca:	881b      	ldrh	r3, [r3, #0]
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	b29a      	uxth	r2, r3
 8001dd0:	4b4a      	ldr	r3, [pc, #296]	; (8001efc <HAL_TIM_IC_CaptureCallback+0x1b8>)
 8001dd2:	801a      	strh	r2, [r3, #0]
		if(width > 4400 && width < 4600)    //
 8001dd4:	4b49      	ldr	r3, [pc, #292]	; (8001efc <HAL_TIM_IC_CaptureCallback+0x1b8>)
 8001dd6:	881b      	ldrh	r3, [r3, #0]
 8001dd8:	f241 1230 	movw	r2, #4400	; 0x1130
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d915      	bls.n	8001e0c <HAL_TIM_IC_CaptureCallback+0xc8>
 8001de0:	4b46      	ldr	r3, [pc, #280]	; (8001efc <HAL_TIM_IC_CaptureCallback+0x1b8>)
 8001de2:	881b      	ldrh	r3, [r3, #0]
 8001de4:	f241 12f7 	movw	r2, #4599	; 0x11f7
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d80f      	bhi.n	8001e0c <HAL_TIM_IC_CaptureCallback+0xc8>
		{
			bufferId = 0;
 8001dec:	4b44      	ldr	r3, [pc, #272]	; (8001f00 <HAL_TIM_IC_CaptureCallback+0x1bc>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	801a      	strh	r2, [r3, #0]
			buffer[bufferId++] = width;
 8001df2:	4b43      	ldr	r3, [pc, #268]	; (8001f00 <HAL_TIM_IC_CaptureCallback+0x1bc>)
 8001df4:	881b      	ldrh	r3, [r3, #0]
 8001df6:	1c5a      	adds	r2, r3, #1
 8001df8:	b291      	uxth	r1, r2
 8001dfa:	4a41      	ldr	r2, [pc, #260]	; (8001f00 <HAL_TIM_IC_CaptureCallback+0x1bc>)
 8001dfc:	8011      	strh	r1, [r2, #0]
 8001dfe:	461a      	mov	r2, r3
 8001e00:	4b3e      	ldr	r3, [pc, #248]	; (8001efc <HAL_TIM_IC_CaptureCallback+0x1b8>)
 8001e02:	8819      	ldrh	r1, [r3, #0]
 8001e04:	4b3f      	ldr	r3, [pc, #252]	; (8001f04 <HAL_TIM_IC_CaptureCallback+0x1c0>)
 8001e06:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8001e0a:	e019      	b.n	8001e40 <HAL_TIM_IC_CaptureCallback+0xfc>
		}
		else if(bufferId > 0)
 8001e0c:	4b3c      	ldr	r3, [pc, #240]	; (8001f00 <HAL_TIM_IC_CaptureCallback+0x1bc>)
 8001e0e:	881b      	ldrh	r3, [r3, #0]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d015      	beq.n	8001e40 <HAL_TIM_IC_CaptureCallback+0xfc>
		{
			buffer[bufferId++] = width;
 8001e14:	4b3a      	ldr	r3, [pc, #232]	; (8001f00 <HAL_TIM_IC_CaptureCallback+0x1bc>)
 8001e16:	881b      	ldrh	r3, [r3, #0]
 8001e18:	1c5a      	adds	r2, r3, #1
 8001e1a:	b291      	uxth	r1, r2
 8001e1c:	4a38      	ldr	r2, [pc, #224]	; (8001f00 <HAL_TIM_IC_CaptureCallback+0x1bc>)
 8001e1e:	8011      	strh	r1, [r2, #0]
 8001e20:	461a      	mov	r2, r3
 8001e22:	4b36      	ldr	r3, [pc, #216]	; (8001efc <HAL_TIM_IC_CaptureCallback+0x1b8>)
 8001e24:	8819      	ldrh	r1, [r3, #0]
 8001e26:	4b37      	ldr	r3, [pc, #220]	; (8001f04 <HAL_TIM_IC_CaptureCallback+0x1c0>)
 8001e28:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			if(bufferId > 32)   //32
 8001e2c:	4b34      	ldr	r3, [pc, #208]	; (8001f00 <HAL_TIM_IC_CaptureCallback+0x1bc>)
 8001e2e:	881b      	ldrh	r3, [r3, #0]
 8001e30:	2b20      	cmp	r3, #32
 8001e32:	d905      	bls.n	8001e40 <HAL_TIM_IC_CaptureCallback+0xfc>
			{
				recFlag = 1;
 8001e34:	4b34      	ldr	r3, [pc, #208]	; (8001f08 <HAL_TIM_IC_CaptureCallback+0x1c4>)
 8001e36:	2201      	movs	r2, #1
 8001e38:	701a      	strb	r2, [r3, #0]
				bufferId = 0;
 8001e3a:	4b31      	ldr	r3, [pc, #196]	; (8001f00 <HAL_TIM_IC_CaptureCallback+0x1bc>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	801a      	strh	r2, [r3, #0]
			}

		}
	}
	for(int i=0;i<4;i++)
 8001e40:	2300      	movs	r3, #0
 8001e42:	60fb      	str	r3, [r7, #12]
 8001e44:	e007      	b.n	8001e56 <HAL_TIM_IC_CaptureCallback+0x112>
		{
			IRCodes[i] = 0;
 8001e46:	4a31      	ldr	r2, [pc, #196]	; (8001f0c <HAL_TIM_IC_CaptureCallback+0x1c8>)
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	4413      	add	r3, r2
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<4;i++)
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	3301      	adds	r3, #1
 8001e54:	60fb      	str	r3, [r7, #12]
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	2b03      	cmp	r3, #3
 8001e5a:	ddf4      	ble.n	8001e46 <HAL_TIM_IC_CaptureCallback+0x102>
		}

		for(int i =0;i < 32; i++)
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	60bb      	str	r3, [r7, #8]
 8001e60:	e03b      	b.n	8001eda <HAL_TIM_IC_CaptureCallback+0x196>
		{
			if(buffer[i+1]<1000)
 8001e62:	68bb      	ldr	r3, [r7, #8]
 8001e64:	3301      	adds	r3, #1
 8001e66:	4a27      	ldr	r2, [pc, #156]	; (8001f04 <HAL_TIM_IC_CaptureCallback+0x1c0>)
 8001e68:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e6c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001e70:	d212      	bcs.n	8001e98 <HAL_TIM_IC_CaptureCallback+0x154>
			{
				IRCodes[i/8] = IRCodes[i/8]<<1;
 8001e72:	68bb      	ldr	r3, [r7, #8]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	da00      	bge.n	8001e7a <HAL_TIM_IC_CaptureCallback+0x136>
 8001e78:	3307      	adds	r3, #7
 8001e7a:	10db      	asrs	r3, r3, #3
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	4b23      	ldr	r3, [pc, #140]	; (8001f0c <HAL_TIM_IC_CaptureCallback+0x1c8>)
 8001e80:	5c9a      	ldrb	r2, [r3, r2]
 8001e82:	68bb      	ldr	r3, [r7, #8]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	da00      	bge.n	8001e8a <HAL_TIM_IC_CaptureCallback+0x146>
 8001e88:	3307      	adds	r3, #7
 8001e8a:	10db      	asrs	r3, r3, #3
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	0053      	lsls	r3, r2, #1
 8001e90:	b2da      	uxtb	r2, r3
 8001e92:	4b1e      	ldr	r3, [pc, #120]	; (8001f0c <HAL_TIM_IC_CaptureCallback+0x1c8>)
 8001e94:	545a      	strb	r2, [r3, r1]
 8001e96:	e01d      	b.n	8001ed4 <HAL_TIM_IC_CaptureCallback+0x190>
			}
			else
			{
				IRCodes[i/8] = IRCodes[i/8]<<1;
 8001e98:	68bb      	ldr	r3, [r7, #8]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	da00      	bge.n	8001ea0 <HAL_TIM_IC_CaptureCallback+0x15c>
 8001e9e:	3307      	adds	r3, #7
 8001ea0:	10db      	asrs	r3, r3, #3
 8001ea2:	461a      	mov	r2, r3
 8001ea4:	4b19      	ldr	r3, [pc, #100]	; (8001f0c <HAL_TIM_IC_CaptureCallback+0x1c8>)
 8001ea6:	5c9a      	ldrb	r2, [r3, r2]
 8001ea8:	68bb      	ldr	r3, [r7, #8]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	da00      	bge.n	8001eb0 <HAL_TIM_IC_CaptureCallback+0x16c>
 8001eae:	3307      	adds	r3, #7
 8001eb0:	10db      	asrs	r3, r3, #3
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	0053      	lsls	r3, r2, #1
 8001eb6:	b2da      	uxtb	r2, r3
 8001eb8:	4b14      	ldr	r3, [pc, #80]	; (8001f0c <HAL_TIM_IC_CaptureCallback+0x1c8>)
 8001eba:	545a      	strb	r2, [r3, r1]
				IRCodes[i/8] |= 0x01;
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	da00      	bge.n	8001ec4 <HAL_TIM_IC_CaptureCallback+0x180>
 8001ec2:	3307      	adds	r3, #7
 8001ec4:	10db      	asrs	r3, r3, #3
 8001ec6:	4a11      	ldr	r2, [pc, #68]	; (8001f0c <HAL_TIM_IC_CaptureCallback+0x1c8>)
 8001ec8:	5cd2      	ldrb	r2, [r2, r3]
 8001eca:	f042 0201 	orr.w	r2, r2, #1
 8001ece:	b2d1      	uxtb	r1, r2
 8001ed0:	4a0e      	ldr	r2, [pc, #56]	; (8001f0c <HAL_TIM_IC_CaptureCallback+0x1c8>)
 8001ed2:	54d1      	strb	r1, [r2, r3]
		for(int i =0;i < 32; i++)
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	60bb      	str	r3, [r7, #8]
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	2b1f      	cmp	r3, #31
 8001ede:	ddc0      	ble.n	8001e62 <HAL_TIM_IC_CaptureCallback+0x11e>
			}
		}
}
 8001ee0:	bf00      	nop
 8001ee2:	bf00      	nop
 8001ee4:	3710      	adds	r7, #16
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	20000008 	.word	0x20000008
 8001ef0:	20000614 	.word	0x20000614
 8001ef4:	20000610 	.word	0x20000610
 8001ef8:	20000616 	.word	0x20000616
 8001efc:	200007dc 	.word	0x200007dc
 8001f00:	20000718 	.word	0x20000718
 8001f04:	20000618 	.word	0x20000618
 8001f08:	2000071a 	.word	0x2000071a
 8001f0c:	2000071c 	.word	0x2000071c

08001f10 <Remote_Scan>:

uint8_t Remote_Scan(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0
	uint8_t key = 0;
 8001f16:	2300      	movs	r3, #0
 8001f18:	71fb      	strb	r3, [r7, #7]
	if(recFlag)
 8001f1a:	4b17      	ldr	r3, [pc, #92]	; (8001f78 <Remote_Scan+0x68>)
 8001f1c:	781b      	ldrb	r3, [r3, #0]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d022      	beq.n	8001f68 <Remote_Scan+0x58>
	{
		BEEP_On();
 8001f22:	2201      	movs	r2, #1
 8001f24:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f28:	4814      	ldr	r0, [pc, #80]	; (8001f7c <Remote_Scan+0x6c>)
 8001f2a:	f003 f929 	bl	8005180 <HAL_GPIO_WritePin>
		recFlag = 0;    //if
 8001f2e:	4b12      	ldr	r3, [pc, #72]	; (8001f78 <Remote_Scan+0x68>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	701a      	strb	r2, [r3, #0]
		if(IRCodes[2])
 8001f34:	4b12      	ldr	r3, [pc, #72]	; (8001f80 <Remote_Scan+0x70>)
 8001f36:	789b      	ldrb	r3, [r3, #2]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d003      	beq.n	8001f44 <Remote_Scan+0x34>
		{
			key = IRCodes[2];
 8001f3c:	4b10      	ldr	r3, [pc, #64]	; (8001f80 <Remote_Scan+0x70>)
 8001f3e:	789b      	ldrb	r3, [r3, #2]
 8001f40:	71fb      	strb	r3, [r7, #7]
 8001f42:	e001      	b.n	8001f48 <Remote_Scan+0x38>
		}else{
			key = NOPRES;
 8001f44:	2300      	movs	r3, #0
 8001f46:	71fb      	strb	r3, [r7, #7]
		}
		HAL_Delay(100);
 8001f48:	2064      	movs	r0, #100	; 0x64
 8001f4a:	f002 fa2d 	bl	80043a8 <HAL_Delay>
		ShowMode(IRCodes[2], 0xff);
 8001f4e:	4b0c      	ldr	r3, [pc, #48]	; (8001f80 <Remote_Scan+0x70>)
 8001f50:	789b      	ldrb	r3, [r3, #2]
 8001f52:	21ff      	movs	r1, #255	; 0xff
 8001f54:	4618      	mov	r0, r3
 8001f56:	f000 fb51 	bl	80025fc <ShowMode>
		BEEP_Off();
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f60:	4806      	ldr	r0, [pc, #24]	; (8001f7c <Remote_Scan+0x6c>)
 8001f62:	f003 f90d 	bl	8005180 <HAL_GPIO_WritePin>
 8001f66:	e001      	b.n	8001f6c <Remote_Scan+0x5c>
    }else{
    	key = NOPRES;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	71fb      	strb	r3, [r7, #7]
    }

	return key;
 8001f6c:	79fb      	ldrb	r3, [r7, #7]
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	3708      	adds	r7, #8
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	2000071a 	.word	0x2000071a
 8001f7c:	40021400 	.word	0x40021400
 8001f80:	2000071c 	.word	0x2000071c
 8001f84:	00000000 	.word	0x00000000

08001f88 <USAR_UART_IDLECallback>:
uint16_t asc2int(uint8_t huns, uint8_t tens, uint8_t ones) {
	uint16_t number = (huns - 48) * 100 + (tens - 48) * 10 + (ones - 48);
	return number;
}

void USAR_UART_IDLECallback(UART_HandleTypeDef *huart) {
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b084      	sub	sp, #16
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
	//abcd(x,y)ef
	uint8_t start = 0, end = 0;
 8001f90:	2300      	movs	r3, #0
 8001f92:	73fb      	strb	r3, [r7, #15]
 8001f94:	2300      	movs	r3, #0
 8001f96:	733b      	strb	r3, [r7, #12]
	uint8_t isStart = 0;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	73bb      	strb	r3, [r7, #14]
	// DMA
	static uint8_t k = 0;
	k++;
 8001f9c:	4b5a      	ldr	r3, [pc, #360]	; (8002108 <USAR_UART_IDLECallback+0x180>)
 8001f9e:	781b      	ldrb	r3, [r3, #0]
 8001fa0:	3301      	adds	r3, #1
 8001fa2:	b2da      	uxtb	r2, r3
 8001fa4:	4b58      	ldr	r3, [pc, #352]	; (8002108 <USAR_UART_IDLECallback+0x180>)
 8001fa6:	701a      	strb	r2, [r3, #0]
	if (k >= 3) {
 8001fa8:	4b57      	ldr	r3, [pc, #348]	; (8002108 <USAR_UART_IDLECallback+0x180>)
 8001faa:	781b      	ldrb	r3, [r3, #0]
 8001fac:	2b02      	cmp	r3, #2
 8001fae:	d91a      	bls.n	8001fe6 <USAR_UART_IDLECallback+0x5e>
		HAL_TIM_Base_Stop(&htim3); //
 8001fb0:	4856      	ldr	r0, [pc, #344]	; (800210c <USAR_UART_IDLECallback+0x184>)
 8001fb2:	f005 fa1f 	bl	80073f4 <HAL_TIM_Base_Stop>
		tim = __HAL_TIM_GET_COUNTER(&htim3) * 1.0 / 10000;
 8001fb6:	4b55      	ldr	r3, [pc, #340]	; (800210c <USAR_UART_IDLECallback+0x184>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f7fe faa1 	bl	8000504 <__aeabi_ui2d>
 8001fc2:	a34f      	add	r3, pc, #316	; (adr r3, 8002100 <USAR_UART_IDLECallback+0x178>)
 8001fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fc8:	f7fe fc40 	bl	800084c <__aeabi_ddiv>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	460b      	mov	r3, r1
 8001fd0:	4610      	mov	r0, r2
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	f7fe fe08 	bl	8000be8 <__aeabi_d2f>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	4a4d      	ldr	r2, [pc, #308]	; (8002110 <USAR_UART_IDLECallback+0x188>)
 8001fdc:	6013      	str	r3, [r2, #0]
		__HAL_TIM_SET_COUNTER(&htim3, 0);  //
 8001fde:	4b4b      	ldr	r3, [pc, #300]	; (800210c <USAR_UART_IDLECallback+0x184>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	625a      	str	r2, [r3, #36]	; 0x24
//		printf("%.2f\r\n", tim);
	}

	HAL_UART_DMAStop(&huart1);
 8001fe6:	484b      	ldr	r0, [pc, #300]	; (8002114 <USAR_UART_IDLECallback+0x18c>)
 8001fe8:	f006 fb3d 	bl	8008666 <HAL_UART_DMAStop>
	// 
	uint8_t data_length = BUFFER_SIZE - __HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 8001fec:	4b4a      	ldr	r3, [pc, #296]	; (8002118 <USAR_UART_IDLECallback+0x190>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	f1c3 0320 	rsb	r3, r3, #32
 8001ff8:	72fb      	strb	r3, [r7, #11]
//		} else {
//			printf("%x ", receive_buff[j]);
//		}
//	}

	for (uint8_t j = 0; j < 32; j++) {
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	737b      	strb	r3, [r7, #13]
 8001ffe:	e029      	b.n	8002054 <USAR_UART_IDLECallback+0xcc>
		if (isStart == 0 && receive_buff[j] == 0x2c) {
 8002000:	7bbb      	ldrb	r3, [r7, #14]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d116      	bne.n	8002034 <USAR_UART_IDLECallback+0xac>
 8002006:	7b7b      	ldrb	r3, [r7, #13]
 8002008:	4a44      	ldr	r2, [pc, #272]	; (800211c <USAR_UART_IDLECallback+0x194>)
 800200a:	5cd3      	ldrb	r3, [r2, r3]
 800200c:	2b2c      	cmp	r3, #44	; 0x2c
 800200e:	d111      	bne.n	8002034 <USAR_UART_IDLECallback+0xac>
			if (receive_buff[j] == 0x2c && receive_buff[j + 1] == 0x12) {
 8002010:	7b7b      	ldrb	r3, [r7, #13]
 8002012:	4a42      	ldr	r2, [pc, #264]	; (800211c <USAR_UART_IDLECallback+0x194>)
 8002014:	5cd3      	ldrb	r3, [r2, r3]
 8002016:	2b2c      	cmp	r3, #44	; 0x2c
 8002018:	d10c      	bne.n	8002034 <USAR_UART_IDLECallback+0xac>
 800201a:	7b7b      	ldrb	r3, [r7, #13]
 800201c:	3301      	adds	r3, #1
 800201e:	4a3f      	ldr	r2, [pc, #252]	; (800211c <USAR_UART_IDLECallback+0x194>)
 8002020:	5cd3      	ldrb	r3, [r2, r3]
 8002022:	2b12      	cmp	r3, #18
 8002024:	d106      	bne.n	8002034 <USAR_UART_IDLECallback+0xac>

				j += 2;
 8002026:	7b7b      	ldrb	r3, [r7, #13]
 8002028:	3302      	adds	r3, #2
 800202a:	737b      	strb	r3, [r7, #13]
				start = j;
 800202c:	7b7b      	ldrb	r3, [r7, #13]
 800202e:	73fb      	strb	r3, [r7, #15]
				isStart = 1;
 8002030:	2301      	movs	r3, #1
 8002032:	73bb      	strb	r3, [r7, #14]
			}
		}
		if (isStart == 1 && receive_buff[j] == 0x5b) {
 8002034:	7bbb      	ldrb	r3, [r7, #14]
 8002036:	2b01      	cmp	r3, #1
 8002038:	d109      	bne.n	800204e <USAR_UART_IDLECallback+0xc6>
 800203a:	7b7b      	ldrb	r3, [r7, #13]
 800203c:	4a37      	ldr	r2, [pc, #220]	; (800211c <USAR_UART_IDLECallback+0x194>)
 800203e:	5cd3      	ldrb	r3, [r2, r3]
 8002040:	2b5b      	cmp	r3, #91	; 0x5b
 8002042:	d104      	bne.n	800204e <USAR_UART_IDLECallback+0xc6>
			end = j - 1;
 8002044:	7b7b      	ldrb	r3, [r7, #13]
 8002046:	3b01      	subs	r3, #1
 8002048:	733b      	strb	r3, [r7, #12]
			isStart = 2;
 800204a:	2302      	movs	r3, #2
 800204c:	73bb      	strb	r3, [r7, #14]
	for (uint8_t j = 0; j < 32; j++) {
 800204e:	7b7b      	ldrb	r3, [r7, #13]
 8002050:	3301      	adds	r3, #1
 8002052:	737b      	strb	r3, [r7, #13]
 8002054:	7b7b      	ldrb	r3, [r7, #13]
 8002056:	2b1f      	cmp	r3, #31
 8002058:	d9d2      	bls.n	8002000 <USAR_UART_IDLECallback+0x78>
		}
	}
	if (isStart == 2) {
 800205a:	7bbb      	ldrb	r3, [r7, #14]
 800205c:	2b02      	cmp	r3, #2
 800205e:	d133      	bne.n	80020c8 <USAR_UART_IDLECallback+0x140>
//			} else {
//				printf("%x ", receive_buff[j]);
//			}
//		}

		i++;
 8002060:	4b2f      	ldr	r3, [pc, #188]	; (8002120 <USAR_UART_IDLECallback+0x198>)
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	3301      	adds	r3, #1
 8002066:	b2da      	uxtb	r2, r3
 8002068:	4b2d      	ldr	r3, [pc, #180]	; (8002120 <USAR_UART_IDLECallback+0x198>)
 800206a:	701a      	strb	r2, [r3, #0]
		if (i >= 31) {
 800206c:	4b2c      	ldr	r3, [pc, #176]	; (8002120 <USAR_UART_IDLECallback+0x198>)
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	2b1e      	cmp	r3, #30
 8002072:	d902      	bls.n	800207a <USAR_UART_IDLECallback+0xf2>
			i = 0;
 8002074:	4b2a      	ldr	r3, [pc, #168]	; (8002120 <USAR_UART_IDLECallback+0x198>)
 8002076:	2200      	movs	r2, #0
 8002078:	701a      	strb	r2, [r3, #0]
		}
		coordinate_XY[i][0] = receive_buff[start];
 800207a:	7bfb      	ldrb	r3, [r7, #15]
 800207c:	4a27      	ldr	r2, [pc, #156]	; (800211c <USAR_UART_IDLECallback+0x194>)
 800207e:	5cd1      	ldrb	r1, [r2, r3]
 8002080:	4b27      	ldr	r3, [pc, #156]	; (8002120 <USAR_UART_IDLECallback+0x198>)
 8002082:	781b      	ldrb	r3, [r3, #0]
 8002084:	461a      	mov	r2, r3
 8002086:	b289      	uxth	r1, r1
 8002088:	4b26      	ldr	r3, [pc, #152]	; (8002124 <USAR_UART_IDLECallback+0x19c>)
 800208a:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
		coordinate_XY[i][1] = receive_buff[start + 2];
 800208e:	7bfb      	ldrb	r3, [r7, #15]
 8002090:	3302      	adds	r3, #2
 8002092:	4a22      	ldr	r2, [pc, #136]	; (800211c <USAR_UART_IDLECallback+0x194>)
 8002094:	5cd2      	ldrb	r2, [r2, r3]
 8002096:	4b22      	ldr	r3, [pc, #136]	; (8002120 <USAR_UART_IDLECallback+0x198>)
 8002098:	781b      	ldrb	r3, [r3, #0]
 800209a:	b291      	uxth	r1, r2
 800209c:	4a21      	ldr	r2, [pc, #132]	; (8002124 <USAR_UART_IDLECallback+0x19c>)
 800209e:	009b      	lsls	r3, r3, #2
 80020a0:	4413      	add	r3, r2
 80020a2:	460a      	mov	r2, r1
 80020a4:	805a      	strh	r2, [r3, #2]

		printf("%d %d\r\n", coordinate_XY[i][0], coordinate_XY[i][1]);
 80020a6:	4b1e      	ldr	r3, [pc, #120]	; (8002120 <USAR_UART_IDLECallback+0x198>)
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	461a      	mov	r2, r3
 80020ac:	4b1d      	ldr	r3, [pc, #116]	; (8002124 <USAR_UART_IDLECallback+0x19c>)
 80020ae:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 80020b2:	4619      	mov	r1, r3
 80020b4:	4b1a      	ldr	r3, [pc, #104]	; (8002120 <USAR_UART_IDLECallback+0x198>)
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	4a1a      	ldr	r2, [pc, #104]	; (8002124 <USAR_UART_IDLECallback+0x19c>)
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	4413      	add	r3, r2
 80020be:	885b      	ldrh	r3, [r3, #2]
 80020c0:	461a      	mov	r2, r3
 80020c2:	4819      	ldr	r0, [pc, #100]	; (8002128 <USAR_UART_IDLECallback+0x1a0>)
 80020c4:	f007 fde6 	bl	8009c94 <iprintf>

	}

// 
	memset(receive_buff, 0, data_length);
 80020c8:	7afb      	ldrb	r3, [r7, #11]
 80020ca:	461a      	mov	r2, r3
 80020cc:	2100      	movs	r1, #0
 80020ce:	4813      	ldr	r0, [pc, #76]	; (800211c <USAR_UART_IDLECallback+0x194>)
 80020d0:	f007 f96e 	bl	80093b0 <memset>
	data_length = 0;
 80020d4:	2300      	movs	r3, #0
 80020d6:	72fb      	strb	r3, [r7, #11]

	HAL_TIM_Base_Start(&htim3); //
 80020d8:	480c      	ldr	r0, [pc, #48]	; (800210c <USAR_UART_IDLECallback+0x184>)
 80020da:	f005 f923 	bl	8007324 <HAL_TIM_Base_Start>
// DMA 255
	if (k >= 3) {
 80020de:	4b0a      	ldr	r3, [pc, #40]	; (8002108 <USAR_UART_IDLECallback+0x180>)
 80020e0:	781b      	ldrb	r3, [r3, #0]
 80020e2:	2b02      	cmp	r3, #2
 80020e4:	d902      	bls.n	80020ec <USAR_UART_IDLECallback+0x164>
		k = 0;
 80020e6:	4b08      	ldr	r3, [pc, #32]	; (8002108 <USAR_UART_IDLECallback+0x180>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	701a      	strb	r2, [r3, #0]
	}
	HAL_UART_Receive_DMA(&huart1, (uint8_t*) receive_buff, 32);
 80020ec:	2220      	movs	r2, #32
 80020ee:	490b      	ldr	r1, [pc, #44]	; (800211c <USAR_UART_IDLECallback+0x194>)
 80020f0:	4808      	ldr	r0, [pc, #32]	; (8002114 <USAR_UART_IDLECallback+0x18c>)
 80020f2:	f006 fa88 	bl	8008606 <HAL_UART_Receive_DMA>
}
 80020f6:	bf00      	nop
 80020f8:	3710      	adds	r7, #16
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	00000000 	.word	0x00000000
 8002104:	40c38800 	.word	0x40c38800
 8002108:	20000720 	.word	0x20000720
 800210c:	200009c4 	.word	0x200009c4
 8002110:	200007e0 	.word	0x200007e0
 8002114:	20000afc 	.word	0x20000afc
 8002118:	20000a9c 	.word	0x20000a9c
 800211c:	20000724 	.word	0x20000724
 8002120:	200007ca 	.word	0x200007ca
 8002124:	20000744 	.word	0x20000744
 8002128:	0800d540 	.word	0x0800d540

0800212c <USER_UART_IRQHandler>:
void USER_UART_IRQHandler(UART_HandleTypeDef *huart) {	// 1
 800212c:	b580      	push	{r7, lr}
 800212e:	b084      	sub	sp, #16
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
//	printf("\r\n.....\r\n");
	if (USART1 == huart->Instance) {	// 
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a0d      	ldr	r2, [pc, #52]	; (8002170 <USER_UART_IRQHandler+0x44>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d114      	bne.n	8002168 <USER_UART_IRQHandler+0x3c>
		if (RESET != __HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE)) {// 
 800213e:	4b0d      	ldr	r3, [pc, #52]	; (8002174 <USER_UART_IRQHandler+0x48>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f003 0310 	and.w	r3, r3, #16
 8002148:	2b10      	cmp	r3, #16
 800214a:	d10d      	bne.n	8002168 <USER_UART_IRQHandler+0x3c>
			__HAL_UART_CLEAR_IDLEFLAG(&huart1);
 800214c:	2300      	movs	r3, #0
 800214e:	60fb      	str	r3, [r7, #12]
 8002150:	4b08      	ldr	r3, [pc, #32]	; (8002174 <USER_UART_IRQHandler+0x48>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	60fb      	str	r3, [r7, #12]
 8002158:	4b06      	ldr	r3, [pc, #24]	; (8002174 <USER_UART_IRQHandler+0x48>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	60fb      	str	r3, [r7, #12]
 8002160:	68fb      	ldr	r3, [r7, #12]
			// 
			USAR_UART_IDLECallback(huart);
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f7ff ff10 	bl	8001f88 <USAR_UART_IDLECallback>
		}
	}
}
 8002168:	bf00      	nop
 800216a:	3710      	adds	r7, #16
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	40011000 	.word	0x40011000
 8002174:	20000afc 	.word	0x20000afc

08002178 <ballSpeed>:
uint8_t i = 0; //

float tim;

//
void ballSpeed() {
 8002178:	b580      	push	{r7, lr}
 800217a:	b084      	sub	sp, #16
 800217c:	af00      	add	r7, sp, #0
	float distanceX, distanceY, distanceIns; //XY
	uint8_t j = 0;
 800217e:	2300      	movs	r3, #0
 8002180:	73fb      	strb	r3, [r7, #15]
	j = (i - 3) ? (i >= 3) : (i - 3 + LEN);  //10
 8002182:	4b5d      	ldr	r3, [pc, #372]	; (80022f8 <ballSpeed+0x180>)
 8002184:	781b      	ldrb	r3, [r3, #0]
 8002186:	2b03      	cmp	r3, #3
 8002188:	d007      	beq.n	800219a <ballSpeed+0x22>
 800218a:	4b5b      	ldr	r3, [pc, #364]	; (80022f8 <ballSpeed+0x180>)
 800218c:	781b      	ldrb	r3, [r3, #0]
 800218e:	2b02      	cmp	r3, #2
 8002190:	bf8c      	ite	hi
 8002192:	2301      	movhi	r3, #1
 8002194:	2300      	movls	r3, #0
 8002196:	b2db      	uxtb	r3, r3
 8002198:	e003      	b.n	80021a2 <ballSpeed+0x2a>
 800219a:	4b57      	ldr	r3, [pc, #348]	; (80022f8 <ballSpeed+0x180>)
 800219c:	781b      	ldrb	r3, [r3, #0]
 800219e:	331d      	adds	r3, #29
 80021a0:	b2db      	uxtb	r3, r3
 80021a2:	73fb      	strb	r3, [r7, #15]
	//XY
	distanceX = (coordinate_XY[i][0] - coordinate_XY[j][0]) / RESOLUTION;
 80021a4:	4b54      	ldr	r3, [pc, #336]	; (80022f8 <ballSpeed+0x180>)
 80021a6:	781b      	ldrb	r3, [r3, #0]
 80021a8:	461a      	mov	r2, r3
 80021aa:	4b54      	ldr	r3, [pc, #336]	; (80022fc <ballSpeed+0x184>)
 80021ac:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 80021b0:	4619      	mov	r1, r3
 80021b2:	7bfb      	ldrb	r3, [r7, #15]
 80021b4:	4a51      	ldr	r2, [pc, #324]	; (80022fc <ballSpeed+0x184>)
 80021b6:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 80021ba:	1acb      	subs	r3, r1, r3
 80021bc:	4618      	mov	r0, r3
 80021be:	f7fe f9b1 	bl	8000524 <__aeabi_i2d>
 80021c2:	f04f 0200 	mov.w	r2, #0
 80021c6:	4b4e      	ldr	r3, [pc, #312]	; (8002300 <ballSpeed+0x188>)
 80021c8:	f7fe fb40 	bl	800084c <__aeabi_ddiv>
 80021cc:	4602      	mov	r2, r0
 80021ce:	460b      	mov	r3, r1
 80021d0:	4610      	mov	r0, r2
 80021d2:	4619      	mov	r1, r3
 80021d4:	f7fe fd08 	bl	8000be8 <__aeabi_d2f>
 80021d8:	4603      	mov	r3, r0
 80021da:	60bb      	str	r3, [r7, #8]
	distanceY = (coordinate_XY[i][1] - coordinate_XY[j][1]) / RESOLUTION;
 80021dc:	4b46      	ldr	r3, [pc, #280]	; (80022f8 <ballSpeed+0x180>)
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	4a46      	ldr	r2, [pc, #280]	; (80022fc <ballSpeed+0x184>)
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	4413      	add	r3, r2
 80021e6:	885b      	ldrh	r3, [r3, #2]
 80021e8:	4619      	mov	r1, r3
 80021ea:	7bfb      	ldrb	r3, [r7, #15]
 80021ec:	4a43      	ldr	r2, [pc, #268]	; (80022fc <ballSpeed+0x184>)
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	4413      	add	r3, r2
 80021f2:	885b      	ldrh	r3, [r3, #2]
 80021f4:	1acb      	subs	r3, r1, r3
 80021f6:	4618      	mov	r0, r3
 80021f8:	f7fe f994 	bl	8000524 <__aeabi_i2d>
 80021fc:	f04f 0200 	mov.w	r2, #0
 8002200:	4b3f      	ldr	r3, [pc, #252]	; (8002300 <ballSpeed+0x188>)
 8002202:	f7fe fb23 	bl	800084c <__aeabi_ddiv>
 8002206:	4602      	mov	r2, r0
 8002208:	460b      	mov	r3, r1
 800220a:	4610      	mov	r0, r2
 800220c:	4619      	mov	r1, r3
 800220e:	f7fe fceb 	bl	8000be8 <__aeabi_d2f>
 8002212:	4603      	mov	r3, r0
 8002214:	607b      	str	r3, [r7, #4]
	distanceIns = sqrtf(distanceX * distanceX + distanceY * distanceY);
 8002216:	edd7 7a02 	vldr	s15, [r7, #8]
 800221a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800221e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002222:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002226:	ee77 7a27 	vadd.f32	s15, s14, s15
 800222a:	eeb0 0a67 	vmov.f32	s0, s15
 800222e:	f00a f93f 	bl	800c4b0 <sqrtf>
 8002232:	ed87 0a00 	vstr	s0, [r7]

	//
	distance = sqrt(
			(coordinate_XY[i][0] - SetPosi[0])
 8002236:	4b30      	ldr	r3, [pc, #192]	; (80022f8 <ballSpeed+0x180>)
 8002238:	781b      	ldrb	r3, [r3, #0]
 800223a:	461a      	mov	r2, r3
 800223c:	4b2f      	ldr	r3, [pc, #188]	; (80022fc <ballSpeed+0x184>)
 800223e:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8002242:	461a      	mov	r2, r3
 8002244:	4b2f      	ldr	r3, [pc, #188]	; (8002304 <ballSpeed+0x18c>)
 8002246:	881b      	ldrh	r3, [r3, #0]
 8002248:	1ad3      	subs	r3, r2, r3
					* (coordinate_XY[i][0] - SetPosi[0])
 800224a:	4a2b      	ldr	r2, [pc, #172]	; (80022f8 <ballSpeed+0x180>)
 800224c:	7812      	ldrb	r2, [r2, #0]
 800224e:	4611      	mov	r1, r2
 8002250:	4a2a      	ldr	r2, [pc, #168]	; (80022fc <ballSpeed+0x184>)
 8002252:	f832 2021 	ldrh.w	r2, [r2, r1, lsl #2]
 8002256:	4611      	mov	r1, r2
 8002258:	4a2a      	ldr	r2, [pc, #168]	; (8002304 <ballSpeed+0x18c>)
 800225a:	8812      	ldrh	r2, [r2, #0]
 800225c:	1a8a      	subs	r2, r1, r2
 800225e:	fb02 f203 	mul.w	r2, r2, r3
					+ (coordinate_XY[i][1] - SetPosi[1])
 8002262:	4b25      	ldr	r3, [pc, #148]	; (80022f8 <ballSpeed+0x180>)
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	4925      	ldr	r1, [pc, #148]	; (80022fc <ballSpeed+0x184>)
 8002268:	009b      	lsls	r3, r3, #2
 800226a:	440b      	add	r3, r1
 800226c:	885b      	ldrh	r3, [r3, #2]
 800226e:	4619      	mov	r1, r3
 8002270:	4b24      	ldr	r3, [pc, #144]	; (8002304 <ballSpeed+0x18c>)
 8002272:	885b      	ldrh	r3, [r3, #2]
 8002274:	1ac9      	subs	r1, r1, r3
							* (coordinate_XY[i][1] - SetPosi[1]));
 8002276:	4b20      	ldr	r3, [pc, #128]	; (80022f8 <ballSpeed+0x180>)
 8002278:	781b      	ldrb	r3, [r3, #0]
 800227a:	4820      	ldr	r0, [pc, #128]	; (80022fc <ballSpeed+0x184>)
 800227c:	009b      	lsls	r3, r3, #2
 800227e:	4403      	add	r3, r0
 8002280:	885b      	ldrh	r3, [r3, #2]
 8002282:	4618      	mov	r0, r3
 8002284:	4b1f      	ldr	r3, [pc, #124]	; (8002304 <ballSpeed+0x18c>)
 8002286:	885b      	ldrh	r3, [r3, #2]
 8002288:	1ac3      	subs	r3, r0, r3
 800228a:	fb03 f301 	mul.w	r3, r3, r1
					+ (coordinate_XY[i][1] - SetPosi[1])
 800228e:	4413      	add	r3, r2
	distance = sqrt(
 8002290:	4618      	mov	r0, r3
 8002292:	f7fe f947 	bl	8000524 <__aeabi_i2d>
 8002296:	4602      	mov	r2, r0
 8002298:	460b      	mov	r3, r1
 800229a:	ec43 2b10 	vmov	d0, r2, r3
 800229e:	f00a f8d3 	bl	800c448 <sqrt>
 80022a2:	ec53 2b10 	vmov	r2, r3, d0
 80022a6:	4610      	mov	r0, r2
 80022a8:	4619      	mov	r1, r3
 80022aa:	f7fe fc9d 	bl	8000be8 <__aeabi_d2f>
 80022ae:	4603      	mov	r3, r0
 80022b0:	4a15      	ldr	r2, [pc, #84]	; (8002308 <ballSpeed+0x190>)
 80022b2:	6013      	str	r3, [r2, #0]
	/*
	 * 
	 * dt = 1 / FRAME * 10 (FRAME)
	 * speed = distance / dt = distance * FRAME / 10
	 */
	speedX = distanceX / tim;
 80022b4:	4b15      	ldr	r3, [pc, #84]	; (800230c <ballSpeed+0x194>)
 80022b6:	ed93 7a00 	vldr	s14, [r3]
 80022ba:	edd7 6a02 	vldr	s13, [r7, #8]
 80022be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022c2:	4b13      	ldr	r3, [pc, #76]	; (8002310 <ballSpeed+0x198>)
 80022c4:	edc3 7a00 	vstr	s15, [r3]
	speedY = distanceY / tim;
 80022c8:	4b10      	ldr	r3, [pc, #64]	; (800230c <ballSpeed+0x194>)
 80022ca:	ed93 7a00 	vldr	s14, [r3]
 80022ce:	edd7 6a01 	vldr	s13, [r7, #4]
 80022d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022d6:	4b0f      	ldr	r3, [pc, #60]	; (8002314 <ballSpeed+0x19c>)
 80022d8:	edc3 7a00 	vstr	s15, [r3]
	speed = distanceIns / tim;
 80022dc:	4b0b      	ldr	r3, [pc, #44]	; (800230c <ballSpeed+0x194>)
 80022de:	ed93 7a00 	vldr	s14, [r3]
 80022e2:	edd7 6a00 	vldr	s13, [r7]
 80022e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022ea:	4b0b      	ldr	r3, [pc, #44]	; (8002318 <ballSpeed+0x1a0>)
 80022ec:	edc3 7a00 	vstr	s15, [r3]
//	printf("%.2f\r\n", speed);
}
 80022f0:	bf00      	nop
 80022f2:	3710      	adds	r7, #16
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	200007ca 	.word	0x200007ca
 80022fc:	20000744 	.word	0x20000744
 8002300:	40060000 	.word	0x40060000
 8002304:	2000081c 	.word	0x2000081c
 8002308:	20000824 	.word	0x20000824
 800230c:	200007e0 	.word	0x200007e0
 8002310:	20000820 	.word	0x20000820
 8002314:	200008cc 	.word	0x200008cc
 8002318:	20000828 	.word	0x20000828

0800231c <GetSetPosi>:

//9
//400
void GetSetPosi(uint16_t *SetPosi, uint8_t number) {
 800231c:	b480      	push	{r7}
 800231e:	b083      	sub	sp, #12
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
 8002324:	460b      	mov	r3, r1
 8002326:	70fb      	strb	r3, [r7, #3]
	switch (number) {
 8002328:	78fb      	ldrb	r3, [r7, #3]
 800232a:	2be2      	cmp	r3, #226	; 0xe2
 800232c:	d02e      	beq.n	800238c <GetSetPosi+0x70>
 800232e:	2be2      	cmp	r3, #226	; 0xe2
 8002330:	dc64      	bgt.n	80023fc <GetSetPosi+0xe0>
 8002332:	2be0      	cmp	r3, #224	; 0xe0
 8002334:	d04a      	beq.n	80023cc <GetSetPosi+0xb0>
 8002336:	2be0      	cmp	r3, #224	; 0xe0
 8002338:	dc60      	bgt.n	80023fc <GetSetPosi+0xe0>
 800233a:	2bc2      	cmp	r3, #194	; 0xc2
 800233c:	d03e      	beq.n	80023bc <GetSetPosi+0xa0>
 800233e:	2bc2      	cmp	r3, #194	; 0xc2
 8002340:	dc5c      	bgt.n	80023fc <GetSetPosi+0xe0>
 8002342:	2ba8      	cmp	r3, #168	; 0xa8
 8002344:	d04a      	beq.n	80023dc <GetSetPosi+0xc0>
 8002346:	2ba8      	cmp	r3, #168	; 0xa8
 8002348:	dc58      	bgt.n	80023fc <GetSetPosi+0xe0>
 800234a:	2ba2      	cmp	r3, #162	; 0xa2
 800234c:	d00e      	beq.n	800236c <GetSetPosi+0x50>
 800234e:	2ba2      	cmp	r3, #162	; 0xa2
 8002350:	dc54      	bgt.n	80023fc <GetSetPosi+0xe0>
 8002352:	2b90      	cmp	r3, #144	; 0x90
 8002354:	d04a      	beq.n	80023ec <GetSetPosi+0xd0>
 8002356:	2b90      	cmp	r3, #144	; 0x90
 8002358:	dc50      	bgt.n	80023fc <GetSetPosi+0xe0>
 800235a:	2b62      	cmp	r3, #98	; 0x62
 800235c:	d00e      	beq.n	800237c <GetSetPosi+0x60>
 800235e:	2b62      	cmp	r3, #98	; 0x62
 8002360:	dc4c      	bgt.n	80023fc <GetSetPosi+0xe0>
 8002362:	2b02      	cmp	r3, #2
 8002364:	d022      	beq.n	80023ac <GetSetPosi+0x90>
 8002366:	2b22      	cmp	r3, #34	; 0x22
 8002368:	d018      	beq.n	800239c <GetSetPosi+0x80>
	case NINE:
		SetPosi[0] = 88;
		SetPosi[1] = 88;
		break;
	}
}
 800236a:	e047      	b.n	80023fc <GetSetPosi+0xe0>
		SetPosi[0] = 22;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2216      	movs	r2, #22
 8002370:	801a      	strh	r2, [r3, #0]
		SetPosi[1] = 22;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	3302      	adds	r3, #2
 8002376:	2216      	movs	r2, #22
 8002378:	801a      	strh	r2, [r3, #0]
		break;
 800237a:	e03f      	b.n	80023fc <GetSetPosi+0xe0>
		SetPosi[0] = 55;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2237      	movs	r2, #55	; 0x37
 8002380:	801a      	strh	r2, [r3, #0]
		SetPosi[1] = 22;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	3302      	adds	r3, #2
 8002386:	2216      	movs	r2, #22
 8002388:	801a      	strh	r2, [r3, #0]
		break;
 800238a:	e037      	b.n	80023fc <GetSetPosi+0xe0>
		SetPosi[0] = 88;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2258      	movs	r2, #88	; 0x58
 8002390:	801a      	strh	r2, [r3, #0]
		SetPosi[1] = 22;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	3302      	adds	r3, #2
 8002396:	2216      	movs	r2, #22
 8002398:	801a      	strh	r2, [r3, #0]
		break;
 800239a:	e02f      	b.n	80023fc <GetSetPosi+0xe0>
		SetPosi[0] = 22;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2216      	movs	r2, #22
 80023a0:	801a      	strh	r2, [r3, #0]
		SetPosi[1] = 55;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	3302      	adds	r3, #2
 80023a6:	2237      	movs	r2, #55	; 0x37
 80023a8:	801a      	strh	r2, [r3, #0]
		break;
 80023aa:	e027      	b.n	80023fc <GetSetPosi+0xe0>
		SetPosi[0] = 55;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2237      	movs	r2, #55	; 0x37
 80023b0:	801a      	strh	r2, [r3, #0]
		SetPosi[1] = 55;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	3302      	adds	r3, #2
 80023b6:	2237      	movs	r2, #55	; 0x37
 80023b8:	801a      	strh	r2, [r3, #0]
		break;
 80023ba:	e01f      	b.n	80023fc <GetSetPosi+0xe0>
		SetPosi[0] = 88;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2258      	movs	r2, #88	; 0x58
 80023c0:	801a      	strh	r2, [r3, #0]
		SetPosi[1] = 55;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	3302      	adds	r3, #2
 80023c6:	2237      	movs	r2, #55	; 0x37
 80023c8:	801a      	strh	r2, [r3, #0]
		break;
 80023ca:	e017      	b.n	80023fc <GetSetPosi+0xe0>
		SetPosi[0] = 22;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2216      	movs	r2, #22
 80023d0:	801a      	strh	r2, [r3, #0]
		SetPosi[1] = 88;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	3302      	adds	r3, #2
 80023d6:	2258      	movs	r2, #88	; 0x58
 80023d8:	801a      	strh	r2, [r3, #0]
		break;
 80023da:	e00f      	b.n	80023fc <GetSetPosi+0xe0>
		SetPosi[0] = 55;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2237      	movs	r2, #55	; 0x37
 80023e0:	801a      	strh	r2, [r3, #0]
		SetPosi[1] = 88;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	3302      	adds	r3, #2
 80023e6:	2258      	movs	r2, #88	; 0x58
 80023e8:	801a      	strh	r2, [r3, #0]
		break;
 80023ea:	e007      	b.n	80023fc <GetSetPosi+0xe0>
		SetPosi[0] = 88;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2258      	movs	r2, #88	; 0x58
 80023f0:	801a      	strh	r2, [r3, #0]
		SetPosi[1] = 88;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	3302      	adds	r3, #2
 80023f6:	2258      	movs	r2, #88	; 0x58
 80023f8:	801a      	strh	r2, [r3, #0]
		break;
 80023fa:	bf00      	nop
}
 80023fc:	bf00      	nop
 80023fe:	370c      	adds	r7, #12
 8002400:	46bd      	mov	sp, r7
 8002402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002406:	4770      	bx	lr

08002408 <ShowString>:

//LCDisInit=1
void ShowString() {
 8002408:	b580      	push	{r7, lr}
 800240a:	b08a      	sub	sp, #40	; 0x28
 800240c:	af02      	add	r7, sp, #8
	char Buffer[32]; //

	ssd1306_DrawRectangle(85, 21, 125, 31, White);
 800240e:	2301      	movs	r3, #1
 8002410:	9300      	str	r3, [sp, #0]
 8002412:	231f      	movs	r3, #31
 8002414:	227d      	movs	r2, #125	; 0x7d
 8002416:	2115      	movs	r1, #21
 8002418:	2055      	movs	r0, #85	; 0x55
 800241a:	f7ff f85d 	bl	80014d8 <ssd1306_DrawRectangle>
	ssd1306_DrawRectangle(85, 32, 125, 52, White);
 800241e:	2301      	movs	r3, #1
 8002420:	9300      	str	r3, [sp, #0]
 8002422:	2334      	movs	r3, #52	; 0x34
 8002424:	227d      	movs	r2, #125	; 0x7d
 8002426:	2120      	movs	r1, #32
 8002428:	2055      	movs	r0, #85	; 0x55
 800242a:	f7ff f855 	bl	80014d8 <ssd1306_DrawRectangle>
	//OLED()
	sprintf(Buffer, "Set_XY:(%3d,%3d)", SetPosi[0], SetPosi[1]);
 800242e:	4b62      	ldr	r3, [pc, #392]	; (80025b8 <ShowString+0x1b0>)
 8002430:	881b      	ldrh	r3, [r3, #0]
 8002432:	461a      	mov	r2, r3
 8002434:	4b60      	ldr	r3, [pc, #384]	; (80025b8 <ShowString+0x1b0>)
 8002436:	885b      	ldrh	r3, [r3, #2]
 8002438:	4638      	mov	r0, r7
 800243a:	4960      	ldr	r1, [pc, #384]	; (80025bc <ShowString+0x1b4>)
 800243c:	f007 fcb8 	bl	8009db0 <siprintf>
	ssd1306_SetCursor(5, 5);
 8002440:	2105      	movs	r1, #5
 8002442:	2005      	movs	r0, #5
 8002444:	f7fe ffc4 	bl	80013d0 <ssd1306_SetCursor>
	ssd1306_WriteString(Buffer, Font_6x8, White);
 8002448:	4a5d      	ldr	r2, [pc, #372]	; (80025c0 <ShowString+0x1b8>)
 800244a:	4638      	mov	r0, r7
 800244c:	2301      	movs	r3, #1
 800244e:	ca06      	ldmia	r2, {r1, r2}
 8002450:	f7fe ff98 	bl	8001384 <ssd1306_WriteString>
	//OLED
	sprintf(Buffer, "Act_XY:(%3d,%3d)", coordinate_XY[i][0],
 8002454:	4b5b      	ldr	r3, [pc, #364]	; (80025c4 <ShowString+0x1bc>)
 8002456:	781b      	ldrb	r3, [r3, #0]
 8002458:	461a      	mov	r2, r3
 800245a:	4b5b      	ldr	r3, [pc, #364]	; (80025c8 <ShowString+0x1c0>)
 800245c:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8002460:	4619      	mov	r1, r3
			coordinate_XY[i][1]);
 8002462:	4b58      	ldr	r3, [pc, #352]	; (80025c4 <ShowString+0x1bc>)
 8002464:	781b      	ldrb	r3, [r3, #0]
 8002466:	4a58      	ldr	r2, [pc, #352]	; (80025c8 <ShowString+0x1c0>)
 8002468:	009b      	lsls	r3, r3, #2
 800246a:	4413      	add	r3, r2
 800246c:	885b      	ldrh	r3, [r3, #2]
	sprintf(Buffer, "Act_XY:(%3d,%3d)", coordinate_XY[i][0],
 800246e:	4638      	mov	r0, r7
 8002470:	460a      	mov	r2, r1
 8002472:	4956      	ldr	r1, [pc, #344]	; (80025cc <ShowString+0x1c4>)
 8002474:	f007 fc9c 	bl	8009db0 <siprintf>
	ssd1306_SetCursor(5, 13);
 8002478:	210d      	movs	r1, #13
 800247a:	2005      	movs	r0, #5
 800247c:	f7fe ffa8 	bl	80013d0 <ssd1306_SetCursor>
	ssd1306_WriteString(Buffer, Font_6x8, White);
 8002480:	4a4f      	ldr	r2, [pc, #316]	; (80025c0 <ShowString+0x1b8>)
 8002482:	4638      	mov	r0, r7
 8002484:	2301      	movs	r3, #1
 8002486:	ca06      	ldmia	r2, {r1, r2}
 8002488:	f7fe ff7c 	bl	8001384 <ssd1306_WriteString>

	sprintf(Buffer, "Dis:%6.2f", distance);
 800248c:	4b50      	ldr	r3, [pc, #320]	; (80025d0 <ShowString+0x1c8>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4618      	mov	r0, r3
 8002492:	f7fe f859 	bl	8000548 <__aeabi_f2d>
 8002496:	4602      	mov	r2, r0
 8002498:	460b      	mov	r3, r1
 800249a:	4638      	mov	r0, r7
 800249c:	494d      	ldr	r1, [pc, #308]	; (80025d4 <ShowString+0x1cc>)
 800249e:	f007 fc87 	bl	8009db0 <siprintf>
	ssd1306_SetCursor(5, 21);
 80024a2:	2115      	movs	r1, #21
 80024a4:	2005      	movs	r0, #5
 80024a6:	f7fe ff93 	bl	80013d0 <ssd1306_SetCursor>
	ssd1306_WriteString(Buffer, Font_6x8, White);
 80024aa:	4a45      	ldr	r2, [pc, #276]	; (80025c0 <ShowString+0x1b8>)
 80024ac:	4638      	mov	r0, r7
 80024ae:	2301      	movs	r3, #1
 80024b0:	ca06      	ldmia	r2, {r1, r2}
 80024b2:	f7fe ff67 	bl	8001384 <ssd1306_WriteString>

	//OLED()
	sprintf(Buffer, "Exp_Sp:%5.2f",
			sqrtf(pid_X.Speed * pid_X.Speed + pid_Y.Speed * pid_Y.Speed));
 80024b6:	4b48      	ldr	r3, [pc, #288]	; (80025d8 <ShowString+0x1d0>)
 80024b8:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80024bc:	4b46      	ldr	r3, [pc, #280]	; (80025d8 <ShowString+0x1d0>)
 80024be:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80024c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024c6:	4b45      	ldr	r3, [pc, #276]	; (80025dc <ShowString+0x1d4>)
 80024c8:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 80024cc:	4b43      	ldr	r3, [pc, #268]	; (80025dc <ShowString+0x1d4>)
 80024ce:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80024d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024da:	eeb0 0a67 	vmov.f32	s0, s15
 80024de:	f009 ffe7 	bl	800c4b0 <sqrtf>
 80024e2:	ee10 3a10 	vmov	r3, s0
	sprintf(Buffer, "Exp_Sp:%5.2f",
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7fe f82e 	bl	8000548 <__aeabi_f2d>
 80024ec:	4602      	mov	r2, r0
 80024ee:	460b      	mov	r3, r1
 80024f0:	4638      	mov	r0, r7
 80024f2:	493b      	ldr	r1, [pc, #236]	; (80025e0 <ShowString+0x1d8>)
 80024f4:	f007 fc5c 	bl	8009db0 <siprintf>
	ssd1306_SetCursor(5, 29);
 80024f8:	211d      	movs	r1, #29
 80024fa:	2005      	movs	r0, #5
 80024fc:	f7fe ff68 	bl	80013d0 <ssd1306_SetCursor>
	ssd1306_WriteString(Buffer, Font_6x8, White);
 8002500:	4a2f      	ldr	r2, [pc, #188]	; (80025c0 <ShowString+0x1b8>)
 8002502:	4638      	mov	r0, r7
 8002504:	2301      	movs	r3, #1
 8002506:	ca06      	ldmia	r2, {r1, r2}
 8002508:	f7fe ff3c 	bl	8001384 <ssd1306_WriteString>
	//OLED
	sprintf(Buffer, "Act_Sp:%5.2f", speed);
 800250c:	4b35      	ldr	r3, [pc, #212]	; (80025e4 <ShowString+0x1dc>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4618      	mov	r0, r3
 8002512:	f7fe f819 	bl	8000548 <__aeabi_f2d>
 8002516:	4602      	mov	r2, r0
 8002518:	460b      	mov	r3, r1
 800251a:	4638      	mov	r0, r7
 800251c:	4932      	ldr	r1, [pc, #200]	; (80025e8 <ShowString+0x1e0>)
 800251e:	f007 fc47 	bl	8009db0 <siprintf>
	ssd1306_SetCursor(5, 37);
 8002522:	2125      	movs	r1, #37	; 0x25
 8002524:	2005      	movs	r0, #5
 8002526:	f7fe ff53 	bl	80013d0 <ssd1306_SetCursor>
	ssd1306_WriteString(Buffer, Font_6x8, White);
 800252a:	4a25      	ldr	r2, [pc, #148]	; (80025c0 <ShowString+0x1b8>)
 800252c:	4638      	mov	r0, r7
 800252e:	2301      	movs	r3, #1
 8002530:	ca06      	ldmia	r2, {r1, r2}
 8002532:	f7fe ff27 	bl	8001384 <ssd1306_WriteString>
//	printf("Exp_Sp:%5.2f\r\n", sqrtf(pid_X.Speed * pid_X.Speed + pid_Y.Speed * pid_Y.Speed));
//	printf("Act_Sp:%5.2f\r\n", speed);

	//OLED
	sprintf(Buffer, "Tot_Ti:%5.2f",
	__HAL_TIM_GET_COUNTER(&htim5) * 1.0 / 10000);
 8002536:	4b2d      	ldr	r3, [pc, #180]	; (80025ec <ShowString+0x1e4>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800253c:	4618      	mov	r0, r3
 800253e:	f7fd ffe1 	bl	8000504 <__aeabi_ui2d>
	sprintf(Buffer, "Tot_Ti:%5.2f",
 8002542:	a31b      	add	r3, pc, #108	; (adr r3, 80025b0 <ShowString+0x1a8>)
 8002544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002548:	f7fe f980 	bl	800084c <__aeabi_ddiv>
 800254c:	4602      	mov	r2, r0
 800254e:	460b      	mov	r3, r1
 8002550:	4638      	mov	r0, r7
 8002552:	4927      	ldr	r1, [pc, #156]	; (80025f0 <ShowString+0x1e8>)
 8002554:	f007 fc2c 	bl	8009db0 <siprintf>
	ssd1306_SetCursor(5, 45);
 8002558:	212d      	movs	r1, #45	; 0x2d
 800255a:	2005      	movs	r0, #5
 800255c:	f7fe ff38 	bl	80013d0 <ssd1306_SetCursor>
	ssd1306_WriteString(Buffer, Font_6x8, White);
 8002560:	4a17      	ldr	r2, [pc, #92]	; (80025c0 <ShowString+0x1b8>)
 8002562:	4638      	mov	r0, r7
 8002564:	2301      	movs	r3, #1
 8002566:	ca06      	ldmia	r2, {r1, r2}
 8002568:	f7fe ff0c 	bl	8001384 <ssd1306_WriteString>
	sprintf(Buffer, "Sta_Ti:%5.2f",
	__HAL_TIM_GET_COUNTER(&htim2) * 1.0 / 10000);
 800256c:	4b21      	ldr	r3, [pc, #132]	; (80025f4 <ShowString+0x1ec>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002572:	4618      	mov	r0, r3
 8002574:	f7fd ffc6 	bl	8000504 <__aeabi_ui2d>
	sprintf(Buffer, "Sta_Ti:%5.2f",
 8002578:	a30d      	add	r3, pc, #52	; (adr r3, 80025b0 <ShowString+0x1a8>)
 800257a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800257e:	f7fe f965 	bl	800084c <__aeabi_ddiv>
 8002582:	4602      	mov	r2, r0
 8002584:	460b      	mov	r3, r1
 8002586:	4638      	mov	r0, r7
 8002588:	491b      	ldr	r1, [pc, #108]	; (80025f8 <ShowString+0x1f0>)
 800258a:	f007 fc11 	bl	8009db0 <siprintf>
	ssd1306_SetCursor(5, 53);
 800258e:	2135      	movs	r1, #53	; 0x35
 8002590:	2005      	movs	r0, #5
 8002592:	f7fe ff1d 	bl	80013d0 <ssd1306_SetCursor>
	ssd1306_WriteString(Buffer, Font_6x8, White);
 8002596:	4a0a      	ldr	r2, [pc, #40]	; (80025c0 <ShowString+0x1b8>)
 8002598:	4638      	mov	r0, r7
 800259a:	2301      	movs	r3, #1
 800259c:	ca06      	ldmia	r2, {r1, r2}
 800259e:	f7fe fef1 	bl	8001384 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 80025a2:	f7fe fddf 	bl	8001164 <ssd1306_UpdateScreen>
}
 80025a6:	bf00      	nop
 80025a8:	3720      	adds	r7, #32
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	00000000 	.word	0x00000000
 80025b4:	40c38800 	.word	0x40c38800
 80025b8:	2000081c 	.word	0x2000081c
 80025bc:	0800d548 	.word	0x0800d548
 80025c0:	20000000 	.word	0x20000000
 80025c4:	200007ca 	.word	0x200007ca
 80025c8:	20000744 	.word	0x20000744
 80025cc:	0800d55c 	.word	0x0800d55c
 80025d0:	20000824 	.word	0x20000824
 80025d4:	0800d570 	.word	0x0800d570
 80025d8:	2000082c 	.word	0x2000082c
 80025dc:	200007e4 	.word	0x200007e4
 80025e0:	0800d57c 	.word	0x0800d57c
 80025e4:	20000828 	.word	0x20000828
 80025e8:	0800d58c 	.word	0x0800d58c
 80025ec:	2000097c 	.word	0x2000097c
 80025f0:	0800d59c 	.word	0x0800d59c
 80025f4:	20000a54 	.word	0x20000a54
 80025f8:	0800d5ac 	.word	0x0800d5ac

080025fc <ShowMode>:

//LCD
void ShowMode(uint8_t key, uint8_t i) {
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
 8002602:	4603      	mov	r3, r0
 8002604:	460a      	mov	r2, r1
 8002606:	71fb      	strb	r3, [r7, #7]
 8002608:	4613      	mov	r3, r2
 800260a:	71bb      	strb	r3, [r7, #6]

	//LCD
	//i == 0xff
	if (i == 0xff) {
 800260c:	79bb      	ldrb	r3, [r7, #6]
 800260e:	2bff      	cmp	r3, #255	; 0xff
 8002610:	f040 8141 	bne.w	8002896 <ShowMode+0x29a>

		ssd1306_SetCursor(88, 23);
 8002614:	2117      	movs	r1, #23
 8002616:	2058      	movs	r0, #88	; 0x58
 8002618:	f7fe feda 	bl	80013d0 <ssd1306_SetCursor>
		switch (key) {
 800261c:	79fb      	ldrb	r3, [r7, #7]
 800261e:	2be2      	cmp	r3, #226	; 0xe2
 8002620:	f000 80e5 	beq.w	80027ee <ShowMode+0x1f2>
 8002624:	2be2      	cmp	r3, #226	; 0xe2
 8002626:	f300 8223 	bgt.w	8002a70 <ShowMode+0x474>
 800262a:	2be0      	cmp	r3, #224	; 0xe0
 800262c:	f000 80fb 	beq.w	8002826 <ShowMode+0x22a>
 8002630:	2be0      	cmp	r3, #224	; 0xe0
 8002632:	f300 821d 	bgt.w	8002a70 <ShowMode+0x474>
 8002636:	2bc2      	cmp	r3, #194	; 0xc2
 8002638:	f000 80ee 	beq.w	8002818 <ShowMode+0x21c>
 800263c:	2bc2      	cmp	r3, #194	; 0xc2
 800263e:	f300 8217 	bgt.w	8002a70 <ShowMode+0x474>
 8002642:	2bb0      	cmp	r3, #176	; 0xb0
 8002644:	f300 8214 	bgt.w	8002a70 <ShowMode+0x474>
 8002648:	2b90      	cmp	r3, #144	; 0x90
 800264a:	da1d      	bge.n	8002688 <ShowMode+0x8c>
 800264c:	2b68      	cmp	r3, #104	; 0x68
 800264e:	f300 820f 	bgt.w	8002a70 <ShowMode+0x474>
 8002652:	2b4a      	cmp	r3, #74	; 0x4a
 8002654:	da62      	bge.n	800271c <ShowMode+0x120>
 8002656:	2b38      	cmp	r3, #56	; 0x38
 8002658:	f000 8101 	beq.w	800285e <ShowMode+0x262>
 800265c:	2b38      	cmp	r3, #56	; 0x38
 800265e:	f300 8207 	bgt.w	8002a70 <ShowMode+0x474>
 8002662:	2b22      	cmp	r3, #34	; 0x22
 8002664:	f000 80ca 	beq.w	80027fc <ShowMode+0x200>
 8002668:	2b22      	cmp	r3, #34	; 0x22
 800266a:	f300 8201 	bgt.w	8002a70 <ShowMode+0x474>
 800266e:	2b18      	cmp	r3, #24
 8002670:	f000 810a 	beq.w	8002888 <ShowMode+0x28c>
 8002674:	2b18      	cmp	r3, #24
 8002676:	f300 81fb 	bgt.w	8002a70 <ShowMode+0x474>
 800267a:	2b02      	cmp	r3, #2
 800267c:	f000 80c5 	beq.w	800280a <ShowMode+0x20e>
 8002680:	2b10      	cmp	r3, #16
 8002682:	f000 8091 	beq.w	80027a8 <ShowMode+0x1ac>
 8002686:	e1f3      	b.n	8002a70 <ShowMode+0x474>
 8002688:	3b90      	subs	r3, #144	; 0x90
 800268a:	2b20      	cmp	r3, #32
 800268c:	f200 81f0 	bhi.w	8002a70 <ShowMode+0x474>
 8002690:	a201      	add	r2, pc, #4	; (adr r2, 8002698 <ShowMode+0x9c>)
 8002692:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002696:	bf00      	nop
 8002698:	08002843 	.word	0x08002843
 800269c:	08002a71 	.word	0x08002a71
 80026a0:	08002a71 	.word	0x08002a71
 80026a4:	08002a71 	.word	0x08002a71
 80026a8:	08002a71 	.word	0x08002a71
 80026ac:	08002a71 	.word	0x08002a71
 80026b0:	08002a71 	.word	0x08002a71
 80026b4:	08002a71 	.word	0x08002a71
 80026b8:	08002851 	.word	0x08002851
 80026bc:	08002a71 	.word	0x08002a71
 80026c0:	08002a71 	.word	0x08002a71
 80026c4:	08002a71 	.word	0x08002a71
 80026c8:	08002a71 	.word	0x08002a71
 80026cc:	08002a71 	.word	0x08002a71
 80026d0:	08002a71 	.word	0x08002a71
 80026d4:	08002a71 	.word	0x08002a71
 80026d8:	08002a71 	.word	0x08002a71
 80026dc:	08002a71 	.word	0x08002a71
 80026e0:	080027d3 	.word	0x080027d3
 80026e4:	08002a71 	.word	0x08002a71
 80026e8:	08002a71 	.word	0x08002a71
 80026ec:	08002a71 	.word	0x08002a71
 80026f0:	08002a71 	.word	0x08002a71
 80026f4:	08002a71 	.word	0x08002a71
 80026f8:	08002835 	.word	0x08002835
 80026fc:	08002a71 	.word	0x08002a71
 8002700:	08002a71 	.word	0x08002a71
 8002704:	08002a71 	.word	0x08002a71
 8002708:	08002a71 	.word	0x08002a71
 800270c:	08002a71 	.word	0x08002a71
 8002710:	08002a71 	.word	0x08002a71
 8002714:	08002a71 	.word	0x08002a71
 8002718:	0800287b 	.word	0x0800287b
 800271c:	3b4a      	subs	r3, #74	; 0x4a
 800271e:	2b1e      	cmp	r3, #30
 8002720:	f200 81a6 	bhi.w	8002a70 <ShowMode+0x474>
 8002724:	a201      	add	r2, pc, #4	; (adr r2, 800272c <ShowMode+0x130>)
 8002726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800272a:	bf00      	nop
 800272c:	080027b7 	.word	0x080027b7
 8002730:	08002a71 	.word	0x08002a71
 8002734:	08002a71 	.word	0x08002a71
 8002738:	08002a71 	.word	0x08002a71
 800273c:	08002a71 	.word	0x08002a71
 8002740:	08002a71 	.word	0x08002a71
 8002744:	08002a71 	.word	0x08002a71
 8002748:	08002a71 	.word	0x08002a71
 800274c:	08002a71 	.word	0x08002a71
 8002750:	08002a71 	.word	0x08002a71
 8002754:	08002a71 	.word	0x08002a71
 8002758:	08002a71 	.word	0x08002a71
 800275c:	08002a71 	.word	0x08002a71
 8002760:	08002a71 	.word	0x08002a71
 8002764:	08002a71 	.word	0x08002a71
 8002768:	08002a71 	.word	0x08002a71
 800276c:	080027c5 	.word	0x080027c5
 8002770:	08002a71 	.word	0x08002a71
 8002774:	08002a71 	.word	0x08002a71
 8002778:	08002a71 	.word	0x08002a71
 800277c:	08002a71 	.word	0x08002a71
 8002780:	08002a71 	.word	0x08002a71
 8002784:	08002a71 	.word	0x08002a71
 8002788:	08002a71 	.word	0x08002a71
 800278c:	080027e1 	.word	0x080027e1
 8002790:	08002a71 	.word	0x08002a71
 8002794:	08002a71 	.word	0x08002a71
 8002798:	08002a71 	.word	0x08002a71
 800279c:	08002a71 	.word	0x08002a71
 80027a0:	08002a71 	.word	0x08002a71
 80027a4:	0800286d 	.word	0x0800286d
		case STABLE:
			ssd1306_WriteString("STABLE", Font_6x8, White);
 80027a8:	4ab4      	ldr	r2, [pc, #720]	; (8002a7c <ShowMode+0x480>)
 80027aa:	2301      	movs	r3, #1
 80027ac:	ca06      	ldmia	r2, {r1, r2}
 80027ae:	48b4      	ldr	r0, [pc, #720]	; (8002a80 <ShowMode+0x484>)
 80027b0:	f7fe fde8 	bl	8001384 <ssd1306_WriteString>
			break;
 80027b4:	e15c      	b.n	8002a70 <ShowMode+0x474>
		case MOVE:
			ssd1306_WriteString("MOVE  ", Font_6x8, White);
 80027b6:	4ab1      	ldr	r2, [pc, #708]	; (8002a7c <ShowMode+0x480>)
 80027b8:	2301      	movs	r3, #1
 80027ba:	ca06      	ldmia	r2, {r1, r2}
 80027bc:	48b1      	ldr	r0, [pc, #708]	; (8002a84 <ShowMode+0x488>)
 80027be:	f7fe fde1 	bl	8001384 <ssd1306_WriteString>
			break;
 80027c2:	e155      	b.n	8002a70 <ShowMode+0x474>
		case ROUND:
			ssd1306_WriteString("ROUND ", Font_6x8, White);
 80027c4:	4aad      	ldr	r2, [pc, #692]	; (8002a7c <ShowMode+0x480>)
 80027c6:	2301      	movs	r3, #1
 80027c8:	ca06      	ldmia	r2, {r1, r2}
 80027ca:	48af      	ldr	r0, [pc, #700]	; (8002a88 <ShowMode+0x48c>)
 80027cc:	f7fe fdda 	bl	8001384 <ssd1306_WriteString>
			break;
 80027d0:	e14e      	b.n	8002a70 <ShowMode+0x474>
		case ONE:
			ssd1306_WriteString("ONE   ", Font_6x8, White);
 80027d2:	4aaa      	ldr	r2, [pc, #680]	; (8002a7c <ShowMode+0x480>)
 80027d4:	2301      	movs	r3, #1
 80027d6:	ca06      	ldmia	r2, {r1, r2}
 80027d8:	48ac      	ldr	r0, [pc, #688]	; (8002a8c <ShowMode+0x490>)
 80027da:	f7fe fdd3 	bl	8001384 <ssd1306_WriteString>
			break;
 80027de:	e147      	b.n	8002a70 <ShowMode+0x474>
		case TWO:
			ssd1306_WriteString("TWO   ", Font_6x8, White);
 80027e0:	4aa6      	ldr	r2, [pc, #664]	; (8002a7c <ShowMode+0x480>)
 80027e2:	2301      	movs	r3, #1
 80027e4:	ca06      	ldmia	r2, {r1, r2}
 80027e6:	48aa      	ldr	r0, [pc, #680]	; (8002a90 <ShowMode+0x494>)
 80027e8:	f7fe fdcc 	bl	8001384 <ssd1306_WriteString>
			break;
 80027ec:	e140      	b.n	8002a70 <ShowMode+0x474>
		case THREE:
			ssd1306_WriteString("THREE ", Font_6x8, White);
 80027ee:	4aa3      	ldr	r2, [pc, #652]	; (8002a7c <ShowMode+0x480>)
 80027f0:	2301      	movs	r3, #1
 80027f2:	ca06      	ldmia	r2, {r1, r2}
 80027f4:	48a7      	ldr	r0, [pc, #668]	; (8002a94 <ShowMode+0x498>)
 80027f6:	f7fe fdc5 	bl	8001384 <ssd1306_WriteString>
			break;
 80027fa:	e139      	b.n	8002a70 <ShowMode+0x474>
		case FOUR:
			ssd1306_WriteString("FOUR  ", Font_6x8, White);
 80027fc:	4a9f      	ldr	r2, [pc, #636]	; (8002a7c <ShowMode+0x480>)
 80027fe:	2301      	movs	r3, #1
 8002800:	ca06      	ldmia	r2, {r1, r2}
 8002802:	48a5      	ldr	r0, [pc, #660]	; (8002a98 <ShowMode+0x49c>)
 8002804:	f7fe fdbe 	bl	8001384 <ssd1306_WriteString>
			break;
 8002808:	e132      	b.n	8002a70 <ShowMode+0x474>
		case FIVE:
			ssd1306_WriteString("FIVE  ", Font_6x8, White);
 800280a:	4a9c      	ldr	r2, [pc, #624]	; (8002a7c <ShowMode+0x480>)
 800280c:	2301      	movs	r3, #1
 800280e:	ca06      	ldmia	r2, {r1, r2}
 8002810:	48a2      	ldr	r0, [pc, #648]	; (8002a9c <ShowMode+0x4a0>)
 8002812:	f7fe fdb7 	bl	8001384 <ssd1306_WriteString>
			break;
 8002816:	e12b      	b.n	8002a70 <ShowMode+0x474>
		case SIX:
			ssd1306_WriteString("SIX   ", Font_6x8, White);
 8002818:	4a98      	ldr	r2, [pc, #608]	; (8002a7c <ShowMode+0x480>)
 800281a:	2301      	movs	r3, #1
 800281c:	ca06      	ldmia	r2, {r1, r2}
 800281e:	48a0      	ldr	r0, [pc, #640]	; (8002aa0 <ShowMode+0x4a4>)
 8002820:	f7fe fdb0 	bl	8001384 <ssd1306_WriteString>
			break;
 8002824:	e124      	b.n	8002a70 <ShowMode+0x474>
		case SEVEN:
			ssd1306_WriteString("SEVEN ", Font_6x8, White);
 8002826:	4a95      	ldr	r2, [pc, #596]	; (8002a7c <ShowMode+0x480>)
 8002828:	2301      	movs	r3, #1
 800282a:	ca06      	ldmia	r2, {r1, r2}
 800282c:	489d      	ldr	r0, [pc, #628]	; (8002aa4 <ShowMode+0x4a8>)
 800282e:	f7fe fda9 	bl	8001384 <ssd1306_WriteString>
			break;
 8002832:	e11d      	b.n	8002a70 <ShowMode+0x474>
		case EIGHT:
			ssd1306_WriteString("EIGHT ", Font_6x8, White);
 8002834:	4a91      	ldr	r2, [pc, #580]	; (8002a7c <ShowMode+0x480>)
 8002836:	2301      	movs	r3, #1
 8002838:	ca06      	ldmia	r2, {r1, r2}
 800283a:	489b      	ldr	r0, [pc, #620]	; (8002aa8 <ShowMode+0x4ac>)
 800283c:	f7fe fda2 	bl	8001384 <ssd1306_WriteString>
			break;
 8002840:	e116      	b.n	8002a70 <ShowMode+0x474>
		case NINE:
			ssd1306_WriteString("NINE  ", Font_6x8, White);
 8002842:	4a8e      	ldr	r2, [pc, #568]	; (8002a7c <ShowMode+0x480>)
 8002844:	2301      	movs	r3, #1
 8002846:	ca06      	ldmia	r2, {r1, r2}
 8002848:	4898      	ldr	r0, [pc, #608]	; (8002aac <ShowMode+0x4b0>)
 800284a:	f7fe fd9b 	bl	8001384 <ssd1306_WriteString>
			break;
 800284e:	e10f      	b.n	8002a70 <ShowMode+0x474>
		case ZERO:
			ssd1306_WriteString("ZERO  ", Font_6x8, White);
 8002850:	4a8a      	ldr	r2, [pc, #552]	; (8002a7c <ShowMode+0x480>)
 8002852:	2301      	movs	r3, #1
 8002854:	ca06      	ldmia	r2, {r1, r2}
 8002856:	4896      	ldr	r0, [pc, #600]	; (8002ab0 <ShowMode+0x4b4>)
 8002858:	f7fe fd94 	bl	8001384 <ssd1306_WriteString>
			break;
 800285c:	e108      	b.n	8002a70 <ShowMode+0x474>
		case DETER:
			ssd1306_WriteString("DETER ", Font_6x8, White);
 800285e:	4a87      	ldr	r2, [pc, #540]	; (8002a7c <ShowMode+0x480>)
 8002860:	2301      	movs	r3, #1
 8002862:	ca06      	ldmia	r2, {r1, r2}
 8002864:	4893      	ldr	r0, [pc, #588]	; (8002ab4 <ShowMode+0x4b8>)
 8002866:	f7fe fd8d 	bl	8001384 <ssd1306_WriteString>
			break;
 800286a:	e101      	b.n	8002a70 <ShowMode+0x474>
		case REPLACE:
			ssd1306_WriteString("REPLACE ", Font_6x8, White);
 800286c:	4a83      	ldr	r2, [pc, #524]	; (8002a7c <ShowMode+0x480>)
 800286e:	2301      	movs	r3, #1
 8002870:	ca06      	ldmia	r2, {r1, r2}
 8002872:	4891      	ldr	r0, [pc, #580]	; (8002ab8 <ShowMode+0x4bc>)
 8002874:	f7fe fd86 	bl	8001384 <ssd1306_WriteString>
			break;
 8002878:	e0fa      	b.n	8002a70 <ShowMode+0x474>
		case CANCEL:
			ssd1306_WriteString("CANCEL", Font_6x8, White);
 800287a:	4a80      	ldr	r2, [pc, #512]	; (8002a7c <ShowMode+0x480>)
 800287c:	2301      	movs	r3, #1
 800287e:	ca06      	ldmia	r2, {r1, r2}
 8002880:	488e      	ldr	r0, [pc, #568]	; (8002abc <ShowMode+0x4c0>)
 8002882:	f7fe fd7f 	bl	8001384 <ssd1306_WriteString>
			break;
 8002886:	e0f3      	b.n	8002a70 <ShowMode+0x474>
		case INIT:
			ssd1306_WriteString("INIT  ", Font_6x8, White);
 8002888:	4a7c      	ldr	r2, [pc, #496]	; (8002a7c <ShowMode+0x480>)
 800288a:	2301      	movs	r3, #1
 800288c:	ca06      	ldmia	r2, {r1, r2}
 800288e:	488c      	ldr	r0, [pc, #560]	; (8002ac0 <ShowMode+0x4c4>)
 8002890:	f7fe fd78 	bl	8001384 <ssd1306_WriteString>
 8002894:	e0ec      	b.n	8002a70 <ShowMode+0x474>
		}
	} else {
		//i0xffMode
		switch (key) {
 8002896:	79fb      	ldrb	r3, [r7, #7]
 8002898:	2be2      	cmp	r3, #226	; 0xe2
 800289a:	d079      	beq.n	8002990 <ShowMode+0x394>
 800289c:	2be2      	cmp	r3, #226	; 0xe2
 800289e:	f300 80e7 	bgt.w	8002a70 <ShowMode+0x474>
 80028a2:	2be0      	cmp	r3, #224	; 0xe0
 80028a4:	f000 80b4 	beq.w	8002a10 <ShowMode+0x414>
 80028a8:	2be0      	cmp	r3, #224	; 0xe0
 80028aa:	f300 80e1 	bgt.w	8002a70 <ShowMode+0x474>
 80028ae:	2bc2      	cmp	r3, #194	; 0xc2
 80028b0:	f000 809e 	beq.w	80029f0 <ShowMode+0x3f4>
 80028b4:	2bc2      	cmp	r3, #194	; 0xc2
 80028b6:	f300 80db 	bgt.w	8002a70 <ShowMode+0x474>
 80028ba:	2ba8      	cmp	r3, #168	; 0xa8
 80028bc:	f000 80b8 	beq.w	8002a30 <ShowMode+0x434>
 80028c0:	2ba8      	cmp	r3, #168	; 0xa8
 80028c2:	f300 80d5 	bgt.w	8002a70 <ShowMode+0x474>
 80028c6:	2ba2      	cmp	r3, #162	; 0xa2
 80028c8:	d042      	beq.n	8002950 <ShowMode+0x354>
 80028ca:	2ba2      	cmp	r3, #162	; 0xa2
 80028cc:	f300 80d0 	bgt.w	8002a70 <ShowMode+0x474>
 80028d0:	2b90      	cmp	r3, #144	; 0x90
 80028d2:	f000 80bd 	beq.w	8002a50 <ShowMode+0x454>
 80028d6:	2b90      	cmp	r3, #144	; 0x90
 80028d8:	f300 80ca 	bgt.w	8002a70 <ShowMode+0x474>
 80028dc:	2b62      	cmp	r3, #98	; 0x62
 80028de:	d047      	beq.n	8002970 <ShowMode+0x374>
 80028e0:	2b62      	cmp	r3, #98	; 0x62
 80028e2:	f300 80c5 	bgt.w	8002a70 <ShowMode+0x474>
 80028e6:	2b5a      	cmp	r3, #90	; 0x5a
 80028e8:	d027      	beq.n	800293a <ShowMode+0x33e>
 80028ea:	2b5a      	cmp	r3, #90	; 0x5a
 80028ec:	f300 80c0 	bgt.w	8002a70 <ShowMode+0x474>
 80028f0:	2b4a      	cmp	r3, #74	; 0x4a
 80028f2:	d017      	beq.n	8002924 <ShowMode+0x328>
 80028f4:	2b4a      	cmp	r3, #74	; 0x4a
 80028f6:	f300 80bb 	bgt.w	8002a70 <ShowMode+0x474>
 80028fa:	2b22      	cmp	r3, #34	; 0x22
 80028fc:	d058      	beq.n	80029b0 <ShowMode+0x3b4>
 80028fe:	2b22      	cmp	r3, #34	; 0x22
 8002900:	f300 80b6 	bgt.w	8002a70 <ShowMode+0x474>
 8002904:	2b02      	cmp	r3, #2
 8002906:	d063      	beq.n	80029d0 <ShowMode+0x3d4>
 8002908:	2b10      	cmp	r3, #16
 800290a:	f040 80b1 	bne.w	8002a70 <ShowMode+0x474>
		case STABLE:

			ssd1306_SetCursor(88, 35);
 800290e:	2123      	movs	r1, #35	; 0x23
 8002910:	2058      	movs	r0, #88	; 0x58
 8002912:	f7fe fd5d 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("STABLE", Font_6x8, White);
 8002916:	4a59      	ldr	r2, [pc, #356]	; (8002a7c <ShowMode+0x480>)
 8002918:	2301      	movs	r3, #1
 800291a:	ca06      	ldmia	r2, {r1, r2}
 800291c:	4858      	ldr	r0, [pc, #352]	; (8002a80 <ShowMode+0x484>)
 800291e:	f7fe fd31 	bl	8001384 <ssd1306_WriteString>
			break;
 8002922:	e0a5      	b.n	8002a70 <ShowMode+0x474>
		case MOVE:
			ssd1306_SetCursor(88, 35);
 8002924:	2123      	movs	r1, #35	; 0x23
 8002926:	2058      	movs	r0, #88	; 0x58
 8002928:	f7fe fd52 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("MOVE  ", Font_6x8, White);
 800292c:	4a53      	ldr	r2, [pc, #332]	; (8002a7c <ShowMode+0x480>)
 800292e:	2301      	movs	r3, #1
 8002930:	ca06      	ldmia	r2, {r1, r2}
 8002932:	4854      	ldr	r0, [pc, #336]	; (8002a84 <ShowMode+0x488>)
 8002934:	f7fe fd26 	bl	8001384 <ssd1306_WriteString>
			break;
 8002938:	e09a      	b.n	8002a70 <ShowMode+0x474>
		case ROUND:
			ssd1306_SetCursor(88, 35);
 800293a:	2123      	movs	r1, #35	; 0x23
 800293c:	2058      	movs	r0, #88	; 0x58
 800293e:	f7fe fd47 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("ROUND ", Font_6x8, White);
 8002942:	4a4e      	ldr	r2, [pc, #312]	; (8002a7c <ShowMode+0x480>)
 8002944:	2301      	movs	r3, #1
 8002946:	ca06      	ldmia	r2, {r1, r2}
 8002948:	484f      	ldr	r0, [pc, #316]	; (8002a88 <ShowMode+0x48c>)
 800294a:	f7fe fd1b 	bl	8001384 <ssd1306_WriteString>
			break;
 800294e:	e08f      	b.n	8002a70 <ShowMode+0x474>
		case ONE:
			ssd1306_SetCursor(83 + 8 * i, 44);
 8002950:	79bb      	ldrb	r3, [r7, #6]
 8002952:	00db      	lsls	r3, r3, #3
 8002954:	b2db      	uxtb	r3, r3
 8002956:	3353      	adds	r3, #83	; 0x53
 8002958:	b2db      	uxtb	r3, r3
 800295a:	212c      	movs	r1, #44	; 0x2c
 800295c:	4618      	mov	r0, r3
 800295e:	f7fe fd37 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("1", Font_6x8, White);
 8002962:	4a46      	ldr	r2, [pc, #280]	; (8002a7c <ShowMode+0x480>)
 8002964:	2301      	movs	r3, #1
 8002966:	ca06      	ldmia	r2, {r1, r2}
 8002968:	4856      	ldr	r0, [pc, #344]	; (8002ac4 <ShowMode+0x4c8>)
 800296a:	f7fe fd0b 	bl	8001384 <ssd1306_WriteString>
			break;
 800296e:	e07f      	b.n	8002a70 <ShowMode+0x474>
		case TWO:
			ssd1306_SetCursor(83 + 8 * i, 44);
 8002970:	79bb      	ldrb	r3, [r7, #6]
 8002972:	00db      	lsls	r3, r3, #3
 8002974:	b2db      	uxtb	r3, r3
 8002976:	3353      	adds	r3, #83	; 0x53
 8002978:	b2db      	uxtb	r3, r3
 800297a:	212c      	movs	r1, #44	; 0x2c
 800297c:	4618      	mov	r0, r3
 800297e:	f7fe fd27 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("2", Font_6x8, White);
 8002982:	4a3e      	ldr	r2, [pc, #248]	; (8002a7c <ShowMode+0x480>)
 8002984:	2301      	movs	r3, #1
 8002986:	ca06      	ldmia	r2, {r1, r2}
 8002988:	484f      	ldr	r0, [pc, #316]	; (8002ac8 <ShowMode+0x4cc>)
 800298a:	f7fe fcfb 	bl	8001384 <ssd1306_WriteString>
			break;
 800298e:	e06f      	b.n	8002a70 <ShowMode+0x474>
		case THREE:
			ssd1306_SetCursor(83 + 8 * i, 44);
 8002990:	79bb      	ldrb	r3, [r7, #6]
 8002992:	00db      	lsls	r3, r3, #3
 8002994:	b2db      	uxtb	r3, r3
 8002996:	3353      	adds	r3, #83	; 0x53
 8002998:	b2db      	uxtb	r3, r3
 800299a:	212c      	movs	r1, #44	; 0x2c
 800299c:	4618      	mov	r0, r3
 800299e:	f7fe fd17 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("3", Font_6x8, White);
 80029a2:	4a36      	ldr	r2, [pc, #216]	; (8002a7c <ShowMode+0x480>)
 80029a4:	2301      	movs	r3, #1
 80029a6:	ca06      	ldmia	r2, {r1, r2}
 80029a8:	4848      	ldr	r0, [pc, #288]	; (8002acc <ShowMode+0x4d0>)
 80029aa:	f7fe fceb 	bl	8001384 <ssd1306_WriteString>
			break;
 80029ae:	e05f      	b.n	8002a70 <ShowMode+0x474>
		case FOUR:
			ssd1306_SetCursor(83 + 8 * i, 44);
 80029b0:	79bb      	ldrb	r3, [r7, #6]
 80029b2:	00db      	lsls	r3, r3, #3
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	3353      	adds	r3, #83	; 0x53
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	212c      	movs	r1, #44	; 0x2c
 80029bc:	4618      	mov	r0, r3
 80029be:	f7fe fd07 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("4", Font_6x8, White);
 80029c2:	4a2e      	ldr	r2, [pc, #184]	; (8002a7c <ShowMode+0x480>)
 80029c4:	2301      	movs	r3, #1
 80029c6:	ca06      	ldmia	r2, {r1, r2}
 80029c8:	4841      	ldr	r0, [pc, #260]	; (8002ad0 <ShowMode+0x4d4>)
 80029ca:	f7fe fcdb 	bl	8001384 <ssd1306_WriteString>
			break;
 80029ce:	e04f      	b.n	8002a70 <ShowMode+0x474>
		case FIVE:
			ssd1306_SetCursor(83 + 8 * i, 44);
 80029d0:	79bb      	ldrb	r3, [r7, #6]
 80029d2:	00db      	lsls	r3, r3, #3
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	3353      	adds	r3, #83	; 0x53
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	212c      	movs	r1, #44	; 0x2c
 80029dc:	4618      	mov	r0, r3
 80029de:	f7fe fcf7 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("5", Font_6x8, White);
 80029e2:	4a26      	ldr	r2, [pc, #152]	; (8002a7c <ShowMode+0x480>)
 80029e4:	2301      	movs	r3, #1
 80029e6:	ca06      	ldmia	r2, {r1, r2}
 80029e8:	483a      	ldr	r0, [pc, #232]	; (8002ad4 <ShowMode+0x4d8>)
 80029ea:	f7fe fccb 	bl	8001384 <ssd1306_WriteString>
			break;
 80029ee:	e03f      	b.n	8002a70 <ShowMode+0x474>
		case SIX:
			ssd1306_SetCursor(83 + 8 * i, 44);
 80029f0:	79bb      	ldrb	r3, [r7, #6]
 80029f2:	00db      	lsls	r3, r3, #3
 80029f4:	b2db      	uxtb	r3, r3
 80029f6:	3353      	adds	r3, #83	; 0x53
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	212c      	movs	r1, #44	; 0x2c
 80029fc:	4618      	mov	r0, r3
 80029fe:	f7fe fce7 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("6", Font_6x8, White);
 8002a02:	4a1e      	ldr	r2, [pc, #120]	; (8002a7c <ShowMode+0x480>)
 8002a04:	2301      	movs	r3, #1
 8002a06:	ca06      	ldmia	r2, {r1, r2}
 8002a08:	4833      	ldr	r0, [pc, #204]	; (8002ad8 <ShowMode+0x4dc>)
 8002a0a:	f7fe fcbb 	bl	8001384 <ssd1306_WriteString>
			break;
 8002a0e:	e02f      	b.n	8002a70 <ShowMode+0x474>
		case SEVEN:
			ssd1306_SetCursor(83 + 8 * i, 44);
 8002a10:	79bb      	ldrb	r3, [r7, #6]
 8002a12:	00db      	lsls	r3, r3, #3
 8002a14:	b2db      	uxtb	r3, r3
 8002a16:	3353      	adds	r3, #83	; 0x53
 8002a18:	b2db      	uxtb	r3, r3
 8002a1a:	212c      	movs	r1, #44	; 0x2c
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f7fe fcd7 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("7", Font_6x8, White);
 8002a22:	4a16      	ldr	r2, [pc, #88]	; (8002a7c <ShowMode+0x480>)
 8002a24:	2301      	movs	r3, #1
 8002a26:	ca06      	ldmia	r2, {r1, r2}
 8002a28:	482c      	ldr	r0, [pc, #176]	; (8002adc <ShowMode+0x4e0>)
 8002a2a:	f7fe fcab 	bl	8001384 <ssd1306_WriteString>
			break;
 8002a2e:	e01f      	b.n	8002a70 <ShowMode+0x474>
		case EIGHT:
			ssd1306_SetCursor(83 + 8 * i, 44);
 8002a30:	79bb      	ldrb	r3, [r7, #6]
 8002a32:	00db      	lsls	r3, r3, #3
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	3353      	adds	r3, #83	; 0x53
 8002a38:	b2db      	uxtb	r3, r3
 8002a3a:	212c      	movs	r1, #44	; 0x2c
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f7fe fcc7 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("8", Font_6x8, White);
 8002a42:	4a0e      	ldr	r2, [pc, #56]	; (8002a7c <ShowMode+0x480>)
 8002a44:	2301      	movs	r3, #1
 8002a46:	ca06      	ldmia	r2, {r1, r2}
 8002a48:	4825      	ldr	r0, [pc, #148]	; (8002ae0 <ShowMode+0x4e4>)
 8002a4a:	f7fe fc9b 	bl	8001384 <ssd1306_WriteString>
			break;
 8002a4e:	e00f      	b.n	8002a70 <ShowMode+0x474>
		case NINE:
			ssd1306_SetCursor(83 + 8 * i, 44);
 8002a50:	79bb      	ldrb	r3, [r7, #6]
 8002a52:	00db      	lsls	r3, r3, #3
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	3353      	adds	r3, #83	; 0x53
 8002a58:	b2db      	uxtb	r3, r3
 8002a5a:	212c      	movs	r1, #44	; 0x2c
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f7fe fcb7 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("9", Font_6x8, White);
 8002a62:	4a06      	ldr	r2, [pc, #24]	; (8002a7c <ShowMode+0x480>)
 8002a64:	2301      	movs	r3, #1
 8002a66:	ca06      	ldmia	r2, {r1, r2}
 8002a68:	481e      	ldr	r0, [pc, #120]	; (8002ae4 <ShowMode+0x4e8>)
 8002a6a:	f7fe fc8b 	bl	8001384 <ssd1306_WriteString>
			break;
 8002a6e:	bf00      	nop
		}
	}
	ssd1306_UpdateScreen();
 8002a70:	f7fe fb78 	bl	8001164 <ssd1306_UpdateScreen>
}
 8002a74:	bf00      	nop
 8002a76:	3708      	adds	r7, #8
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}
 8002a7c:	20000000 	.word	0x20000000
 8002a80:	0800d5bc 	.word	0x0800d5bc
 8002a84:	0800d5c4 	.word	0x0800d5c4
 8002a88:	0800d5cc 	.word	0x0800d5cc
 8002a8c:	0800d5d4 	.word	0x0800d5d4
 8002a90:	0800d5dc 	.word	0x0800d5dc
 8002a94:	0800d5e4 	.word	0x0800d5e4
 8002a98:	0800d5ec 	.word	0x0800d5ec
 8002a9c:	0800d5f4 	.word	0x0800d5f4
 8002aa0:	0800d5fc 	.word	0x0800d5fc
 8002aa4:	0800d604 	.word	0x0800d604
 8002aa8:	0800d60c 	.word	0x0800d60c
 8002aac:	0800d614 	.word	0x0800d614
 8002ab0:	0800d61c 	.word	0x0800d61c
 8002ab4:	0800d624 	.word	0x0800d624
 8002ab8:	0800d62c 	.word	0x0800d62c
 8002abc:	0800d638 	.word	0x0800d638
 8002ac0:	0800d640 	.word	0x0800d640
 8002ac4:	0800d648 	.word	0x0800d648
 8002ac8:	0800d64c 	.word	0x0800d64c
 8002acc:	0800d650 	.word	0x0800d650
 8002ad0:	0800d654 	.word	0x0800d654
 8002ad4:	0800d658 	.word	0x0800d658
 8002ad8:	0800d65c 	.word	0x0800d65c
 8002adc:	0800d660 	.word	0x0800d660
 8002ae0:	0800d664 	.word	0x0800d664
 8002ae4:	0800d668 	.word	0x0800d668

08002ae8 <ModeStable>:

//1
void ModeStable(void) {
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	af00      	add	r7, sp, #0
	//
	GetSetPosi(SetPosi, Mode[1]);
 8002aec:	4b22      	ldr	r3, [pc, #136]	; (8002b78 <ModeStable+0x90>)
 8002aee:	785b      	ldrb	r3, [r3, #1]
 8002af0:	4619      	mov	r1, r3
 8002af2:	4822      	ldr	r0, [pc, #136]	; (8002b7c <ModeStable+0x94>)
 8002af4:	f7ff fc12 	bl	800231c <GetSetPosi>
	//PID
	ChaSetPosi(&pid_X, SetPosi[0]);
 8002af8:	4b20      	ldr	r3, [pc, #128]	; (8002b7c <ModeStable+0x94>)
 8002afa:	881b      	ldrh	r3, [r3, #0]
 8002afc:	4619      	mov	r1, r3
 8002afe:	4820      	ldr	r0, [pc, #128]	; (8002b80 <ModeStable+0x98>)
 8002b00:	f7ff f8d4 	bl	8001cac <ChaSetPosi>
	ChaSetPosi(&pid_Y, SetPosi[1]);
 8002b04:	4b1d      	ldr	r3, [pc, #116]	; (8002b7c <ModeStable+0x94>)
 8002b06:	885b      	ldrh	r3, [r3, #2]
 8002b08:	4619      	mov	r1, r3
 8002b0a:	481e      	ldr	r0, [pc, #120]	; (8002b84 <ModeStable+0x9c>)
 8002b0c:	f7ff f8ce 	bl	8001cac <ChaSetPosi>

	//,
	ballSpeed();
 8002b10:	f7ff fb32 	bl	8002178 <ballSpeed>
	//pidX,Y
	//0X,1Y
	PID_Calc(&pid_X, coordinate_XY[i][0], speedX);
 8002b14:	4b1c      	ldr	r3, [pc, #112]	; (8002b88 <ModeStable+0xa0>)
 8002b16:	781b      	ldrb	r3, [r3, #0]
 8002b18:	461a      	mov	r2, r3
 8002b1a:	4b1c      	ldr	r3, [pc, #112]	; (8002b8c <ModeStable+0xa4>)
 8002b1c:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8002b20:	4a1b      	ldr	r2, [pc, #108]	; (8002b90 <ModeStable+0xa8>)
 8002b22:	edd2 7a00 	vldr	s15, [r2]
 8002b26:	eeb0 0a67 	vmov.f32	s0, s15
 8002b2a:	4619      	mov	r1, r3
 8002b2c:	4814      	ldr	r0, [pc, #80]	; (8002b80 <ModeStable+0x98>)
 8002b2e:	f7fe ffaf 	bl	8001a90 <PID_Calc>
	PID_Calc(&pid_Y, coordinate_XY[i][1], speedY);
 8002b32:	4b15      	ldr	r3, [pc, #84]	; (8002b88 <ModeStable+0xa0>)
 8002b34:	781b      	ldrb	r3, [r3, #0]
 8002b36:	4a15      	ldr	r2, [pc, #84]	; (8002b8c <ModeStable+0xa4>)
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	4413      	add	r3, r2
 8002b3c:	885b      	ldrh	r3, [r3, #2]
 8002b3e:	4a15      	ldr	r2, [pc, #84]	; (8002b94 <ModeStable+0xac>)
 8002b40:	edd2 7a00 	vldr	s15, [r2]
 8002b44:	eeb0 0a67 	vmov.f32	s0, s15
 8002b48:	4619      	mov	r1, r3
 8002b4a:	480e      	ldr	r0, [pc, #56]	; (8002b84 <ModeStable+0x9c>)
 8002b4c:	f7fe ffa0 	bl	8001a90 <PID_Calc>
	PCA9685_SetServoAngle(0, pid_X.angle);
 8002b50:	4b0b      	ldr	r3, [pc, #44]	; (8002b80 <ModeStable+0x98>)
 8002b52:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002b56:	eeb0 0a67 	vmov.f32	s0, s15
 8002b5a:	2000      	movs	r0, #0
 8002b5c:	f7fe fedc 	bl	8001918 <PCA9685_SetServoAngle>
	PCA9685_SetServoAngle(1, pid_Y.angle);
 8002b60:	4b08      	ldr	r3, [pc, #32]	; (8002b84 <ModeStable+0x9c>)
 8002b62:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002b66:	eeb0 0a67 	vmov.f32	s0, s15
 8002b6a:	2001      	movs	r0, #1
 8002b6c:	f7fe fed4 	bl	8001918 <PCA9685_SetServoAngle>

	//LCD
	ShowString();
 8002b70:	f7ff fc4a 	bl	8002408 <ShowString>
}
 8002b74:	bf00      	nop
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	200007c4 	.word	0x200007c4
 8002b7c:	2000081c 	.word	0x2000081c
 8002b80:	2000082c 	.word	0x2000082c
 8002b84:	200007e4 	.word	0x200007e4
 8002b88:	200007ca 	.word	0x200007ca
 8002b8c:	20000744 	.word	0x20000744
 8002b90:	20000820 	.word	0x20000820
 8002b94:	200008cc 	.word	0x200008cc

08002b98 <ModeMove>:

//2
void ModeMove(void) {
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b082      	sub	sp, #8
 8002b9c:	af00      	add	r7, sp, #0
	uint8_t count = 0;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	71fb      	strb	r3, [r7, #7]
	static uint8_t isTim = 0;  //isTim1
	while (Mode[count] != 0) {
 8002ba2:	e002      	b.n	8002baa <ModeMove+0x12>
		count++;
 8002ba4:	79fb      	ldrb	r3, [r7, #7]
 8002ba6:	3301      	adds	r3, #1
 8002ba8:	71fb      	strb	r3, [r7, #7]
	while (Mode[count] != 0) {
 8002baa:	79fb      	ldrb	r3, [r7, #7]
 8002bac:	4a6d      	ldr	r2, [pc, #436]	; (8002d64 <ModeMove+0x1cc>)
 8002bae:	5cd3      	ldrb	r3, [r2, r3]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d1f7      	bne.n	8002ba4 <ModeMove+0xc>
	}

	for (uint8_t i = 1; i < count;) {
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	71bb      	strb	r3, [r7, #6]
 8002bb8:	e0c9      	b.n	8002d4e <ModeMove+0x1b6>

		//
		GetSetPosi(SetPosi, Mode[i]);
 8002bba:	79bb      	ldrb	r3, [r7, #6]
 8002bbc:	4a69      	ldr	r2, [pc, #420]	; (8002d64 <ModeMove+0x1cc>)
 8002bbe:	5cd3      	ldrb	r3, [r2, r3]
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	4869      	ldr	r0, [pc, #420]	; (8002d68 <ModeMove+0x1d0>)
 8002bc4:	f7ff fbaa 	bl	800231c <GetSetPosi>
		ChaSetPosi(&pid_X, SetPosi[0]);
 8002bc8:	4b67      	ldr	r3, [pc, #412]	; (8002d68 <ModeMove+0x1d0>)
 8002bca:	881b      	ldrh	r3, [r3, #0]
 8002bcc:	4619      	mov	r1, r3
 8002bce:	4867      	ldr	r0, [pc, #412]	; (8002d6c <ModeMove+0x1d4>)
 8002bd0:	f7ff f86c 	bl	8001cac <ChaSetPosi>
		ChaSetPosi(&pid_Y, SetPosi[1]);
 8002bd4:	4b64      	ldr	r3, [pc, #400]	; (8002d68 <ModeMove+0x1d0>)
 8002bd6:	885b      	ldrh	r3, [r3, #2]
 8002bd8:	4619      	mov	r1, r3
 8002bda:	4865      	ldr	r0, [pc, #404]	; (8002d70 <ModeMove+0x1d8>)
 8002bdc:	f7ff f866 	bl	8001cac <ChaSetPosi>

		//,
		ballSpeed();
 8002be0:	f7ff faca 	bl	8002178 <ballSpeed>
		//i==12s
		if (i == 1) {
 8002be4:	79bb      	ldrb	r3, [r7, #6]
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d13e      	bne.n	8002c68 <ModeMove+0xd0>
			if (isTim == 0) { //isTim1
 8002bea:	4b62      	ldr	r3, [pc, #392]	; (8002d74 <ModeMove+0x1dc>)
 8002bec:	781b      	ldrb	r3, [r3, #0]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d110      	bne.n	8002c14 <ModeMove+0x7c>
				if (distance <= 30) {  //30
 8002bf2:	4b61      	ldr	r3, [pc, #388]	; (8002d78 <ModeMove+0x1e0>)
 8002bf4:	edd3 7a00 	vldr	s15, [r3]
 8002bf8:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002bfc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c04:	d876      	bhi.n	8002cf4 <ModeMove+0x15c>
					HAL_TIM_Base_Start(&htim2);
 8002c06:	485d      	ldr	r0, [pc, #372]	; (8002d7c <ModeMove+0x1e4>)
 8002c08:	f004 fb8c 	bl	8007324 <HAL_TIM_Base_Start>
					isTim = 1; //isTim1
 8002c0c:	4b59      	ldr	r3, [pc, #356]	; (8002d74 <ModeMove+0x1dc>)
 8002c0e:	2201      	movs	r2, #1
 8002c10:	701a      	strb	r2, [r3, #0]
 8002c12:	e06f      	b.n	8002cf4 <ModeMove+0x15c>
				}
			} else {
				if (distance > 30) {  //30
 8002c14:	4b58      	ldr	r3, [pc, #352]	; (8002d78 <ModeMove+0x1e0>)
 8002c16:	edd3 7a00 	vldr	s15, [r3]
 8002c1a:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002c1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c26:	dd0a      	ble.n	8002c3e <ModeMove+0xa6>
					isTim = 0;
 8002c28:	4b52      	ldr	r3, [pc, #328]	; (8002d74 <ModeMove+0x1dc>)
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	701a      	strb	r2, [r3, #0]
					HAL_TIM_Base_Stop(&htim2);
 8002c2e:	4853      	ldr	r0, [pc, #332]	; (8002d7c <ModeMove+0x1e4>)
 8002c30:	f004 fbe0 	bl	80073f4 <HAL_TIM_Base_Stop>
					__HAL_TIM_SET_COUNTER(&htim2, 0);  //
 8002c34:	4b51      	ldr	r3, [pc, #324]	; (8002d7c <ModeMove+0x1e4>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	625a      	str	r2, [r3, #36]	; 0x24
 8002c3c:	e05a      	b.n	8002cf4 <ModeMove+0x15c>
				} else if (__HAL_TIM_GET_COUNTER(&htim2) >= 30000) { //303s
 8002c3e:	4b4f      	ldr	r3, [pc, #316]	; (8002d7c <ModeMove+0x1e4>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c44:	f247 522f 	movw	r2, #29999	; 0x752f
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d953      	bls.n	8002cf4 <ModeMove+0x15c>
					i++;	//i
 8002c4c:	79bb      	ldrb	r3, [r7, #6]
 8002c4e:	3301      	adds	r3, #1
 8002c50:	71bb      	strb	r3, [r7, #6]
					isTim = 0;
 8002c52:	4b48      	ldr	r3, [pc, #288]	; (8002d74 <ModeMove+0x1dc>)
 8002c54:	2200      	movs	r2, #0
 8002c56:	701a      	strb	r2, [r3, #0]
					HAL_TIM_Base_Stop(&htim2);
 8002c58:	4848      	ldr	r0, [pc, #288]	; (8002d7c <ModeMove+0x1e4>)
 8002c5a:	f004 fbcb 	bl	80073f4 <HAL_TIM_Base_Stop>
					__HAL_TIM_SET_COUNTER(&htim2, 0);
 8002c5e:	4b47      	ldr	r3, [pc, #284]	; (8002d7c <ModeMove+0x1e4>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	2200      	movs	r2, #0
 8002c64:	625a      	str	r2, [r3, #36]	; 0x24
 8002c66:	e045      	b.n	8002cf4 <ModeMove+0x15c>
				}
			}
		} else if (i > 1 || i < count - 1) { //0.5s
 8002c68:	79bb      	ldrb	r3, [r7, #6]
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d804      	bhi.n	8002c78 <ModeMove+0xe0>
 8002c6e:	79ba      	ldrb	r2, [r7, #6]
 8002c70:	79fb      	ldrb	r3, [r7, #7]
 8002c72:	3b01      	subs	r3, #1
 8002c74:	429a      	cmp	r2, r3
 8002c76:	da3d      	bge.n	8002cf4 <ModeMove+0x15c>
			if (isTim == 0) {  //
 8002c78:	4b3e      	ldr	r3, [pc, #248]	; (8002d74 <ModeMove+0x1dc>)
 8002c7a:	781b      	ldrb	r3, [r3, #0]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d110      	bne.n	8002ca2 <ModeMove+0x10a>
				if (distance <= 30) {
 8002c80:	4b3d      	ldr	r3, [pc, #244]	; (8002d78 <ModeMove+0x1e0>)
 8002c82:	edd3 7a00 	vldr	s15, [r3]
 8002c86:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002c8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c92:	d82f      	bhi.n	8002cf4 <ModeMove+0x15c>
					HAL_TIM_Base_Start(&htim2);
 8002c94:	4839      	ldr	r0, [pc, #228]	; (8002d7c <ModeMove+0x1e4>)
 8002c96:	f004 fb45 	bl	8007324 <HAL_TIM_Base_Start>
					isTim = 1;
 8002c9a:	4b36      	ldr	r3, [pc, #216]	; (8002d74 <ModeMove+0x1dc>)
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	701a      	strb	r2, [r3, #0]
 8002ca0:	e028      	b.n	8002cf4 <ModeMove+0x15c>
				}
			} else {
				if (distance > 30) {
 8002ca2:	4b35      	ldr	r3, [pc, #212]	; (8002d78 <ModeMove+0x1e0>)
 8002ca4:	edd3 7a00 	vldr	s15, [r3]
 8002ca8:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002cac:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cb4:	dd0a      	ble.n	8002ccc <ModeMove+0x134>
					isTim = 1;
 8002cb6:	4b2f      	ldr	r3, [pc, #188]	; (8002d74 <ModeMove+0x1dc>)
 8002cb8:	2201      	movs	r2, #1
 8002cba:	701a      	strb	r2, [r3, #0]
					HAL_TIM_Base_Stop(&htim2);
 8002cbc:	482f      	ldr	r0, [pc, #188]	; (8002d7c <ModeMove+0x1e4>)
 8002cbe:	f004 fb99 	bl	80073f4 <HAL_TIM_Base_Stop>
					__HAL_TIM_SET_COUNTER(&htim2, 0);
 8002cc2:	4b2e      	ldr	r3, [pc, #184]	; (8002d7c <ModeMove+0x1e4>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	625a      	str	r2, [r3, #36]	; 0x24
 8002cca:	e013      	b.n	8002cf4 <ModeMove+0x15c>
				} else if (__HAL_TIM_GET_COUNTER(&htim2) >= 5000) {
 8002ccc:	4b2b      	ldr	r3, [pc, #172]	; (8002d7c <ModeMove+0x1e4>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd2:	f241 3287 	movw	r2, #4999	; 0x1387
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d90c      	bls.n	8002cf4 <ModeMove+0x15c>
					i++;
 8002cda:	79bb      	ldrb	r3, [r7, #6]
 8002cdc:	3301      	adds	r3, #1
 8002cde:	71bb      	strb	r3, [r7, #6]
					isTim = 1;
 8002ce0:	4b24      	ldr	r3, [pc, #144]	; (8002d74 <ModeMove+0x1dc>)
 8002ce2:	2201      	movs	r2, #1
 8002ce4:	701a      	strb	r2, [r3, #0]
					HAL_TIM_Base_Stop(&htim2);
 8002ce6:	4825      	ldr	r0, [pc, #148]	; (8002d7c <ModeMove+0x1e4>)
 8002ce8:	f004 fb84 	bl	80073f4 <HAL_TIM_Base_Stop>
					__HAL_TIM_SET_COUNTER(&htim2, 0);
 8002cec:	4b23      	ldr	r3, [pc, #140]	; (8002d7c <ModeMove+0x1e4>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	625a      	str	r2, [r3, #36]	; 0x24
			}
		}

		//pidX,Y
		//0X,1Y
		PID_Calc(&pid_X, coordinate_XY[i][0], speedX);
 8002cf4:	79bb      	ldrb	r3, [r7, #6]
 8002cf6:	4a22      	ldr	r2, [pc, #136]	; (8002d80 <ModeMove+0x1e8>)
 8002cf8:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8002cfc:	4a21      	ldr	r2, [pc, #132]	; (8002d84 <ModeMove+0x1ec>)
 8002cfe:	edd2 7a00 	vldr	s15, [r2]
 8002d02:	eeb0 0a67 	vmov.f32	s0, s15
 8002d06:	4619      	mov	r1, r3
 8002d08:	4818      	ldr	r0, [pc, #96]	; (8002d6c <ModeMove+0x1d4>)
 8002d0a:	f7fe fec1 	bl	8001a90 <PID_Calc>
		PID_Calc(&pid_Y, coordinate_XY[i][1], speedY);
 8002d0e:	79bb      	ldrb	r3, [r7, #6]
 8002d10:	4a1b      	ldr	r2, [pc, #108]	; (8002d80 <ModeMove+0x1e8>)
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	4413      	add	r3, r2
 8002d16:	885b      	ldrh	r3, [r3, #2]
 8002d18:	4a1b      	ldr	r2, [pc, #108]	; (8002d88 <ModeMove+0x1f0>)
 8002d1a:	edd2 7a00 	vldr	s15, [r2]
 8002d1e:	eeb0 0a67 	vmov.f32	s0, s15
 8002d22:	4619      	mov	r1, r3
 8002d24:	4812      	ldr	r0, [pc, #72]	; (8002d70 <ModeMove+0x1d8>)
 8002d26:	f7fe feb3 	bl	8001a90 <PID_Calc>
		PCA9685_SetServoAngle(0, pid_X.angle);
 8002d2a:	4b10      	ldr	r3, [pc, #64]	; (8002d6c <ModeMove+0x1d4>)
 8002d2c:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002d30:	eeb0 0a67 	vmov.f32	s0, s15
 8002d34:	2000      	movs	r0, #0
 8002d36:	f7fe fdef 	bl	8001918 <PCA9685_SetServoAngle>
		PCA9685_SetServoAngle(1, pid_Y.angle);
 8002d3a:	4b0d      	ldr	r3, [pc, #52]	; (8002d70 <ModeMove+0x1d8>)
 8002d3c:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002d40:	eeb0 0a67 	vmov.f32	s0, s15
 8002d44:	2001      	movs	r0, #1
 8002d46:	f7fe fde7 	bl	8001918 <PCA9685_SetServoAngle>

		ShowString();
 8002d4a:	f7ff fb5d 	bl	8002408 <ShowString>
	for (uint8_t i = 1; i < count;) {
 8002d4e:	79ba      	ldrb	r2, [r7, #6]
 8002d50:	79fb      	ldrb	r3, [r7, #7]
 8002d52:	429a      	cmp	r2, r3
 8002d54:	f4ff af31 	bcc.w	8002bba <ModeMove+0x22>
	}
}
 8002d58:	bf00      	nop
 8002d5a:	bf00      	nop
 8002d5c:	3708      	adds	r7, #8
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	bf00      	nop
 8002d64:	200007c4 	.word	0x200007c4
 8002d68:	2000081c 	.word	0x2000081c
 8002d6c:	2000082c 	.word	0x2000082c
 8002d70:	200007e4 	.word	0x200007e4
 8002d74:	200007cb 	.word	0x200007cb
 8002d78:	20000824 	.word	0x20000824
 8002d7c:	20000a54 	.word	0x20000a54
 8002d80:	20000744 	.word	0x20000744
 8002d84:	20000820 	.word	0x20000820
 8002d88:	200008cc 	.word	0x200008cc

08002d8c <ModeRound>:

//3
void ModeRound(void) {
 8002d8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d8e:	b083      	sub	sp, #12
 8002d90:	af00      	add	r7, sp, #0
	//
	uint16_t radius = 100;   //100
 8002d92:	2364      	movs	r3, #100	; 0x64
 8002d94:	80bb      	strh	r3, [r7, #4]
	uint8_t zita = 0;      //0
 8002d96:	2300      	movs	r3, #0
 8002d98:	71fb      	strb	r3, [r7, #7]

	while (1) {
		//
		GetSetPosi(SetPosi, Mode[1]);
 8002d9a:	4b4d      	ldr	r3, [pc, #308]	; (8002ed0 <ModeRound+0x144>)
 8002d9c:	785b      	ldrb	r3, [r3, #1]
 8002d9e:	4619      	mov	r1, r3
 8002da0:	484c      	ldr	r0, [pc, #304]	; (8002ed4 <ModeRound+0x148>)
 8002da2:	f7ff fabb 	bl	800231c <GetSetPosi>
		//
		SetPosi[0] += (uint16_t) (radius * cos(zita));
 8002da6:	4b4b      	ldr	r3, [pc, #300]	; (8002ed4 <ModeRound+0x148>)
 8002da8:	881e      	ldrh	r6, [r3, #0]
 8002daa:	88bb      	ldrh	r3, [r7, #4]
 8002dac:	4618      	mov	r0, r3
 8002dae:	f7fd fbb9 	bl	8000524 <__aeabi_i2d>
 8002db2:	4604      	mov	r4, r0
 8002db4:	460d      	mov	r5, r1
 8002db6:	79fb      	ldrb	r3, [r7, #7]
 8002db8:	4618      	mov	r0, r3
 8002dba:	f7fd fba3 	bl	8000504 <__aeabi_ui2d>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	460b      	mov	r3, r1
 8002dc2:	ec43 2b10 	vmov	d0, r2, r3
 8002dc6:	f009 fa0f 	bl	800c1e8 <cos>
 8002dca:	ec53 2b10 	vmov	r2, r3, d0
 8002dce:	4620      	mov	r0, r4
 8002dd0:	4629      	mov	r1, r5
 8002dd2:	f7fd fc11 	bl	80005f8 <__aeabi_dmul>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	460b      	mov	r3, r1
 8002dda:	4610      	mov	r0, r2
 8002ddc:	4619      	mov	r1, r3
 8002dde:	f7fd fee3 	bl	8000ba8 <__aeabi_d2uiz>
 8002de2:	4603      	mov	r3, r0
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	4433      	add	r3, r6
 8002de8:	b29a      	uxth	r2, r3
 8002dea:	4b3a      	ldr	r3, [pc, #232]	; (8002ed4 <ModeRound+0x148>)
 8002dec:	801a      	strh	r2, [r3, #0]
		SetPosi[1] += (uint16_t) (radius * sin(zita));
 8002dee:	4b39      	ldr	r3, [pc, #228]	; (8002ed4 <ModeRound+0x148>)
 8002df0:	885e      	ldrh	r6, [r3, #2]
 8002df2:	88bb      	ldrh	r3, [r7, #4]
 8002df4:	4618      	mov	r0, r3
 8002df6:	f7fd fb95 	bl	8000524 <__aeabi_i2d>
 8002dfa:	4604      	mov	r4, r0
 8002dfc:	460d      	mov	r5, r1
 8002dfe:	79fb      	ldrb	r3, [r7, #7]
 8002e00:	4618      	mov	r0, r3
 8002e02:	f7fd fb7f 	bl	8000504 <__aeabi_ui2d>
 8002e06:	4602      	mov	r2, r0
 8002e08:	460b      	mov	r3, r1
 8002e0a:	ec43 2b10 	vmov	d0, r2, r3
 8002e0e:	f009 fac7 	bl	800c3a0 <sin>
 8002e12:	ec53 2b10 	vmov	r2, r3, d0
 8002e16:	4620      	mov	r0, r4
 8002e18:	4629      	mov	r1, r5
 8002e1a:	f7fd fbed 	bl	80005f8 <__aeabi_dmul>
 8002e1e:	4602      	mov	r2, r0
 8002e20:	460b      	mov	r3, r1
 8002e22:	4610      	mov	r0, r2
 8002e24:	4619      	mov	r1, r3
 8002e26:	f7fd febf 	bl	8000ba8 <__aeabi_d2uiz>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	b29b      	uxth	r3, r3
 8002e2e:	4433      	add	r3, r6
 8002e30:	b29a      	uxth	r2, r3
 8002e32:	4b28      	ldr	r3, [pc, #160]	; (8002ed4 <ModeRound+0x148>)
 8002e34:	805a      	strh	r2, [r3, #2]

		//PID
		ChaSetPosi(&pid_X, SetPosi[0]);
 8002e36:	4b27      	ldr	r3, [pc, #156]	; (8002ed4 <ModeRound+0x148>)
 8002e38:	881b      	ldrh	r3, [r3, #0]
 8002e3a:	4619      	mov	r1, r3
 8002e3c:	4826      	ldr	r0, [pc, #152]	; (8002ed8 <ModeRound+0x14c>)
 8002e3e:	f7fe ff35 	bl	8001cac <ChaSetPosi>
		ChaSetPosi(&pid_Y, SetPosi[1]);
 8002e42:	4b24      	ldr	r3, [pc, #144]	; (8002ed4 <ModeRound+0x148>)
 8002e44:	885b      	ldrh	r3, [r3, #2]
 8002e46:	4619      	mov	r1, r3
 8002e48:	4824      	ldr	r0, [pc, #144]	; (8002edc <ModeRound+0x150>)
 8002e4a:	f7fe ff2f 	bl	8001cac <ChaSetPosi>

		//,
		ballSpeed();
 8002e4e:	f7ff f993 	bl	8002178 <ballSpeed>

		//2010
		if (distance <= 20) {
 8002e52:	4b23      	ldr	r3, [pc, #140]	; (8002ee0 <ModeRound+0x154>)
 8002e54:	edd3 7a00 	vldr	s15, [r3]
 8002e58:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002e5c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e64:	d802      	bhi.n	8002e6c <ModeRound+0xe0>
			zita += 10;
 8002e66:	79fb      	ldrb	r3, [r7, #7]
 8002e68:	330a      	adds	r3, #10
 8002e6a:	71fb      	strb	r3, [r7, #7]
		}

		//pidX,Y
		//0X,1Y
		PID_Calc(&pid_X, coordinate_XY[i][0], speedX);
 8002e6c:	4b1d      	ldr	r3, [pc, #116]	; (8002ee4 <ModeRound+0x158>)
 8002e6e:	781b      	ldrb	r3, [r3, #0]
 8002e70:	461a      	mov	r2, r3
 8002e72:	4b1d      	ldr	r3, [pc, #116]	; (8002ee8 <ModeRound+0x15c>)
 8002e74:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8002e78:	4a1c      	ldr	r2, [pc, #112]	; (8002eec <ModeRound+0x160>)
 8002e7a:	edd2 7a00 	vldr	s15, [r2]
 8002e7e:	eeb0 0a67 	vmov.f32	s0, s15
 8002e82:	4619      	mov	r1, r3
 8002e84:	4814      	ldr	r0, [pc, #80]	; (8002ed8 <ModeRound+0x14c>)
 8002e86:	f7fe fe03 	bl	8001a90 <PID_Calc>
		PID_Calc(&pid_Y, coordinate_XY[i][1], speedY);
 8002e8a:	4b16      	ldr	r3, [pc, #88]	; (8002ee4 <ModeRound+0x158>)
 8002e8c:	781b      	ldrb	r3, [r3, #0]
 8002e8e:	4a16      	ldr	r2, [pc, #88]	; (8002ee8 <ModeRound+0x15c>)
 8002e90:	009b      	lsls	r3, r3, #2
 8002e92:	4413      	add	r3, r2
 8002e94:	885b      	ldrh	r3, [r3, #2]
 8002e96:	4a16      	ldr	r2, [pc, #88]	; (8002ef0 <ModeRound+0x164>)
 8002e98:	edd2 7a00 	vldr	s15, [r2]
 8002e9c:	eeb0 0a67 	vmov.f32	s0, s15
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	480e      	ldr	r0, [pc, #56]	; (8002edc <ModeRound+0x150>)
 8002ea4:	f7fe fdf4 	bl	8001a90 <PID_Calc>
		PCA9685_SetServoAngle(0, pid_X.angle);
 8002ea8:	4b0b      	ldr	r3, [pc, #44]	; (8002ed8 <ModeRound+0x14c>)
 8002eaa:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002eae:	eeb0 0a67 	vmov.f32	s0, s15
 8002eb2:	2000      	movs	r0, #0
 8002eb4:	f7fe fd30 	bl	8001918 <PCA9685_SetServoAngle>
		PCA9685_SetServoAngle(1, pid_Y.angle);
 8002eb8:	4b08      	ldr	r3, [pc, #32]	; (8002edc <ModeRound+0x150>)
 8002eba:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002ebe:	eeb0 0a67 	vmov.f32	s0, s15
 8002ec2:	2001      	movs	r0, #1
 8002ec4:	f7fe fd28 	bl	8001918 <PCA9685_SetServoAngle>

		//3600
		if (zita == 360) {
			zita = 0;
		}
		ShowString();
 8002ec8:	f7ff fa9e 	bl	8002408 <ShowString>
		GetSetPosi(SetPosi, Mode[1]);
 8002ecc:	e765      	b.n	8002d9a <ModeRound+0xe>
 8002ece:	bf00      	nop
 8002ed0:	200007c4 	.word	0x200007c4
 8002ed4:	2000081c 	.word	0x2000081c
 8002ed8:	2000082c 	.word	0x2000082c
 8002edc:	200007e4 	.word	0x200007e4
 8002ee0:	20000824 	.word	0x20000824
 8002ee4:	200007ca 	.word	0x200007ca
 8002ee8:	20000744 	.word	0x20000744
 8002eec:	20000820 	.word	0x20000820
 8002ef0:	200008cc 	.word	0x200008cc

08002ef4 <SelfInspection>:
	}
}

void SelfInspection(void) {
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	af00      	add	r7, sp, #0
	PCA9685_SetServoAngle(0, 90);
 8002ef8:	ed9f 0a48 	vldr	s0, [pc, #288]	; 800301c <SelfInspection+0x128>
 8002efc:	2000      	movs	r0, #0
 8002efe:	f7fe fd0b 	bl	8001918 <PCA9685_SetServoAngle>
	PCA9685_SetServoAngle(1, 90);
 8002f02:	ed9f 0a46 	vldr	s0, [pc, #280]	; 800301c <SelfInspection+0x128>
 8002f06:	2001      	movs	r0, #1
 8002f08:	f7fe fd06 	bl	8001918 <PCA9685_SetServoAngle>
	HAL_Delay(1000);
 8002f0c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002f10:	f001 fa4a 	bl	80043a8 <HAL_Delay>

	PCA9685_SetServoAngle(0, 40);
 8002f14:	ed9f 0a42 	vldr	s0, [pc, #264]	; 8003020 <SelfInspection+0x12c>
 8002f18:	2000      	movs	r0, #0
 8002f1a:	f7fe fcfd 	bl	8001918 <PCA9685_SetServoAngle>
	PCA9685_SetServoAngle(1, 40);
 8002f1e:	ed9f 0a40 	vldr	s0, [pc, #256]	; 8003020 <SelfInspection+0x12c>
 8002f22:	2001      	movs	r0, #1
 8002f24:	f7fe fcf8 	bl	8001918 <PCA9685_SetServoAngle>
	HAL_Delay(400);
 8002f28:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002f2c:	f001 fa3c 	bl	80043a8 <HAL_Delay>

	PCA9685_SetServoAngle(0, 140);
 8002f30:	ed9f 0a3c 	vldr	s0, [pc, #240]	; 8003024 <SelfInspection+0x130>
 8002f34:	2000      	movs	r0, #0
 8002f36:	f7fe fcef 	bl	8001918 <PCA9685_SetServoAngle>
	PCA9685_SetServoAngle(1, 140);
 8002f3a:	ed9f 0a3a 	vldr	s0, [pc, #232]	; 8003024 <SelfInspection+0x130>
 8002f3e:	2001      	movs	r0, #1
 8002f40:	f7fe fcea 	bl	8001918 <PCA9685_SetServoAngle>
	HAL_Delay(400);
 8002f44:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002f48:	f001 fa2e 	bl	80043a8 <HAL_Delay>

	PCA9685_SetServoAngle(0, 40);
 8002f4c:	ed9f 0a34 	vldr	s0, [pc, #208]	; 8003020 <SelfInspection+0x12c>
 8002f50:	2000      	movs	r0, #0
 8002f52:	f7fe fce1 	bl	8001918 <PCA9685_SetServoAngle>
	PCA9685_SetServoAngle(1, 140);
 8002f56:	ed9f 0a33 	vldr	s0, [pc, #204]	; 8003024 <SelfInspection+0x130>
 8002f5a:	2001      	movs	r0, #1
 8002f5c:	f7fe fcdc 	bl	8001918 <PCA9685_SetServoAngle>
	HAL_Delay(400);
 8002f60:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002f64:	f001 fa20 	bl	80043a8 <HAL_Delay>

	PCA9685_SetServoAngle(0, 140);
 8002f68:	ed9f 0a2e 	vldr	s0, [pc, #184]	; 8003024 <SelfInspection+0x130>
 8002f6c:	2000      	movs	r0, #0
 8002f6e:	f7fe fcd3 	bl	8001918 <PCA9685_SetServoAngle>
	PCA9685_SetServoAngle(1, 40);
 8002f72:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 8003020 <SelfInspection+0x12c>
 8002f76:	2001      	movs	r0, #1
 8002f78:	f7fe fcce 	bl	8001918 <PCA9685_SetServoAngle>
	HAL_Delay(1000);
 8002f7c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002f80:	f001 fa12 	bl	80043a8 <HAL_Delay>

	PCA9685_SetServoAngle(0, 70);
 8002f84:	ed9f 0a28 	vldr	s0, [pc, #160]	; 8003028 <SelfInspection+0x134>
 8002f88:	2000      	movs	r0, #0
 8002f8a:	f7fe fcc5 	bl	8001918 <PCA9685_SetServoAngle>
	PCA9685_SetServoAngle(1, 70);
 8002f8e:	ed9f 0a26 	vldr	s0, [pc, #152]	; 8003028 <SelfInspection+0x134>
 8002f92:	2001      	movs	r0, #1
 8002f94:	f7fe fcc0 	bl	8001918 <PCA9685_SetServoAngle>
	HAL_Delay(400);
 8002f98:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002f9c:	f001 fa04 	bl	80043a8 <HAL_Delay>

	PCA9685_SetServoAngle(0, 110);
 8002fa0:	ed9f 0a22 	vldr	s0, [pc, #136]	; 800302c <SelfInspection+0x138>
 8002fa4:	2000      	movs	r0, #0
 8002fa6:	f7fe fcb7 	bl	8001918 <PCA9685_SetServoAngle>
	PCA9685_SetServoAngle(1, 110);
 8002faa:	ed9f 0a20 	vldr	s0, [pc, #128]	; 800302c <SelfInspection+0x138>
 8002fae:	2001      	movs	r0, #1
 8002fb0:	f7fe fcb2 	bl	8001918 <PCA9685_SetServoAngle>
	HAL_Delay(400);
 8002fb4:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002fb8:	f001 f9f6 	bl	80043a8 <HAL_Delay>

	PCA9685_SetServoAngle(0, 70);
 8002fbc:	ed9f 0a1a 	vldr	s0, [pc, #104]	; 8003028 <SelfInspection+0x134>
 8002fc0:	2000      	movs	r0, #0
 8002fc2:	f7fe fca9 	bl	8001918 <PCA9685_SetServoAngle>
	PCA9685_SetServoAngle(1, 110);
 8002fc6:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800302c <SelfInspection+0x138>
 8002fca:	2001      	movs	r0, #1
 8002fcc:	f7fe fca4 	bl	8001918 <PCA9685_SetServoAngle>
	HAL_Delay(400);
 8002fd0:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002fd4:	f001 f9e8 	bl	80043a8 <HAL_Delay>

	PCA9685_SetServoAngle(0, 110);
 8002fd8:	ed9f 0a14 	vldr	s0, [pc, #80]	; 800302c <SelfInspection+0x138>
 8002fdc:	2000      	movs	r0, #0
 8002fde:	f7fe fc9b 	bl	8001918 <PCA9685_SetServoAngle>
	PCA9685_SetServoAngle(1, 70);
 8002fe2:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8003028 <SelfInspection+0x134>
 8002fe6:	2001      	movs	r0, #1
 8002fe8:	f7fe fc96 	bl	8001918 <PCA9685_SetServoAngle>
	HAL_Delay(1000);
 8002fec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002ff0:	f001 f9da 	bl	80043a8 <HAL_Delay>

	HAL_Delay(1000);
 8002ff4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002ff8:	f001 f9d6 	bl	80043a8 <HAL_Delay>
	PCA9685_SetServoAngle(0, 90);
 8002ffc:	ed9f 0a07 	vldr	s0, [pc, #28]	; 800301c <SelfInspection+0x128>
 8003000:	2000      	movs	r0, #0
 8003002:	f7fe fc89 	bl	8001918 <PCA9685_SetServoAngle>
	PCA9685_SetServoAngle(1, 90);
 8003006:	ed9f 0a05 	vldr	s0, [pc, #20]	; 800301c <SelfInspection+0x128>
 800300a:	2001      	movs	r0, #1
 800300c:	f7fe fc84 	bl	8001918 <PCA9685_SetServoAngle>
	HAL_Delay(1000);
 8003010:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003014:	f001 f9c8 	bl	80043a8 <HAL_Delay>
}
 8003018:	bf00      	nop
 800301a:	bd80      	pop	{r7, pc}
 800301c:	42b40000 	.word	0x42b40000
 8003020:	42200000 	.word	0x42200000
 8003024:	430c0000 	.word	0x430c0000
 8003028:	428c0000 	.word	0x428c0000
 800302c:	42dc0000 	.word	0x42dc0000

08003030 <SelecMode>:

//,isInit=1
void SelecMode(uint8_t isInit) {
 8003030:	b590      	push	{r4, r7, lr}
 8003032:	b089      	sub	sp, #36	; 0x24
 8003034:	af02      	add	r7, sp, #8
 8003036:	4603      	mov	r3, r0
 8003038:	71fb      	strb	r3, [r7, #7]
	uint8_t key;
	uint8_t ModeBuffer[6];  //
	for (uint8_t i = 0; i < 6; i++) { //
 800303a:	2300      	movs	r3, #0
 800303c:	75fb      	strb	r3, [r7, #23]
 800303e:	e00f      	b.n	8003060 <SelecMode+0x30>
		ModeBuffer[i] = Mode[i];
 8003040:	7dfa      	ldrb	r2, [r7, #23]
 8003042:	7dfb      	ldrb	r3, [r7, #23]
 8003044:	49a9      	ldr	r1, [pc, #676]	; (80032ec <SelecMode+0x2bc>)
 8003046:	5c8a      	ldrb	r2, [r1, r2]
 8003048:	f107 0118 	add.w	r1, r7, #24
 800304c:	440b      	add	r3, r1
 800304e:	f803 2c10 	strb.w	r2, [r3, #-16]
		Mode[i] = 0;
 8003052:	7dfb      	ldrb	r3, [r7, #23]
 8003054:	4aa5      	ldr	r2, [pc, #660]	; (80032ec <SelecMode+0x2bc>)
 8003056:	2100      	movs	r1, #0
 8003058:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < 6; i++) { //
 800305a:	7dfb      	ldrb	r3, [r7, #23]
 800305c:	3301      	adds	r3, #1
 800305e:	75fb      	strb	r3, [r7, #23]
 8003060:	7dfb      	ldrb	r3, [r7, #23]
 8003062:	2b05      	cmp	r3, #5
 8003064:	d9ec      	bls.n	8003040 <SelecMode+0x10>
	}

	HAL_TIM_Base_Start_IT(&htim1);     //
 8003066:	48a2      	ldr	r0, [pc, #648]	; (80032f0 <SelecMode+0x2c0>)
 8003068:	f004 f9ec 	bl	8007444 <HAL_TIM_Base_Start_IT>
	HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);    //
 800306c:	2100      	movs	r1, #0
 800306e:	48a0      	ldr	r0, [pc, #640]	; (80032f0 <SelecMode+0x2c0>)
 8003070:	f004 fad6 	bl	8007620 <HAL_TIM_IC_Start_IT>

	printf(":(+)\r\n1236 ---------- +1+2+3+6\r\n");
 8003074:	489f      	ldr	r0, [pc, #636]	; (80032f4 <SelecMode+0x2c4>)
 8003076:	f006 fe93 	bl	8009da0 <puts>
	for (int i = 0; i < 6; i++) {
 800307a:	2300      	movs	r3, #0
 800307c:	613b      	str	r3, [r7, #16]
 800307e:	e172      	b.n	8003366 <SelecMode+0x336>
		while ((key = Remote_Scan()) == NOPRES)
 8003080:	bf00      	nop
 8003082:	f7fe ff45 	bl	8001f10 <Remote_Scan>
 8003086:	4603      	mov	r3, r0
 8003088:	73bb      	strb	r3, [r7, #14]
 800308a:	7bbb      	ldrb	r3, [r7, #14]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d0f8      	beq.n	8003082 <SelecMode+0x52>
			//
			;

		if (key == ZERO) {
 8003090:	7bbb      	ldrb	r3, [r7, #14]
 8003092:	2b98      	cmp	r3, #152	; 0x98
 8003094:	d105      	bne.n	80030a2 <SelecMode+0x72>
			SelfInspection();
 8003096:	f7ff ff2d 	bl	8002ef4 <SelfInspection>
			i -= 1;
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	3b01      	subs	r3, #1
 800309e:	613b      	str	r3, [r7, #16]
			continue;
 80030a0:	e15e      	b.n	8003360 <SelecMode+0x330>
		} else if (key == INIT) {
 80030a2:	7bbb      	ldrb	r3, [r7, #14]
 80030a4:	2b18      	cmp	r3, #24
 80030a6:	d10d      	bne.n	80030c4 <SelecMode+0x94>
			PCA9685_SetServoAngle(0, 95);
 80030a8:	ed9f 0a93 	vldr	s0, [pc, #588]	; 80032f8 <SelecMode+0x2c8>
 80030ac:	2000      	movs	r0, #0
 80030ae:	f7fe fc33 	bl	8001918 <PCA9685_SetServoAngle>
			PCA9685_SetServoAngle(1, 95);
 80030b2:	ed9f 0a91 	vldr	s0, [pc, #580]	; 80032f8 <SelecMode+0x2c8>
 80030b6:	2001      	movs	r0, #1
 80030b8:	f7fe fc2e 	bl	8001918 <PCA9685_SetServoAngle>
			i -= 1;
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	3b01      	subs	r3, #1
 80030c0:	613b      	str	r3, [r7, #16]
			continue;
 80030c2:	e14d      	b.n	8003360 <SelecMode+0x330>
		/*
		 * 
		 * 
		 * 
		 */
		if (i == 5) { //
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	2b05      	cmp	r3, #5
 80030c8:	d113      	bne.n	80030f2 <SelecMode+0xc2>
			if (key == DETER) {
 80030ca:	7bbb      	ldrb	r3, [r7, #14]
 80030cc:	2b38      	cmp	r3, #56	; 0x38
 80030ce:	d109      	bne.n	80030e4 <SelecMode+0xb4>
				HAL_TIM_Base_Start(&htim5); //
 80030d0:	488a      	ldr	r0, [pc, #552]	; (80032fc <SelecMode+0x2cc>)
 80030d2:	f004 f927 	bl	8007324 <HAL_TIM_Base_Start>
				PID_Reset(&pid_X); 		   //PID
 80030d6:	488a      	ldr	r0, [pc, #552]	; (8003300 <SelecMode+0x2d0>)
 80030d8:	f7fe fdf8 	bl	8001ccc <PID_Reset>
				PID_Reset(&pid_Y);
 80030dc:	4889      	ldr	r0, [pc, #548]	; (8003304 <SelecMode+0x2d4>)
 80030de:	f7fe fdf5 	bl	8001ccc <PID_Reset>
				return; 		   //
 80030e2:	e14b      	b.n	800337c <SelecMode+0x34c>
			} else {
				printf("!\r\n");
 80030e4:	4888      	ldr	r0, [pc, #544]	; (8003308 <SelecMode+0x2d8>)
 80030e6:	f006 fe5b 	bl	8009da0 <puts>
				i -= 1; //
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	3b01      	subs	r3, #1
 80030ee:	613b      	str	r3, [r7, #16]
				continue;
 80030f0:	e136      	b.n	8003360 <SelecMode+0x330>
			}
		} else if (i == 0 && key != STABLE && key != MOVE && key != ROUND) {
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d10f      	bne.n	8003118 <SelecMode+0xe8>
 80030f8:	7bbb      	ldrb	r3, [r7, #14]
 80030fa:	2b10      	cmp	r3, #16
 80030fc:	d00c      	beq.n	8003118 <SelecMode+0xe8>
 80030fe:	7bbb      	ldrb	r3, [r7, #14]
 8003100:	2b4a      	cmp	r3, #74	; 0x4a
 8003102:	d009      	beq.n	8003118 <SelecMode+0xe8>
 8003104:	7bbb      	ldrb	r3, [r7, #14]
 8003106:	2b5a      	cmp	r3, #90	; 0x5a
 8003108:	d006      	beq.n	8003118 <SelecMode+0xe8>
			printf("!\r\n");
 800310a:	4880      	ldr	r0, [pc, #512]	; (800330c <SelecMode+0x2dc>)
 800310c:	f006 fe48 	bl	8009da0 <puts>
			i = -1; //
 8003110:	f04f 33ff 	mov.w	r3, #4294967295
 8003114:	613b      	str	r3, [r7, #16]
			continue;
 8003116:	e123      	b.n	8003360 <SelecMode+0x330>
		} else if (i == 0 && (key == STABLE || key == MOVE || key == ROUND)) {
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d12a      	bne.n	8003174 <SelecMode+0x144>
 800311e:	7bbb      	ldrb	r3, [r7, #14]
 8003120:	2b10      	cmp	r3, #16
 8003122:	d005      	beq.n	8003130 <SelecMode+0x100>
 8003124:	7bbb      	ldrb	r3, [r7, #14]
 8003126:	2b4a      	cmp	r3, #74	; 0x4a
 8003128:	d002      	beq.n	8003130 <SelecMode+0x100>
 800312a:	7bbb      	ldrb	r3, [r7, #14]
 800312c:	2b5a      	cmp	r3, #90	; 0x5a
 800312e:	d121      	bne.n	8003174 <SelecMode+0x144>
			Mode[i] = key; //
 8003130:	4a6e      	ldr	r2, [pc, #440]	; (80032ec <SelecMode+0x2bc>)
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	4413      	add	r3, r2
 8003136:	7bba      	ldrb	r2, [r7, #14]
 8003138:	701a      	strb	r2, [r3, #0]
			printf("%d  %d  %d  %d  %d\r\n", Mode[0], Mode[1], Mode[2], Mode[3],
 800313a:	4b6c      	ldr	r3, [pc, #432]	; (80032ec <SelecMode+0x2bc>)
 800313c:	781b      	ldrb	r3, [r3, #0]
 800313e:	4619      	mov	r1, r3
 8003140:	4b6a      	ldr	r3, [pc, #424]	; (80032ec <SelecMode+0x2bc>)
 8003142:	785b      	ldrb	r3, [r3, #1]
 8003144:	4618      	mov	r0, r3
 8003146:	4b69      	ldr	r3, [pc, #420]	; (80032ec <SelecMode+0x2bc>)
 8003148:	789b      	ldrb	r3, [r3, #2]
 800314a:	461c      	mov	r4, r3
 800314c:	4b67      	ldr	r3, [pc, #412]	; (80032ec <SelecMode+0x2bc>)
 800314e:	78db      	ldrb	r3, [r3, #3]
 8003150:	461a      	mov	r2, r3
					Mode[4]);
 8003152:	4b66      	ldr	r3, [pc, #408]	; (80032ec <SelecMode+0x2bc>)
 8003154:	791b      	ldrb	r3, [r3, #4]
			printf("%d  %d  %d  %d  %d\r\n", Mode[0], Mode[1], Mode[2], Mode[3],
 8003156:	9301      	str	r3, [sp, #4]
 8003158:	9200      	str	r2, [sp, #0]
 800315a:	4623      	mov	r3, r4
 800315c:	4602      	mov	r2, r0
 800315e:	486c      	ldr	r0, [pc, #432]	; (8003310 <SelecMode+0x2e0>)
 8003160:	f006 fd98 	bl	8009c94 <iprintf>

			//LCD
			ShowMode(key, i);
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	b2da      	uxtb	r2, r3
 8003168:	7bbb      	ldrb	r3, [r7, #14]
 800316a:	4611      	mov	r1, r2
 800316c:	4618      	mov	r0, r3
 800316e:	f7ff fa45 	bl	80025fc <ShowMode>

			continue;
 8003172:	e0f5      	b.n	8003360 <SelecMode+0x330>
		} else if (key == DETER) {
 8003174:	7bbb      	ldrb	r3, [r7, #14]
 8003176:	2b38      	cmp	r3, #56	; 0x38
 8003178:	d109      	bne.n	800318e <SelecMode+0x15e>
			HAL_TIM_Base_Start(&htim5); //
 800317a:	4860      	ldr	r0, [pc, #384]	; (80032fc <SelecMode+0x2cc>)
 800317c:	f004 f8d2 	bl	8007324 <HAL_TIM_Base_Start>
			PID_Reset(&pid_X);		   //PID
 8003180:	485f      	ldr	r0, [pc, #380]	; (8003300 <SelecMode+0x2d0>)
 8003182:	f7fe fda3 	bl	8001ccc <PID_Reset>
			PID_Reset(&pid_Y);
 8003186:	485f      	ldr	r0, [pc, #380]	; (8003304 <SelecMode+0x2d4>)
 8003188:	f7fe fda0 	bl	8001ccc <PID_Reset>
			break;
 800318c:	e0ef      	b.n	800336e <SelecMode+0x33e>
		} else if (key == REPLACE) {
 800318e:	7bbb      	ldrb	r3, [r7, #14]
 8003190:	2b68      	cmp	r3, #104	; 0x68
 8003192:	d12a      	bne.n	80031ea <SelecMode+0x1ba>
			for (i = 0; i <= 4; i++) { //
 8003194:	2300      	movs	r3, #0
 8003196:	613b      	str	r3, [r7, #16]
 8003198:	e007      	b.n	80031aa <SelecMode+0x17a>
				Mode[i] = 0;
 800319a:	4a54      	ldr	r2, [pc, #336]	; (80032ec <SelecMode+0x2bc>)
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	4413      	add	r3, r2
 80031a0:	2200      	movs	r2, #0
 80031a2:	701a      	strb	r2, [r3, #0]
			for (i = 0; i <= 4; i++) { //
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	3301      	adds	r3, #1
 80031a8:	613b      	str	r3, [r7, #16]
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	2b04      	cmp	r3, #4
 80031ae:	ddf4      	ble.n	800319a <SelecMode+0x16a>
			}
			ssd1306_SetCursor(88, 35);
 80031b0:	2123      	movs	r1, #35	; 0x23
 80031b2:	2058      	movs	r0, #88	; 0x58
 80031b4:	f7fe f90c 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("      ", Font_6x8, White);
 80031b8:	4a56      	ldr	r2, [pc, #344]	; (8003314 <SelecMode+0x2e4>)
 80031ba:	2301      	movs	r3, #1
 80031bc:	ca06      	ldmia	r2, {r1, r2}
 80031be:	4856      	ldr	r0, [pc, #344]	; (8003318 <SelecMode+0x2e8>)
 80031c0:	f7fe f8e0 	bl	8001384 <ssd1306_WriteString>
			ssd1306_SetCursor(88, 44);
 80031c4:	212c      	movs	r1, #44	; 0x2c
 80031c6:	2058      	movs	r0, #88	; 0x58
 80031c8:	f7fe f902 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("      ", Font_6x8, White);
 80031cc:	4a51      	ldr	r2, [pc, #324]	; (8003314 <SelecMode+0x2e4>)
 80031ce:	2301      	movs	r3, #1
 80031d0:	ca06      	ldmia	r2, {r1, r2}
 80031d2:	4851      	ldr	r0, [pc, #324]	; (8003318 <SelecMode+0x2e8>)
 80031d4:	f7fe f8d6 	bl	8001384 <ssd1306_WriteString>
			ssd1306_UpdateScreen();
 80031d8:	f7fd ffc4 	bl	8001164 <ssd1306_UpdateScreen>
			i = -1; //i=-1,0
 80031dc:	f04f 33ff 	mov.w	r3, #4294967295
 80031e0:	613b      	str	r3, [r7, #16]
			printf("\r\n");
 80031e2:	484e      	ldr	r0, [pc, #312]	; (800331c <SelecMode+0x2ec>)
 80031e4:	f006 fddc 	bl	8009da0 <puts>
			continue;
 80031e8:	e0ba      	b.n	8003360 <SelecMode+0x330>
		}

		//
		if (key == ONE || key == TWO || key == THREE || key == FOUR
 80031ea:	7bbb      	ldrb	r3, [r7, #14]
 80031ec:	2ba2      	cmp	r3, #162	; 0xa2
 80031ee:	d017      	beq.n	8003220 <SelecMode+0x1f0>
 80031f0:	7bbb      	ldrb	r3, [r7, #14]
 80031f2:	2b62      	cmp	r3, #98	; 0x62
 80031f4:	d014      	beq.n	8003220 <SelecMode+0x1f0>
 80031f6:	7bbb      	ldrb	r3, [r7, #14]
 80031f8:	2be2      	cmp	r3, #226	; 0xe2
 80031fa:	d011      	beq.n	8003220 <SelecMode+0x1f0>
 80031fc:	7bbb      	ldrb	r3, [r7, #14]
 80031fe:	2b22      	cmp	r3, #34	; 0x22
 8003200:	d00e      	beq.n	8003220 <SelecMode+0x1f0>
				|| key == FIVE || key == SIX || key == SEVEN || key == EIGHT
 8003202:	7bbb      	ldrb	r3, [r7, #14]
 8003204:	2b02      	cmp	r3, #2
 8003206:	d00b      	beq.n	8003220 <SelecMode+0x1f0>
 8003208:	7bbb      	ldrb	r3, [r7, #14]
 800320a:	2bc2      	cmp	r3, #194	; 0xc2
 800320c:	d008      	beq.n	8003220 <SelecMode+0x1f0>
 800320e:	7bbb      	ldrb	r3, [r7, #14]
 8003210:	2be0      	cmp	r3, #224	; 0xe0
 8003212:	d005      	beq.n	8003220 <SelecMode+0x1f0>
 8003214:	7bbb      	ldrb	r3, [r7, #14]
 8003216:	2ba8      	cmp	r3, #168	; 0xa8
 8003218:	d002      	beq.n	8003220 <SelecMode+0x1f0>
				|| key == NINE) {
 800321a:	7bbb      	ldrb	r3, [r7, #14]
 800321c:	2b90      	cmp	r3, #144	; 0x90
 800321e:	d121      	bne.n	8003264 <SelecMode+0x234>
			Mode[i] = key; //
 8003220:	4a32      	ldr	r2, [pc, #200]	; (80032ec <SelecMode+0x2bc>)
 8003222:	693b      	ldr	r3, [r7, #16]
 8003224:	4413      	add	r3, r2
 8003226:	7bba      	ldrb	r2, [r7, #14]
 8003228:	701a      	strb	r2, [r3, #0]
			printf("%d  %d  %d  %d  %d\r\n", Mode[0], Mode[1], Mode[2], Mode[3],
 800322a:	4b30      	ldr	r3, [pc, #192]	; (80032ec <SelecMode+0x2bc>)
 800322c:	781b      	ldrb	r3, [r3, #0]
 800322e:	4619      	mov	r1, r3
 8003230:	4b2e      	ldr	r3, [pc, #184]	; (80032ec <SelecMode+0x2bc>)
 8003232:	785b      	ldrb	r3, [r3, #1]
 8003234:	4618      	mov	r0, r3
 8003236:	4b2d      	ldr	r3, [pc, #180]	; (80032ec <SelecMode+0x2bc>)
 8003238:	789b      	ldrb	r3, [r3, #2]
 800323a:	461c      	mov	r4, r3
 800323c:	4b2b      	ldr	r3, [pc, #172]	; (80032ec <SelecMode+0x2bc>)
 800323e:	78db      	ldrb	r3, [r3, #3]
 8003240:	461a      	mov	r2, r3
					Mode[4]);
 8003242:	4b2a      	ldr	r3, [pc, #168]	; (80032ec <SelecMode+0x2bc>)
 8003244:	791b      	ldrb	r3, [r3, #4]
			printf("%d  %d  %d  %d  %d\r\n", Mode[0], Mode[1], Mode[2], Mode[3],
 8003246:	9301      	str	r3, [sp, #4]
 8003248:	9200      	str	r2, [sp, #0]
 800324a:	4623      	mov	r3, r4
 800324c:	4602      	mov	r2, r0
 800324e:	4830      	ldr	r0, [pc, #192]	; (8003310 <SelecMode+0x2e0>)
 8003250:	f006 fd20 	bl	8009c94 <iprintf>

			//LCD
			ShowMode(key, i);
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	b2da      	uxtb	r2, r3
 8003258:	7bbb      	ldrb	r3, [r7, #14]
 800325a:	4611      	mov	r1, r2
 800325c:	4618      	mov	r0, r3
 800325e:	f7ff f9cd 	bl	80025fc <ShowMode>

			continue;
 8003262:	e07d      	b.n	8003360 <SelecMode+0x330>
		} else if (key == DETER) {
 8003264:	7bbb      	ldrb	r3, [r7, #14]
 8003266:	2b38      	cmp	r3, #56	; 0x38
 8003268:	d109      	bne.n	800327e <SelecMode+0x24e>
			HAL_TIM_Base_Start(&htim5); //
 800326a:	4824      	ldr	r0, [pc, #144]	; (80032fc <SelecMode+0x2cc>)
 800326c:	f004 f85a 	bl	8007324 <HAL_TIM_Base_Start>
			PID_Reset(&pid_X);		   //PID
 8003270:	4823      	ldr	r0, [pc, #140]	; (8003300 <SelecMode+0x2d0>)
 8003272:	f7fe fd2b 	bl	8001ccc <PID_Reset>
			PID_Reset(&pid_Y);
 8003276:	4823      	ldr	r0, [pc, #140]	; (8003304 <SelecMode+0x2d4>)
 8003278:	f7fe fd28 	bl	8001ccc <PID_Reset>
			break;
 800327c:	e077      	b.n	800336e <SelecMode+0x33e>
		} else if (key == REPLACE) {
 800327e:	7bbb      	ldrb	r3, [r7, #14]
 8003280:	2b68      	cmp	r3, #104	; 0x68
 8003282:	d12a      	bne.n	80032da <SelecMode+0x2aa>
			for (i = 0; i <= 4; i++) {		   //
 8003284:	2300      	movs	r3, #0
 8003286:	613b      	str	r3, [r7, #16]
 8003288:	e007      	b.n	800329a <SelecMode+0x26a>
				Mode[i] = 0;
 800328a:	4a18      	ldr	r2, [pc, #96]	; (80032ec <SelecMode+0x2bc>)
 800328c:	693b      	ldr	r3, [r7, #16]
 800328e:	4413      	add	r3, r2
 8003290:	2200      	movs	r2, #0
 8003292:	701a      	strb	r2, [r3, #0]
			for (i = 0; i <= 4; i++) {		   //
 8003294:	693b      	ldr	r3, [r7, #16]
 8003296:	3301      	adds	r3, #1
 8003298:	613b      	str	r3, [r7, #16]
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	2b04      	cmp	r3, #4
 800329e:	ddf4      	ble.n	800328a <SelecMode+0x25a>
			}
			ssd1306_SetCursor(88, 35);
 80032a0:	2123      	movs	r1, #35	; 0x23
 80032a2:	2058      	movs	r0, #88	; 0x58
 80032a4:	f7fe f894 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("      ", Font_6x8, White);
 80032a8:	4a1a      	ldr	r2, [pc, #104]	; (8003314 <SelecMode+0x2e4>)
 80032aa:	2301      	movs	r3, #1
 80032ac:	ca06      	ldmia	r2, {r1, r2}
 80032ae:	481a      	ldr	r0, [pc, #104]	; (8003318 <SelecMode+0x2e8>)
 80032b0:	f7fe f868 	bl	8001384 <ssd1306_WriteString>
			ssd1306_SetCursor(88, 44);
 80032b4:	212c      	movs	r1, #44	; 0x2c
 80032b6:	2058      	movs	r0, #88	; 0x58
 80032b8:	f7fe f88a 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("      ", Font_6x8, White);
 80032bc:	4a15      	ldr	r2, [pc, #84]	; (8003314 <SelecMode+0x2e4>)
 80032be:	2301      	movs	r3, #1
 80032c0:	ca06      	ldmia	r2, {r1, r2}
 80032c2:	4815      	ldr	r0, [pc, #84]	; (8003318 <SelecMode+0x2e8>)
 80032c4:	f7fe f85e 	bl	8001384 <ssd1306_WriteString>
			ssd1306_UpdateScreen();
 80032c8:	f7fd ff4c 	bl	8001164 <ssd1306_UpdateScreen>
			i = -1;		   //i=-1,0
 80032cc:	f04f 33ff 	mov.w	r3, #4294967295
 80032d0:	613b      	str	r3, [r7, #16]
			printf("\r\n");
 80032d2:	4812      	ldr	r0, [pc, #72]	; (800331c <SelecMode+0x2ec>)
 80032d4:	f006 fd64 	bl	8009da0 <puts>
			continue;
 80032d8:	e042      	b.n	8003360 <SelecMode+0x330>
		}

		//CANCEL
		if (key == CANCEL) {
 80032da:	7bbb      	ldrb	r3, [r7, #14]
 80032dc:	2bb0      	cmp	r3, #176	; 0xb0
 80032de:	d139      	bne.n	8003354 <SelecMode+0x324>
			if (isInit == 0) {
 80032e0:	79fb      	ldrb	r3, [r7, #7]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d12f      	bne.n	8003346 <SelecMode+0x316>
				for (uint8_t i = 0; i < 6; i++) { //
 80032e6:	2300      	movs	r3, #0
 80032e8:	73fb      	strb	r3, [r7, #15]
 80032ea:	e025      	b.n	8003338 <SelecMode+0x308>
 80032ec:	200007c4 	.word	0x200007c4
 80032f0:	20000a0c 	.word	0x20000a0c
 80032f4:	0800d66c 	.word	0x0800d66c
 80032f8:	42be0000 	.word	0x42be0000
 80032fc:	2000097c 	.word	0x2000097c
 8003300:	2000082c 	.word	0x2000082c
 8003304:	200007e4 	.word	0x200007e4
 8003308:	0800d6c4 	.word	0x0800d6c4
 800330c:	0800d700 	.word	0x0800d700
 8003310:	0800d738 	.word	0x0800d738
 8003314:	20000000 	.word	0x20000000
 8003318:	0800d750 	.word	0x0800d750
 800331c:	0800d758 	.word	0x0800d758
					Mode[i] = ModeBuffer[i];
 8003320:	7bfa      	ldrb	r2, [r7, #15]
 8003322:	7bfb      	ldrb	r3, [r7, #15]
 8003324:	f107 0118 	add.w	r1, r7, #24
 8003328:	440a      	add	r2, r1
 800332a:	f812 1c10 	ldrb.w	r1, [r2, #-16]
 800332e:	4a15      	ldr	r2, [pc, #84]	; (8003384 <SelecMode+0x354>)
 8003330:	54d1      	strb	r1, [r2, r3]
				for (uint8_t i = 0; i < 6; i++) { //
 8003332:	7bfb      	ldrb	r3, [r7, #15]
 8003334:	3301      	adds	r3, #1
 8003336:	73fb      	strb	r3, [r7, #15]
 8003338:	7bfb      	ldrb	r3, [r7, #15]
 800333a:	2b05      	cmp	r3, #5
 800333c:	d9f0      	bls.n	8003320 <SelecMode+0x2f0>
				}
				HAL_TIM_Base_Start(&htim5); //
 800333e:	4812      	ldr	r0, [pc, #72]	; (8003388 <SelecMode+0x358>)
 8003340:	f003 fff0 	bl	8007324 <HAL_TIM_Base_Start>
				return;
 8003344:	e01a      	b.n	800337c <SelecMode+0x34c>
			} else {
				printf("!\r\n");
 8003346:	4811      	ldr	r0, [pc, #68]	; (800338c <SelecMode+0x35c>)
 8003348:	f006 fd2a 	bl	8009da0 <puts>
				i -= 1; //
 800334c:	693b      	ldr	r3, [r7, #16]
 800334e:	3b01      	subs	r3, #1
 8003350:	613b      	str	r3, [r7, #16]
 8003352:	e005      	b.n	8003360 <SelecMode+0x330>
			}
		} else {
			printf("!\r\n");
 8003354:	480e      	ldr	r0, [pc, #56]	; (8003390 <SelecMode+0x360>)
 8003356:	f006 fd23 	bl	8009da0 <puts>
			i -= 1;
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	3b01      	subs	r3, #1
 800335e:	613b      	str	r3, [r7, #16]
	for (int i = 0; i < 6; i++) {
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	3301      	adds	r3, #1
 8003364:	613b      	str	r3, [r7, #16]
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	2b05      	cmp	r3, #5
 800336a:	f77f ae89 	ble.w	8003080 <SelecMode+0x50>
		}
	}
	HAL_TIM_Base_Stop_IT(&htim1);     //
 800336e:	4809      	ldr	r0, [pc, #36]	; (8003394 <SelecMode+0x364>)
 8003370:	f004 f8d8 	bl	8007524 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_IC_Stop_IT(&htim1, TIM_CHANNEL_1);    //
 8003374:	2100      	movs	r1, #0
 8003376:	4807      	ldr	r0, [pc, #28]	; (8003394 <SelecMode+0x364>)
 8003378:	f004 fa74 	bl	8007864 <HAL_TIM_IC_Stop_IT>
}
 800337c:	371c      	adds	r7, #28
 800337e:	46bd      	mov	sp, r7
 8003380:	bd90      	pop	{r4, r7, pc}
 8003382:	bf00      	nop
 8003384:	200007c4 	.word	0x200007c4
 8003388:	2000097c 	.word	0x2000097c
 800338c:	0800d760 	.word	0x0800d760
 8003390:	0800d7b4 	.word	0x0800d7b4
 8003394:	20000a0c 	.word	0x20000a0c

08003398 <app_main_init>:

//
void app_main_init(void) {
 8003398:	b580      	push	{r7, lr}
 800339a:	af00      	add	r7, sp, #0
	//OLED
	ssd1306_Init();
 800339c:	f7fd fe54 	bl	8001048 <ssd1306_Init>
	ssd1306_Fill(Black);
 80033a0:	2000      	movs	r0, #0
 80033a2:	f7fd febb 	bl	800111c <ssd1306_Fill>

	//PCA9685,()
	PCA9685_Init(&hi2c1);
 80033a6:	480a      	ldr	r0, [pc, #40]	; (80033d0 <app_main_init+0x38>)
 80033a8:	f7fe fb12 	bl	80019d0 <PCA9685_Init>

	//
	ShowString();
 80033ac:	f7ff f82c 	bl	8002408 <ShowString>
	//
	SelecMode(1);
 80033b0:	2001      	movs	r0, #1
 80033b2:	f7ff fe3d 	bl	8003030 <SelecMode>

	//PID, 
	PID_Init(&pid_X);
 80033b6:	4807      	ldr	r0, [pc, #28]	; (80033d4 <app_main_init+0x3c>)
 80033b8:	f7fe fb20 	bl	80019fc <PID_Init>
	PID_Init(&pid_Y);
 80033bc:	4806      	ldr	r0, [pc, #24]	; (80033d8 <app_main_init+0x40>)
 80033be:	f7fe fb1d 	bl	80019fc <PID_Init>

	HAL_Delay(500);   //0.5s
 80033c2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80033c6:	f000 ffef 	bl	80043a8 <HAL_Delay>
}
 80033ca:	bf00      	nop
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	bf00      	nop
 80033d0:	200008d0 	.word	0x200008d0
 80033d4:	2000082c 	.word	0x2000082c
 80033d8:	200007e4 	.word	0x200007e4

080033dc <app_main>:

//
void app_main(void) {
 80033dc:	b580      	push	{r7, lr}
 80033de:	af00      	add	r7, sp, #0
	if (Mode[0] == STABLE) {
 80033e0:	4b0a      	ldr	r3, [pc, #40]	; (800340c <app_main+0x30>)
 80033e2:	781b      	ldrb	r3, [r3, #0]
 80033e4:	2b10      	cmp	r3, #16
 80033e6:	d102      	bne.n	80033ee <app_main+0x12>
		ModeStable();
 80033e8:	f7ff fb7e 	bl	8002ae8 <ModeStable>
	} else if (Mode[0] == MOVE) {
		ModeMove();
	} else if (Mode[0] == ROUND) {
		ModeRound();
	}
}
 80033ec:	e00c      	b.n	8003408 <app_main+0x2c>
	} else if (Mode[0] == MOVE) {
 80033ee:	4b07      	ldr	r3, [pc, #28]	; (800340c <app_main+0x30>)
 80033f0:	781b      	ldrb	r3, [r3, #0]
 80033f2:	2b4a      	cmp	r3, #74	; 0x4a
 80033f4:	d102      	bne.n	80033fc <app_main+0x20>
		ModeMove();
 80033f6:	f7ff fbcf 	bl	8002b98 <ModeMove>
}
 80033fa:	e005      	b.n	8003408 <app_main+0x2c>
	} else if (Mode[0] == ROUND) {
 80033fc:	4b03      	ldr	r3, [pc, #12]	; (800340c <app_main+0x30>)
 80033fe:	781b      	ldrb	r3, [r3, #0]
 8003400:	2b5a      	cmp	r3, #90	; 0x5a
 8003402:	d101      	bne.n	8003408 <app_main+0x2c>
		ModeRound();
 8003404:	f7ff fcc2 	bl	8002d8c <ModeRound>
}
 8003408:	bf00      	nop
 800340a:	bd80      	pop	{r7, pc}
 800340c:	200007c4 	.word	0x200007c4

08003410 <__io_putchar>:
//_sys_exit()
void _sys_exit(int x) {
	x = x;
}
//fputc
PUTCHAR_PROTOTYPE {
 8003410:	b480      	push	{r7}
 8003412:	b083      	sub	sp, #12
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
	// huart2
	// HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1 , 0xffff);
	while ((USART1->SR & 0X40) == 0) {
 8003418:	bf00      	nop
 800341a:	4b08      	ldr	r3, [pc, #32]	; (800343c <__io_putchar+0x2c>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003422:	2b00      	cmp	r3, #0
 8003424:	d0f9      	beq.n	800341a <__io_putchar+0xa>
	}; //,
	USART1->DR = (uint8_t) ch;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	b2da      	uxtb	r2, r3
 800342a:	4b04      	ldr	r3, [pc, #16]	; (800343c <__io_putchar+0x2c>)
 800342c:	605a      	str	r2, [r3, #4]

	//  while ((USART2->SR & 0X40) == 0) {
	//  }; //,
	//  USART2->DR = (uint8_t) ch;

	return ch;
 800342e:	687b      	ldr	r3, [r7, #4]
}
 8003430:	4618      	mov	r0, r3
 8003432:	370c      	adds	r7, #12
 8003434:	46bd      	mov	sp, r7
 8003436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343a:	4770      	bx	lr
 800343c:	40011000 	.word	0x40011000

08003440 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b082      	sub	sp, #8
 8003444:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003446:	2300      	movs	r3, #0
 8003448:	607b      	str	r3, [r7, #4]
 800344a:	4b0c      	ldr	r3, [pc, #48]	; (800347c <MX_DMA_Init+0x3c>)
 800344c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800344e:	4a0b      	ldr	r2, [pc, #44]	; (800347c <MX_DMA_Init+0x3c>)
 8003450:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003454:	6313      	str	r3, [r2, #48]	; 0x30
 8003456:	4b09      	ldr	r3, [pc, #36]	; (800347c <MX_DMA_Init+0x3c>)
 8003458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800345a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800345e:	607b      	str	r3, [r7, #4]
 8003460:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8003462:	2200      	movs	r2, #0
 8003464:	2100      	movs	r1, #0
 8003466:	203a      	movs	r0, #58	; 0x3a
 8003468:	f001 f89d 	bl	80045a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800346c:	203a      	movs	r0, #58	; 0x3a
 800346e:	f001 f8b6 	bl	80045de <HAL_NVIC_EnableIRQ>

}
 8003472:	bf00      	nop
 8003474:	3708      	adds	r7, #8
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}
 800347a:	bf00      	nop
 800347c:	40023800 	.word	0x40023800

08003480 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b08c      	sub	sp, #48	; 0x30
 8003484:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003486:	f107 031c 	add.w	r3, r7, #28
 800348a:	2200      	movs	r2, #0
 800348c:	601a      	str	r2, [r3, #0]
 800348e:	605a      	str	r2, [r3, #4]
 8003490:	609a      	str	r2, [r3, #8]
 8003492:	60da      	str	r2, [r3, #12]
 8003494:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003496:	2300      	movs	r3, #0
 8003498:	61bb      	str	r3, [r7, #24]
 800349a:	4b6a      	ldr	r3, [pc, #424]	; (8003644 <MX_GPIO_Init+0x1c4>)
 800349c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800349e:	4a69      	ldr	r2, [pc, #420]	; (8003644 <MX_GPIO_Init+0x1c4>)
 80034a0:	f043 0310 	orr.w	r3, r3, #16
 80034a4:	6313      	str	r3, [r2, #48]	; 0x30
 80034a6:	4b67      	ldr	r3, [pc, #412]	; (8003644 <MX_GPIO_Init+0x1c4>)
 80034a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034aa:	f003 0310 	and.w	r3, r3, #16
 80034ae:	61bb      	str	r3, [r7, #24]
 80034b0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80034b2:	2300      	movs	r3, #0
 80034b4:	617b      	str	r3, [r7, #20]
 80034b6:	4b63      	ldr	r3, [pc, #396]	; (8003644 <MX_GPIO_Init+0x1c4>)
 80034b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ba:	4a62      	ldr	r2, [pc, #392]	; (8003644 <MX_GPIO_Init+0x1c4>)
 80034bc:	f043 0320 	orr.w	r3, r3, #32
 80034c0:	6313      	str	r3, [r2, #48]	; 0x30
 80034c2:	4b60      	ldr	r3, [pc, #384]	; (8003644 <MX_GPIO_Init+0x1c4>)
 80034c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034c6:	f003 0320 	and.w	r3, r3, #32
 80034ca:	617b      	str	r3, [r7, #20]
 80034cc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80034ce:	2300      	movs	r3, #0
 80034d0:	613b      	str	r3, [r7, #16]
 80034d2:	4b5c      	ldr	r3, [pc, #368]	; (8003644 <MX_GPIO_Init+0x1c4>)
 80034d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034d6:	4a5b      	ldr	r2, [pc, #364]	; (8003644 <MX_GPIO_Init+0x1c4>)
 80034d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80034dc:	6313      	str	r3, [r2, #48]	; 0x30
 80034de:	4b59      	ldr	r3, [pc, #356]	; (8003644 <MX_GPIO_Init+0x1c4>)
 80034e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034e6:	613b      	str	r3, [r7, #16]
 80034e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80034ea:	2300      	movs	r3, #0
 80034ec:	60fb      	str	r3, [r7, #12]
 80034ee:	4b55      	ldr	r3, [pc, #340]	; (8003644 <MX_GPIO_Init+0x1c4>)
 80034f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034f2:	4a54      	ldr	r2, [pc, #336]	; (8003644 <MX_GPIO_Init+0x1c4>)
 80034f4:	f043 0301 	orr.w	r3, r3, #1
 80034f8:	6313      	str	r3, [r2, #48]	; 0x30
 80034fa:	4b52      	ldr	r3, [pc, #328]	; (8003644 <MX_GPIO_Init+0x1c4>)
 80034fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034fe:	f003 0301 	and.w	r3, r3, #1
 8003502:	60fb      	str	r3, [r7, #12]
 8003504:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003506:	2300      	movs	r3, #0
 8003508:	60bb      	str	r3, [r7, #8]
 800350a:	4b4e      	ldr	r3, [pc, #312]	; (8003644 <MX_GPIO_Init+0x1c4>)
 800350c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800350e:	4a4d      	ldr	r2, [pc, #308]	; (8003644 <MX_GPIO_Init+0x1c4>)
 8003510:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003514:	6313      	str	r3, [r2, #48]	; 0x30
 8003516:	4b4b      	ldr	r3, [pc, #300]	; (8003644 <MX_GPIO_Init+0x1c4>)
 8003518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800351a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800351e:	60bb      	str	r3, [r7, #8]
 8003520:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003522:	2300      	movs	r3, #0
 8003524:	607b      	str	r3, [r7, #4]
 8003526:	4b47      	ldr	r3, [pc, #284]	; (8003644 <MX_GPIO_Init+0x1c4>)
 8003528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800352a:	4a46      	ldr	r2, [pc, #280]	; (8003644 <MX_GPIO_Init+0x1c4>)
 800352c:	f043 0302 	orr.w	r3, r3, #2
 8003530:	6313      	str	r3, [r2, #48]	; 0x30
 8003532:	4b44      	ldr	r3, [pc, #272]	; (8003644 <MX_GPIO_Init+0x1c4>)
 8003534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003536:	f003 0302 	and.w	r3, r3, #2
 800353a:	607b      	str	r3, [r7, #4]
 800353c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_Res_GPIO_Port, OLED_Res_Pin, GPIO_PIN_SET);
 800353e:	2201      	movs	r2, #1
 8003540:	2104      	movs	r1, #4
 8003542:	4841      	ldr	r0, [pc, #260]	; (8003648 <MX_GPIO_Init+0x1c8>)
 8003544:	f001 fe1c 	bl	8005180 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, OLED_DC_Pin|OLED_CS_Pin, GPIO_PIN_RESET);
 8003548:	2200      	movs	r2, #0
 800354a:	2118      	movs	r1, #24
 800354c:	483e      	ldr	r0, [pc, #248]	; (8003648 <MX_GPIO_Init+0x1c8>)
 800354e:	f001 fe17 	bl	8005180 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BEEP_GPIO_Port, BEEP_Pin, GPIO_PIN_RESET);
 8003552:	2200      	movs	r2, #0
 8003554:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003558:	483c      	ldr	r0, [pc, #240]	; (800364c <MX_GPIO_Init+0x1cc>)
 800355a:	f001 fe11 	bl	8005180 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, Column1_Pin|Column2_Pin|Column3_Pin|Column4_Pin, GPIO_PIN_RESET);
 800355e:	2200      	movs	r2, #0
 8003560:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 8003564:	483a      	ldr	r0, [pc, #232]	; (8003650 <MX_GPIO_Init+0x1d0>)
 8003566:	f001 fe0b 	bl	8005180 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OLED_Res_Pin;
 800356a:	2304      	movs	r3, #4
 800356c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800356e:	2301      	movs	r3, #1
 8003570:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003572:	2301      	movs	r3, #1
 8003574:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003576:	2300      	movs	r3, #0
 8003578:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OLED_Res_GPIO_Port, &GPIO_InitStruct);
 800357a:	f107 031c 	add.w	r3, r7, #28
 800357e:	4619      	mov	r1, r3
 8003580:	4831      	ldr	r0, [pc, #196]	; (8003648 <MX_GPIO_Init+0x1c8>)
 8003582:	f001 fc49 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OLED_DC_Pin;
 8003586:	2308      	movs	r3, #8
 8003588:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800358a:	2301      	movs	r3, #1
 800358c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800358e:	2300      	movs	r3, #0
 8003590:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003592:	2300      	movs	r3, #0
 8003594:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OLED_DC_GPIO_Port, &GPIO_InitStruct);
 8003596:	f107 031c 	add.w	r3, r7, #28
 800359a:	4619      	mov	r1, r3
 800359c:	482a      	ldr	r0, [pc, #168]	; (8003648 <MX_GPIO_Init+0x1c8>)
 800359e:	f001 fc3b 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OLED_CS_Pin;
 80035a2:	2310      	movs	r3, #16
 80035a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035a6:	2301      	movs	r3, #1
 80035a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80035aa:	2302      	movs	r3, #2
 80035ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035ae:	2300      	movs	r3, #0
 80035b0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OLED_CS_GPIO_Port, &GPIO_InitStruct);
 80035b2:	f107 031c 	add.w	r3, r7, #28
 80035b6:	4619      	mov	r1, r3
 80035b8:	4823      	ldr	r0, [pc, #140]	; (8003648 <MX_GPIO_Init+0x1c8>)
 80035ba:	f001 fc2d 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BEEP_Pin;
 80035be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80035c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035c4:	2301      	movs	r3, #1
 80035c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80035c8:	2302      	movs	r3, #2
 80035ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80035cc:	2302      	movs	r3, #2
 80035ce:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(BEEP_GPIO_Port, &GPIO_InitStruct);
 80035d0:	f107 031c 	add.w	r3, r7, #28
 80035d4:	4619      	mov	r1, r3
 80035d6:	481d      	ldr	r0, [pc, #116]	; (800364c <MX_GPIO_Init+0x1cc>)
 80035d8:	f001 fc1e 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KY_UP_Pin;
 80035dc:	2301      	movs	r3, #1
 80035de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80035e0:	4b1c      	ldr	r3, [pc, #112]	; (8003654 <MX_GPIO_Init+0x1d4>)
 80035e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80035e4:	2302      	movs	r3, #2
 80035e6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(KY_UP_GPIO_Port, &GPIO_InitStruct);
 80035e8:	f107 031c 	add.w	r3, r7, #28
 80035ec:	4619      	mov	r1, r3
 80035ee:	481a      	ldr	r0, [pc, #104]	; (8003658 <MX_GPIO_Init+0x1d8>)
 80035f0:	f001 fc12 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = Row4_Pin|Row3_Pin|Row2_Pin|Row1_Pin;
 80035f4:	233c      	movs	r3, #60	; 0x3c
 80035f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80035f8:	2300      	movs	r3, #0
 80035fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80035fc:	2301      	movs	r3, #1
 80035fe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003600:	f107 031c 	add.w	r3, r7, #28
 8003604:	4619      	mov	r1, r3
 8003606:	4812      	ldr	r0, [pc, #72]	; (8003650 <MX_GPIO_Init+0x1d0>)
 8003608:	f001 fc06 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = Column1_Pin|Column2_Pin|Column3_Pin|Column4_Pin;
 800360c:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8003610:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003612:	2301      	movs	r3, #1
 8003614:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003616:	2302      	movs	r3, #2
 8003618:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800361a:	2302      	movs	r3, #2
 800361c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800361e:	f107 031c 	add.w	r3, r7, #28
 8003622:	4619      	mov	r1, r3
 8003624:	480a      	ldr	r0, [pc, #40]	; (8003650 <MX_GPIO_Init+0x1d0>)
 8003626:	f001 fbf7 	bl	8004e18 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 2, 0);
 800362a:	2200      	movs	r2, #0
 800362c:	2102      	movs	r1, #2
 800362e:	2006      	movs	r0, #6
 8003630:	f000 ffb9 	bl	80045a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8003634:	2006      	movs	r0, #6
 8003636:	f000 ffd2 	bl	80045de <HAL_NVIC_EnableIRQ>

}
 800363a:	bf00      	nop
 800363c:	3730      	adds	r7, #48	; 0x30
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop
 8003644:	40023800 	.word	0x40023800
 8003648:	40021000 	.word	0x40021000
 800364c:	40021400 	.word	0x40021400
 8003650:	40021800 	.word	0x40021800
 8003654:	10110000 	.word	0x10110000
 8003658:	40020000 	.word	0x40020000

0800365c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003660:	4b12      	ldr	r3, [pc, #72]	; (80036ac <MX_I2C1_Init+0x50>)
 8003662:	4a13      	ldr	r2, [pc, #76]	; (80036b0 <MX_I2C1_Init+0x54>)
 8003664:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8003666:	4b11      	ldr	r3, [pc, #68]	; (80036ac <MX_I2C1_Init+0x50>)
 8003668:	4a12      	ldr	r2, [pc, #72]	; (80036b4 <MX_I2C1_Init+0x58>)
 800366a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800366c:	4b0f      	ldr	r3, [pc, #60]	; (80036ac <MX_I2C1_Init+0x50>)
 800366e:	2200      	movs	r2, #0
 8003670:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003672:	4b0e      	ldr	r3, [pc, #56]	; (80036ac <MX_I2C1_Init+0x50>)
 8003674:	2200      	movs	r2, #0
 8003676:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003678:	4b0c      	ldr	r3, [pc, #48]	; (80036ac <MX_I2C1_Init+0x50>)
 800367a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800367e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003680:	4b0a      	ldr	r3, [pc, #40]	; (80036ac <MX_I2C1_Init+0x50>)
 8003682:	2200      	movs	r2, #0
 8003684:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003686:	4b09      	ldr	r3, [pc, #36]	; (80036ac <MX_I2C1_Init+0x50>)
 8003688:	2200      	movs	r2, #0
 800368a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_ENABLE;
 800368c:	4b07      	ldr	r3, [pc, #28]	; (80036ac <MX_I2C1_Init+0x50>)
 800368e:	2240      	movs	r2, #64	; 0x40
 8003690:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003692:	4b06      	ldr	r3, [pc, #24]	; (80036ac <MX_I2C1_Init+0x50>)
 8003694:	2200      	movs	r2, #0
 8003696:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003698:	4804      	ldr	r0, [pc, #16]	; (80036ac <MX_I2C1_Init+0x50>)
 800369a:	f001 fdaf 	bl	80051fc <HAL_I2C_Init>
 800369e:	4603      	mov	r3, r0
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d001      	beq.n	80036a8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80036a4:	f000 f8d8 	bl	8003858 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80036a8:	bf00      	nop
 80036aa:	bd80      	pop	{r7, pc}
 80036ac:	200008d0 	.word	0x200008d0
 80036b0:	40005400 	.word	0x40005400
 80036b4:	00061a80 	.word	0x00061a80

080036b8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b08a      	sub	sp, #40	; 0x28
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036c0:	f107 0314 	add.w	r3, r7, #20
 80036c4:	2200      	movs	r2, #0
 80036c6:	601a      	str	r2, [r3, #0]
 80036c8:	605a      	str	r2, [r3, #4]
 80036ca:	609a      	str	r2, [r3, #8]
 80036cc:	60da      	str	r2, [r3, #12]
 80036ce:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a19      	ldr	r2, [pc, #100]	; (800373c <HAL_I2C_MspInit+0x84>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d12c      	bne.n	8003734 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036da:	2300      	movs	r3, #0
 80036dc:	613b      	str	r3, [r7, #16]
 80036de:	4b18      	ldr	r3, [pc, #96]	; (8003740 <HAL_I2C_MspInit+0x88>)
 80036e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e2:	4a17      	ldr	r2, [pc, #92]	; (8003740 <HAL_I2C_MspInit+0x88>)
 80036e4:	f043 0302 	orr.w	r3, r3, #2
 80036e8:	6313      	str	r3, [r2, #48]	; 0x30
 80036ea:	4b15      	ldr	r3, [pc, #84]	; (8003740 <HAL_I2C_MspInit+0x88>)
 80036ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ee:	f003 0302 	and.w	r3, r3, #2
 80036f2:	613b      	str	r3, [r7, #16]
 80036f4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80036f6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80036fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80036fc:	2312      	movs	r3, #18
 80036fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003700:	2301      	movs	r3, #1
 8003702:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003704:	2303      	movs	r3, #3
 8003706:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003708:	2304      	movs	r3, #4
 800370a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800370c:	f107 0314 	add.w	r3, r7, #20
 8003710:	4619      	mov	r1, r3
 8003712:	480c      	ldr	r0, [pc, #48]	; (8003744 <HAL_I2C_MspInit+0x8c>)
 8003714:	f001 fb80 	bl	8004e18 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003718:	2300      	movs	r3, #0
 800371a:	60fb      	str	r3, [r7, #12]
 800371c:	4b08      	ldr	r3, [pc, #32]	; (8003740 <HAL_I2C_MspInit+0x88>)
 800371e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003720:	4a07      	ldr	r2, [pc, #28]	; (8003740 <HAL_I2C_MspInit+0x88>)
 8003722:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003726:	6413      	str	r3, [r2, #64]	; 0x40
 8003728:	4b05      	ldr	r3, [pc, #20]	; (8003740 <HAL_I2C_MspInit+0x88>)
 800372a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800372c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003730:	60fb      	str	r3, [r7, #12]
 8003732:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8003734:	bf00      	nop
 8003736:	3728      	adds	r7, #40	; 0x28
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}
 800373c:	40005400 	.word	0x40005400
 8003740:	40023800 	.word	0x40023800
 8003744:	40020400 	.word	0x40020400

08003748 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800374c:	f000 fdba 	bl	80042c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003750:	f000 f818 	bl	8003784 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003754:	f7ff fe94 	bl	8003480 <MX_GPIO_Init>
  MX_DMA_Init();
 8003758:	f7ff fe72 	bl	8003440 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800375c:	f000 fccc 	bl	80040f8 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8003760:	f7ff ff7c 	bl	800365c <MX_I2C1_Init>
  MX_TIM2_Init();
 8003764:	f000 fb34 	bl	8003dd0 <MX_TIM2_Init>
  MX_TIM5_Init();
 8003768:	f000 fbce 	bl	8003f08 <MX_TIM5_Init>
  MX_SPI1_Init();
 800376c:	f000 f87a 	bl	8003864 <MX_SPI1_Init>
  MX_TIM1_Init();
 8003770:	f000 fad8 	bl	8003d24 <MX_TIM1_Init>
  MX_TIM3_Init();
 8003774:	f000 fb7a 	bl	8003e6c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
	app_main_init();
 8003778:	f7ff fe0e 	bl	8003398 <app_main_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		app_main();
 800377c:	f7ff fe2e 	bl	80033dc <app_main>
 8003780:	e7fc      	b.n	800377c <main+0x34>
	...

08003784 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b094      	sub	sp, #80	; 0x50
 8003788:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800378a:	f107 0320 	add.w	r3, r7, #32
 800378e:	2230      	movs	r2, #48	; 0x30
 8003790:	2100      	movs	r1, #0
 8003792:	4618      	mov	r0, r3
 8003794:	f005 fe0c 	bl	80093b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003798:	f107 030c 	add.w	r3, r7, #12
 800379c:	2200      	movs	r2, #0
 800379e:	601a      	str	r2, [r3, #0]
 80037a0:	605a      	str	r2, [r3, #4]
 80037a2:	609a      	str	r2, [r3, #8]
 80037a4:	60da      	str	r2, [r3, #12]
 80037a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80037a8:	2300      	movs	r3, #0
 80037aa:	60bb      	str	r3, [r7, #8]
 80037ac:	4b28      	ldr	r3, [pc, #160]	; (8003850 <SystemClock_Config+0xcc>)
 80037ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b0:	4a27      	ldr	r2, [pc, #156]	; (8003850 <SystemClock_Config+0xcc>)
 80037b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037b6:	6413      	str	r3, [r2, #64]	; 0x40
 80037b8:	4b25      	ldr	r3, [pc, #148]	; (8003850 <SystemClock_Config+0xcc>)
 80037ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037c0:	60bb      	str	r3, [r7, #8]
 80037c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80037c4:	2300      	movs	r3, #0
 80037c6:	607b      	str	r3, [r7, #4]
 80037c8:	4b22      	ldr	r3, [pc, #136]	; (8003854 <SystemClock_Config+0xd0>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a21      	ldr	r2, [pc, #132]	; (8003854 <SystemClock_Config+0xd0>)
 80037ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80037d2:	6013      	str	r3, [r2, #0]
 80037d4:	4b1f      	ldr	r3, [pc, #124]	; (8003854 <SystemClock_Config+0xd0>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80037dc:	607b      	str	r3, [r7, #4]
 80037de:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80037e0:	2301      	movs	r3, #1
 80037e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80037e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80037e8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80037ea:	2302      	movs	r3, #2
 80037ec:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80037ee:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80037f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80037f4:	2304      	movs	r3, #4
 80037f6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80037f8:	23a8      	movs	r3, #168	; 0xa8
 80037fa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80037fc:	2302      	movs	r3, #2
 80037fe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003800:	2304      	movs	r3, #4
 8003802:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003804:	f107 0320 	add.w	r3, r7, #32
 8003808:	4618      	mov	r0, r3
 800380a:	f002 fe37 	bl	800647c <HAL_RCC_OscConfig>
 800380e:	4603      	mov	r3, r0
 8003810:	2b00      	cmp	r3, #0
 8003812:	d001      	beq.n	8003818 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003814:	f000 f820 	bl	8003858 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003818:	230f      	movs	r3, #15
 800381a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800381c:	2302      	movs	r3, #2
 800381e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003820:	2300      	movs	r3, #0
 8003822:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003824:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003828:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800382a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800382e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003830:	f107 030c 	add.w	r3, r7, #12
 8003834:	2105      	movs	r1, #5
 8003836:	4618      	mov	r0, r3
 8003838:	f003 f898 	bl	800696c <HAL_RCC_ClockConfig>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d001      	beq.n	8003846 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8003842:	f000 f809 	bl	8003858 <Error_Handler>
  }
}
 8003846:	bf00      	nop
 8003848:	3750      	adds	r7, #80	; 0x50
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	40023800 	.word	0x40023800
 8003854:	40007000 	.word	0x40007000

08003858 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003858:	b480      	push	{r7}
 800385a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800385c:	b672      	cpsid	i
}
 800385e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8003860:	e7fe      	b.n	8003860 <Error_Handler+0x8>
	...

08003864 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003868:	4b17      	ldr	r3, [pc, #92]	; (80038c8 <MX_SPI1_Init+0x64>)
 800386a:	4a18      	ldr	r2, [pc, #96]	; (80038cc <MX_SPI1_Init+0x68>)
 800386c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800386e:	4b16      	ldr	r3, [pc, #88]	; (80038c8 <MX_SPI1_Init+0x64>)
 8003870:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003874:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003876:	4b14      	ldr	r3, [pc, #80]	; (80038c8 <MX_SPI1_Init+0x64>)
 8003878:	2200      	movs	r2, #0
 800387a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800387c:	4b12      	ldr	r3, [pc, #72]	; (80038c8 <MX_SPI1_Init+0x64>)
 800387e:	2200      	movs	r2, #0
 8003880:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003882:	4b11      	ldr	r3, [pc, #68]	; (80038c8 <MX_SPI1_Init+0x64>)
 8003884:	2200      	movs	r2, #0
 8003886:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003888:	4b0f      	ldr	r3, [pc, #60]	; (80038c8 <MX_SPI1_Init+0x64>)
 800388a:	2200      	movs	r2, #0
 800388c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800388e:	4b0e      	ldr	r3, [pc, #56]	; (80038c8 <MX_SPI1_Init+0x64>)
 8003890:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003894:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003896:	4b0c      	ldr	r3, [pc, #48]	; (80038c8 <MX_SPI1_Init+0x64>)
 8003898:	2200      	movs	r2, #0
 800389a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800389c:	4b0a      	ldr	r3, [pc, #40]	; (80038c8 <MX_SPI1_Init+0x64>)
 800389e:	2200      	movs	r2, #0
 80038a0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80038a2:	4b09      	ldr	r3, [pc, #36]	; (80038c8 <MX_SPI1_Init+0x64>)
 80038a4:	2200      	movs	r2, #0
 80038a6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038a8:	4b07      	ldr	r3, [pc, #28]	; (80038c8 <MX_SPI1_Init+0x64>)
 80038aa:	2200      	movs	r2, #0
 80038ac:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80038ae:	4b06      	ldr	r3, [pc, #24]	; (80038c8 <MX_SPI1_Init+0x64>)
 80038b0:	220a      	movs	r2, #10
 80038b2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80038b4:	4804      	ldr	r0, [pc, #16]	; (80038c8 <MX_SPI1_Init+0x64>)
 80038b6:	f003 fa55 	bl	8006d64 <HAL_SPI_Init>
 80038ba:	4603      	mov	r3, r0
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d001      	beq.n	80038c4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80038c0:	f7ff ffca 	bl	8003858 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80038c4:	bf00      	nop
 80038c6:	bd80      	pop	{r7, pc}
 80038c8:	20000924 	.word	0x20000924
 80038cc:	40013000 	.word	0x40013000

080038d0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b08a      	sub	sp, #40	; 0x28
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038d8:	f107 0314 	add.w	r3, r7, #20
 80038dc:	2200      	movs	r2, #0
 80038de:	601a      	str	r2, [r3, #0]
 80038e0:	605a      	str	r2, [r3, #4]
 80038e2:	609a      	str	r2, [r3, #8]
 80038e4:	60da      	str	r2, [r3, #12]
 80038e6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a28      	ldr	r2, [pc, #160]	; (8003990 <HAL_SPI_MspInit+0xc0>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d149      	bne.n	8003986 <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80038f2:	2300      	movs	r3, #0
 80038f4:	613b      	str	r3, [r7, #16]
 80038f6:	4b27      	ldr	r3, [pc, #156]	; (8003994 <HAL_SPI_MspInit+0xc4>)
 80038f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038fa:	4a26      	ldr	r2, [pc, #152]	; (8003994 <HAL_SPI_MspInit+0xc4>)
 80038fc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003900:	6453      	str	r3, [r2, #68]	; 0x44
 8003902:	4b24      	ldr	r3, [pc, #144]	; (8003994 <HAL_SPI_MspInit+0xc4>)
 8003904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003906:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800390a:	613b      	str	r3, [r7, #16]
 800390c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800390e:	2300      	movs	r3, #0
 8003910:	60fb      	str	r3, [r7, #12]
 8003912:	4b20      	ldr	r3, [pc, #128]	; (8003994 <HAL_SPI_MspInit+0xc4>)
 8003914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003916:	4a1f      	ldr	r2, [pc, #124]	; (8003994 <HAL_SPI_MspInit+0xc4>)
 8003918:	f043 0301 	orr.w	r3, r3, #1
 800391c:	6313      	str	r3, [r2, #48]	; 0x30
 800391e:	4b1d      	ldr	r3, [pc, #116]	; (8003994 <HAL_SPI_MspInit+0xc4>)
 8003920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003922:	f003 0301 	and.w	r3, r3, #1
 8003926:	60fb      	str	r3, [r7, #12]
 8003928:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800392a:	2300      	movs	r3, #0
 800392c:	60bb      	str	r3, [r7, #8]
 800392e:	4b19      	ldr	r3, [pc, #100]	; (8003994 <HAL_SPI_MspInit+0xc4>)
 8003930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003932:	4a18      	ldr	r2, [pc, #96]	; (8003994 <HAL_SPI_MspInit+0xc4>)
 8003934:	f043 0302 	orr.w	r3, r3, #2
 8003938:	6313      	str	r3, [r2, #48]	; 0x30
 800393a:	4b16      	ldr	r3, [pc, #88]	; (8003994 <HAL_SPI_MspInit+0xc4>)
 800393c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800393e:	f003 0302 	and.w	r3, r3, #2
 8003942:	60bb      	str	r3, [r7, #8]
 8003944:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003946:	2320      	movs	r3, #32
 8003948:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800394a:	2302      	movs	r3, #2
 800394c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800394e:	2300      	movs	r3, #0
 8003950:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003952:	2303      	movs	r3, #3
 8003954:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003956:	2305      	movs	r3, #5
 8003958:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800395a:	f107 0314 	add.w	r3, r7, #20
 800395e:	4619      	mov	r1, r3
 8003960:	480d      	ldr	r0, [pc, #52]	; (8003998 <HAL_SPI_MspInit+0xc8>)
 8003962:	f001 fa59 	bl	8004e18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003966:	2330      	movs	r3, #48	; 0x30
 8003968:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800396a:	2302      	movs	r3, #2
 800396c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800396e:	2300      	movs	r3, #0
 8003970:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003972:	2303      	movs	r3, #3
 8003974:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003976:	2305      	movs	r3, #5
 8003978:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800397a:	f107 0314 	add.w	r3, r7, #20
 800397e:	4619      	mov	r1, r3
 8003980:	4806      	ldr	r0, [pc, #24]	; (800399c <HAL_SPI_MspInit+0xcc>)
 8003982:	f001 fa49 	bl	8004e18 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003986:	bf00      	nop
 8003988:	3728      	adds	r7, #40	; 0x28
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}
 800398e:	bf00      	nop
 8003990:	40013000 	.word	0x40013000
 8003994:	40023800 	.word	0x40023800
 8003998:	40020000 	.word	0x40020000
 800399c:	40020400 	.word	0x40020400

080039a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039a6:	2300      	movs	r3, #0
 80039a8:	607b      	str	r3, [r7, #4]
 80039aa:	4b10      	ldr	r3, [pc, #64]	; (80039ec <HAL_MspInit+0x4c>)
 80039ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ae:	4a0f      	ldr	r2, [pc, #60]	; (80039ec <HAL_MspInit+0x4c>)
 80039b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80039b4:	6453      	str	r3, [r2, #68]	; 0x44
 80039b6:	4b0d      	ldr	r3, [pc, #52]	; (80039ec <HAL_MspInit+0x4c>)
 80039b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039be:	607b      	str	r3, [r7, #4]
 80039c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80039c2:	2300      	movs	r3, #0
 80039c4:	603b      	str	r3, [r7, #0]
 80039c6:	4b09      	ldr	r3, [pc, #36]	; (80039ec <HAL_MspInit+0x4c>)
 80039c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ca:	4a08      	ldr	r2, [pc, #32]	; (80039ec <HAL_MspInit+0x4c>)
 80039cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039d0:	6413      	str	r3, [r2, #64]	; 0x40
 80039d2:	4b06      	ldr	r3, [pc, #24]	; (80039ec <HAL_MspInit+0x4c>)
 80039d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039da:	603b      	str	r3, [r7, #0]
 80039dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80039de:	bf00      	nop
 80039e0:	370c      	adds	r7, #12
 80039e2:	46bd      	mov	sp, r7
 80039e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e8:	4770      	bx	lr
 80039ea:	bf00      	nop
 80039ec:	40023800 	.word	0x40023800

080039f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80039f0:	b480      	push	{r7}
 80039f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 80039f4:	e7fe      	b.n	80039f4 <NMI_Handler+0x4>

080039f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80039f6:	b480      	push	{r7}
 80039f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80039fa:	e7fe      	b.n	80039fa <HardFault_Handler+0x4>

080039fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80039fc:	b480      	push	{r7}
 80039fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a00:	e7fe      	b.n	8003a00 <MemManage_Handler+0x4>

08003a02 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003a02:	b480      	push	{r7}
 8003a04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a06:	e7fe      	b.n	8003a06 <BusFault_Handler+0x4>

08003a08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a0c:	e7fe      	b.n	8003a0c <UsageFault_Handler+0x4>

08003a0e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003a0e:	b480      	push	{r7}
 8003a10:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003a12:	bf00      	nop
 8003a14:	46bd      	mov	sp, r7
 8003a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1a:	4770      	bx	lr

08003a1c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003a20:	bf00      	nop
 8003a22:	46bd      	mov	sp, r7
 8003a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a28:	4770      	bx	lr

08003a2a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003a2a:	b480      	push	{r7}
 8003a2c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003a2e:	bf00      	nop
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr

08003a38 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003a3c:	f000 fc94 	bl	8004368 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003a40:	bf00      	nop
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003a44:	b590      	push	{r4, r7, lr}
 8003a46:	b083      	sub	sp, #12
 8003a48:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8003a4a:	2001      	movs	r0, #1
 8003a4c:	f001 fbb2 	bl	80051b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
	HAL_Delay(20);
 8003a50:	2014      	movs	r0, #20
 8003a52:	f000 fca9 	bl	80043a8 <HAL_Delay>
	if (KY_UP == GPIO_PIN_SET) {
 8003a56:	2101      	movs	r1, #1
 8003a58:	4825      	ldr	r0, [pc, #148]	; (8003af0 <EXTI0_IRQHandler+0xac>)
 8003a5a:	f001 fb79 	bl	8005150 <HAL_GPIO_ReadPin>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	2b01      	cmp	r3, #1
 8003a62:	d140      	bne.n	8003ae6 <EXTI0_IRQHandler+0xa2>
		HAL_TIM_Base_Stop(&htim5);
 8003a64:	4823      	ldr	r0, [pc, #140]	; (8003af4 <EXTI0_IRQHandler+0xb0>)
 8003a66:	f003 fcc5 	bl	80073f4 <HAL_TIM_Base_Stop>
		__HAL_TIM_SET_COUNTER(&htim5, 0);
 8003a6a:	4b22      	ldr	r3, [pc, #136]	; (8003af4 <EXTI0_IRQHandler+0xb0>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	625a      	str	r2, [r3, #36]	; 0x24
		ssd1306_SetCursor(88, 35);
 8003a72:	2123      	movs	r1, #35	; 0x23
 8003a74:	2058      	movs	r0, #88	; 0x58
 8003a76:	f7fd fcab 	bl	80013d0 <ssd1306_SetCursor>
		ssd1306_WriteString("      ", Font_6x8, White);
 8003a7a:	4a1f      	ldr	r2, [pc, #124]	; (8003af8 <EXTI0_IRQHandler+0xb4>)
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	ca06      	ldmia	r2, {r1, r2}
 8003a80:	481e      	ldr	r0, [pc, #120]	; (8003afc <EXTI0_IRQHandler+0xb8>)
 8003a82:	f7fd fc7f 	bl	8001384 <ssd1306_WriteString>
		ssd1306_SetCursor(88, 44);
 8003a86:	212c      	movs	r1, #44	; 0x2c
 8003a88:	2058      	movs	r0, #88	; 0x58
 8003a8a:	f7fd fca1 	bl	80013d0 <ssd1306_SetCursor>
		ssd1306_WriteString("      ", Font_6x8, White);
 8003a8e:	4a1a      	ldr	r2, [pc, #104]	; (8003af8 <EXTI0_IRQHandler+0xb4>)
 8003a90:	2301      	movs	r3, #1
 8003a92:	ca06      	ldmia	r2, {r1, r2}
 8003a94:	4819      	ldr	r0, [pc, #100]	; (8003afc <EXTI0_IRQHandler+0xb8>)
 8003a96:	f7fd fc75 	bl	8001384 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8003a9a:	f7fd fb63 	bl	8001164 <ssd1306_UpdateScreen>
		//
		PCA9685_SetServoAngle(0, 90);
 8003a9e:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8003b00 <EXTI0_IRQHandler+0xbc>
 8003aa2:	2000      	movs	r0, #0
 8003aa4:	f7fd ff38 	bl	8001918 <PCA9685_SetServoAngle>
		PCA9685_SetServoAngle(1, 90);
 8003aa8:	ed9f 0a15 	vldr	s0, [pc, #84]	; 8003b00 <EXTI0_IRQHandler+0xbc>
 8003aac:	2001      	movs	r0, #1
 8003aae:	f7fd ff33 	bl	8001918 <PCA9685_SetServoAngle>
		PID_Reset();
 8003ab2:	f7fe f90b 	bl	8001ccc <PID_Reset>
		//
		SelecMode(0);
 8003ab6:	2000      	movs	r0, #0
 8003ab8:	f7ff faba 	bl	8003030 <SelecMode>
		printf("%d  %d  %d  %d  %d\r\n", Mode[0], Mode[1], Mode[2], Mode[3],
 8003abc:	4b11      	ldr	r3, [pc, #68]	; (8003b04 <EXTI0_IRQHandler+0xc0>)
 8003abe:	781b      	ldrb	r3, [r3, #0]
 8003ac0:	4619      	mov	r1, r3
 8003ac2:	4b10      	ldr	r3, [pc, #64]	; (8003b04 <EXTI0_IRQHandler+0xc0>)
 8003ac4:	785b      	ldrb	r3, [r3, #1]
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	4b0e      	ldr	r3, [pc, #56]	; (8003b04 <EXTI0_IRQHandler+0xc0>)
 8003aca:	789b      	ldrb	r3, [r3, #2]
 8003acc:	461c      	mov	r4, r3
 8003ace:	4b0d      	ldr	r3, [pc, #52]	; (8003b04 <EXTI0_IRQHandler+0xc0>)
 8003ad0:	78db      	ldrb	r3, [r3, #3]
 8003ad2:	461a      	mov	r2, r3
				Mode[4]);
 8003ad4:	4b0b      	ldr	r3, [pc, #44]	; (8003b04 <EXTI0_IRQHandler+0xc0>)
 8003ad6:	791b      	ldrb	r3, [r3, #4]
		printf("%d  %d  %d  %d  %d\r\n", Mode[0], Mode[1], Mode[2], Mode[3],
 8003ad8:	9301      	str	r3, [sp, #4]
 8003ada:	9200      	str	r2, [sp, #0]
 8003adc:	4623      	mov	r3, r4
 8003ade:	4602      	mov	r2, r0
 8003ae0:	4809      	ldr	r0, [pc, #36]	; (8003b08 <EXTI0_IRQHandler+0xc4>)
 8003ae2:	f006 f8d7 	bl	8009c94 <iprintf>
	}
  /* USER CODE END EXTI0_IRQn 1 */
}
 8003ae6:	bf00      	nop
 8003ae8:	3704      	adds	r7, #4
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd90      	pop	{r4, r7, pc}
 8003aee:	bf00      	nop
 8003af0:	40020000 	.word	0x40020000
 8003af4:	2000097c 	.word	0x2000097c
 8003af8:	20000000 	.word	0x20000000
 8003afc:	0800d7f0 	.word	0x0800d7f0
 8003b00:	42b40000 	.word	0x42b40000
 8003b04:	200007c4 	.word	0x200007c4
 8003b08:	0800d7f8 	.word	0x0800d7f8

08003b0c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003b10:	4802      	ldr	r0, [pc, #8]	; (8003b1c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003b12:	f003 ff4f 	bl	80079b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003b16:	bf00      	nop
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	bf00      	nop
 8003b1c:	20000a0c 	.word	0x20000a0c

08003b20 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003b24:	4802      	ldr	r0, [pc, #8]	; (8003b30 <TIM1_CC_IRQHandler+0x10>)
 8003b26:	f003 ff45 	bl	80079b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8003b2a:	bf00      	nop
 8003b2c:	bd80      	pop	{r7, pc}
 8003b2e:	bf00      	nop
 8003b30:	20000a0c 	.word	0x20000a0c

08003b34 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003b38:	4802      	ldr	r0, [pc, #8]	; (8003b44 <TIM2_IRQHandler+0x10>)
 8003b3a:	f003 ff3b 	bl	80079b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003b3e:	bf00      	nop
 8003b40:	bd80      	pop	{r7, pc}
 8003b42:	bf00      	nop
 8003b44:	20000a54 	.word	0x20000a54

08003b48 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003b4c:	4803      	ldr	r0, [pc, #12]	; (8003b5c <USART1_IRQHandler+0x14>)
 8003b4e:	f004 fde5 	bl	800871c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
	// 
	USER_UART_IRQHandler(&huart1);
 8003b52:	4802      	ldr	r0, [pc, #8]	; (8003b5c <USART1_IRQHandler+0x14>)
 8003b54:	f7fe faea 	bl	800212c <USER_UART_IRQHandler>
  /* USER CODE END USART1_IRQn 1 */
}
 8003b58:	bf00      	nop
 8003b5a:	bd80      	pop	{r7, pc}
 8003b5c:	20000afc 	.word	0x20000afc

08003b60 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003b64:	4802      	ldr	r0, [pc, #8]	; (8003b70 <DMA2_Stream2_IRQHandler+0x10>)
 8003b66:	f000 feed 	bl	8004944 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003b6a:	bf00      	nop
 8003b6c:	bd80      	pop	{r7, pc}
 8003b6e:	bf00      	nop
 8003b70:	20000a9c 	.word	0x20000a9c

08003b74 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003b74:	b480      	push	{r7}
 8003b76:	af00      	add	r7, sp, #0
	return 1;
 8003b78:	2301      	movs	r3, #1
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b82:	4770      	bx	lr

08003b84 <_kill>:

int _kill(int pid, int sig)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b082      	sub	sp, #8
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
 8003b8c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003b8e:	f005 fbd7 	bl	8009340 <__errno>
 8003b92:	4603      	mov	r3, r0
 8003b94:	2216      	movs	r2, #22
 8003b96:	601a      	str	r2, [r3, #0]
	return -1;
 8003b98:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	3708      	adds	r7, #8
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}

08003ba4 <_exit>:

void _exit (int status)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b082      	sub	sp, #8
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003bac:	f04f 31ff 	mov.w	r1, #4294967295
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	f7ff ffe7 	bl	8003b84 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003bb6:	e7fe      	b.n	8003bb6 <_exit+0x12>

08003bb8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b086      	sub	sp, #24
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	60f8      	str	r0, [r7, #12]
 8003bc0:	60b9      	str	r1, [r7, #8]
 8003bc2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	617b      	str	r3, [r7, #20]
 8003bc8:	e00a      	b.n	8003be0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003bca:	f3af 8000 	nop.w
 8003bce:	4601      	mov	r1, r0
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	1c5a      	adds	r2, r3, #1
 8003bd4:	60ba      	str	r2, [r7, #8]
 8003bd6:	b2ca      	uxtb	r2, r1
 8003bd8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	3301      	adds	r3, #1
 8003bde:	617b      	str	r3, [r7, #20]
 8003be0:	697a      	ldr	r2, [r7, #20]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	429a      	cmp	r2, r3
 8003be6:	dbf0      	blt.n	8003bca <_read+0x12>
	}

return len;
 8003be8:	687b      	ldr	r3, [r7, #4]
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3718      	adds	r7, #24
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}

08003bf2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003bf2:	b580      	push	{r7, lr}
 8003bf4:	b086      	sub	sp, #24
 8003bf6:	af00      	add	r7, sp, #0
 8003bf8:	60f8      	str	r0, [r7, #12]
 8003bfa:	60b9      	str	r1, [r7, #8]
 8003bfc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003bfe:	2300      	movs	r3, #0
 8003c00:	617b      	str	r3, [r7, #20]
 8003c02:	e009      	b.n	8003c18 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	1c5a      	adds	r2, r3, #1
 8003c08:	60ba      	str	r2, [r7, #8]
 8003c0a:	781b      	ldrb	r3, [r3, #0]
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f7ff fbff 	bl	8003410 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	3301      	adds	r3, #1
 8003c16:	617b      	str	r3, [r7, #20]
 8003c18:	697a      	ldr	r2, [r7, #20]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	dbf1      	blt.n	8003c04 <_write+0x12>
	}
	return len;
 8003c20:	687b      	ldr	r3, [r7, #4]
}
 8003c22:	4618      	mov	r0, r3
 8003c24:	3718      	adds	r7, #24
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}

08003c2a <_close>:

int _close(int file)
{
 8003c2a:	b480      	push	{r7}
 8003c2c:	b083      	sub	sp, #12
 8003c2e:	af00      	add	r7, sp, #0
 8003c30:	6078      	str	r0, [r7, #4]
	return -1;
 8003c32:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	370c      	adds	r7, #12
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr

08003c42 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003c42:	b480      	push	{r7}
 8003c44:	b083      	sub	sp, #12
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	6078      	str	r0, [r7, #4]
 8003c4a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003c52:	605a      	str	r2, [r3, #4]
	return 0;
 8003c54:	2300      	movs	r3, #0
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	370c      	adds	r7, #12
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c60:	4770      	bx	lr

08003c62 <_isatty>:

int _isatty(int file)
{
 8003c62:	b480      	push	{r7}
 8003c64:	b083      	sub	sp, #12
 8003c66:	af00      	add	r7, sp, #0
 8003c68:	6078      	str	r0, [r7, #4]
	return 1;
 8003c6a:	2301      	movs	r3, #1
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	370c      	adds	r7, #12
 8003c70:	46bd      	mov	sp, r7
 8003c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c76:	4770      	bx	lr

08003c78 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b085      	sub	sp, #20
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	60f8      	str	r0, [r7, #12]
 8003c80:	60b9      	str	r1, [r7, #8]
 8003c82:	607a      	str	r2, [r7, #4]
	return 0;
 8003c84:	2300      	movs	r3, #0
}
 8003c86:	4618      	mov	r0, r3
 8003c88:	3714      	adds	r7, #20
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c90:	4770      	bx	lr
	...

08003c94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b086      	sub	sp, #24
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003c9c:	4a14      	ldr	r2, [pc, #80]	; (8003cf0 <_sbrk+0x5c>)
 8003c9e:	4b15      	ldr	r3, [pc, #84]	; (8003cf4 <_sbrk+0x60>)
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003ca8:	4b13      	ldr	r3, [pc, #76]	; (8003cf8 <_sbrk+0x64>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d102      	bne.n	8003cb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003cb0:	4b11      	ldr	r3, [pc, #68]	; (8003cf8 <_sbrk+0x64>)
 8003cb2:	4a12      	ldr	r2, [pc, #72]	; (8003cfc <_sbrk+0x68>)
 8003cb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003cb6:	4b10      	ldr	r3, [pc, #64]	; (8003cf8 <_sbrk+0x64>)
 8003cb8:	681a      	ldr	r2, [r3, #0]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	4413      	add	r3, r2
 8003cbe:	693a      	ldr	r2, [r7, #16]
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d207      	bcs.n	8003cd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003cc4:	f005 fb3c 	bl	8009340 <__errno>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	220c      	movs	r2, #12
 8003ccc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003cce:	f04f 33ff 	mov.w	r3, #4294967295
 8003cd2:	e009      	b.n	8003ce8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003cd4:	4b08      	ldr	r3, [pc, #32]	; (8003cf8 <_sbrk+0x64>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003cda:	4b07      	ldr	r3, [pc, #28]	; (8003cf8 <_sbrk+0x64>)
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	4413      	add	r3, r2
 8003ce2:	4a05      	ldr	r2, [pc, #20]	; (8003cf8 <_sbrk+0x64>)
 8003ce4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	3718      	adds	r7, #24
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}
 8003cf0:	20020000 	.word	0x20020000
 8003cf4:	00000400 	.word	0x00000400
 8003cf8:	200007cc 	.word	0x200007cc
 8003cfc:	20000b58 	.word	0x20000b58

08003d00 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003d00:	b480      	push	{r7}
 8003d02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003d04:	4b06      	ldr	r3, [pc, #24]	; (8003d20 <SystemInit+0x20>)
 8003d06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d0a:	4a05      	ldr	r2, [pc, #20]	; (8003d20 <SystemInit+0x20>)
 8003d0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003d10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003d14:	bf00      	nop
 8003d16:	46bd      	mov	sp, r7
 8003d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1c:	4770      	bx	lr
 8003d1e:	bf00      	nop
 8003d20:	e000ed00 	.word	0xe000ed00

08003d24 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim5;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b086      	sub	sp, #24
 8003d28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003d2a:	f107 0310 	add.w	r3, r7, #16
 8003d2e:	2200      	movs	r2, #0
 8003d30:	601a      	str	r2, [r3, #0]
 8003d32:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003d34:	463b      	mov	r3, r7
 8003d36:	2200      	movs	r2, #0
 8003d38:	601a      	str	r2, [r3, #0]
 8003d3a:	605a      	str	r2, [r3, #4]
 8003d3c:	609a      	str	r2, [r3, #8]
 8003d3e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003d40:	4b21      	ldr	r3, [pc, #132]	; (8003dc8 <MX_TIM1_Init+0xa4>)
 8003d42:	4a22      	ldr	r2, [pc, #136]	; (8003dcc <MX_TIM1_Init+0xa8>)
 8003d44:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 8003d46:	4b20      	ldr	r3, [pc, #128]	; (8003dc8 <MX_TIM1_Init+0xa4>)
 8003d48:	22a7      	movs	r2, #167	; 0xa7
 8003d4a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d4c:	4b1e      	ldr	r3, [pc, #120]	; (8003dc8 <MX_TIM1_Init+0xa4>)
 8003d4e:	2200      	movs	r2, #0
 8003d50:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003d52:	4b1d      	ldr	r3, [pc, #116]	; (8003dc8 <MX_TIM1_Init+0xa4>)
 8003d54:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003d58:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d5a:	4b1b      	ldr	r3, [pc, #108]	; (8003dc8 <MX_TIM1_Init+0xa4>)
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003d60:	4b19      	ldr	r3, [pc, #100]	; (8003dc8 <MX_TIM1_Init+0xa4>)
 8003d62:	2200      	movs	r2, #0
 8003d64:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d66:	4b18      	ldr	r3, [pc, #96]	; (8003dc8 <MX_TIM1_Init+0xa4>)
 8003d68:	2200      	movs	r2, #0
 8003d6a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8003d6c:	4816      	ldr	r0, [pc, #88]	; (8003dc8 <MX_TIM1_Init+0xa4>)
 8003d6e:	f003 fc08 	bl	8007582 <HAL_TIM_IC_Init>
 8003d72:	4603      	mov	r3, r0
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d001      	beq.n	8003d7c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8003d78:	f7ff fd6e 	bl	8003858 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003d80:	2300      	movs	r3, #0
 8003d82:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003d84:	f107 0310 	add.w	r3, r7, #16
 8003d88:	4619      	mov	r1, r3
 8003d8a:	480f      	ldr	r0, [pc, #60]	; (8003dc8 <MX_TIM1_Init+0xa4>)
 8003d8c:	f004 fb5e 	bl	800844c <HAL_TIMEx_MasterConfigSynchronization>
 8003d90:	4603      	mov	r3, r0
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d001      	beq.n	8003d9a <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8003d96:	f7ff fd5f 	bl	8003858 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003d9e:	2301      	movs	r3, #1
 8003da0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003da2:	2300      	movs	r3, #0
 8003da4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003da6:	2300      	movs	r3, #0
 8003da8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003daa:	463b      	mov	r3, r7
 8003dac:	2200      	movs	r2, #0
 8003dae:	4619      	mov	r1, r3
 8003db0:	4805      	ldr	r0, [pc, #20]	; (8003dc8 <MX_TIM1_Init+0xa4>)
 8003db2:	f003 ff07 	bl	8007bc4 <HAL_TIM_IC_ConfigChannel>
 8003db6:	4603      	mov	r3, r0
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d001      	beq.n	8003dc0 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8003dbc:	f7ff fd4c 	bl	8003858 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003dc0:	bf00      	nop
 8003dc2:	3718      	adds	r7, #24
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}
 8003dc8:	20000a0c 	.word	0x20000a0c
 8003dcc:	40010000 	.word	0x40010000

08003dd0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b086      	sub	sp, #24
 8003dd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003dd6:	f107 0308 	add.w	r3, r7, #8
 8003dda:	2200      	movs	r2, #0
 8003ddc:	601a      	str	r2, [r3, #0]
 8003dde:	605a      	str	r2, [r3, #4]
 8003de0:	609a      	str	r2, [r3, #8]
 8003de2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003de4:	463b      	mov	r3, r7
 8003de6:	2200      	movs	r2, #0
 8003de8:	601a      	str	r2, [r3, #0]
 8003dea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003dec:	4b1e      	ldr	r3, [pc, #120]	; (8003e68 <MX_TIM2_Init+0x98>)
 8003dee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003df2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8400-1;
 8003df4:	4b1c      	ldr	r3, [pc, #112]	; (8003e68 <MX_TIM2_Init+0x98>)
 8003df6:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8003dfa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003dfc:	4b1a      	ldr	r3, [pc, #104]	; (8003e68 <MX_TIM2_Init+0x98>)
 8003dfe:	2200      	movs	r2, #0
 8003e00:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8003e02:	4b19      	ldr	r3, [pc, #100]	; (8003e68 <MX_TIM2_Init+0x98>)
 8003e04:	f04f 32ff 	mov.w	r2, #4294967295
 8003e08:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e0a:	4b17      	ldr	r3, [pc, #92]	; (8003e68 <MX_TIM2_Init+0x98>)
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e10:	4b15      	ldr	r3, [pc, #84]	; (8003e68 <MX_TIM2_Init+0x98>)
 8003e12:	2200      	movs	r2, #0
 8003e14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003e16:	4814      	ldr	r0, [pc, #80]	; (8003e68 <MX_TIM2_Init+0x98>)
 8003e18:	f003 fa34 	bl	8007284 <HAL_TIM_Base_Init>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d001      	beq.n	8003e26 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8003e22:	f7ff fd19 	bl	8003858 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003e26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003e2a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003e2c:	f107 0308 	add.w	r3, r7, #8
 8003e30:	4619      	mov	r1, r3
 8003e32:	480d      	ldr	r0, [pc, #52]	; (8003e68 <MX_TIM2_Init+0x98>)
 8003e34:	f003 ff5a 	bl	8007cec <HAL_TIM_ConfigClockSource>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d001      	beq.n	8003e42 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8003e3e:	f7ff fd0b 	bl	8003858 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003e42:	2300      	movs	r3, #0
 8003e44:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003e46:	2300      	movs	r3, #0
 8003e48:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003e4a:	463b      	mov	r3, r7
 8003e4c:	4619      	mov	r1, r3
 8003e4e:	4806      	ldr	r0, [pc, #24]	; (8003e68 <MX_TIM2_Init+0x98>)
 8003e50:	f004 fafc 	bl	800844c <HAL_TIMEx_MasterConfigSynchronization>
 8003e54:	4603      	mov	r3, r0
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d001      	beq.n	8003e5e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8003e5a:	f7ff fcfd 	bl	8003858 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003e5e:	bf00      	nop
 8003e60:	3718      	adds	r7, #24
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	20000a54 	.word	0x20000a54

08003e6c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b086      	sub	sp, #24
 8003e70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003e72:	f107 0308 	add.w	r3, r7, #8
 8003e76:	2200      	movs	r2, #0
 8003e78:	601a      	str	r2, [r3, #0]
 8003e7a:	605a      	str	r2, [r3, #4]
 8003e7c:	609a      	str	r2, [r3, #8]
 8003e7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003e80:	463b      	mov	r3, r7
 8003e82:	2200      	movs	r2, #0
 8003e84:	601a      	str	r2, [r3, #0]
 8003e86:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003e88:	4b1d      	ldr	r3, [pc, #116]	; (8003f00 <MX_TIM3_Init+0x94>)
 8003e8a:	4a1e      	ldr	r2, [pc, #120]	; (8003f04 <MX_TIM3_Init+0x98>)
 8003e8c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400-1;
 8003e8e:	4b1c      	ldr	r3, [pc, #112]	; (8003f00 <MX_TIM3_Init+0x94>)
 8003e90:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8003e94:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e96:	4b1a      	ldr	r3, [pc, #104]	; (8003f00 <MX_TIM3_Init+0x94>)
 8003e98:	2200      	movs	r2, #0
 8003e9a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003e9c:	4b18      	ldr	r3, [pc, #96]	; (8003f00 <MX_TIM3_Init+0x94>)
 8003e9e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003ea2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ea4:	4b16      	ldr	r3, [pc, #88]	; (8003f00 <MX_TIM3_Init+0x94>)
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003eaa:	4b15      	ldr	r3, [pc, #84]	; (8003f00 <MX_TIM3_Init+0x94>)
 8003eac:	2280      	movs	r2, #128	; 0x80
 8003eae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003eb0:	4813      	ldr	r0, [pc, #76]	; (8003f00 <MX_TIM3_Init+0x94>)
 8003eb2:	f003 f9e7 	bl	8007284 <HAL_TIM_Base_Init>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d001      	beq.n	8003ec0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8003ebc:	f7ff fccc 	bl	8003858 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ec0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ec4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003ec6:	f107 0308 	add.w	r3, r7, #8
 8003eca:	4619      	mov	r1, r3
 8003ecc:	480c      	ldr	r0, [pc, #48]	; (8003f00 <MX_TIM3_Init+0x94>)
 8003ece:	f003 ff0d 	bl	8007cec <HAL_TIM_ConfigClockSource>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d001      	beq.n	8003edc <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8003ed8:	f7ff fcbe 	bl	8003858 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003edc:	2300      	movs	r3, #0
 8003ede:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003ee4:	463b      	mov	r3, r7
 8003ee6:	4619      	mov	r1, r3
 8003ee8:	4805      	ldr	r0, [pc, #20]	; (8003f00 <MX_TIM3_Init+0x94>)
 8003eea:	f004 faaf 	bl	800844c <HAL_TIMEx_MasterConfigSynchronization>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d001      	beq.n	8003ef8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8003ef4:	f7ff fcb0 	bl	8003858 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003ef8:	bf00      	nop
 8003efa:	3718      	adds	r7, #24
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}
 8003f00:	200009c4 	.word	0x200009c4
 8003f04:	40000400 	.word	0x40000400

08003f08 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b086      	sub	sp, #24
 8003f0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003f0e:	f107 0308 	add.w	r3, r7, #8
 8003f12:	2200      	movs	r2, #0
 8003f14:	601a      	str	r2, [r3, #0]
 8003f16:	605a      	str	r2, [r3, #4]
 8003f18:	609a      	str	r2, [r3, #8]
 8003f1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003f1c:	463b      	mov	r3, r7
 8003f1e:	2200      	movs	r2, #0
 8003f20:	601a      	str	r2, [r3, #0]
 8003f22:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003f24:	4b1d      	ldr	r3, [pc, #116]	; (8003f9c <MX_TIM5_Init+0x94>)
 8003f26:	4a1e      	ldr	r2, [pc, #120]	; (8003fa0 <MX_TIM5_Init+0x98>)
 8003f28:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 8400-1;
 8003f2a:	4b1c      	ldr	r3, [pc, #112]	; (8003f9c <MX_TIM5_Init+0x94>)
 8003f2c:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8003f30:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f32:	4b1a      	ldr	r3, [pc, #104]	; (8003f9c <MX_TIM5_Init+0x94>)
 8003f34:	2200      	movs	r2, #0
 8003f36:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8003f38:	4b18      	ldr	r3, [pc, #96]	; (8003f9c <MX_TIM5_Init+0x94>)
 8003f3a:	f04f 32ff 	mov.w	r2, #4294967295
 8003f3e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003f40:	4b16      	ldr	r3, [pc, #88]	; (8003f9c <MX_TIM5_Init+0x94>)
 8003f42:	2200      	movs	r2, #0
 8003f44:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f46:	4b15      	ldr	r3, [pc, #84]	; (8003f9c <MX_TIM5_Init+0x94>)
 8003f48:	2200      	movs	r2, #0
 8003f4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003f4c:	4813      	ldr	r0, [pc, #76]	; (8003f9c <MX_TIM5_Init+0x94>)
 8003f4e:	f003 f999 	bl	8007284 <HAL_TIM_Base_Init>
 8003f52:	4603      	mov	r3, r0
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d001      	beq.n	8003f5c <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8003f58:	f7ff fc7e 	bl	8003858 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003f5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003f60:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003f62:	f107 0308 	add.w	r3, r7, #8
 8003f66:	4619      	mov	r1, r3
 8003f68:	480c      	ldr	r0, [pc, #48]	; (8003f9c <MX_TIM5_Init+0x94>)
 8003f6a:	f003 febf 	bl	8007cec <HAL_TIM_ConfigClockSource>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d001      	beq.n	8003f78 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8003f74:	f7ff fc70 	bl	8003858 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003f80:	463b      	mov	r3, r7
 8003f82:	4619      	mov	r1, r3
 8003f84:	4805      	ldr	r0, [pc, #20]	; (8003f9c <MX_TIM5_Init+0x94>)
 8003f86:	f004 fa61 	bl	800844c <HAL_TIMEx_MasterConfigSynchronization>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d001      	beq.n	8003f94 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8003f90:	f7ff fc62 	bl	8003858 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003f94:	bf00      	nop
 8003f96:	3718      	adds	r7, #24
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bd80      	pop	{r7, pc}
 8003f9c:	2000097c 	.word	0x2000097c
 8003fa0:	40000c00 	.word	0x40000c00

08003fa4 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b08a      	sub	sp, #40	; 0x28
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fac:	f107 0314 	add.w	r3, r7, #20
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	601a      	str	r2, [r3, #0]
 8003fb4:	605a      	str	r2, [r3, #4]
 8003fb6:	609a      	str	r2, [r3, #8]
 8003fb8:	60da      	str	r2, [r3, #12]
 8003fba:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM1)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a21      	ldr	r2, [pc, #132]	; (8004048 <HAL_TIM_IC_MspInit+0xa4>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d13c      	bne.n	8004040 <HAL_TIM_IC_MspInit+0x9c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	613b      	str	r3, [r7, #16]
 8003fca:	4b20      	ldr	r3, [pc, #128]	; (800404c <HAL_TIM_IC_MspInit+0xa8>)
 8003fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fce:	4a1f      	ldr	r2, [pc, #124]	; (800404c <HAL_TIM_IC_MspInit+0xa8>)
 8003fd0:	f043 0301 	orr.w	r3, r3, #1
 8003fd4:	6453      	str	r3, [r2, #68]	; 0x44
 8003fd6:	4b1d      	ldr	r3, [pc, #116]	; (800404c <HAL_TIM_IC_MspInit+0xa8>)
 8003fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fda:	f003 0301 	and.w	r3, r3, #1
 8003fde:	613b      	str	r3, [r7, #16]
 8003fe0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	60fb      	str	r3, [r7, #12]
 8003fe6:	4b19      	ldr	r3, [pc, #100]	; (800404c <HAL_TIM_IC_MspInit+0xa8>)
 8003fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fea:	4a18      	ldr	r2, [pc, #96]	; (800404c <HAL_TIM_IC_MspInit+0xa8>)
 8003fec:	f043 0301 	orr.w	r3, r3, #1
 8003ff0:	6313      	str	r3, [r2, #48]	; 0x30
 8003ff2:	4b16      	ldr	r3, [pc, #88]	; (800404c <HAL_TIM_IC_MspInit+0xa8>)
 8003ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ff6:	f003 0301 	and.w	r3, r3, #1
 8003ffa:	60fb      	str	r3, [r7, #12]
 8003ffc:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003ffe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004002:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004004:	2302      	movs	r3, #2
 8004006:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004008:	2300      	movs	r3, #0
 800400a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800400c:	2300      	movs	r3, #0
 800400e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004010:	2301      	movs	r3, #1
 8004012:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004014:	f107 0314 	add.w	r3, r7, #20
 8004018:	4619      	mov	r1, r3
 800401a:	480d      	ldr	r0, [pc, #52]	; (8004050 <HAL_TIM_IC_MspInit+0xac>)
 800401c:	f000 fefc 	bl	8004e18 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 8004020:	2200      	movs	r2, #0
 8004022:	2101      	movs	r1, #1
 8004024:	2019      	movs	r0, #25
 8004026:	f000 fabe 	bl	80045a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800402a:	2019      	movs	r0, #25
 800402c:	f000 fad7 	bl	80045de <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 1, 0);
 8004030:	2200      	movs	r2, #0
 8004032:	2101      	movs	r1, #1
 8004034:	201b      	movs	r0, #27
 8004036:	f000 fab6 	bl	80045a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800403a:	201b      	movs	r0, #27
 800403c:	f000 facf 	bl	80045de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8004040:	bf00      	nop
 8004042:	3728      	adds	r7, #40	; 0x28
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}
 8004048:	40010000 	.word	0x40010000
 800404c:	40023800 	.word	0x40023800
 8004050:	40020000 	.word	0x40020000

08004054 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b086      	sub	sp, #24
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004064:	d116      	bne.n	8004094 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004066:	2300      	movs	r3, #0
 8004068:	617b      	str	r3, [r7, #20]
 800406a:	4b20      	ldr	r3, [pc, #128]	; (80040ec <HAL_TIM_Base_MspInit+0x98>)
 800406c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800406e:	4a1f      	ldr	r2, [pc, #124]	; (80040ec <HAL_TIM_Base_MspInit+0x98>)
 8004070:	f043 0301 	orr.w	r3, r3, #1
 8004074:	6413      	str	r3, [r2, #64]	; 0x40
 8004076:	4b1d      	ldr	r3, [pc, #116]	; (80040ec <HAL_TIM_Base_MspInit+0x98>)
 8004078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800407a:	f003 0301 	and.w	r3, r3, #1
 800407e:	617b      	str	r3, [r7, #20]
 8004080:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 8004082:	2200      	movs	r2, #0
 8004084:	2103      	movs	r1, #3
 8004086:	201c      	movs	r0, #28
 8004088:	f000 fa8d 	bl	80045a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800408c:	201c      	movs	r0, #28
 800408e:	f000 faa6 	bl	80045de <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8004092:	e026      	b.n	80040e2 <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM3)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a15      	ldr	r2, [pc, #84]	; (80040f0 <HAL_TIM_Base_MspInit+0x9c>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d10e      	bne.n	80040bc <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800409e:	2300      	movs	r3, #0
 80040a0:	613b      	str	r3, [r7, #16]
 80040a2:	4b12      	ldr	r3, [pc, #72]	; (80040ec <HAL_TIM_Base_MspInit+0x98>)
 80040a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040a6:	4a11      	ldr	r2, [pc, #68]	; (80040ec <HAL_TIM_Base_MspInit+0x98>)
 80040a8:	f043 0302 	orr.w	r3, r3, #2
 80040ac:	6413      	str	r3, [r2, #64]	; 0x40
 80040ae:	4b0f      	ldr	r3, [pc, #60]	; (80040ec <HAL_TIM_Base_MspInit+0x98>)
 80040b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040b2:	f003 0302 	and.w	r3, r3, #2
 80040b6:	613b      	str	r3, [r7, #16]
 80040b8:	693b      	ldr	r3, [r7, #16]
}
 80040ba:	e012      	b.n	80040e2 <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM5)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a0c      	ldr	r2, [pc, #48]	; (80040f4 <HAL_TIM_Base_MspInit+0xa0>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d10d      	bne.n	80040e2 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80040c6:	2300      	movs	r3, #0
 80040c8:	60fb      	str	r3, [r7, #12]
 80040ca:	4b08      	ldr	r3, [pc, #32]	; (80040ec <HAL_TIM_Base_MspInit+0x98>)
 80040cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ce:	4a07      	ldr	r2, [pc, #28]	; (80040ec <HAL_TIM_Base_MspInit+0x98>)
 80040d0:	f043 0308 	orr.w	r3, r3, #8
 80040d4:	6413      	str	r3, [r2, #64]	; 0x40
 80040d6:	4b05      	ldr	r3, [pc, #20]	; (80040ec <HAL_TIM_Base_MspInit+0x98>)
 80040d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040da:	f003 0308 	and.w	r3, r3, #8
 80040de:	60fb      	str	r3, [r7, #12]
 80040e0:	68fb      	ldr	r3, [r7, #12]
}
 80040e2:	bf00      	nop
 80040e4:	3718      	adds	r7, #24
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}
 80040ea:	bf00      	nop
 80040ec:	40023800 	.word	0x40023800
 80040f0:	40000400 	.word	0x40000400
 80040f4:	40000c00 	.word	0x40000c00

080040f8 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80040fc:	4b17      	ldr	r3, [pc, #92]	; (800415c <MX_USART1_UART_Init+0x64>)
 80040fe:	4a18      	ldr	r2, [pc, #96]	; (8004160 <MX_USART1_UART_Init+0x68>)
 8004100:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004102:	4b16      	ldr	r3, [pc, #88]	; (800415c <MX_USART1_UART_Init+0x64>)
 8004104:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004108:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800410a:	4b14      	ldr	r3, [pc, #80]	; (800415c <MX_USART1_UART_Init+0x64>)
 800410c:	2200      	movs	r2, #0
 800410e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004110:	4b12      	ldr	r3, [pc, #72]	; (800415c <MX_USART1_UART_Init+0x64>)
 8004112:	2200      	movs	r2, #0
 8004114:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004116:	4b11      	ldr	r3, [pc, #68]	; (800415c <MX_USART1_UART_Init+0x64>)
 8004118:	2200      	movs	r2, #0
 800411a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800411c:	4b0f      	ldr	r3, [pc, #60]	; (800415c <MX_USART1_UART_Init+0x64>)
 800411e:	220c      	movs	r2, #12
 8004120:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004122:	4b0e      	ldr	r3, [pc, #56]	; (800415c <MX_USART1_UART_Init+0x64>)
 8004124:	2200      	movs	r2, #0
 8004126:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004128:	4b0c      	ldr	r3, [pc, #48]	; (800415c <MX_USART1_UART_Init+0x64>)
 800412a:	2200      	movs	r2, #0
 800412c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800412e:	480b      	ldr	r0, [pc, #44]	; (800415c <MX_USART1_UART_Init+0x64>)
 8004130:	f004 fa1c 	bl	800856c <HAL_UART_Init>
 8004134:	4603      	mov	r3, r0
 8004136:	2b00      	cmp	r3, #0
 8004138:	d001      	beq.n	800413e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800413a:	f7ff fb8d 	bl	8003858 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
	__HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);  // 
 800413e:	4b07      	ldr	r3, [pc, #28]	; (800415c <MX_USART1_UART_Init+0x64>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	68da      	ldr	r2, [r3, #12]
 8004144:	4b05      	ldr	r3, [pc, #20]	; (800415c <MX_USART1_UART_Init+0x64>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f042 0210 	orr.w	r2, r2, #16
 800414c:	60da      	str	r2, [r3, #12]
	HAL_UART_Receive_DMA(&huart1, (uint8_t*) receive_buff, 32); //DMA1recvive_buff8
 800414e:	2220      	movs	r2, #32
 8004150:	4904      	ldr	r1, [pc, #16]	; (8004164 <MX_USART1_UART_Init+0x6c>)
 8004152:	4802      	ldr	r0, [pc, #8]	; (800415c <MX_USART1_UART_Init+0x64>)
 8004154:	f004 fa57 	bl	8008606 <HAL_UART_Receive_DMA>
  /* USER CODE END USART1_Init 2 */

}
 8004158:	bf00      	nop
 800415a:	bd80      	pop	{r7, pc}
 800415c:	20000afc 	.word	0x20000afc
 8004160:	40011000 	.word	0x40011000
 8004164:	20000724 	.word	0x20000724

08004168 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b08a      	sub	sp, #40	; 0x28
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004170:	f107 0314 	add.w	r3, r7, #20
 8004174:	2200      	movs	r2, #0
 8004176:	601a      	str	r2, [r3, #0]
 8004178:	605a      	str	r2, [r3, #4]
 800417a:	609a      	str	r2, [r3, #8]
 800417c:	60da      	str	r2, [r3, #12]
 800417e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a35      	ldr	r2, [pc, #212]	; (800425c <HAL_UART_MspInit+0xf4>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d164      	bne.n	8004254 <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800418a:	2300      	movs	r3, #0
 800418c:	613b      	str	r3, [r7, #16]
 800418e:	4b34      	ldr	r3, [pc, #208]	; (8004260 <HAL_UART_MspInit+0xf8>)
 8004190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004192:	4a33      	ldr	r2, [pc, #204]	; (8004260 <HAL_UART_MspInit+0xf8>)
 8004194:	f043 0310 	orr.w	r3, r3, #16
 8004198:	6453      	str	r3, [r2, #68]	; 0x44
 800419a:	4b31      	ldr	r3, [pc, #196]	; (8004260 <HAL_UART_MspInit+0xf8>)
 800419c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800419e:	f003 0310 	and.w	r3, r3, #16
 80041a2:	613b      	str	r3, [r7, #16]
 80041a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041a6:	2300      	movs	r3, #0
 80041a8:	60fb      	str	r3, [r7, #12]
 80041aa:	4b2d      	ldr	r3, [pc, #180]	; (8004260 <HAL_UART_MspInit+0xf8>)
 80041ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ae:	4a2c      	ldr	r2, [pc, #176]	; (8004260 <HAL_UART_MspInit+0xf8>)
 80041b0:	f043 0301 	orr.w	r3, r3, #1
 80041b4:	6313      	str	r3, [r2, #48]	; 0x30
 80041b6:	4b2a      	ldr	r3, [pc, #168]	; (8004260 <HAL_UART_MspInit+0xf8>)
 80041b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ba:	f003 0301 	and.w	r3, r3, #1
 80041be:	60fb      	str	r3, [r7, #12]
 80041c0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80041c2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80041c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041c8:	2302      	movs	r3, #2
 80041ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041cc:	2300      	movs	r3, #0
 80041ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041d0:	2303      	movs	r3, #3
 80041d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80041d4:	2307      	movs	r3, #7
 80041d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041d8:	f107 0314 	add.w	r3, r7, #20
 80041dc:	4619      	mov	r1, r3
 80041de:	4821      	ldr	r0, [pc, #132]	; (8004264 <HAL_UART_MspInit+0xfc>)
 80041e0:	f000 fe1a 	bl	8004e18 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80041e4:	4b20      	ldr	r3, [pc, #128]	; (8004268 <HAL_UART_MspInit+0x100>)
 80041e6:	4a21      	ldr	r2, [pc, #132]	; (800426c <HAL_UART_MspInit+0x104>)
 80041e8:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80041ea:	4b1f      	ldr	r3, [pc, #124]	; (8004268 <HAL_UART_MspInit+0x100>)
 80041ec:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80041f0:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80041f2:	4b1d      	ldr	r3, [pc, #116]	; (8004268 <HAL_UART_MspInit+0x100>)
 80041f4:	2200      	movs	r2, #0
 80041f6:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80041f8:	4b1b      	ldr	r3, [pc, #108]	; (8004268 <HAL_UART_MspInit+0x100>)
 80041fa:	2200      	movs	r2, #0
 80041fc:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80041fe:	4b1a      	ldr	r3, [pc, #104]	; (8004268 <HAL_UART_MspInit+0x100>)
 8004200:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004204:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004206:	4b18      	ldr	r3, [pc, #96]	; (8004268 <HAL_UART_MspInit+0x100>)
 8004208:	2200      	movs	r2, #0
 800420a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800420c:	4b16      	ldr	r3, [pc, #88]	; (8004268 <HAL_UART_MspInit+0x100>)
 800420e:	2200      	movs	r2, #0
 8004210:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8004212:	4b15      	ldr	r3, [pc, #84]	; (8004268 <HAL_UART_MspInit+0x100>)
 8004214:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004218:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800421a:	4b13      	ldr	r3, [pc, #76]	; (8004268 <HAL_UART_MspInit+0x100>)
 800421c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004220:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004222:	4b11      	ldr	r3, [pc, #68]	; (8004268 <HAL_UART_MspInit+0x100>)
 8004224:	2200      	movs	r2, #0
 8004226:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004228:	480f      	ldr	r0, [pc, #60]	; (8004268 <HAL_UART_MspInit+0x100>)
 800422a:	f000 f9f3 	bl	8004614 <HAL_DMA_Init>
 800422e:	4603      	mov	r3, r0
 8004230:	2b00      	cmp	r3, #0
 8004232:	d001      	beq.n	8004238 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8004234:	f7ff fb10 	bl	8003858 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	4a0b      	ldr	r2, [pc, #44]	; (8004268 <HAL_UART_MspInit+0x100>)
 800423c:	639a      	str	r2, [r3, #56]	; 0x38
 800423e:	4a0a      	ldr	r2, [pc, #40]	; (8004268 <HAL_UART_MspInit+0x100>)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004244:	2200      	movs	r2, #0
 8004246:	2100      	movs	r1, #0
 8004248:	2025      	movs	r0, #37	; 0x25
 800424a:	f000 f9ac 	bl	80045a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800424e:	2025      	movs	r0, #37	; 0x25
 8004250:	f000 f9c5 	bl	80045de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8004254:	bf00      	nop
 8004256:	3728      	adds	r7, #40	; 0x28
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}
 800425c:	40011000 	.word	0x40011000
 8004260:	40023800 	.word	0x40023800
 8004264:	40020000 	.word	0x40020000
 8004268:	20000a9c 	.word	0x20000a9c
 800426c:	40026440 	.word	0x40026440

08004270 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004270:	f8df d034 	ldr.w	sp, [pc, #52]	; 80042a8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004274:	480d      	ldr	r0, [pc, #52]	; (80042ac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004276:	490e      	ldr	r1, [pc, #56]	; (80042b0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004278:	4a0e      	ldr	r2, [pc, #56]	; (80042b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800427a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800427c:	e002      	b.n	8004284 <LoopCopyDataInit>

0800427e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800427e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004280:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004282:	3304      	adds	r3, #4

08004284 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004284:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004286:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004288:	d3f9      	bcc.n	800427e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800428a:	4a0b      	ldr	r2, [pc, #44]	; (80042b8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800428c:	4c0b      	ldr	r4, [pc, #44]	; (80042bc <LoopFillZerobss+0x26>)
  movs r3, #0
 800428e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004290:	e001      	b.n	8004296 <LoopFillZerobss>

08004292 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004292:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004294:	3204      	adds	r2, #4

08004296 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004296:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004298:	d3fb      	bcc.n	8004292 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800429a:	f7ff fd31 	bl	8003d00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800429e:	f005 f855 	bl	800934c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80042a2:	f7ff fa51 	bl	8003748 <main>
  bx  lr    
 80042a6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80042a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80042ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80042b0:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 80042b4:	0800e3f0 	.word	0x0800e3f0
  ldr r2, =_sbss
 80042b8:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 80042bc:	20000b54 	.word	0x20000b54

080042c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80042c0:	e7fe      	b.n	80042c0 <ADC_IRQHandler>
	...

080042c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80042c8:	4b0e      	ldr	r3, [pc, #56]	; (8004304 <HAL_Init+0x40>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a0d      	ldr	r2, [pc, #52]	; (8004304 <HAL_Init+0x40>)
 80042ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80042d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80042d4:	4b0b      	ldr	r3, [pc, #44]	; (8004304 <HAL_Init+0x40>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a0a      	ldr	r2, [pc, #40]	; (8004304 <HAL_Init+0x40>)
 80042da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80042de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80042e0:	4b08      	ldr	r3, [pc, #32]	; (8004304 <HAL_Init+0x40>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a07      	ldr	r2, [pc, #28]	; (8004304 <HAL_Init+0x40>)
 80042e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80042ec:	2003      	movs	r0, #3
 80042ee:	f000 f94f 	bl	8004590 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80042f2:	2000      	movs	r0, #0
 80042f4:	f000 f808 	bl	8004308 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80042f8:	f7ff fb52 	bl	80039a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80042fc:	2300      	movs	r3, #0
}
 80042fe:	4618      	mov	r0, r3
 8004300:	bd80      	pop	{r7, pc}
 8004302:	bf00      	nop
 8004304:	40023c00 	.word	0x40023c00

08004308 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b082      	sub	sp, #8
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004310:	4b12      	ldr	r3, [pc, #72]	; (800435c <HAL_InitTick+0x54>)
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	4b12      	ldr	r3, [pc, #72]	; (8004360 <HAL_InitTick+0x58>)
 8004316:	781b      	ldrb	r3, [r3, #0]
 8004318:	4619      	mov	r1, r3
 800431a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800431e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004322:	fbb2 f3f3 	udiv	r3, r2, r3
 8004326:	4618      	mov	r0, r3
 8004328:	f000 f967 	bl	80045fa <HAL_SYSTICK_Config>
 800432c:	4603      	mov	r3, r0
 800432e:	2b00      	cmp	r3, #0
 8004330:	d001      	beq.n	8004336 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	e00e      	b.n	8004354 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2b0f      	cmp	r3, #15
 800433a:	d80a      	bhi.n	8004352 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800433c:	2200      	movs	r2, #0
 800433e:	6879      	ldr	r1, [r7, #4]
 8004340:	f04f 30ff 	mov.w	r0, #4294967295
 8004344:	f000 f92f 	bl	80045a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004348:	4a06      	ldr	r2, [pc, #24]	; (8004364 <HAL_InitTick+0x5c>)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800434e:	2300      	movs	r3, #0
 8004350:	e000      	b.n	8004354 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
}
 8004354:	4618      	mov	r0, r3
 8004356:	3708      	adds	r7, #8
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}
 800435c:	2000000c 	.word	0x2000000c
 8004360:	20000014 	.word	0x20000014
 8004364:	20000010 	.word	0x20000010

08004368 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004368:	b480      	push	{r7}
 800436a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800436c:	4b06      	ldr	r3, [pc, #24]	; (8004388 <HAL_IncTick+0x20>)
 800436e:	781b      	ldrb	r3, [r3, #0]
 8004370:	461a      	mov	r2, r3
 8004372:	4b06      	ldr	r3, [pc, #24]	; (800438c <HAL_IncTick+0x24>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4413      	add	r3, r2
 8004378:	4a04      	ldr	r2, [pc, #16]	; (800438c <HAL_IncTick+0x24>)
 800437a:	6013      	str	r3, [r2, #0]
}
 800437c:	bf00      	nop
 800437e:	46bd      	mov	sp, r7
 8004380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004384:	4770      	bx	lr
 8004386:	bf00      	nop
 8004388:	20000014 	.word	0x20000014
 800438c:	20000b40 	.word	0x20000b40

08004390 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004390:	b480      	push	{r7}
 8004392:	af00      	add	r7, sp, #0
  return uwTick;
 8004394:	4b03      	ldr	r3, [pc, #12]	; (80043a4 <HAL_GetTick+0x14>)
 8004396:	681b      	ldr	r3, [r3, #0]
}
 8004398:	4618      	mov	r0, r3
 800439a:	46bd      	mov	sp, r7
 800439c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a0:	4770      	bx	lr
 80043a2:	bf00      	nop
 80043a4:	20000b40 	.word	0x20000b40

080043a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b084      	sub	sp, #16
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80043b0:	f7ff ffee 	bl	8004390 <HAL_GetTick>
 80043b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043c0:	d005      	beq.n	80043ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80043c2:	4b0a      	ldr	r3, [pc, #40]	; (80043ec <HAL_Delay+0x44>)
 80043c4:	781b      	ldrb	r3, [r3, #0]
 80043c6:	461a      	mov	r2, r3
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	4413      	add	r3, r2
 80043cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80043ce:	bf00      	nop
 80043d0:	f7ff ffde 	bl	8004390 <HAL_GetTick>
 80043d4:	4602      	mov	r2, r0
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	1ad3      	subs	r3, r2, r3
 80043da:	68fa      	ldr	r2, [r7, #12]
 80043dc:	429a      	cmp	r2, r3
 80043de:	d8f7      	bhi.n	80043d0 <HAL_Delay+0x28>
  {
  }
}
 80043e0:	bf00      	nop
 80043e2:	bf00      	nop
 80043e4:	3710      	adds	r7, #16
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}
 80043ea:	bf00      	nop
 80043ec:	20000014 	.word	0x20000014

080043f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b085      	sub	sp, #20
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	f003 0307 	and.w	r3, r3, #7
 80043fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004400:	4b0c      	ldr	r3, [pc, #48]	; (8004434 <__NVIC_SetPriorityGrouping+0x44>)
 8004402:	68db      	ldr	r3, [r3, #12]
 8004404:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004406:	68ba      	ldr	r2, [r7, #8]
 8004408:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800440c:	4013      	ands	r3, r2
 800440e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004418:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800441c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004420:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004422:	4a04      	ldr	r2, [pc, #16]	; (8004434 <__NVIC_SetPriorityGrouping+0x44>)
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	60d3      	str	r3, [r2, #12]
}
 8004428:	bf00      	nop
 800442a:	3714      	adds	r7, #20
 800442c:	46bd      	mov	sp, r7
 800442e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004432:	4770      	bx	lr
 8004434:	e000ed00 	.word	0xe000ed00

08004438 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004438:	b480      	push	{r7}
 800443a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800443c:	4b04      	ldr	r3, [pc, #16]	; (8004450 <__NVIC_GetPriorityGrouping+0x18>)
 800443e:	68db      	ldr	r3, [r3, #12]
 8004440:	0a1b      	lsrs	r3, r3, #8
 8004442:	f003 0307 	and.w	r3, r3, #7
}
 8004446:	4618      	mov	r0, r3
 8004448:	46bd      	mov	sp, r7
 800444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444e:	4770      	bx	lr
 8004450:	e000ed00 	.word	0xe000ed00

08004454 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004454:	b480      	push	{r7}
 8004456:	b083      	sub	sp, #12
 8004458:	af00      	add	r7, sp, #0
 800445a:	4603      	mov	r3, r0
 800445c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800445e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004462:	2b00      	cmp	r3, #0
 8004464:	db0b      	blt.n	800447e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004466:	79fb      	ldrb	r3, [r7, #7]
 8004468:	f003 021f 	and.w	r2, r3, #31
 800446c:	4907      	ldr	r1, [pc, #28]	; (800448c <__NVIC_EnableIRQ+0x38>)
 800446e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004472:	095b      	lsrs	r3, r3, #5
 8004474:	2001      	movs	r0, #1
 8004476:	fa00 f202 	lsl.w	r2, r0, r2
 800447a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800447e:	bf00      	nop
 8004480:	370c      	adds	r7, #12
 8004482:	46bd      	mov	sp, r7
 8004484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004488:	4770      	bx	lr
 800448a:	bf00      	nop
 800448c:	e000e100 	.word	0xe000e100

08004490 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004490:	b480      	push	{r7}
 8004492:	b083      	sub	sp, #12
 8004494:	af00      	add	r7, sp, #0
 8004496:	4603      	mov	r3, r0
 8004498:	6039      	str	r1, [r7, #0]
 800449a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800449c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	db0a      	blt.n	80044ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	b2da      	uxtb	r2, r3
 80044a8:	490c      	ldr	r1, [pc, #48]	; (80044dc <__NVIC_SetPriority+0x4c>)
 80044aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044ae:	0112      	lsls	r2, r2, #4
 80044b0:	b2d2      	uxtb	r2, r2
 80044b2:	440b      	add	r3, r1
 80044b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80044b8:	e00a      	b.n	80044d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	b2da      	uxtb	r2, r3
 80044be:	4908      	ldr	r1, [pc, #32]	; (80044e0 <__NVIC_SetPriority+0x50>)
 80044c0:	79fb      	ldrb	r3, [r7, #7]
 80044c2:	f003 030f 	and.w	r3, r3, #15
 80044c6:	3b04      	subs	r3, #4
 80044c8:	0112      	lsls	r2, r2, #4
 80044ca:	b2d2      	uxtb	r2, r2
 80044cc:	440b      	add	r3, r1
 80044ce:	761a      	strb	r2, [r3, #24]
}
 80044d0:	bf00      	nop
 80044d2:	370c      	adds	r7, #12
 80044d4:	46bd      	mov	sp, r7
 80044d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044da:	4770      	bx	lr
 80044dc:	e000e100 	.word	0xe000e100
 80044e0:	e000ed00 	.word	0xe000ed00

080044e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80044e4:	b480      	push	{r7}
 80044e6:	b089      	sub	sp, #36	; 0x24
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	60f8      	str	r0, [r7, #12]
 80044ec:	60b9      	str	r1, [r7, #8]
 80044ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	f003 0307 	and.w	r3, r3, #7
 80044f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80044f8:	69fb      	ldr	r3, [r7, #28]
 80044fa:	f1c3 0307 	rsb	r3, r3, #7
 80044fe:	2b04      	cmp	r3, #4
 8004500:	bf28      	it	cs
 8004502:	2304      	movcs	r3, #4
 8004504:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004506:	69fb      	ldr	r3, [r7, #28]
 8004508:	3304      	adds	r3, #4
 800450a:	2b06      	cmp	r3, #6
 800450c:	d902      	bls.n	8004514 <NVIC_EncodePriority+0x30>
 800450e:	69fb      	ldr	r3, [r7, #28]
 8004510:	3b03      	subs	r3, #3
 8004512:	e000      	b.n	8004516 <NVIC_EncodePriority+0x32>
 8004514:	2300      	movs	r3, #0
 8004516:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004518:	f04f 32ff 	mov.w	r2, #4294967295
 800451c:	69bb      	ldr	r3, [r7, #24]
 800451e:	fa02 f303 	lsl.w	r3, r2, r3
 8004522:	43da      	mvns	r2, r3
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	401a      	ands	r2, r3
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800452c:	f04f 31ff 	mov.w	r1, #4294967295
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	fa01 f303 	lsl.w	r3, r1, r3
 8004536:	43d9      	mvns	r1, r3
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800453c:	4313      	orrs	r3, r2
         );
}
 800453e:	4618      	mov	r0, r3
 8004540:	3724      	adds	r7, #36	; 0x24
 8004542:	46bd      	mov	sp, r7
 8004544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004548:	4770      	bx	lr
	...

0800454c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b082      	sub	sp, #8
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	3b01      	subs	r3, #1
 8004558:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800455c:	d301      	bcc.n	8004562 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800455e:	2301      	movs	r3, #1
 8004560:	e00f      	b.n	8004582 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004562:	4a0a      	ldr	r2, [pc, #40]	; (800458c <SysTick_Config+0x40>)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	3b01      	subs	r3, #1
 8004568:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800456a:	210f      	movs	r1, #15
 800456c:	f04f 30ff 	mov.w	r0, #4294967295
 8004570:	f7ff ff8e 	bl	8004490 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004574:	4b05      	ldr	r3, [pc, #20]	; (800458c <SysTick_Config+0x40>)
 8004576:	2200      	movs	r2, #0
 8004578:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800457a:	4b04      	ldr	r3, [pc, #16]	; (800458c <SysTick_Config+0x40>)
 800457c:	2207      	movs	r2, #7
 800457e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004580:	2300      	movs	r3, #0
}
 8004582:	4618      	mov	r0, r3
 8004584:	3708      	adds	r7, #8
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}
 800458a:	bf00      	nop
 800458c:	e000e010 	.word	0xe000e010

08004590 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b082      	sub	sp, #8
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004598:	6878      	ldr	r0, [r7, #4]
 800459a:	f7ff ff29 	bl	80043f0 <__NVIC_SetPriorityGrouping>
}
 800459e:	bf00      	nop
 80045a0:	3708      	adds	r7, #8
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}

080045a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80045a6:	b580      	push	{r7, lr}
 80045a8:	b086      	sub	sp, #24
 80045aa:	af00      	add	r7, sp, #0
 80045ac:	4603      	mov	r3, r0
 80045ae:	60b9      	str	r1, [r7, #8]
 80045b0:	607a      	str	r2, [r7, #4]
 80045b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80045b4:	2300      	movs	r3, #0
 80045b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80045b8:	f7ff ff3e 	bl	8004438 <__NVIC_GetPriorityGrouping>
 80045bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80045be:	687a      	ldr	r2, [r7, #4]
 80045c0:	68b9      	ldr	r1, [r7, #8]
 80045c2:	6978      	ldr	r0, [r7, #20]
 80045c4:	f7ff ff8e 	bl	80044e4 <NVIC_EncodePriority>
 80045c8:	4602      	mov	r2, r0
 80045ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045ce:	4611      	mov	r1, r2
 80045d0:	4618      	mov	r0, r3
 80045d2:	f7ff ff5d 	bl	8004490 <__NVIC_SetPriority>
}
 80045d6:	bf00      	nop
 80045d8:	3718      	adds	r7, #24
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}

080045de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045de:	b580      	push	{r7, lr}
 80045e0:	b082      	sub	sp, #8
 80045e2:	af00      	add	r7, sp, #0
 80045e4:	4603      	mov	r3, r0
 80045e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80045e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045ec:	4618      	mov	r0, r3
 80045ee:	f7ff ff31 	bl	8004454 <__NVIC_EnableIRQ>
}
 80045f2:	bf00      	nop
 80045f4:	3708      	adds	r7, #8
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}

080045fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80045fa:	b580      	push	{r7, lr}
 80045fc:	b082      	sub	sp, #8
 80045fe:	af00      	add	r7, sp, #0
 8004600:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f7ff ffa2 	bl	800454c <SysTick_Config>
 8004608:	4603      	mov	r3, r0
}
 800460a:	4618      	mov	r0, r3
 800460c:	3708      	adds	r7, #8
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
	...

08004614 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b086      	sub	sp, #24
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800461c:	2300      	movs	r3, #0
 800461e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004620:	f7ff feb6 	bl	8004390 <HAL_GetTick>
 8004624:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d101      	bne.n	8004630 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	e099      	b.n	8004764 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2200      	movs	r2, #0
 8004634:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2202      	movs	r2, #2
 800463c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f022 0201 	bic.w	r2, r2, #1
 800464e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004650:	e00f      	b.n	8004672 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004652:	f7ff fe9d 	bl	8004390 <HAL_GetTick>
 8004656:	4602      	mov	r2, r0
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	1ad3      	subs	r3, r2, r3
 800465c:	2b05      	cmp	r3, #5
 800465e:	d908      	bls.n	8004672 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2220      	movs	r2, #32
 8004664:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2203      	movs	r2, #3
 800466a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800466e:	2303      	movs	r3, #3
 8004670:	e078      	b.n	8004764 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f003 0301 	and.w	r3, r3, #1
 800467c:	2b00      	cmp	r3, #0
 800467e:	d1e8      	bne.n	8004652 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004688:	697a      	ldr	r2, [r7, #20]
 800468a:	4b38      	ldr	r3, [pc, #224]	; (800476c <HAL_DMA_Init+0x158>)
 800468c:	4013      	ands	r3, r2
 800468e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	685a      	ldr	r2, [r3, #4]
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800469e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	691b      	ldr	r3, [r3, #16]
 80046a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	699b      	ldr	r3, [r3, #24]
 80046b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6a1b      	ldr	r3, [r3, #32]
 80046bc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80046be:	697a      	ldr	r2, [r7, #20]
 80046c0:	4313      	orrs	r3, r2
 80046c2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c8:	2b04      	cmp	r3, #4
 80046ca:	d107      	bne.n	80046dc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046d4:	4313      	orrs	r3, r2
 80046d6:	697a      	ldr	r2, [r7, #20]
 80046d8:	4313      	orrs	r3, r2
 80046da:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	697a      	ldr	r2, [r7, #20]
 80046e2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	695b      	ldr	r3, [r3, #20]
 80046ea:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	f023 0307 	bic.w	r3, r3, #7
 80046f2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f8:	697a      	ldr	r2, [r7, #20]
 80046fa:	4313      	orrs	r3, r2
 80046fc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004702:	2b04      	cmp	r3, #4
 8004704:	d117      	bne.n	8004736 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800470a:	697a      	ldr	r2, [r7, #20]
 800470c:	4313      	orrs	r3, r2
 800470e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004714:	2b00      	cmp	r3, #0
 8004716:	d00e      	beq.n	8004736 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004718:	6878      	ldr	r0, [r7, #4]
 800471a:	f000 fb01 	bl	8004d20 <DMA_CheckFifoParam>
 800471e:	4603      	mov	r3, r0
 8004720:	2b00      	cmp	r3, #0
 8004722:	d008      	beq.n	8004736 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2240      	movs	r2, #64	; 0x40
 8004728:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2201      	movs	r2, #1
 800472e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004732:	2301      	movs	r3, #1
 8004734:	e016      	b.n	8004764 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	697a      	ldr	r2, [r7, #20]
 800473c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800473e:	6878      	ldr	r0, [r7, #4]
 8004740:	f000 fab8 	bl	8004cb4 <DMA_CalcBaseAndBitshift>
 8004744:	4603      	mov	r3, r0
 8004746:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800474c:	223f      	movs	r2, #63	; 0x3f
 800474e:	409a      	lsls	r2, r3
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2200      	movs	r2, #0
 8004758:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2201      	movs	r2, #1
 800475e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004762:	2300      	movs	r3, #0
}
 8004764:	4618      	mov	r0, r3
 8004766:	3718      	adds	r7, #24
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}
 800476c:	f010803f 	.word	0xf010803f

08004770 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b086      	sub	sp, #24
 8004774:	af00      	add	r7, sp, #0
 8004776:	60f8      	str	r0, [r7, #12]
 8004778:	60b9      	str	r1, [r7, #8]
 800477a:	607a      	str	r2, [r7, #4]
 800477c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800477e:	2300      	movs	r3, #0
 8004780:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004786:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800478e:	2b01      	cmp	r3, #1
 8004790:	d101      	bne.n	8004796 <HAL_DMA_Start_IT+0x26>
 8004792:	2302      	movs	r3, #2
 8004794:	e040      	b.n	8004818 <HAL_DMA_Start_IT+0xa8>
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2201      	movs	r2, #1
 800479a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80047a4:	b2db      	uxtb	r3, r3
 80047a6:	2b01      	cmp	r3, #1
 80047a8:	d12f      	bne.n	800480a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2202      	movs	r2, #2
 80047ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2200      	movs	r2, #0
 80047b6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	687a      	ldr	r2, [r7, #4]
 80047bc:	68b9      	ldr	r1, [r7, #8]
 80047be:	68f8      	ldr	r0, [r7, #12]
 80047c0:	f000 fa4a 	bl	8004c58 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047c8:	223f      	movs	r2, #63	; 0x3f
 80047ca:	409a      	lsls	r2, r3
 80047cc:	693b      	ldr	r3, [r7, #16]
 80047ce:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f042 0216 	orr.w	r2, r2, #22
 80047de:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d007      	beq.n	80047f8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f042 0208 	orr.w	r2, r2, #8
 80047f6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f042 0201 	orr.w	r2, r2, #1
 8004806:	601a      	str	r2, [r3, #0]
 8004808:	e005      	b.n	8004816 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2200      	movs	r2, #0
 800480e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004812:	2302      	movs	r3, #2
 8004814:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004816:	7dfb      	ldrb	r3, [r7, #23]
}
 8004818:	4618      	mov	r0, r3
 800481a:	3718      	adds	r7, #24
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}

08004820 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b084      	sub	sp, #16
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800482c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800482e:	f7ff fdaf 	bl	8004390 <HAL_GetTick>
 8004832:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800483a:	b2db      	uxtb	r3, r3
 800483c:	2b02      	cmp	r3, #2
 800483e:	d008      	beq.n	8004852 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2280      	movs	r2, #128	; 0x80
 8004844:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2200      	movs	r2, #0
 800484a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e052      	b.n	80048f8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	681a      	ldr	r2, [r3, #0]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f022 0216 	bic.w	r2, r2, #22
 8004860:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	695a      	ldr	r2, [r3, #20]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004870:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004876:	2b00      	cmp	r3, #0
 8004878:	d103      	bne.n	8004882 <HAL_DMA_Abort+0x62>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800487e:	2b00      	cmp	r3, #0
 8004880:	d007      	beq.n	8004892 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	681a      	ldr	r2, [r3, #0]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f022 0208 	bic.w	r2, r2, #8
 8004890:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f022 0201 	bic.w	r2, r2, #1
 80048a0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80048a2:	e013      	b.n	80048cc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80048a4:	f7ff fd74 	bl	8004390 <HAL_GetTick>
 80048a8:	4602      	mov	r2, r0
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	1ad3      	subs	r3, r2, r3
 80048ae:	2b05      	cmp	r3, #5
 80048b0:	d90c      	bls.n	80048cc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2220      	movs	r2, #32
 80048b6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2200      	movs	r2, #0
 80048bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2203      	movs	r2, #3
 80048c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80048c8:	2303      	movs	r3, #3
 80048ca:	e015      	b.n	80048f8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f003 0301 	and.w	r3, r3, #1
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d1e4      	bne.n	80048a4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048de:	223f      	movs	r2, #63	; 0x3f
 80048e0:	409a      	lsls	r2, r3
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2200      	movs	r2, #0
 80048ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2201      	movs	r2, #1
 80048f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80048f6:	2300      	movs	r3, #0
}
 80048f8:	4618      	mov	r0, r3
 80048fa:	3710      	adds	r7, #16
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bd80      	pop	{r7, pc}

08004900 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004900:	b480      	push	{r7}
 8004902:	b083      	sub	sp, #12
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800490e:	b2db      	uxtb	r3, r3
 8004910:	2b02      	cmp	r3, #2
 8004912:	d004      	beq.n	800491e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2280      	movs	r2, #128	; 0x80
 8004918:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800491a:	2301      	movs	r3, #1
 800491c:	e00c      	b.n	8004938 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2205      	movs	r2, #5
 8004922:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	681a      	ldr	r2, [r3, #0]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f022 0201 	bic.w	r2, r2, #1
 8004934:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004936:	2300      	movs	r3, #0
}
 8004938:	4618      	mov	r0, r3
 800493a:	370c      	adds	r7, #12
 800493c:	46bd      	mov	sp, r7
 800493e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004942:	4770      	bx	lr

08004944 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b086      	sub	sp, #24
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800494c:	2300      	movs	r3, #0
 800494e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004950:	4b92      	ldr	r3, [pc, #584]	; (8004b9c <HAL_DMA_IRQHandler+0x258>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a92      	ldr	r2, [pc, #584]	; (8004ba0 <HAL_DMA_IRQHandler+0x25c>)
 8004956:	fba2 2303 	umull	r2, r3, r2, r3
 800495a:	0a9b      	lsrs	r3, r3, #10
 800495c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004962:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800496e:	2208      	movs	r2, #8
 8004970:	409a      	lsls	r2, r3
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	4013      	ands	r3, r2
 8004976:	2b00      	cmp	r3, #0
 8004978:	d01a      	beq.n	80049b0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0304 	and.w	r3, r3, #4
 8004984:	2b00      	cmp	r3, #0
 8004986:	d013      	beq.n	80049b0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f022 0204 	bic.w	r2, r2, #4
 8004996:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800499c:	2208      	movs	r2, #8
 800499e:	409a      	lsls	r2, r3
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049a8:	f043 0201 	orr.w	r2, r3, #1
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049b4:	2201      	movs	r2, #1
 80049b6:	409a      	lsls	r2, r3
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	4013      	ands	r3, r2
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d012      	beq.n	80049e6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	695b      	ldr	r3, [r3, #20]
 80049c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d00b      	beq.n	80049e6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049d2:	2201      	movs	r2, #1
 80049d4:	409a      	lsls	r2, r3
 80049d6:	693b      	ldr	r3, [r7, #16]
 80049d8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049de:	f043 0202 	orr.w	r2, r3, #2
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049ea:	2204      	movs	r2, #4
 80049ec:	409a      	lsls	r2, r3
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	4013      	ands	r3, r2
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d012      	beq.n	8004a1c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f003 0302 	and.w	r3, r3, #2
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d00b      	beq.n	8004a1c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a08:	2204      	movs	r2, #4
 8004a0a:	409a      	lsls	r2, r3
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a14:	f043 0204 	orr.w	r2, r3, #4
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a20:	2210      	movs	r2, #16
 8004a22:	409a      	lsls	r2, r3
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	4013      	ands	r3, r2
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d043      	beq.n	8004ab4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f003 0308 	and.w	r3, r3, #8
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d03c      	beq.n	8004ab4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a3e:	2210      	movs	r2, #16
 8004a40:	409a      	lsls	r2, r3
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d018      	beq.n	8004a86 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d108      	bne.n	8004a74 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d024      	beq.n	8004ab4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	4798      	blx	r3
 8004a72:	e01f      	b.n	8004ab4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d01b      	beq.n	8004ab4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	4798      	blx	r3
 8004a84:	e016      	b.n	8004ab4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d107      	bne.n	8004aa4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	681a      	ldr	r2, [r3, #0]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f022 0208 	bic.w	r2, r2, #8
 8004aa2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d003      	beq.n	8004ab4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab0:	6878      	ldr	r0, [r7, #4]
 8004ab2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ab8:	2220      	movs	r2, #32
 8004aba:	409a      	lsls	r2, r3
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	4013      	ands	r3, r2
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	f000 808e 	beq.w	8004be2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f003 0310 	and.w	r3, r3, #16
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	f000 8086 	beq.w	8004be2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ada:	2220      	movs	r2, #32
 8004adc:	409a      	lsls	r2, r3
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004ae8:	b2db      	uxtb	r3, r3
 8004aea:	2b05      	cmp	r3, #5
 8004aec:	d136      	bne.n	8004b5c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f022 0216 	bic.w	r2, r2, #22
 8004afc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	695a      	ldr	r2, [r3, #20]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004b0c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d103      	bne.n	8004b1e <HAL_DMA_IRQHandler+0x1da>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d007      	beq.n	8004b2e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	681a      	ldr	r2, [r3, #0]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f022 0208 	bic.w	r2, r2, #8
 8004b2c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b32:	223f      	movs	r2, #63	; 0x3f
 8004b34:	409a      	lsls	r2, r3
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2201      	movs	r2, #1
 8004b46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d07d      	beq.n	8004c4e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b56:	6878      	ldr	r0, [r7, #4]
 8004b58:	4798      	blx	r3
        }
        return;
 8004b5a:	e078      	b.n	8004c4e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d01c      	beq.n	8004ba4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d108      	bne.n	8004b8a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d030      	beq.n	8004be2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b84:	6878      	ldr	r0, [r7, #4]
 8004b86:	4798      	blx	r3
 8004b88:	e02b      	b.n	8004be2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d027      	beq.n	8004be2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	4798      	blx	r3
 8004b9a:	e022      	b.n	8004be2 <HAL_DMA_IRQHandler+0x29e>
 8004b9c:	2000000c 	.word	0x2000000c
 8004ba0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d10f      	bne.n	8004bd2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f022 0210 	bic.w	r2, r2, #16
 8004bc0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2201      	movs	r2, #1
 8004bce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d003      	beq.n	8004be2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bde:	6878      	ldr	r0, [r7, #4]
 8004be0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d032      	beq.n	8004c50 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bee:	f003 0301 	and.w	r3, r3, #1
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d022      	beq.n	8004c3c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2205      	movs	r2, #5
 8004bfa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	681a      	ldr	r2, [r3, #0]
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f022 0201 	bic.w	r2, r2, #1
 8004c0c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	3301      	adds	r3, #1
 8004c12:	60bb      	str	r3, [r7, #8]
 8004c14:	697a      	ldr	r2, [r7, #20]
 8004c16:	429a      	cmp	r2, r3
 8004c18:	d307      	bcc.n	8004c2a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f003 0301 	and.w	r3, r3, #1
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d1f2      	bne.n	8004c0e <HAL_DMA_IRQHandler+0x2ca>
 8004c28:	e000      	b.n	8004c2c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004c2a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2201      	movs	r2, #1
 8004c38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d005      	beq.n	8004c50 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c48:	6878      	ldr	r0, [r7, #4]
 8004c4a:	4798      	blx	r3
 8004c4c:	e000      	b.n	8004c50 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004c4e:	bf00      	nop
    }
  }
}
 8004c50:	3718      	adds	r7, #24
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}
 8004c56:	bf00      	nop

08004c58 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b085      	sub	sp, #20
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	60f8      	str	r0, [r7, #12]
 8004c60:	60b9      	str	r1, [r7, #8]
 8004c62:	607a      	str	r2, [r7, #4]
 8004c64:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	681a      	ldr	r2, [r3, #0]
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004c74:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	683a      	ldr	r2, [r7, #0]
 8004c7c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	2b40      	cmp	r3, #64	; 0x40
 8004c84:	d108      	bne.n	8004c98 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	687a      	ldr	r2, [r7, #4]
 8004c8c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	68ba      	ldr	r2, [r7, #8]
 8004c94:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004c96:	e007      	b.n	8004ca8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	68ba      	ldr	r2, [r7, #8]
 8004c9e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	687a      	ldr	r2, [r7, #4]
 8004ca6:	60da      	str	r2, [r3, #12]
}
 8004ca8:	bf00      	nop
 8004caa:	3714      	adds	r7, #20
 8004cac:	46bd      	mov	sp, r7
 8004cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb2:	4770      	bx	lr

08004cb4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b085      	sub	sp, #20
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	b2db      	uxtb	r3, r3
 8004cc2:	3b10      	subs	r3, #16
 8004cc4:	4a14      	ldr	r2, [pc, #80]	; (8004d18 <DMA_CalcBaseAndBitshift+0x64>)
 8004cc6:	fba2 2303 	umull	r2, r3, r2, r3
 8004cca:	091b      	lsrs	r3, r3, #4
 8004ccc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004cce:	4a13      	ldr	r2, [pc, #76]	; (8004d1c <DMA_CalcBaseAndBitshift+0x68>)
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	4413      	add	r3, r2
 8004cd4:	781b      	ldrb	r3, [r3, #0]
 8004cd6:	461a      	mov	r2, r3
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2b03      	cmp	r3, #3
 8004ce0:	d909      	bls.n	8004cf6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004cea:	f023 0303 	bic.w	r3, r3, #3
 8004cee:	1d1a      	adds	r2, r3, #4
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	659a      	str	r2, [r3, #88]	; 0x58
 8004cf4:	e007      	b.n	8004d06 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004cfe:	f023 0303 	bic.w	r3, r3, #3
 8004d02:	687a      	ldr	r2, [r7, #4]
 8004d04:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3714      	adds	r7, #20
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d14:	4770      	bx	lr
 8004d16:	bf00      	nop
 8004d18:	aaaaaaab 	.word	0xaaaaaaab
 8004d1c:	0800de18 	.word	0x0800de18

08004d20 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b085      	sub	sp, #20
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d30:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	699b      	ldr	r3, [r3, #24]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d11f      	bne.n	8004d7a <DMA_CheckFifoParam+0x5a>
 8004d3a:	68bb      	ldr	r3, [r7, #8]
 8004d3c:	2b03      	cmp	r3, #3
 8004d3e:	d856      	bhi.n	8004dee <DMA_CheckFifoParam+0xce>
 8004d40:	a201      	add	r2, pc, #4	; (adr r2, 8004d48 <DMA_CheckFifoParam+0x28>)
 8004d42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d46:	bf00      	nop
 8004d48:	08004d59 	.word	0x08004d59
 8004d4c:	08004d6b 	.word	0x08004d6b
 8004d50:	08004d59 	.word	0x08004d59
 8004d54:	08004def 	.word	0x08004def
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d5c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d046      	beq.n	8004df2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004d64:	2301      	movs	r3, #1
 8004d66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d68:	e043      	b.n	8004df2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d6e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004d72:	d140      	bne.n	8004df6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004d74:	2301      	movs	r3, #1
 8004d76:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d78:	e03d      	b.n	8004df6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	699b      	ldr	r3, [r3, #24]
 8004d7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d82:	d121      	bne.n	8004dc8 <DMA_CheckFifoParam+0xa8>
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	2b03      	cmp	r3, #3
 8004d88:	d837      	bhi.n	8004dfa <DMA_CheckFifoParam+0xda>
 8004d8a:	a201      	add	r2, pc, #4	; (adr r2, 8004d90 <DMA_CheckFifoParam+0x70>)
 8004d8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d90:	08004da1 	.word	0x08004da1
 8004d94:	08004da7 	.word	0x08004da7
 8004d98:	08004da1 	.word	0x08004da1
 8004d9c:	08004db9 	.word	0x08004db9
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004da0:	2301      	movs	r3, #1
 8004da2:	73fb      	strb	r3, [r7, #15]
      break;
 8004da4:	e030      	b.n	8004e08 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004daa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d025      	beq.n	8004dfe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004db6:	e022      	b.n	8004dfe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dbc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004dc0:	d11f      	bne.n	8004e02 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004dc6:	e01c      	b.n	8004e02 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	2b02      	cmp	r3, #2
 8004dcc:	d903      	bls.n	8004dd6 <DMA_CheckFifoParam+0xb6>
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	2b03      	cmp	r3, #3
 8004dd2:	d003      	beq.n	8004ddc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004dd4:	e018      	b.n	8004e08 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	73fb      	strb	r3, [r7, #15]
      break;
 8004dda:	e015      	b.n	8004e08 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004de0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d00e      	beq.n	8004e06 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004de8:	2301      	movs	r3, #1
 8004dea:	73fb      	strb	r3, [r7, #15]
      break;
 8004dec:	e00b      	b.n	8004e06 <DMA_CheckFifoParam+0xe6>
      break;
 8004dee:	bf00      	nop
 8004df0:	e00a      	b.n	8004e08 <DMA_CheckFifoParam+0xe8>
      break;
 8004df2:	bf00      	nop
 8004df4:	e008      	b.n	8004e08 <DMA_CheckFifoParam+0xe8>
      break;
 8004df6:	bf00      	nop
 8004df8:	e006      	b.n	8004e08 <DMA_CheckFifoParam+0xe8>
      break;
 8004dfa:	bf00      	nop
 8004dfc:	e004      	b.n	8004e08 <DMA_CheckFifoParam+0xe8>
      break;
 8004dfe:	bf00      	nop
 8004e00:	e002      	b.n	8004e08 <DMA_CheckFifoParam+0xe8>
      break;   
 8004e02:	bf00      	nop
 8004e04:	e000      	b.n	8004e08 <DMA_CheckFifoParam+0xe8>
      break;
 8004e06:	bf00      	nop
    }
  } 
  
  return status; 
 8004e08:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	3714      	adds	r7, #20
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr
 8004e16:	bf00      	nop

08004e18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	b089      	sub	sp, #36	; 0x24
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
 8004e20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004e22:	2300      	movs	r3, #0
 8004e24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004e26:	2300      	movs	r3, #0
 8004e28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004e2e:	2300      	movs	r3, #0
 8004e30:	61fb      	str	r3, [r7, #28]
 8004e32:	e16b      	b.n	800510c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004e34:	2201      	movs	r2, #1
 8004e36:	69fb      	ldr	r3, [r7, #28]
 8004e38:	fa02 f303 	lsl.w	r3, r2, r3
 8004e3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	697a      	ldr	r2, [r7, #20]
 8004e44:	4013      	ands	r3, r2
 8004e46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004e48:	693a      	ldr	r2, [r7, #16]
 8004e4a:	697b      	ldr	r3, [r7, #20]
 8004e4c:	429a      	cmp	r2, r3
 8004e4e:	f040 815a 	bne.w	8005106 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	f003 0303 	and.w	r3, r3, #3
 8004e5a:	2b01      	cmp	r3, #1
 8004e5c:	d005      	beq.n	8004e6a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004e66:	2b02      	cmp	r3, #2
 8004e68:	d130      	bne.n	8004ecc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004e70:	69fb      	ldr	r3, [r7, #28]
 8004e72:	005b      	lsls	r3, r3, #1
 8004e74:	2203      	movs	r2, #3
 8004e76:	fa02 f303 	lsl.w	r3, r2, r3
 8004e7a:	43db      	mvns	r3, r3
 8004e7c:	69ba      	ldr	r2, [r7, #24]
 8004e7e:	4013      	ands	r3, r2
 8004e80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	68da      	ldr	r2, [r3, #12]
 8004e86:	69fb      	ldr	r3, [r7, #28]
 8004e88:	005b      	lsls	r3, r3, #1
 8004e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e8e:	69ba      	ldr	r2, [r7, #24]
 8004e90:	4313      	orrs	r3, r2
 8004e92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	69ba      	ldr	r2, [r7, #24]
 8004e98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004ea0:	2201      	movs	r2, #1
 8004ea2:	69fb      	ldr	r3, [r7, #28]
 8004ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea8:	43db      	mvns	r3, r3
 8004eaa:	69ba      	ldr	r2, [r7, #24]
 8004eac:	4013      	ands	r3, r2
 8004eae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	091b      	lsrs	r3, r3, #4
 8004eb6:	f003 0201 	and.w	r2, r3, #1
 8004eba:	69fb      	ldr	r3, [r7, #28]
 8004ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ec0:	69ba      	ldr	r2, [r7, #24]
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	69ba      	ldr	r2, [r7, #24]
 8004eca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	f003 0303 	and.w	r3, r3, #3
 8004ed4:	2b03      	cmp	r3, #3
 8004ed6:	d017      	beq.n	8004f08 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	68db      	ldr	r3, [r3, #12]
 8004edc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004ede:	69fb      	ldr	r3, [r7, #28]
 8004ee0:	005b      	lsls	r3, r3, #1
 8004ee2:	2203      	movs	r2, #3
 8004ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ee8:	43db      	mvns	r3, r3
 8004eea:	69ba      	ldr	r2, [r7, #24]
 8004eec:	4013      	ands	r3, r2
 8004eee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	689a      	ldr	r2, [r3, #8]
 8004ef4:	69fb      	ldr	r3, [r7, #28]
 8004ef6:	005b      	lsls	r3, r3, #1
 8004ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8004efc:	69ba      	ldr	r2, [r7, #24]
 8004efe:	4313      	orrs	r3, r2
 8004f00:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	69ba      	ldr	r2, [r7, #24]
 8004f06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	f003 0303 	and.w	r3, r3, #3
 8004f10:	2b02      	cmp	r3, #2
 8004f12:	d123      	bne.n	8004f5c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004f14:	69fb      	ldr	r3, [r7, #28]
 8004f16:	08da      	lsrs	r2, r3, #3
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	3208      	adds	r2, #8
 8004f1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f20:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004f22:	69fb      	ldr	r3, [r7, #28]
 8004f24:	f003 0307 	and.w	r3, r3, #7
 8004f28:	009b      	lsls	r3, r3, #2
 8004f2a:	220f      	movs	r2, #15
 8004f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f30:	43db      	mvns	r3, r3
 8004f32:	69ba      	ldr	r2, [r7, #24]
 8004f34:	4013      	ands	r3, r2
 8004f36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	691a      	ldr	r2, [r3, #16]
 8004f3c:	69fb      	ldr	r3, [r7, #28]
 8004f3e:	f003 0307 	and.w	r3, r3, #7
 8004f42:	009b      	lsls	r3, r3, #2
 8004f44:	fa02 f303 	lsl.w	r3, r2, r3
 8004f48:	69ba      	ldr	r2, [r7, #24]
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004f4e:	69fb      	ldr	r3, [r7, #28]
 8004f50:	08da      	lsrs	r2, r3, #3
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	3208      	adds	r2, #8
 8004f56:	69b9      	ldr	r1, [r7, #24]
 8004f58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004f62:	69fb      	ldr	r3, [r7, #28]
 8004f64:	005b      	lsls	r3, r3, #1
 8004f66:	2203      	movs	r2, #3
 8004f68:	fa02 f303 	lsl.w	r3, r2, r3
 8004f6c:	43db      	mvns	r3, r3
 8004f6e:	69ba      	ldr	r2, [r7, #24]
 8004f70:	4013      	ands	r3, r2
 8004f72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	f003 0203 	and.w	r2, r3, #3
 8004f7c:	69fb      	ldr	r3, [r7, #28]
 8004f7e:	005b      	lsls	r3, r3, #1
 8004f80:	fa02 f303 	lsl.w	r3, r2, r3
 8004f84:	69ba      	ldr	r2, [r7, #24]
 8004f86:	4313      	orrs	r3, r2
 8004f88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	69ba      	ldr	r2, [r7, #24]
 8004f8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	f000 80b4 	beq.w	8005106 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	60fb      	str	r3, [r7, #12]
 8004fa2:	4b60      	ldr	r3, [pc, #384]	; (8005124 <HAL_GPIO_Init+0x30c>)
 8004fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fa6:	4a5f      	ldr	r2, [pc, #380]	; (8005124 <HAL_GPIO_Init+0x30c>)
 8004fa8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004fac:	6453      	str	r3, [r2, #68]	; 0x44
 8004fae:	4b5d      	ldr	r3, [pc, #372]	; (8005124 <HAL_GPIO_Init+0x30c>)
 8004fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004fb6:	60fb      	str	r3, [r7, #12]
 8004fb8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004fba:	4a5b      	ldr	r2, [pc, #364]	; (8005128 <HAL_GPIO_Init+0x310>)
 8004fbc:	69fb      	ldr	r3, [r7, #28]
 8004fbe:	089b      	lsrs	r3, r3, #2
 8004fc0:	3302      	adds	r3, #2
 8004fc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004fc8:	69fb      	ldr	r3, [r7, #28]
 8004fca:	f003 0303 	and.w	r3, r3, #3
 8004fce:	009b      	lsls	r3, r3, #2
 8004fd0:	220f      	movs	r2, #15
 8004fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fd6:	43db      	mvns	r3, r3
 8004fd8:	69ba      	ldr	r2, [r7, #24]
 8004fda:	4013      	ands	r3, r2
 8004fdc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	4a52      	ldr	r2, [pc, #328]	; (800512c <HAL_GPIO_Init+0x314>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d02b      	beq.n	800503e <HAL_GPIO_Init+0x226>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	4a51      	ldr	r2, [pc, #324]	; (8005130 <HAL_GPIO_Init+0x318>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d025      	beq.n	800503a <HAL_GPIO_Init+0x222>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	4a50      	ldr	r2, [pc, #320]	; (8005134 <HAL_GPIO_Init+0x31c>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d01f      	beq.n	8005036 <HAL_GPIO_Init+0x21e>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	4a4f      	ldr	r2, [pc, #316]	; (8005138 <HAL_GPIO_Init+0x320>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d019      	beq.n	8005032 <HAL_GPIO_Init+0x21a>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	4a4e      	ldr	r2, [pc, #312]	; (800513c <HAL_GPIO_Init+0x324>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d013      	beq.n	800502e <HAL_GPIO_Init+0x216>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	4a4d      	ldr	r2, [pc, #308]	; (8005140 <HAL_GPIO_Init+0x328>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d00d      	beq.n	800502a <HAL_GPIO_Init+0x212>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	4a4c      	ldr	r2, [pc, #304]	; (8005144 <HAL_GPIO_Init+0x32c>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d007      	beq.n	8005026 <HAL_GPIO_Init+0x20e>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	4a4b      	ldr	r2, [pc, #300]	; (8005148 <HAL_GPIO_Init+0x330>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d101      	bne.n	8005022 <HAL_GPIO_Init+0x20a>
 800501e:	2307      	movs	r3, #7
 8005020:	e00e      	b.n	8005040 <HAL_GPIO_Init+0x228>
 8005022:	2308      	movs	r3, #8
 8005024:	e00c      	b.n	8005040 <HAL_GPIO_Init+0x228>
 8005026:	2306      	movs	r3, #6
 8005028:	e00a      	b.n	8005040 <HAL_GPIO_Init+0x228>
 800502a:	2305      	movs	r3, #5
 800502c:	e008      	b.n	8005040 <HAL_GPIO_Init+0x228>
 800502e:	2304      	movs	r3, #4
 8005030:	e006      	b.n	8005040 <HAL_GPIO_Init+0x228>
 8005032:	2303      	movs	r3, #3
 8005034:	e004      	b.n	8005040 <HAL_GPIO_Init+0x228>
 8005036:	2302      	movs	r3, #2
 8005038:	e002      	b.n	8005040 <HAL_GPIO_Init+0x228>
 800503a:	2301      	movs	r3, #1
 800503c:	e000      	b.n	8005040 <HAL_GPIO_Init+0x228>
 800503e:	2300      	movs	r3, #0
 8005040:	69fa      	ldr	r2, [r7, #28]
 8005042:	f002 0203 	and.w	r2, r2, #3
 8005046:	0092      	lsls	r2, r2, #2
 8005048:	4093      	lsls	r3, r2
 800504a:	69ba      	ldr	r2, [r7, #24]
 800504c:	4313      	orrs	r3, r2
 800504e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005050:	4935      	ldr	r1, [pc, #212]	; (8005128 <HAL_GPIO_Init+0x310>)
 8005052:	69fb      	ldr	r3, [r7, #28]
 8005054:	089b      	lsrs	r3, r3, #2
 8005056:	3302      	adds	r3, #2
 8005058:	69ba      	ldr	r2, [r7, #24]
 800505a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800505e:	4b3b      	ldr	r3, [pc, #236]	; (800514c <HAL_GPIO_Init+0x334>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005064:	693b      	ldr	r3, [r7, #16]
 8005066:	43db      	mvns	r3, r3
 8005068:	69ba      	ldr	r2, [r7, #24]
 800506a:	4013      	ands	r3, r2
 800506c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005076:	2b00      	cmp	r3, #0
 8005078:	d003      	beq.n	8005082 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800507a:	69ba      	ldr	r2, [r7, #24]
 800507c:	693b      	ldr	r3, [r7, #16]
 800507e:	4313      	orrs	r3, r2
 8005080:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005082:	4a32      	ldr	r2, [pc, #200]	; (800514c <HAL_GPIO_Init+0x334>)
 8005084:	69bb      	ldr	r3, [r7, #24]
 8005086:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005088:	4b30      	ldr	r3, [pc, #192]	; (800514c <HAL_GPIO_Init+0x334>)
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	43db      	mvns	r3, r3
 8005092:	69ba      	ldr	r2, [r7, #24]
 8005094:	4013      	ands	r3, r2
 8005096:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	685b      	ldr	r3, [r3, #4]
 800509c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d003      	beq.n	80050ac <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80050a4:	69ba      	ldr	r2, [r7, #24]
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	4313      	orrs	r3, r2
 80050aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80050ac:	4a27      	ldr	r2, [pc, #156]	; (800514c <HAL_GPIO_Init+0x334>)
 80050ae:	69bb      	ldr	r3, [r7, #24]
 80050b0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80050b2:	4b26      	ldr	r3, [pc, #152]	; (800514c <HAL_GPIO_Init+0x334>)
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	43db      	mvns	r3, r3
 80050bc:	69ba      	ldr	r2, [r7, #24]
 80050be:	4013      	ands	r3, r2
 80050c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d003      	beq.n	80050d6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80050ce:	69ba      	ldr	r2, [r7, #24]
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	4313      	orrs	r3, r2
 80050d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80050d6:	4a1d      	ldr	r2, [pc, #116]	; (800514c <HAL_GPIO_Init+0x334>)
 80050d8:	69bb      	ldr	r3, [r7, #24]
 80050da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80050dc:	4b1b      	ldr	r3, [pc, #108]	; (800514c <HAL_GPIO_Init+0x334>)
 80050de:	68db      	ldr	r3, [r3, #12]
 80050e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050e2:	693b      	ldr	r3, [r7, #16]
 80050e4:	43db      	mvns	r3, r3
 80050e6:	69ba      	ldr	r2, [r7, #24]
 80050e8:	4013      	ands	r3, r2
 80050ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d003      	beq.n	8005100 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80050f8:	69ba      	ldr	r2, [r7, #24]
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	4313      	orrs	r3, r2
 80050fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005100:	4a12      	ldr	r2, [pc, #72]	; (800514c <HAL_GPIO_Init+0x334>)
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005106:	69fb      	ldr	r3, [r7, #28]
 8005108:	3301      	adds	r3, #1
 800510a:	61fb      	str	r3, [r7, #28]
 800510c:	69fb      	ldr	r3, [r7, #28]
 800510e:	2b0f      	cmp	r3, #15
 8005110:	f67f ae90 	bls.w	8004e34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005114:	bf00      	nop
 8005116:	bf00      	nop
 8005118:	3724      	adds	r7, #36	; 0x24
 800511a:	46bd      	mov	sp, r7
 800511c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005120:	4770      	bx	lr
 8005122:	bf00      	nop
 8005124:	40023800 	.word	0x40023800
 8005128:	40013800 	.word	0x40013800
 800512c:	40020000 	.word	0x40020000
 8005130:	40020400 	.word	0x40020400
 8005134:	40020800 	.word	0x40020800
 8005138:	40020c00 	.word	0x40020c00
 800513c:	40021000 	.word	0x40021000
 8005140:	40021400 	.word	0x40021400
 8005144:	40021800 	.word	0x40021800
 8005148:	40021c00 	.word	0x40021c00
 800514c:	40013c00 	.word	0x40013c00

08005150 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005150:	b480      	push	{r7}
 8005152:	b085      	sub	sp, #20
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
 8005158:	460b      	mov	r3, r1
 800515a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	691a      	ldr	r2, [r3, #16]
 8005160:	887b      	ldrh	r3, [r7, #2]
 8005162:	4013      	ands	r3, r2
 8005164:	2b00      	cmp	r3, #0
 8005166:	d002      	beq.n	800516e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005168:	2301      	movs	r3, #1
 800516a:	73fb      	strb	r3, [r7, #15]
 800516c:	e001      	b.n	8005172 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800516e:	2300      	movs	r3, #0
 8005170:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005172:	7bfb      	ldrb	r3, [r7, #15]
}
 8005174:	4618      	mov	r0, r3
 8005176:	3714      	adds	r7, #20
 8005178:	46bd      	mov	sp, r7
 800517a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517e:	4770      	bx	lr

08005180 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005180:	b480      	push	{r7}
 8005182:	b083      	sub	sp, #12
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
 8005188:	460b      	mov	r3, r1
 800518a:	807b      	strh	r3, [r7, #2]
 800518c:	4613      	mov	r3, r2
 800518e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005190:	787b      	ldrb	r3, [r7, #1]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d003      	beq.n	800519e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005196:	887a      	ldrh	r2, [r7, #2]
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800519c:	e003      	b.n	80051a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800519e:	887b      	ldrh	r3, [r7, #2]
 80051a0:	041a      	lsls	r2, r3, #16
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	619a      	str	r2, [r3, #24]
}
 80051a6:	bf00      	nop
 80051a8:	370c      	adds	r7, #12
 80051aa:	46bd      	mov	sp, r7
 80051ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b0:	4770      	bx	lr
	...

080051b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b082      	sub	sp, #8
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	4603      	mov	r3, r0
 80051bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80051be:	4b08      	ldr	r3, [pc, #32]	; (80051e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80051c0:	695a      	ldr	r2, [r3, #20]
 80051c2:	88fb      	ldrh	r3, [r7, #6]
 80051c4:	4013      	ands	r3, r2
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d006      	beq.n	80051d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80051ca:	4a05      	ldr	r2, [pc, #20]	; (80051e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80051cc:	88fb      	ldrh	r3, [r7, #6]
 80051ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80051d0:	88fb      	ldrh	r3, [r7, #6]
 80051d2:	4618      	mov	r0, r3
 80051d4:	f000 f806 	bl	80051e4 <HAL_GPIO_EXTI_Callback>
  }
}
 80051d8:	bf00      	nop
 80051da:	3708      	adds	r7, #8
 80051dc:	46bd      	mov	sp, r7
 80051de:	bd80      	pop	{r7, pc}
 80051e0:	40013c00 	.word	0x40013c00

080051e4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b083      	sub	sp, #12
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	4603      	mov	r3, r0
 80051ec:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80051ee:	bf00      	nop
 80051f0:	370c      	adds	r7, #12
 80051f2:	46bd      	mov	sp, r7
 80051f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f8:	4770      	bx	lr
	...

080051fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b084      	sub	sp, #16
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d101      	bne.n	800520e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800520a:	2301      	movs	r3, #1
 800520c:	e12b      	b.n	8005466 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005214:	b2db      	uxtb	r3, r3
 8005216:	2b00      	cmp	r3, #0
 8005218:	d106      	bne.n	8005228 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2200      	movs	r2, #0
 800521e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	f7fe fa48 	bl	80036b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2224      	movs	r2, #36	; 0x24
 800522c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	681a      	ldr	r2, [r3, #0]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f022 0201 	bic.w	r2, r2, #1
 800523e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	681a      	ldr	r2, [r3, #0]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800524e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800525e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005260:	f001 fd58 	bl	8006d14 <HAL_RCC_GetPCLK1Freq>
 8005264:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	4a81      	ldr	r2, [pc, #516]	; (8005470 <HAL_I2C_Init+0x274>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d807      	bhi.n	8005280 <HAL_I2C_Init+0x84>
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	4a80      	ldr	r2, [pc, #512]	; (8005474 <HAL_I2C_Init+0x278>)
 8005274:	4293      	cmp	r3, r2
 8005276:	bf94      	ite	ls
 8005278:	2301      	movls	r3, #1
 800527a:	2300      	movhi	r3, #0
 800527c:	b2db      	uxtb	r3, r3
 800527e:	e006      	b.n	800528e <HAL_I2C_Init+0x92>
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	4a7d      	ldr	r2, [pc, #500]	; (8005478 <HAL_I2C_Init+0x27c>)
 8005284:	4293      	cmp	r3, r2
 8005286:	bf94      	ite	ls
 8005288:	2301      	movls	r3, #1
 800528a:	2300      	movhi	r3, #0
 800528c:	b2db      	uxtb	r3, r3
 800528e:	2b00      	cmp	r3, #0
 8005290:	d001      	beq.n	8005296 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	e0e7      	b.n	8005466 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	4a78      	ldr	r2, [pc, #480]	; (800547c <HAL_I2C_Init+0x280>)
 800529a:	fba2 2303 	umull	r2, r3, r2, r3
 800529e:	0c9b      	lsrs	r3, r3, #18
 80052a0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	68ba      	ldr	r2, [r7, #8]
 80052b2:	430a      	orrs	r2, r1
 80052b4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	6a1b      	ldr	r3, [r3, #32]
 80052bc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	4a6a      	ldr	r2, [pc, #424]	; (8005470 <HAL_I2C_Init+0x274>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d802      	bhi.n	80052d0 <HAL_I2C_Init+0xd4>
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	3301      	adds	r3, #1
 80052ce:	e009      	b.n	80052e4 <HAL_I2C_Init+0xe8>
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80052d6:	fb02 f303 	mul.w	r3, r2, r3
 80052da:	4a69      	ldr	r2, [pc, #420]	; (8005480 <HAL_I2C_Init+0x284>)
 80052dc:	fba2 2303 	umull	r2, r3, r2, r3
 80052e0:	099b      	lsrs	r3, r3, #6
 80052e2:	3301      	adds	r3, #1
 80052e4:	687a      	ldr	r2, [r7, #4]
 80052e6:	6812      	ldr	r2, [r2, #0]
 80052e8:	430b      	orrs	r3, r1
 80052ea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	69db      	ldr	r3, [r3, #28]
 80052f2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80052f6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	495c      	ldr	r1, [pc, #368]	; (8005470 <HAL_I2C_Init+0x274>)
 8005300:	428b      	cmp	r3, r1
 8005302:	d819      	bhi.n	8005338 <HAL_I2C_Init+0x13c>
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	1e59      	subs	r1, r3, #1
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	005b      	lsls	r3, r3, #1
 800530e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005312:	1c59      	adds	r1, r3, #1
 8005314:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005318:	400b      	ands	r3, r1
 800531a:	2b00      	cmp	r3, #0
 800531c:	d00a      	beq.n	8005334 <HAL_I2C_Init+0x138>
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	1e59      	subs	r1, r3, #1
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	005b      	lsls	r3, r3, #1
 8005328:	fbb1 f3f3 	udiv	r3, r1, r3
 800532c:	3301      	adds	r3, #1
 800532e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005332:	e051      	b.n	80053d8 <HAL_I2C_Init+0x1dc>
 8005334:	2304      	movs	r3, #4
 8005336:	e04f      	b.n	80053d8 <HAL_I2C_Init+0x1dc>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	689b      	ldr	r3, [r3, #8]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d111      	bne.n	8005364 <HAL_I2C_Init+0x168>
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	1e58      	subs	r0, r3, #1
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6859      	ldr	r1, [r3, #4]
 8005348:	460b      	mov	r3, r1
 800534a:	005b      	lsls	r3, r3, #1
 800534c:	440b      	add	r3, r1
 800534e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005352:	3301      	adds	r3, #1
 8005354:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005358:	2b00      	cmp	r3, #0
 800535a:	bf0c      	ite	eq
 800535c:	2301      	moveq	r3, #1
 800535e:	2300      	movne	r3, #0
 8005360:	b2db      	uxtb	r3, r3
 8005362:	e012      	b.n	800538a <HAL_I2C_Init+0x18e>
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	1e58      	subs	r0, r3, #1
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6859      	ldr	r1, [r3, #4]
 800536c:	460b      	mov	r3, r1
 800536e:	009b      	lsls	r3, r3, #2
 8005370:	440b      	add	r3, r1
 8005372:	0099      	lsls	r1, r3, #2
 8005374:	440b      	add	r3, r1
 8005376:	fbb0 f3f3 	udiv	r3, r0, r3
 800537a:	3301      	adds	r3, #1
 800537c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005380:	2b00      	cmp	r3, #0
 8005382:	bf0c      	ite	eq
 8005384:	2301      	moveq	r3, #1
 8005386:	2300      	movne	r3, #0
 8005388:	b2db      	uxtb	r3, r3
 800538a:	2b00      	cmp	r3, #0
 800538c:	d001      	beq.n	8005392 <HAL_I2C_Init+0x196>
 800538e:	2301      	movs	r3, #1
 8005390:	e022      	b.n	80053d8 <HAL_I2C_Init+0x1dc>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	689b      	ldr	r3, [r3, #8]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d10e      	bne.n	80053b8 <HAL_I2C_Init+0x1bc>
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	1e58      	subs	r0, r3, #1
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6859      	ldr	r1, [r3, #4]
 80053a2:	460b      	mov	r3, r1
 80053a4:	005b      	lsls	r3, r3, #1
 80053a6:	440b      	add	r3, r1
 80053a8:	fbb0 f3f3 	udiv	r3, r0, r3
 80053ac:	3301      	adds	r3, #1
 80053ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80053b6:	e00f      	b.n	80053d8 <HAL_I2C_Init+0x1dc>
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	1e58      	subs	r0, r3, #1
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6859      	ldr	r1, [r3, #4]
 80053c0:	460b      	mov	r3, r1
 80053c2:	009b      	lsls	r3, r3, #2
 80053c4:	440b      	add	r3, r1
 80053c6:	0099      	lsls	r1, r3, #2
 80053c8:	440b      	add	r3, r1
 80053ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80053ce:	3301      	adds	r3, #1
 80053d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053d4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80053d8:	6879      	ldr	r1, [r7, #4]
 80053da:	6809      	ldr	r1, [r1, #0]
 80053dc:	4313      	orrs	r3, r2
 80053de:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	69da      	ldr	r2, [r3, #28]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6a1b      	ldr	r3, [r3, #32]
 80053f2:	431a      	orrs	r2, r3
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	430a      	orrs	r2, r1
 80053fa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	689b      	ldr	r3, [r3, #8]
 8005402:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005406:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800540a:	687a      	ldr	r2, [r7, #4]
 800540c:	6911      	ldr	r1, [r2, #16]
 800540e:	687a      	ldr	r2, [r7, #4]
 8005410:	68d2      	ldr	r2, [r2, #12]
 8005412:	4311      	orrs	r1, r2
 8005414:	687a      	ldr	r2, [r7, #4]
 8005416:	6812      	ldr	r2, [r2, #0]
 8005418:	430b      	orrs	r3, r1
 800541a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	68db      	ldr	r3, [r3, #12]
 8005422:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	695a      	ldr	r2, [r3, #20]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	699b      	ldr	r3, [r3, #24]
 800542e:	431a      	orrs	r2, r3
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	430a      	orrs	r2, r1
 8005436:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f042 0201 	orr.w	r2, r2, #1
 8005446:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2200      	movs	r2, #0
 800544c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2220      	movs	r2, #32
 8005452:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2200      	movs	r2, #0
 800545a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2200      	movs	r2, #0
 8005460:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005464:	2300      	movs	r3, #0
}
 8005466:	4618      	mov	r0, r3
 8005468:	3710      	adds	r7, #16
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}
 800546e:	bf00      	nop
 8005470:	000186a0 	.word	0x000186a0
 8005474:	001e847f 	.word	0x001e847f
 8005478:	003d08ff 	.word	0x003d08ff
 800547c:	431bde83 	.word	0x431bde83
 8005480:	10624dd3 	.word	0x10624dd3

08005484 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b088      	sub	sp, #32
 8005488:	af02      	add	r7, sp, #8
 800548a:	60f8      	str	r0, [r7, #12]
 800548c:	607a      	str	r2, [r7, #4]
 800548e:	461a      	mov	r2, r3
 8005490:	460b      	mov	r3, r1
 8005492:	817b      	strh	r3, [r7, #10]
 8005494:	4613      	mov	r3, r2
 8005496:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005498:	f7fe ff7a 	bl	8004390 <HAL_GetTick>
 800549c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054a4:	b2db      	uxtb	r3, r3
 80054a6:	2b20      	cmp	r3, #32
 80054a8:	f040 80e0 	bne.w	800566c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	9300      	str	r3, [sp, #0]
 80054b0:	2319      	movs	r3, #25
 80054b2:	2201      	movs	r2, #1
 80054b4:	4970      	ldr	r1, [pc, #448]	; (8005678 <HAL_I2C_Master_Transmit+0x1f4>)
 80054b6:	68f8      	ldr	r0, [r7, #12]
 80054b8:	f000 fe02 	bl	80060c0 <I2C_WaitOnFlagUntilTimeout>
 80054bc:	4603      	mov	r3, r0
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d001      	beq.n	80054c6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80054c2:	2302      	movs	r3, #2
 80054c4:	e0d3      	b.n	800566e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054cc:	2b01      	cmp	r3, #1
 80054ce:	d101      	bne.n	80054d4 <HAL_I2C_Master_Transmit+0x50>
 80054d0:	2302      	movs	r3, #2
 80054d2:	e0cc      	b.n	800566e <HAL_I2C_Master_Transmit+0x1ea>
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2201      	movs	r2, #1
 80054d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f003 0301 	and.w	r3, r3, #1
 80054e6:	2b01      	cmp	r3, #1
 80054e8:	d007      	beq.n	80054fa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f042 0201 	orr.w	r2, r2, #1
 80054f8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	681a      	ldr	r2, [r3, #0]
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005508:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2221      	movs	r2, #33	; 0x21
 800550e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2210      	movs	r2, #16
 8005516:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2200      	movs	r2, #0
 800551e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	687a      	ldr	r2, [r7, #4]
 8005524:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	893a      	ldrh	r2, [r7, #8]
 800552a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005530:	b29a      	uxth	r2, r3
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	4a50      	ldr	r2, [pc, #320]	; (800567c <HAL_I2C_Master_Transmit+0x1f8>)
 800553a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800553c:	8979      	ldrh	r1, [r7, #10]
 800553e:	697b      	ldr	r3, [r7, #20]
 8005540:	6a3a      	ldr	r2, [r7, #32]
 8005542:	68f8      	ldr	r0, [r7, #12]
 8005544:	f000 fbbc 	bl	8005cc0 <I2C_MasterRequestWrite>
 8005548:	4603      	mov	r3, r0
 800554a:	2b00      	cmp	r3, #0
 800554c:	d001      	beq.n	8005552 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800554e:	2301      	movs	r3, #1
 8005550:	e08d      	b.n	800566e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005552:	2300      	movs	r3, #0
 8005554:	613b      	str	r3, [r7, #16]
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	695b      	ldr	r3, [r3, #20]
 800555c:	613b      	str	r3, [r7, #16]
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	699b      	ldr	r3, [r3, #24]
 8005564:	613b      	str	r3, [r7, #16]
 8005566:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005568:	e066      	b.n	8005638 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800556a:	697a      	ldr	r2, [r7, #20]
 800556c:	6a39      	ldr	r1, [r7, #32]
 800556e:	68f8      	ldr	r0, [r7, #12]
 8005570:	f000 fe7c 	bl	800626c <I2C_WaitOnTXEFlagUntilTimeout>
 8005574:	4603      	mov	r3, r0
 8005576:	2b00      	cmp	r3, #0
 8005578:	d00d      	beq.n	8005596 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800557e:	2b04      	cmp	r3, #4
 8005580:	d107      	bne.n	8005592 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005590:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	e06b      	b.n	800566e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800559a:	781a      	ldrb	r2, [r3, #0]
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055a6:	1c5a      	adds	r2, r3, #1
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055b0:	b29b      	uxth	r3, r3
 80055b2:	3b01      	subs	r3, #1
 80055b4:	b29a      	uxth	r2, r3
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055be:	3b01      	subs	r3, #1
 80055c0:	b29a      	uxth	r2, r3
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	695b      	ldr	r3, [r3, #20]
 80055cc:	f003 0304 	and.w	r3, r3, #4
 80055d0:	2b04      	cmp	r3, #4
 80055d2:	d11b      	bne.n	800560c <HAL_I2C_Master_Transmit+0x188>
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d017      	beq.n	800560c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e0:	781a      	ldrb	r2, [r3, #0]
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ec:	1c5a      	adds	r2, r3, #1
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055f6:	b29b      	uxth	r3, r3
 80055f8:	3b01      	subs	r3, #1
 80055fa:	b29a      	uxth	r2, r3
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005604:	3b01      	subs	r3, #1
 8005606:	b29a      	uxth	r2, r3
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800560c:	697a      	ldr	r2, [r7, #20]
 800560e:	6a39      	ldr	r1, [r7, #32]
 8005610:	68f8      	ldr	r0, [r7, #12]
 8005612:	f000 fe6c 	bl	80062ee <I2C_WaitOnBTFFlagUntilTimeout>
 8005616:	4603      	mov	r3, r0
 8005618:	2b00      	cmp	r3, #0
 800561a:	d00d      	beq.n	8005638 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005620:	2b04      	cmp	r3, #4
 8005622:	d107      	bne.n	8005634 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	681a      	ldr	r2, [r3, #0]
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005632:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005634:	2301      	movs	r3, #1
 8005636:	e01a      	b.n	800566e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800563c:	2b00      	cmp	r3, #0
 800563e:	d194      	bne.n	800556a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	681a      	ldr	r2, [r3, #0]
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800564e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2220      	movs	r2, #32
 8005654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2200      	movs	r2, #0
 800565c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2200      	movs	r2, #0
 8005664:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005668:	2300      	movs	r3, #0
 800566a:	e000      	b.n	800566e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800566c:	2302      	movs	r3, #2
  }
}
 800566e:	4618      	mov	r0, r3
 8005670:	3718      	adds	r7, #24
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}
 8005676:	bf00      	nop
 8005678:	00100002 	.word	0x00100002
 800567c:	ffff0000 	.word	0xffff0000

08005680 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b088      	sub	sp, #32
 8005684:	af02      	add	r7, sp, #8
 8005686:	60f8      	str	r0, [r7, #12]
 8005688:	4608      	mov	r0, r1
 800568a:	4611      	mov	r1, r2
 800568c:	461a      	mov	r2, r3
 800568e:	4603      	mov	r3, r0
 8005690:	817b      	strh	r3, [r7, #10]
 8005692:	460b      	mov	r3, r1
 8005694:	813b      	strh	r3, [r7, #8]
 8005696:	4613      	mov	r3, r2
 8005698:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800569a:	f7fe fe79 	bl	8004390 <HAL_GetTick>
 800569e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056a6:	b2db      	uxtb	r3, r3
 80056a8:	2b20      	cmp	r3, #32
 80056aa:	f040 80d9 	bne.w	8005860 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80056ae:	697b      	ldr	r3, [r7, #20]
 80056b0:	9300      	str	r3, [sp, #0]
 80056b2:	2319      	movs	r3, #25
 80056b4:	2201      	movs	r2, #1
 80056b6:	496d      	ldr	r1, [pc, #436]	; (800586c <HAL_I2C_Mem_Write+0x1ec>)
 80056b8:	68f8      	ldr	r0, [r7, #12]
 80056ba:	f000 fd01 	bl	80060c0 <I2C_WaitOnFlagUntilTimeout>
 80056be:	4603      	mov	r3, r0
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d001      	beq.n	80056c8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80056c4:	2302      	movs	r3, #2
 80056c6:	e0cc      	b.n	8005862 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056ce:	2b01      	cmp	r3, #1
 80056d0:	d101      	bne.n	80056d6 <HAL_I2C_Mem_Write+0x56>
 80056d2:	2302      	movs	r3, #2
 80056d4:	e0c5      	b.n	8005862 <HAL_I2C_Mem_Write+0x1e2>
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	2201      	movs	r2, #1
 80056da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f003 0301 	and.w	r3, r3, #1
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	d007      	beq.n	80056fc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	681a      	ldr	r2, [r3, #0]
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f042 0201 	orr.w	r2, r2, #1
 80056fa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800570a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2221      	movs	r2, #33	; 0x21
 8005710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2240      	movs	r2, #64	; 0x40
 8005718:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2200      	movs	r2, #0
 8005720:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	6a3a      	ldr	r2, [r7, #32]
 8005726:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800572c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005732:	b29a      	uxth	r2, r3
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	4a4d      	ldr	r2, [pc, #308]	; (8005870 <HAL_I2C_Mem_Write+0x1f0>)
 800573c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800573e:	88f8      	ldrh	r0, [r7, #6]
 8005740:	893a      	ldrh	r2, [r7, #8]
 8005742:	8979      	ldrh	r1, [r7, #10]
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	9301      	str	r3, [sp, #4]
 8005748:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800574a:	9300      	str	r3, [sp, #0]
 800574c:	4603      	mov	r3, r0
 800574e:	68f8      	ldr	r0, [r7, #12]
 8005750:	f000 fb38 	bl	8005dc4 <I2C_RequestMemoryWrite>
 8005754:	4603      	mov	r3, r0
 8005756:	2b00      	cmp	r3, #0
 8005758:	d052      	beq.n	8005800 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	e081      	b.n	8005862 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800575e:	697a      	ldr	r2, [r7, #20]
 8005760:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005762:	68f8      	ldr	r0, [r7, #12]
 8005764:	f000 fd82 	bl	800626c <I2C_WaitOnTXEFlagUntilTimeout>
 8005768:	4603      	mov	r3, r0
 800576a:	2b00      	cmp	r3, #0
 800576c:	d00d      	beq.n	800578a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005772:	2b04      	cmp	r3, #4
 8005774:	d107      	bne.n	8005786 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	681a      	ldr	r2, [r3, #0]
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005784:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005786:	2301      	movs	r3, #1
 8005788:	e06b      	b.n	8005862 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800578e:	781a      	ldrb	r2, [r3, #0]
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800579a:	1c5a      	adds	r2, r3, #1
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057a4:	3b01      	subs	r3, #1
 80057a6:	b29a      	uxth	r2, r3
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057b0:	b29b      	uxth	r3, r3
 80057b2:	3b01      	subs	r3, #1
 80057b4:	b29a      	uxth	r2, r3
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	695b      	ldr	r3, [r3, #20]
 80057c0:	f003 0304 	and.w	r3, r3, #4
 80057c4:	2b04      	cmp	r3, #4
 80057c6:	d11b      	bne.n	8005800 <HAL_I2C_Mem_Write+0x180>
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d017      	beq.n	8005800 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057d4:	781a      	ldrb	r2, [r3, #0]
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057e0:	1c5a      	adds	r2, r3, #1
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057ea:	3b01      	subs	r3, #1
 80057ec:	b29a      	uxth	r2, r3
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057f6:	b29b      	uxth	r3, r3
 80057f8:	3b01      	subs	r3, #1
 80057fa:	b29a      	uxth	r2, r3
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005804:	2b00      	cmp	r3, #0
 8005806:	d1aa      	bne.n	800575e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005808:	697a      	ldr	r2, [r7, #20]
 800580a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800580c:	68f8      	ldr	r0, [r7, #12]
 800580e:	f000 fd6e 	bl	80062ee <I2C_WaitOnBTFFlagUntilTimeout>
 8005812:	4603      	mov	r3, r0
 8005814:	2b00      	cmp	r3, #0
 8005816:	d00d      	beq.n	8005834 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800581c:	2b04      	cmp	r3, #4
 800581e:	d107      	bne.n	8005830 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	681a      	ldr	r2, [r3, #0]
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800582e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005830:	2301      	movs	r3, #1
 8005832:	e016      	b.n	8005862 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	681a      	ldr	r2, [r3, #0]
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005842:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	2220      	movs	r2, #32
 8005848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	2200      	movs	r2, #0
 8005850:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	2200      	movs	r2, #0
 8005858:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800585c:	2300      	movs	r3, #0
 800585e:	e000      	b.n	8005862 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005860:	2302      	movs	r3, #2
  }
}
 8005862:	4618      	mov	r0, r3
 8005864:	3718      	adds	r7, #24
 8005866:	46bd      	mov	sp, r7
 8005868:	bd80      	pop	{r7, pc}
 800586a:	bf00      	nop
 800586c:	00100002 	.word	0x00100002
 8005870:	ffff0000 	.word	0xffff0000

08005874 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b08c      	sub	sp, #48	; 0x30
 8005878:	af02      	add	r7, sp, #8
 800587a:	60f8      	str	r0, [r7, #12]
 800587c:	4608      	mov	r0, r1
 800587e:	4611      	mov	r1, r2
 8005880:	461a      	mov	r2, r3
 8005882:	4603      	mov	r3, r0
 8005884:	817b      	strh	r3, [r7, #10]
 8005886:	460b      	mov	r3, r1
 8005888:	813b      	strh	r3, [r7, #8]
 800588a:	4613      	mov	r3, r2
 800588c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800588e:	f7fe fd7f 	bl	8004390 <HAL_GetTick>
 8005892:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800589a:	b2db      	uxtb	r3, r3
 800589c:	2b20      	cmp	r3, #32
 800589e:	f040 8208 	bne.w	8005cb2 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80058a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a4:	9300      	str	r3, [sp, #0]
 80058a6:	2319      	movs	r3, #25
 80058a8:	2201      	movs	r2, #1
 80058aa:	497b      	ldr	r1, [pc, #492]	; (8005a98 <HAL_I2C_Mem_Read+0x224>)
 80058ac:	68f8      	ldr	r0, [r7, #12]
 80058ae:	f000 fc07 	bl	80060c0 <I2C_WaitOnFlagUntilTimeout>
 80058b2:	4603      	mov	r3, r0
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d001      	beq.n	80058bc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80058b8:	2302      	movs	r3, #2
 80058ba:	e1fb      	b.n	8005cb4 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058c2:	2b01      	cmp	r3, #1
 80058c4:	d101      	bne.n	80058ca <HAL_I2C_Mem_Read+0x56>
 80058c6:	2302      	movs	r3, #2
 80058c8:	e1f4      	b.n	8005cb4 <HAL_I2C_Mem_Read+0x440>
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2201      	movs	r2, #1
 80058ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f003 0301 	and.w	r3, r3, #1
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d007      	beq.n	80058f0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	681a      	ldr	r2, [r3, #0]
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f042 0201 	orr.w	r2, r2, #1
 80058ee:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	681a      	ldr	r2, [r3, #0]
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80058fe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	2222      	movs	r2, #34	; 0x22
 8005904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2240      	movs	r2, #64	; 0x40
 800590c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2200      	movs	r2, #0
 8005914:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800591a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005920:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005926:	b29a      	uxth	r2, r3
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	4a5b      	ldr	r2, [pc, #364]	; (8005a9c <HAL_I2C_Mem_Read+0x228>)
 8005930:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005932:	88f8      	ldrh	r0, [r7, #6]
 8005934:	893a      	ldrh	r2, [r7, #8]
 8005936:	8979      	ldrh	r1, [r7, #10]
 8005938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800593a:	9301      	str	r3, [sp, #4]
 800593c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800593e:	9300      	str	r3, [sp, #0]
 8005940:	4603      	mov	r3, r0
 8005942:	68f8      	ldr	r0, [r7, #12]
 8005944:	f000 fad4 	bl	8005ef0 <I2C_RequestMemoryRead>
 8005948:	4603      	mov	r3, r0
 800594a:	2b00      	cmp	r3, #0
 800594c:	d001      	beq.n	8005952 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800594e:	2301      	movs	r3, #1
 8005950:	e1b0      	b.n	8005cb4 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005956:	2b00      	cmp	r3, #0
 8005958:	d113      	bne.n	8005982 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800595a:	2300      	movs	r3, #0
 800595c:	623b      	str	r3, [r7, #32]
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	695b      	ldr	r3, [r3, #20]
 8005964:	623b      	str	r3, [r7, #32]
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	699b      	ldr	r3, [r3, #24]
 800596c:	623b      	str	r3, [r7, #32]
 800596e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	681a      	ldr	r2, [r3, #0]
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800597e:	601a      	str	r2, [r3, #0]
 8005980:	e184      	b.n	8005c8c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005986:	2b01      	cmp	r3, #1
 8005988:	d11b      	bne.n	80059c2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	681a      	ldr	r2, [r3, #0]
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005998:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800599a:	2300      	movs	r3, #0
 800599c:	61fb      	str	r3, [r7, #28]
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	695b      	ldr	r3, [r3, #20]
 80059a4:	61fb      	str	r3, [r7, #28]
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	699b      	ldr	r3, [r3, #24]
 80059ac:	61fb      	str	r3, [r7, #28]
 80059ae:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	681a      	ldr	r2, [r3, #0]
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059be:	601a      	str	r2, [r3, #0]
 80059c0:	e164      	b.n	8005c8c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059c6:	2b02      	cmp	r3, #2
 80059c8:	d11b      	bne.n	8005a02 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	681a      	ldr	r2, [r3, #0]
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059d8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	681a      	ldr	r2, [r3, #0]
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80059e8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059ea:	2300      	movs	r3, #0
 80059ec:	61bb      	str	r3, [r7, #24]
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	695b      	ldr	r3, [r3, #20]
 80059f4:	61bb      	str	r3, [r7, #24]
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	699b      	ldr	r3, [r3, #24]
 80059fc:	61bb      	str	r3, [r7, #24]
 80059fe:	69bb      	ldr	r3, [r7, #24]
 8005a00:	e144      	b.n	8005c8c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a02:	2300      	movs	r3, #0
 8005a04:	617b      	str	r3, [r7, #20]
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	695b      	ldr	r3, [r3, #20]
 8005a0c:	617b      	str	r3, [r7, #20]
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	699b      	ldr	r3, [r3, #24]
 8005a14:	617b      	str	r3, [r7, #20]
 8005a16:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005a18:	e138      	b.n	8005c8c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a1e:	2b03      	cmp	r3, #3
 8005a20:	f200 80f1 	bhi.w	8005c06 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	d123      	bne.n	8005a74 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a2e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005a30:	68f8      	ldr	r0, [r7, #12]
 8005a32:	f000 fc9d 	bl	8006370 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005a36:	4603      	mov	r3, r0
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d001      	beq.n	8005a40 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	e139      	b.n	8005cb4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	691a      	ldr	r2, [r3, #16]
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a4a:	b2d2      	uxtb	r2, r2
 8005a4c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a52:	1c5a      	adds	r2, r3, #1
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a5c:	3b01      	subs	r3, #1
 8005a5e:	b29a      	uxth	r2, r3
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a68:	b29b      	uxth	r3, r3
 8005a6a:	3b01      	subs	r3, #1
 8005a6c:	b29a      	uxth	r2, r3
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005a72:	e10b      	b.n	8005c8c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a78:	2b02      	cmp	r3, #2
 8005a7a:	d14e      	bne.n	8005b1a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a7e:	9300      	str	r3, [sp, #0]
 8005a80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a82:	2200      	movs	r2, #0
 8005a84:	4906      	ldr	r1, [pc, #24]	; (8005aa0 <HAL_I2C_Mem_Read+0x22c>)
 8005a86:	68f8      	ldr	r0, [r7, #12]
 8005a88:	f000 fb1a 	bl	80060c0 <I2C_WaitOnFlagUntilTimeout>
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d008      	beq.n	8005aa4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005a92:	2301      	movs	r3, #1
 8005a94:	e10e      	b.n	8005cb4 <HAL_I2C_Mem_Read+0x440>
 8005a96:	bf00      	nop
 8005a98:	00100002 	.word	0x00100002
 8005a9c:	ffff0000 	.word	0xffff0000
 8005aa0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	681a      	ldr	r2, [r3, #0]
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ab2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	691a      	ldr	r2, [r3, #16]
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005abe:	b2d2      	uxtb	r2, r2
 8005ac0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ac6:	1c5a      	adds	r2, r3, #1
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ad0:	3b01      	subs	r3, #1
 8005ad2:	b29a      	uxth	r2, r3
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005adc:	b29b      	uxth	r3, r3
 8005ade:	3b01      	subs	r3, #1
 8005ae0:	b29a      	uxth	r2, r3
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	691a      	ldr	r2, [r3, #16]
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005af0:	b2d2      	uxtb	r2, r2
 8005af2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005af8:	1c5a      	adds	r2, r3, #1
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b02:	3b01      	subs	r3, #1
 8005b04:	b29a      	uxth	r2, r3
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b0e:	b29b      	uxth	r3, r3
 8005b10:	3b01      	subs	r3, #1
 8005b12:	b29a      	uxth	r2, r3
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005b18:	e0b8      	b.n	8005c8c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b1c:	9300      	str	r3, [sp, #0]
 8005b1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b20:	2200      	movs	r2, #0
 8005b22:	4966      	ldr	r1, [pc, #408]	; (8005cbc <HAL_I2C_Mem_Read+0x448>)
 8005b24:	68f8      	ldr	r0, [r7, #12]
 8005b26:	f000 facb 	bl	80060c0 <I2C_WaitOnFlagUntilTimeout>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d001      	beq.n	8005b34 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005b30:	2301      	movs	r3, #1
 8005b32:	e0bf      	b.n	8005cb4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	681a      	ldr	r2, [r3, #0]
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b42:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	691a      	ldr	r2, [r3, #16]
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b4e:	b2d2      	uxtb	r2, r2
 8005b50:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b56:	1c5a      	adds	r2, r3, #1
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b60:	3b01      	subs	r3, #1
 8005b62:	b29a      	uxth	r2, r3
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b6c:	b29b      	uxth	r3, r3
 8005b6e:	3b01      	subs	r3, #1
 8005b70:	b29a      	uxth	r2, r3
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b78:	9300      	str	r3, [sp, #0]
 8005b7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	494f      	ldr	r1, [pc, #316]	; (8005cbc <HAL_I2C_Mem_Read+0x448>)
 8005b80:	68f8      	ldr	r0, [r7, #12]
 8005b82:	f000 fa9d 	bl	80060c0 <I2C_WaitOnFlagUntilTimeout>
 8005b86:	4603      	mov	r3, r0
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d001      	beq.n	8005b90 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	e091      	b.n	8005cb4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	681a      	ldr	r2, [r3, #0]
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b9e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	691a      	ldr	r2, [r3, #16]
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005baa:	b2d2      	uxtb	r2, r2
 8005bac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bb2:	1c5a      	adds	r2, r3, #1
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bbc:	3b01      	subs	r3, #1
 8005bbe:	b29a      	uxth	r2, r3
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bc8:	b29b      	uxth	r3, r3
 8005bca:	3b01      	subs	r3, #1
 8005bcc:	b29a      	uxth	r2, r3
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	691a      	ldr	r2, [r3, #16]
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bdc:	b2d2      	uxtb	r2, r2
 8005bde:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005be4:	1c5a      	adds	r2, r3, #1
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bee:	3b01      	subs	r3, #1
 8005bf0:	b29a      	uxth	r2, r3
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bfa:	b29b      	uxth	r3, r3
 8005bfc:	3b01      	subs	r3, #1
 8005bfe:	b29a      	uxth	r2, r3
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005c04:	e042      	b.n	8005c8c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c08:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005c0a:	68f8      	ldr	r0, [r7, #12]
 8005c0c:	f000 fbb0 	bl	8006370 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005c10:	4603      	mov	r3, r0
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d001      	beq.n	8005c1a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005c16:	2301      	movs	r3, #1
 8005c18:	e04c      	b.n	8005cb4 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	691a      	ldr	r2, [r3, #16]
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c24:	b2d2      	uxtb	r2, r2
 8005c26:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c2c:	1c5a      	adds	r2, r3, #1
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c36:	3b01      	subs	r3, #1
 8005c38:	b29a      	uxth	r2, r3
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c42:	b29b      	uxth	r3, r3
 8005c44:	3b01      	subs	r3, #1
 8005c46:	b29a      	uxth	r2, r3
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	695b      	ldr	r3, [r3, #20]
 8005c52:	f003 0304 	and.w	r3, r3, #4
 8005c56:	2b04      	cmp	r3, #4
 8005c58:	d118      	bne.n	8005c8c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	691a      	ldr	r2, [r3, #16]
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c64:	b2d2      	uxtb	r2, r2
 8005c66:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c6c:	1c5a      	adds	r2, r3, #1
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c76:	3b01      	subs	r3, #1
 8005c78:	b29a      	uxth	r2, r3
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c82:	b29b      	uxth	r3, r3
 8005c84:	3b01      	subs	r3, #1
 8005c86:	b29a      	uxth	r2, r3
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	f47f aec2 	bne.w	8005a1a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	2220      	movs	r2, #32
 8005c9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005cae:	2300      	movs	r3, #0
 8005cb0:	e000      	b.n	8005cb4 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005cb2:	2302      	movs	r3, #2
  }
}
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	3728      	adds	r7, #40	; 0x28
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	bd80      	pop	{r7, pc}
 8005cbc:	00010004 	.word	0x00010004

08005cc0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b088      	sub	sp, #32
 8005cc4:	af02      	add	r7, sp, #8
 8005cc6:	60f8      	str	r0, [r7, #12]
 8005cc8:	607a      	str	r2, [r7, #4]
 8005cca:	603b      	str	r3, [r7, #0]
 8005ccc:	460b      	mov	r3, r1
 8005cce:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cd4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	2b08      	cmp	r3, #8
 8005cda:	d006      	beq.n	8005cea <I2C_MasterRequestWrite+0x2a>
 8005cdc:	697b      	ldr	r3, [r7, #20]
 8005cde:	2b01      	cmp	r3, #1
 8005ce0:	d003      	beq.n	8005cea <I2C_MasterRequestWrite+0x2a>
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005ce8:	d108      	bne.n	8005cfc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	681a      	ldr	r2, [r3, #0]
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005cf8:	601a      	str	r2, [r3, #0]
 8005cfa:	e00b      	b.n	8005d14 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d00:	2b12      	cmp	r3, #18
 8005d02:	d107      	bne.n	8005d14 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d12:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	9300      	str	r3, [sp, #0]
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005d20:	68f8      	ldr	r0, [r7, #12]
 8005d22:	f000 f9cd 	bl	80060c0 <I2C_WaitOnFlagUntilTimeout>
 8005d26:	4603      	mov	r3, r0
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d00d      	beq.n	8005d48 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005d3a:	d103      	bne.n	8005d44 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005d42:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005d44:	2303      	movs	r3, #3
 8005d46:	e035      	b.n	8005db4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	691b      	ldr	r3, [r3, #16]
 8005d4c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005d50:	d108      	bne.n	8005d64 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005d52:	897b      	ldrh	r3, [r7, #10]
 8005d54:	b2db      	uxtb	r3, r3
 8005d56:	461a      	mov	r2, r3
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005d60:	611a      	str	r2, [r3, #16]
 8005d62:	e01b      	b.n	8005d9c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005d64:	897b      	ldrh	r3, [r7, #10]
 8005d66:	11db      	asrs	r3, r3, #7
 8005d68:	b2db      	uxtb	r3, r3
 8005d6a:	f003 0306 	and.w	r3, r3, #6
 8005d6e:	b2db      	uxtb	r3, r3
 8005d70:	f063 030f 	orn	r3, r3, #15
 8005d74:	b2da      	uxtb	r2, r3
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	687a      	ldr	r2, [r7, #4]
 8005d80:	490e      	ldr	r1, [pc, #56]	; (8005dbc <I2C_MasterRequestWrite+0xfc>)
 8005d82:	68f8      	ldr	r0, [r7, #12]
 8005d84:	f000 f9f3 	bl	800616e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d001      	beq.n	8005d92 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005d8e:	2301      	movs	r3, #1
 8005d90:	e010      	b.n	8005db4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005d92:	897b      	ldrh	r3, [r7, #10]
 8005d94:	b2da      	uxtb	r2, r3
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	687a      	ldr	r2, [r7, #4]
 8005da0:	4907      	ldr	r1, [pc, #28]	; (8005dc0 <I2C_MasterRequestWrite+0x100>)
 8005da2:	68f8      	ldr	r0, [r7, #12]
 8005da4:	f000 f9e3 	bl	800616e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005da8:	4603      	mov	r3, r0
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d001      	beq.n	8005db2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005dae:	2301      	movs	r3, #1
 8005db0:	e000      	b.n	8005db4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005db2:	2300      	movs	r3, #0
}
 8005db4:	4618      	mov	r0, r3
 8005db6:	3718      	adds	r7, #24
 8005db8:	46bd      	mov	sp, r7
 8005dba:	bd80      	pop	{r7, pc}
 8005dbc:	00010008 	.word	0x00010008
 8005dc0:	00010002 	.word	0x00010002

08005dc4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b088      	sub	sp, #32
 8005dc8:	af02      	add	r7, sp, #8
 8005dca:	60f8      	str	r0, [r7, #12]
 8005dcc:	4608      	mov	r0, r1
 8005dce:	4611      	mov	r1, r2
 8005dd0:	461a      	mov	r2, r3
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	817b      	strh	r3, [r7, #10]
 8005dd6:	460b      	mov	r3, r1
 8005dd8:	813b      	strh	r3, [r7, #8]
 8005dda:	4613      	mov	r3, r2
 8005ddc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005dec:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005df0:	9300      	str	r3, [sp, #0]
 8005df2:	6a3b      	ldr	r3, [r7, #32]
 8005df4:	2200      	movs	r2, #0
 8005df6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005dfa:	68f8      	ldr	r0, [r7, #12]
 8005dfc:	f000 f960 	bl	80060c0 <I2C_WaitOnFlagUntilTimeout>
 8005e00:	4603      	mov	r3, r0
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d00d      	beq.n	8005e22 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e14:	d103      	bne.n	8005e1e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005e1c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005e1e:	2303      	movs	r3, #3
 8005e20:	e05f      	b.n	8005ee2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005e22:	897b      	ldrh	r3, [r7, #10]
 8005e24:	b2db      	uxtb	r3, r3
 8005e26:	461a      	mov	r2, r3
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005e30:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e34:	6a3a      	ldr	r2, [r7, #32]
 8005e36:	492d      	ldr	r1, [pc, #180]	; (8005eec <I2C_RequestMemoryWrite+0x128>)
 8005e38:	68f8      	ldr	r0, [r7, #12]
 8005e3a:	f000 f998 	bl	800616e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005e3e:	4603      	mov	r3, r0
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d001      	beq.n	8005e48 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005e44:	2301      	movs	r3, #1
 8005e46:	e04c      	b.n	8005ee2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e48:	2300      	movs	r3, #0
 8005e4a:	617b      	str	r3, [r7, #20]
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	695b      	ldr	r3, [r3, #20]
 8005e52:	617b      	str	r3, [r7, #20]
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	699b      	ldr	r3, [r3, #24]
 8005e5a:	617b      	str	r3, [r7, #20]
 8005e5c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e60:	6a39      	ldr	r1, [r7, #32]
 8005e62:	68f8      	ldr	r0, [r7, #12]
 8005e64:	f000 fa02 	bl	800626c <I2C_WaitOnTXEFlagUntilTimeout>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d00d      	beq.n	8005e8a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e72:	2b04      	cmp	r3, #4
 8005e74:	d107      	bne.n	8005e86 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	681a      	ldr	r2, [r3, #0]
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e84:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005e86:	2301      	movs	r3, #1
 8005e88:	e02b      	b.n	8005ee2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005e8a:	88fb      	ldrh	r3, [r7, #6]
 8005e8c:	2b01      	cmp	r3, #1
 8005e8e:	d105      	bne.n	8005e9c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e90:	893b      	ldrh	r3, [r7, #8]
 8005e92:	b2da      	uxtb	r2, r3
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	611a      	str	r2, [r3, #16]
 8005e9a:	e021      	b.n	8005ee0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005e9c:	893b      	ldrh	r3, [r7, #8]
 8005e9e:	0a1b      	lsrs	r3, r3, #8
 8005ea0:	b29b      	uxth	r3, r3
 8005ea2:	b2da      	uxtb	r2, r3
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005eaa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005eac:	6a39      	ldr	r1, [r7, #32]
 8005eae:	68f8      	ldr	r0, [r7, #12]
 8005eb0:	f000 f9dc 	bl	800626c <I2C_WaitOnTXEFlagUntilTimeout>
 8005eb4:	4603      	mov	r3, r0
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d00d      	beq.n	8005ed6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ebe:	2b04      	cmp	r3, #4
 8005ec0:	d107      	bne.n	8005ed2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	681a      	ldr	r2, [r3, #0]
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ed0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	e005      	b.n	8005ee2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005ed6:	893b      	ldrh	r3, [r7, #8]
 8005ed8:	b2da      	uxtb	r2, r3
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005ee0:	2300      	movs	r3, #0
}
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	3718      	adds	r7, #24
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	bd80      	pop	{r7, pc}
 8005eea:	bf00      	nop
 8005eec:	00010002 	.word	0x00010002

08005ef0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b088      	sub	sp, #32
 8005ef4:	af02      	add	r7, sp, #8
 8005ef6:	60f8      	str	r0, [r7, #12]
 8005ef8:	4608      	mov	r0, r1
 8005efa:	4611      	mov	r1, r2
 8005efc:	461a      	mov	r2, r3
 8005efe:	4603      	mov	r3, r0
 8005f00:	817b      	strh	r3, [r7, #10]
 8005f02:	460b      	mov	r3, r1
 8005f04:	813b      	strh	r3, [r7, #8]
 8005f06:	4613      	mov	r3, r2
 8005f08:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	681a      	ldr	r2, [r3, #0]
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005f18:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005f28:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f2c:	9300      	str	r3, [sp, #0]
 8005f2e:	6a3b      	ldr	r3, [r7, #32]
 8005f30:	2200      	movs	r2, #0
 8005f32:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005f36:	68f8      	ldr	r0, [r7, #12]
 8005f38:	f000 f8c2 	bl	80060c0 <I2C_WaitOnFlagUntilTimeout>
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d00d      	beq.n	8005f5e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f50:	d103      	bne.n	8005f5a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005f58:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005f5a:	2303      	movs	r3, #3
 8005f5c:	e0aa      	b.n	80060b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005f5e:	897b      	ldrh	r3, [r7, #10]
 8005f60:	b2db      	uxtb	r3, r3
 8005f62:	461a      	mov	r2, r3
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005f6c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f70:	6a3a      	ldr	r2, [r7, #32]
 8005f72:	4952      	ldr	r1, [pc, #328]	; (80060bc <I2C_RequestMemoryRead+0x1cc>)
 8005f74:	68f8      	ldr	r0, [r7, #12]
 8005f76:	f000 f8fa 	bl	800616e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d001      	beq.n	8005f84 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005f80:	2301      	movs	r3, #1
 8005f82:	e097      	b.n	80060b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f84:	2300      	movs	r3, #0
 8005f86:	617b      	str	r3, [r7, #20]
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	695b      	ldr	r3, [r3, #20]
 8005f8e:	617b      	str	r3, [r7, #20]
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	699b      	ldr	r3, [r3, #24]
 8005f96:	617b      	str	r3, [r7, #20]
 8005f98:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f9c:	6a39      	ldr	r1, [r7, #32]
 8005f9e:	68f8      	ldr	r0, [r7, #12]
 8005fa0:	f000 f964 	bl	800626c <I2C_WaitOnTXEFlagUntilTimeout>
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d00d      	beq.n	8005fc6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fae:	2b04      	cmp	r3, #4
 8005fb0:	d107      	bne.n	8005fc2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	681a      	ldr	r2, [r3, #0]
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005fc0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	e076      	b.n	80060b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005fc6:	88fb      	ldrh	r3, [r7, #6]
 8005fc8:	2b01      	cmp	r3, #1
 8005fca:	d105      	bne.n	8005fd8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005fcc:	893b      	ldrh	r3, [r7, #8]
 8005fce:	b2da      	uxtb	r2, r3
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	611a      	str	r2, [r3, #16]
 8005fd6:	e021      	b.n	800601c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005fd8:	893b      	ldrh	r3, [r7, #8]
 8005fda:	0a1b      	lsrs	r3, r3, #8
 8005fdc:	b29b      	uxth	r3, r3
 8005fde:	b2da      	uxtb	r2, r3
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005fe6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005fe8:	6a39      	ldr	r1, [r7, #32]
 8005fea:	68f8      	ldr	r0, [r7, #12]
 8005fec:	f000 f93e 	bl	800626c <I2C_WaitOnTXEFlagUntilTimeout>
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d00d      	beq.n	8006012 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ffa:	2b04      	cmp	r3, #4
 8005ffc:	d107      	bne.n	800600e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	681a      	ldr	r2, [r3, #0]
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800600c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800600e:	2301      	movs	r3, #1
 8006010:	e050      	b.n	80060b4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006012:	893b      	ldrh	r3, [r7, #8]
 8006014:	b2da      	uxtb	r2, r3
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800601c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800601e:	6a39      	ldr	r1, [r7, #32]
 8006020:	68f8      	ldr	r0, [r7, #12]
 8006022:	f000 f923 	bl	800626c <I2C_WaitOnTXEFlagUntilTimeout>
 8006026:	4603      	mov	r3, r0
 8006028:	2b00      	cmp	r3, #0
 800602a:	d00d      	beq.n	8006048 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006030:	2b04      	cmp	r3, #4
 8006032:	d107      	bne.n	8006044 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	681a      	ldr	r2, [r3, #0]
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006042:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006044:	2301      	movs	r3, #1
 8006046:	e035      	b.n	80060b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	681a      	ldr	r2, [r3, #0]
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006056:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800605a:	9300      	str	r3, [sp, #0]
 800605c:	6a3b      	ldr	r3, [r7, #32]
 800605e:	2200      	movs	r2, #0
 8006060:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006064:	68f8      	ldr	r0, [r7, #12]
 8006066:	f000 f82b 	bl	80060c0 <I2C_WaitOnFlagUntilTimeout>
 800606a:	4603      	mov	r3, r0
 800606c:	2b00      	cmp	r3, #0
 800606e:	d00d      	beq.n	800608c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800607a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800607e:	d103      	bne.n	8006088 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006086:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006088:	2303      	movs	r3, #3
 800608a:	e013      	b.n	80060b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800608c:	897b      	ldrh	r3, [r7, #10]
 800608e:	b2db      	uxtb	r3, r3
 8006090:	f043 0301 	orr.w	r3, r3, #1
 8006094:	b2da      	uxtb	r2, r3
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800609c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800609e:	6a3a      	ldr	r2, [r7, #32]
 80060a0:	4906      	ldr	r1, [pc, #24]	; (80060bc <I2C_RequestMemoryRead+0x1cc>)
 80060a2:	68f8      	ldr	r0, [r7, #12]
 80060a4:	f000 f863 	bl	800616e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80060a8:	4603      	mov	r3, r0
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d001      	beq.n	80060b2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80060ae:	2301      	movs	r3, #1
 80060b0:	e000      	b.n	80060b4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80060b2:	2300      	movs	r3, #0
}
 80060b4:	4618      	mov	r0, r3
 80060b6:	3718      	adds	r7, #24
 80060b8:	46bd      	mov	sp, r7
 80060ba:	bd80      	pop	{r7, pc}
 80060bc:	00010002 	.word	0x00010002

080060c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b084      	sub	sp, #16
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	60f8      	str	r0, [r7, #12]
 80060c8:	60b9      	str	r1, [r7, #8]
 80060ca:	603b      	str	r3, [r7, #0]
 80060cc:	4613      	mov	r3, r2
 80060ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80060d0:	e025      	b.n	800611e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060d8:	d021      	beq.n	800611e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060da:	f7fe f959 	bl	8004390 <HAL_GetTick>
 80060de:	4602      	mov	r2, r0
 80060e0:	69bb      	ldr	r3, [r7, #24]
 80060e2:	1ad3      	subs	r3, r2, r3
 80060e4:	683a      	ldr	r2, [r7, #0]
 80060e6:	429a      	cmp	r2, r3
 80060e8:	d302      	bcc.n	80060f0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d116      	bne.n	800611e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2200      	movs	r2, #0
 80060f4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	2220      	movs	r2, #32
 80060fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2200      	movs	r2, #0
 8006102:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800610a:	f043 0220 	orr.w	r2, r3, #32
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	2200      	movs	r2, #0
 8006116:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	e023      	b.n	8006166 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	0c1b      	lsrs	r3, r3, #16
 8006122:	b2db      	uxtb	r3, r3
 8006124:	2b01      	cmp	r3, #1
 8006126:	d10d      	bne.n	8006144 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	695b      	ldr	r3, [r3, #20]
 800612e:	43da      	mvns	r2, r3
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	4013      	ands	r3, r2
 8006134:	b29b      	uxth	r3, r3
 8006136:	2b00      	cmp	r3, #0
 8006138:	bf0c      	ite	eq
 800613a:	2301      	moveq	r3, #1
 800613c:	2300      	movne	r3, #0
 800613e:	b2db      	uxtb	r3, r3
 8006140:	461a      	mov	r2, r3
 8006142:	e00c      	b.n	800615e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	699b      	ldr	r3, [r3, #24]
 800614a:	43da      	mvns	r2, r3
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	4013      	ands	r3, r2
 8006150:	b29b      	uxth	r3, r3
 8006152:	2b00      	cmp	r3, #0
 8006154:	bf0c      	ite	eq
 8006156:	2301      	moveq	r3, #1
 8006158:	2300      	movne	r3, #0
 800615a:	b2db      	uxtb	r3, r3
 800615c:	461a      	mov	r2, r3
 800615e:	79fb      	ldrb	r3, [r7, #7]
 8006160:	429a      	cmp	r2, r3
 8006162:	d0b6      	beq.n	80060d2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006164:	2300      	movs	r3, #0
}
 8006166:	4618      	mov	r0, r3
 8006168:	3710      	adds	r7, #16
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}

0800616e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800616e:	b580      	push	{r7, lr}
 8006170:	b084      	sub	sp, #16
 8006172:	af00      	add	r7, sp, #0
 8006174:	60f8      	str	r0, [r7, #12]
 8006176:	60b9      	str	r1, [r7, #8]
 8006178:	607a      	str	r2, [r7, #4]
 800617a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800617c:	e051      	b.n	8006222 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	695b      	ldr	r3, [r3, #20]
 8006184:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006188:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800618c:	d123      	bne.n	80061d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	681a      	ldr	r2, [r3, #0]
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800619c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80061a6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	2200      	movs	r2, #0
 80061ac:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2220      	movs	r2, #32
 80061b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2200      	movs	r2, #0
 80061ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061c2:	f043 0204 	orr.w	r2, r3, #4
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	2200      	movs	r2, #0
 80061ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80061d2:	2301      	movs	r3, #1
 80061d4:	e046      	b.n	8006264 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061dc:	d021      	beq.n	8006222 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061de:	f7fe f8d7 	bl	8004390 <HAL_GetTick>
 80061e2:	4602      	mov	r2, r0
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	1ad3      	subs	r3, r2, r3
 80061e8:	687a      	ldr	r2, [r7, #4]
 80061ea:	429a      	cmp	r2, r3
 80061ec:	d302      	bcc.n	80061f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d116      	bne.n	8006222 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	2200      	movs	r2, #0
 80061f8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	2220      	movs	r2, #32
 80061fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	2200      	movs	r2, #0
 8006206:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800620e:	f043 0220 	orr.w	r2, r3, #32
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	2200      	movs	r2, #0
 800621a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800621e:	2301      	movs	r3, #1
 8006220:	e020      	b.n	8006264 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	0c1b      	lsrs	r3, r3, #16
 8006226:	b2db      	uxtb	r3, r3
 8006228:	2b01      	cmp	r3, #1
 800622a:	d10c      	bne.n	8006246 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	695b      	ldr	r3, [r3, #20]
 8006232:	43da      	mvns	r2, r3
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	4013      	ands	r3, r2
 8006238:	b29b      	uxth	r3, r3
 800623a:	2b00      	cmp	r3, #0
 800623c:	bf14      	ite	ne
 800623e:	2301      	movne	r3, #1
 8006240:	2300      	moveq	r3, #0
 8006242:	b2db      	uxtb	r3, r3
 8006244:	e00b      	b.n	800625e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	699b      	ldr	r3, [r3, #24]
 800624c:	43da      	mvns	r2, r3
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	4013      	ands	r3, r2
 8006252:	b29b      	uxth	r3, r3
 8006254:	2b00      	cmp	r3, #0
 8006256:	bf14      	ite	ne
 8006258:	2301      	movne	r3, #1
 800625a:	2300      	moveq	r3, #0
 800625c:	b2db      	uxtb	r3, r3
 800625e:	2b00      	cmp	r3, #0
 8006260:	d18d      	bne.n	800617e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006262:	2300      	movs	r3, #0
}
 8006264:	4618      	mov	r0, r3
 8006266:	3710      	adds	r7, #16
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}

0800626c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b084      	sub	sp, #16
 8006270:	af00      	add	r7, sp, #0
 8006272:	60f8      	str	r0, [r7, #12]
 8006274:	60b9      	str	r1, [r7, #8]
 8006276:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006278:	e02d      	b.n	80062d6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800627a:	68f8      	ldr	r0, [r7, #12]
 800627c:	f000 f8ce 	bl	800641c <I2C_IsAcknowledgeFailed>
 8006280:	4603      	mov	r3, r0
 8006282:	2b00      	cmp	r3, #0
 8006284:	d001      	beq.n	800628a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006286:	2301      	movs	r3, #1
 8006288:	e02d      	b.n	80062e6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006290:	d021      	beq.n	80062d6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006292:	f7fe f87d 	bl	8004390 <HAL_GetTick>
 8006296:	4602      	mov	r2, r0
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	1ad3      	subs	r3, r2, r3
 800629c:	68ba      	ldr	r2, [r7, #8]
 800629e:	429a      	cmp	r2, r3
 80062a0:	d302      	bcc.n	80062a8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d116      	bne.n	80062d6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2200      	movs	r2, #0
 80062ac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	2220      	movs	r2, #32
 80062b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	2200      	movs	r2, #0
 80062ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062c2:	f043 0220 	orr.w	r2, r3, #32
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	2200      	movs	r2, #0
 80062ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80062d2:	2301      	movs	r3, #1
 80062d4:	e007      	b.n	80062e6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	695b      	ldr	r3, [r3, #20]
 80062dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062e0:	2b80      	cmp	r3, #128	; 0x80
 80062e2:	d1ca      	bne.n	800627a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80062e4:	2300      	movs	r3, #0
}
 80062e6:	4618      	mov	r0, r3
 80062e8:	3710      	adds	r7, #16
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bd80      	pop	{r7, pc}

080062ee <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80062ee:	b580      	push	{r7, lr}
 80062f0:	b084      	sub	sp, #16
 80062f2:	af00      	add	r7, sp, #0
 80062f4:	60f8      	str	r0, [r7, #12]
 80062f6:	60b9      	str	r1, [r7, #8]
 80062f8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80062fa:	e02d      	b.n	8006358 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80062fc:	68f8      	ldr	r0, [r7, #12]
 80062fe:	f000 f88d 	bl	800641c <I2C_IsAcknowledgeFailed>
 8006302:	4603      	mov	r3, r0
 8006304:	2b00      	cmp	r3, #0
 8006306:	d001      	beq.n	800630c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006308:	2301      	movs	r3, #1
 800630a:	e02d      	b.n	8006368 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006312:	d021      	beq.n	8006358 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006314:	f7fe f83c 	bl	8004390 <HAL_GetTick>
 8006318:	4602      	mov	r2, r0
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	1ad3      	subs	r3, r2, r3
 800631e:	68ba      	ldr	r2, [r7, #8]
 8006320:	429a      	cmp	r2, r3
 8006322:	d302      	bcc.n	800632a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d116      	bne.n	8006358 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	2200      	movs	r2, #0
 800632e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	2220      	movs	r2, #32
 8006334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	2200      	movs	r2, #0
 800633c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006344:	f043 0220 	orr.w	r2, r3, #32
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	2200      	movs	r2, #0
 8006350:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006354:	2301      	movs	r3, #1
 8006356:	e007      	b.n	8006368 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	695b      	ldr	r3, [r3, #20]
 800635e:	f003 0304 	and.w	r3, r3, #4
 8006362:	2b04      	cmp	r3, #4
 8006364:	d1ca      	bne.n	80062fc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006366:	2300      	movs	r3, #0
}
 8006368:	4618      	mov	r0, r3
 800636a:	3710      	adds	r7, #16
 800636c:	46bd      	mov	sp, r7
 800636e:	bd80      	pop	{r7, pc}

08006370 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b084      	sub	sp, #16
 8006374:	af00      	add	r7, sp, #0
 8006376:	60f8      	str	r0, [r7, #12]
 8006378:	60b9      	str	r1, [r7, #8]
 800637a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800637c:	e042      	b.n	8006404 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	695b      	ldr	r3, [r3, #20]
 8006384:	f003 0310 	and.w	r3, r3, #16
 8006388:	2b10      	cmp	r3, #16
 800638a:	d119      	bne.n	80063c0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f06f 0210 	mvn.w	r2, #16
 8006394:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	2200      	movs	r2, #0
 800639a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	2220      	movs	r2, #32
 80063a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	2200      	movs	r2, #0
 80063a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	2200      	movs	r2, #0
 80063b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80063bc:	2301      	movs	r3, #1
 80063be:	e029      	b.n	8006414 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063c0:	f7fd ffe6 	bl	8004390 <HAL_GetTick>
 80063c4:	4602      	mov	r2, r0
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	1ad3      	subs	r3, r2, r3
 80063ca:	68ba      	ldr	r2, [r7, #8]
 80063cc:	429a      	cmp	r2, r3
 80063ce:	d302      	bcc.n	80063d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d116      	bne.n	8006404 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2200      	movs	r2, #0
 80063da:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	2220      	movs	r2, #32
 80063e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	2200      	movs	r2, #0
 80063e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063f0:	f043 0220 	orr.w	r2, r3, #32
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	2200      	movs	r2, #0
 80063fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006400:	2301      	movs	r3, #1
 8006402:	e007      	b.n	8006414 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	695b      	ldr	r3, [r3, #20]
 800640a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800640e:	2b40      	cmp	r3, #64	; 0x40
 8006410:	d1b5      	bne.n	800637e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006412:	2300      	movs	r3, #0
}
 8006414:	4618      	mov	r0, r3
 8006416:	3710      	adds	r7, #16
 8006418:	46bd      	mov	sp, r7
 800641a:	bd80      	pop	{r7, pc}

0800641c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800641c:	b480      	push	{r7}
 800641e:	b083      	sub	sp, #12
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	695b      	ldr	r3, [r3, #20]
 800642a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800642e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006432:	d11b      	bne.n	800646c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800643c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2200      	movs	r2, #0
 8006442:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2220      	movs	r2, #32
 8006448:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2200      	movs	r2, #0
 8006450:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006458:	f043 0204 	orr.w	r2, r3, #4
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2200      	movs	r2, #0
 8006464:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006468:	2301      	movs	r3, #1
 800646a:	e000      	b.n	800646e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800646c:	2300      	movs	r3, #0
}
 800646e:	4618      	mov	r0, r3
 8006470:	370c      	adds	r7, #12
 8006472:	46bd      	mov	sp, r7
 8006474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006478:	4770      	bx	lr
	...

0800647c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b086      	sub	sp, #24
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d101      	bne.n	800648e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800648a:	2301      	movs	r3, #1
 800648c:	e264      	b.n	8006958 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f003 0301 	and.w	r3, r3, #1
 8006496:	2b00      	cmp	r3, #0
 8006498:	d075      	beq.n	8006586 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800649a:	4ba3      	ldr	r3, [pc, #652]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 800649c:	689b      	ldr	r3, [r3, #8]
 800649e:	f003 030c 	and.w	r3, r3, #12
 80064a2:	2b04      	cmp	r3, #4
 80064a4:	d00c      	beq.n	80064c0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80064a6:	4ba0      	ldr	r3, [pc, #640]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 80064a8:	689b      	ldr	r3, [r3, #8]
 80064aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80064ae:	2b08      	cmp	r3, #8
 80064b0:	d112      	bne.n	80064d8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80064b2:	4b9d      	ldr	r3, [pc, #628]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80064be:	d10b      	bne.n	80064d8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064c0:	4b99      	ldr	r3, [pc, #612]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d05b      	beq.n	8006584 <HAL_RCC_OscConfig+0x108>
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d157      	bne.n	8006584 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80064d4:	2301      	movs	r3, #1
 80064d6:	e23f      	b.n	8006958 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064e0:	d106      	bne.n	80064f0 <HAL_RCC_OscConfig+0x74>
 80064e2:	4b91      	ldr	r3, [pc, #580]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	4a90      	ldr	r2, [pc, #576]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 80064e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80064ec:	6013      	str	r3, [r2, #0]
 80064ee:	e01d      	b.n	800652c <HAL_RCC_OscConfig+0xb0>
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80064f8:	d10c      	bne.n	8006514 <HAL_RCC_OscConfig+0x98>
 80064fa:	4b8b      	ldr	r3, [pc, #556]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	4a8a      	ldr	r2, [pc, #552]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 8006500:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006504:	6013      	str	r3, [r2, #0]
 8006506:	4b88      	ldr	r3, [pc, #544]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a87      	ldr	r2, [pc, #540]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 800650c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006510:	6013      	str	r3, [r2, #0]
 8006512:	e00b      	b.n	800652c <HAL_RCC_OscConfig+0xb0>
 8006514:	4b84      	ldr	r3, [pc, #528]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4a83      	ldr	r2, [pc, #524]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 800651a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800651e:	6013      	str	r3, [r2, #0]
 8006520:	4b81      	ldr	r3, [pc, #516]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	4a80      	ldr	r2, [pc, #512]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 8006526:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800652a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	685b      	ldr	r3, [r3, #4]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d013      	beq.n	800655c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006534:	f7fd ff2c 	bl	8004390 <HAL_GetTick>
 8006538:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800653a:	e008      	b.n	800654e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800653c:	f7fd ff28 	bl	8004390 <HAL_GetTick>
 8006540:	4602      	mov	r2, r0
 8006542:	693b      	ldr	r3, [r7, #16]
 8006544:	1ad3      	subs	r3, r2, r3
 8006546:	2b64      	cmp	r3, #100	; 0x64
 8006548:	d901      	bls.n	800654e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800654a:	2303      	movs	r3, #3
 800654c:	e204      	b.n	8006958 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800654e:	4b76      	ldr	r3, [pc, #472]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006556:	2b00      	cmp	r3, #0
 8006558:	d0f0      	beq.n	800653c <HAL_RCC_OscConfig+0xc0>
 800655a:	e014      	b.n	8006586 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800655c:	f7fd ff18 	bl	8004390 <HAL_GetTick>
 8006560:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006562:	e008      	b.n	8006576 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006564:	f7fd ff14 	bl	8004390 <HAL_GetTick>
 8006568:	4602      	mov	r2, r0
 800656a:	693b      	ldr	r3, [r7, #16]
 800656c:	1ad3      	subs	r3, r2, r3
 800656e:	2b64      	cmp	r3, #100	; 0x64
 8006570:	d901      	bls.n	8006576 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006572:	2303      	movs	r3, #3
 8006574:	e1f0      	b.n	8006958 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006576:	4b6c      	ldr	r3, [pc, #432]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800657e:	2b00      	cmp	r3, #0
 8006580:	d1f0      	bne.n	8006564 <HAL_RCC_OscConfig+0xe8>
 8006582:	e000      	b.n	8006586 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006584:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f003 0302 	and.w	r3, r3, #2
 800658e:	2b00      	cmp	r3, #0
 8006590:	d063      	beq.n	800665a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006592:	4b65      	ldr	r3, [pc, #404]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 8006594:	689b      	ldr	r3, [r3, #8]
 8006596:	f003 030c 	and.w	r3, r3, #12
 800659a:	2b00      	cmp	r3, #0
 800659c:	d00b      	beq.n	80065b6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800659e:	4b62      	ldr	r3, [pc, #392]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 80065a0:	689b      	ldr	r3, [r3, #8]
 80065a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80065a6:	2b08      	cmp	r3, #8
 80065a8:	d11c      	bne.n	80065e4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80065aa:	4b5f      	ldr	r3, [pc, #380]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 80065ac:	685b      	ldr	r3, [r3, #4]
 80065ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d116      	bne.n	80065e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80065b6:	4b5c      	ldr	r3, [pc, #368]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f003 0302 	and.w	r3, r3, #2
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d005      	beq.n	80065ce <HAL_RCC_OscConfig+0x152>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	68db      	ldr	r3, [r3, #12]
 80065c6:	2b01      	cmp	r3, #1
 80065c8:	d001      	beq.n	80065ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80065ca:	2301      	movs	r3, #1
 80065cc:	e1c4      	b.n	8006958 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065ce:	4b56      	ldr	r3, [pc, #344]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	691b      	ldr	r3, [r3, #16]
 80065da:	00db      	lsls	r3, r3, #3
 80065dc:	4952      	ldr	r1, [pc, #328]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 80065de:	4313      	orrs	r3, r2
 80065e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80065e2:	e03a      	b.n	800665a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	68db      	ldr	r3, [r3, #12]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d020      	beq.n	800662e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80065ec:	4b4f      	ldr	r3, [pc, #316]	; (800672c <HAL_RCC_OscConfig+0x2b0>)
 80065ee:	2201      	movs	r2, #1
 80065f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065f2:	f7fd fecd 	bl	8004390 <HAL_GetTick>
 80065f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80065f8:	e008      	b.n	800660c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80065fa:	f7fd fec9 	bl	8004390 <HAL_GetTick>
 80065fe:	4602      	mov	r2, r0
 8006600:	693b      	ldr	r3, [r7, #16]
 8006602:	1ad3      	subs	r3, r2, r3
 8006604:	2b02      	cmp	r3, #2
 8006606:	d901      	bls.n	800660c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006608:	2303      	movs	r3, #3
 800660a:	e1a5      	b.n	8006958 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800660c:	4b46      	ldr	r3, [pc, #280]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f003 0302 	and.w	r3, r3, #2
 8006614:	2b00      	cmp	r3, #0
 8006616:	d0f0      	beq.n	80065fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006618:	4b43      	ldr	r3, [pc, #268]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	691b      	ldr	r3, [r3, #16]
 8006624:	00db      	lsls	r3, r3, #3
 8006626:	4940      	ldr	r1, [pc, #256]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 8006628:	4313      	orrs	r3, r2
 800662a:	600b      	str	r3, [r1, #0]
 800662c:	e015      	b.n	800665a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800662e:	4b3f      	ldr	r3, [pc, #252]	; (800672c <HAL_RCC_OscConfig+0x2b0>)
 8006630:	2200      	movs	r2, #0
 8006632:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006634:	f7fd feac 	bl	8004390 <HAL_GetTick>
 8006638:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800663a:	e008      	b.n	800664e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800663c:	f7fd fea8 	bl	8004390 <HAL_GetTick>
 8006640:	4602      	mov	r2, r0
 8006642:	693b      	ldr	r3, [r7, #16]
 8006644:	1ad3      	subs	r3, r2, r3
 8006646:	2b02      	cmp	r3, #2
 8006648:	d901      	bls.n	800664e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800664a:	2303      	movs	r3, #3
 800664c:	e184      	b.n	8006958 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800664e:	4b36      	ldr	r3, [pc, #216]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f003 0302 	and.w	r3, r3, #2
 8006656:	2b00      	cmp	r3, #0
 8006658:	d1f0      	bne.n	800663c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f003 0308 	and.w	r3, r3, #8
 8006662:	2b00      	cmp	r3, #0
 8006664:	d030      	beq.n	80066c8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	695b      	ldr	r3, [r3, #20]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d016      	beq.n	800669c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800666e:	4b30      	ldr	r3, [pc, #192]	; (8006730 <HAL_RCC_OscConfig+0x2b4>)
 8006670:	2201      	movs	r2, #1
 8006672:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006674:	f7fd fe8c 	bl	8004390 <HAL_GetTick>
 8006678:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800667a:	e008      	b.n	800668e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800667c:	f7fd fe88 	bl	8004390 <HAL_GetTick>
 8006680:	4602      	mov	r2, r0
 8006682:	693b      	ldr	r3, [r7, #16]
 8006684:	1ad3      	subs	r3, r2, r3
 8006686:	2b02      	cmp	r3, #2
 8006688:	d901      	bls.n	800668e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800668a:	2303      	movs	r3, #3
 800668c:	e164      	b.n	8006958 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800668e:	4b26      	ldr	r3, [pc, #152]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 8006690:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006692:	f003 0302 	and.w	r3, r3, #2
 8006696:	2b00      	cmp	r3, #0
 8006698:	d0f0      	beq.n	800667c <HAL_RCC_OscConfig+0x200>
 800669a:	e015      	b.n	80066c8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800669c:	4b24      	ldr	r3, [pc, #144]	; (8006730 <HAL_RCC_OscConfig+0x2b4>)
 800669e:	2200      	movs	r2, #0
 80066a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066a2:	f7fd fe75 	bl	8004390 <HAL_GetTick>
 80066a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80066a8:	e008      	b.n	80066bc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80066aa:	f7fd fe71 	bl	8004390 <HAL_GetTick>
 80066ae:	4602      	mov	r2, r0
 80066b0:	693b      	ldr	r3, [r7, #16]
 80066b2:	1ad3      	subs	r3, r2, r3
 80066b4:	2b02      	cmp	r3, #2
 80066b6:	d901      	bls.n	80066bc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80066b8:	2303      	movs	r3, #3
 80066ba:	e14d      	b.n	8006958 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80066bc:	4b1a      	ldr	r3, [pc, #104]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 80066be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066c0:	f003 0302 	and.w	r3, r3, #2
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d1f0      	bne.n	80066aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f003 0304 	and.w	r3, r3, #4
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	f000 80a0 	beq.w	8006816 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80066d6:	2300      	movs	r3, #0
 80066d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80066da:	4b13      	ldr	r3, [pc, #76]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 80066dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d10f      	bne.n	8006706 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80066e6:	2300      	movs	r3, #0
 80066e8:	60bb      	str	r3, [r7, #8]
 80066ea:	4b0f      	ldr	r3, [pc, #60]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 80066ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ee:	4a0e      	ldr	r2, [pc, #56]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 80066f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80066f4:	6413      	str	r3, [r2, #64]	; 0x40
 80066f6:	4b0c      	ldr	r3, [pc, #48]	; (8006728 <HAL_RCC_OscConfig+0x2ac>)
 80066f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066fe:	60bb      	str	r3, [r7, #8]
 8006700:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006702:	2301      	movs	r3, #1
 8006704:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006706:	4b0b      	ldr	r3, [pc, #44]	; (8006734 <HAL_RCC_OscConfig+0x2b8>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800670e:	2b00      	cmp	r3, #0
 8006710:	d121      	bne.n	8006756 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006712:	4b08      	ldr	r3, [pc, #32]	; (8006734 <HAL_RCC_OscConfig+0x2b8>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4a07      	ldr	r2, [pc, #28]	; (8006734 <HAL_RCC_OscConfig+0x2b8>)
 8006718:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800671c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800671e:	f7fd fe37 	bl	8004390 <HAL_GetTick>
 8006722:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006724:	e011      	b.n	800674a <HAL_RCC_OscConfig+0x2ce>
 8006726:	bf00      	nop
 8006728:	40023800 	.word	0x40023800
 800672c:	42470000 	.word	0x42470000
 8006730:	42470e80 	.word	0x42470e80
 8006734:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006738:	f7fd fe2a 	bl	8004390 <HAL_GetTick>
 800673c:	4602      	mov	r2, r0
 800673e:	693b      	ldr	r3, [r7, #16]
 8006740:	1ad3      	subs	r3, r2, r3
 8006742:	2b02      	cmp	r3, #2
 8006744:	d901      	bls.n	800674a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8006746:	2303      	movs	r3, #3
 8006748:	e106      	b.n	8006958 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800674a:	4b85      	ldr	r3, [pc, #532]	; (8006960 <HAL_RCC_OscConfig+0x4e4>)
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006752:	2b00      	cmp	r3, #0
 8006754:	d0f0      	beq.n	8006738 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	689b      	ldr	r3, [r3, #8]
 800675a:	2b01      	cmp	r3, #1
 800675c:	d106      	bne.n	800676c <HAL_RCC_OscConfig+0x2f0>
 800675e:	4b81      	ldr	r3, [pc, #516]	; (8006964 <HAL_RCC_OscConfig+0x4e8>)
 8006760:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006762:	4a80      	ldr	r2, [pc, #512]	; (8006964 <HAL_RCC_OscConfig+0x4e8>)
 8006764:	f043 0301 	orr.w	r3, r3, #1
 8006768:	6713      	str	r3, [r2, #112]	; 0x70
 800676a:	e01c      	b.n	80067a6 <HAL_RCC_OscConfig+0x32a>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	689b      	ldr	r3, [r3, #8]
 8006770:	2b05      	cmp	r3, #5
 8006772:	d10c      	bne.n	800678e <HAL_RCC_OscConfig+0x312>
 8006774:	4b7b      	ldr	r3, [pc, #492]	; (8006964 <HAL_RCC_OscConfig+0x4e8>)
 8006776:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006778:	4a7a      	ldr	r2, [pc, #488]	; (8006964 <HAL_RCC_OscConfig+0x4e8>)
 800677a:	f043 0304 	orr.w	r3, r3, #4
 800677e:	6713      	str	r3, [r2, #112]	; 0x70
 8006780:	4b78      	ldr	r3, [pc, #480]	; (8006964 <HAL_RCC_OscConfig+0x4e8>)
 8006782:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006784:	4a77      	ldr	r2, [pc, #476]	; (8006964 <HAL_RCC_OscConfig+0x4e8>)
 8006786:	f043 0301 	orr.w	r3, r3, #1
 800678a:	6713      	str	r3, [r2, #112]	; 0x70
 800678c:	e00b      	b.n	80067a6 <HAL_RCC_OscConfig+0x32a>
 800678e:	4b75      	ldr	r3, [pc, #468]	; (8006964 <HAL_RCC_OscConfig+0x4e8>)
 8006790:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006792:	4a74      	ldr	r2, [pc, #464]	; (8006964 <HAL_RCC_OscConfig+0x4e8>)
 8006794:	f023 0301 	bic.w	r3, r3, #1
 8006798:	6713      	str	r3, [r2, #112]	; 0x70
 800679a:	4b72      	ldr	r3, [pc, #456]	; (8006964 <HAL_RCC_OscConfig+0x4e8>)
 800679c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800679e:	4a71      	ldr	r2, [pc, #452]	; (8006964 <HAL_RCC_OscConfig+0x4e8>)
 80067a0:	f023 0304 	bic.w	r3, r3, #4
 80067a4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	689b      	ldr	r3, [r3, #8]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d015      	beq.n	80067da <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067ae:	f7fd fdef 	bl	8004390 <HAL_GetTick>
 80067b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067b4:	e00a      	b.n	80067cc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80067b6:	f7fd fdeb 	bl	8004390 <HAL_GetTick>
 80067ba:	4602      	mov	r2, r0
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	1ad3      	subs	r3, r2, r3
 80067c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d901      	bls.n	80067cc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80067c8:	2303      	movs	r3, #3
 80067ca:	e0c5      	b.n	8006958 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067cc:	4b65      	ldr	r3, [pc, #404]	; (8006964 <HAL_RCC_OscConfig+0x4e8>)
 80067ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067d0:	f003 0302 	and.w	r3, r3, #2
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d0ee      	beq.n	80067b6 <HAL_RCC_OscConfig+0x33a>
 80067d8:	e014      	b.n	8006804 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067da:	f7fd fdd9 	bl	8004390 <HAL_GetTick>
 80067de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80067e0:	e00a      	b.n	80067f8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80067e2:	f7fd fdd5 	bl	8004390 <HAL_GetTick>
 80067e6:	4602      	mov	r2, r0
 80067e8:	693b      	ldr	r3, [r7, #16]
 80067ea:	1ad3      	subs	r3, r2, r3
 80067ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d901      	bls.n	80067f8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80067f4:	2303      	movs	r3, #3
 80067f6:	e0af      	b.n	8006958 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80067f8:	4b5a      	ldr	r3, [pc, #360]	; (8006964 <HAL_RCC_OscConfig+0x4e8>)
 80067fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067fc:	f003 0302 	and.w	r3, r3, #2
 8006800:	2b00      	cmp	r3, #0
 8006802:	d1ee      	bne.n	80067e2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006804:	7dfb      	ldrb	r3, [r7, #23]
 8006806:	2b01      	cmp	r3, #1
 8006808:	d105      	bne.n	8006816 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800680a:	4b56      	ldr	r3, [pc, #344]	; (8006964 <HAL_RCC_OscConfig+0x4e8>)
 800680c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800680e:	4a55      	ldr	r2, [pc, #340]	; (8006964 <HAL_RCC_OscConfig+0x4e8>)
 8006810:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006814:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	699b      	ldr	r3, [r3, #24]
 800681a:	2b00      	cmp	r3, #0
 800681c:	f000 809b 	beq.w	8006956 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006820:	4b50      	ldr	r3, [pc, #320]	; (8006964 <HAL_RCC_OscConfig+0x4e8>)
 8006822:	689b      	ldr	r3, [r3, #8]
 8006824:	f003 030c 	and.w	r3, r3, #12
 8006828:	2b08      	cmp	r3, #8
 800682a:	d05c      	beq.n	80068e6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	699b      	ldr	r3, [r3, #24]
 8006830:	2b02      	cmp	r3, #2
 8006832:	d141      	bne.n	80068b8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006834:	4b4c      	ldr	r3, [pc, #304]	; (8006968 <HAL_RCC_OscConfig+0x4ec>)
 8006836:	2200      	movs	r2, #0
 8006838:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800683a:	f7fd fda9 	bl	8004390 <HAL_GetTick>
 800683e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006840:	e008      	b.n	8006854 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006842:	f7fd fda5 	bl	8004390 <HAL_GetTick>
 8006846:	4602      	mov	r2, r0
 8006848:	693b      	ldr	r3, [r7, #16]
 800684a:	1ad3      	subs	r3, r2, r3
 800684c:	2b02      	cmp	r3, #2
 800684e:	d901      	bls.n	8006854 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006850:	2303      	movs	r3, #3
 8006852:	e081      	b.n	8006958 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006854:	4b43      	ldr	r3, [pc, #268]	; (8006964 <HAL_RCC_OscConfig+0x4e8>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800685c:	2b00      	cmp	r3, #0
 800685e:	d1f0      	bne.n	8006842 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	69da      	ldr	r2, [r3, #28]
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6a1b      	ldr	r3, [r3, #32]
 8006868:	431a      	orrs	r2, r3
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800686e:	019b      	lsls	r3, r3, #6
 8006870:	431a      	orrs	r2, r3
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006876:	085b      	lsrs	r3, r3, #1
 8006878:	3b01      	subs	r3, #1
 800687a:	041b      	lsls	r3, r3, #16
 800687c:	431a      	orrs	r2, r3
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006882:	061b      	lsls	r3, r3, #24
 8006884:	4937      	ldr	r1, [pc, #220]	; (8006964 <HAL_RCC_OscConfig+0x4e8>)
 8006886:	4313      	orrs	r3, r2
 8006888:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800688a:	4b37      	ldr	r3, [pc, #220]	; (8006968 <HAL_RCC_OscConfig+0x4ec>)
 800688c:	2201      	movs	r2, #1
 800688e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006890:	f7fd fd7e 	bl	8004390 <HAL_GetTick>
 8006894:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006896:	e008      	b.n	80068aa <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006898:	f7fd fd7a 	bl	8004390 <HAL_GetTick>
 800689c:	4602      	mov	r2, r0
 800689e:	693b      	ldr	r3, [r7, #16]
 80068a0:	1ad3      	subs	r3, r2, r3
 80068a2:	2b02      	cmp	r3, #2
 80068a4:	d901      	bls.n	80068aa <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80068a6:	2303      	movs	r3, #3
 80068a8:	e056      	b.n	8006958 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068aa:	4b2e      	ldr	r3, [pc, #184]	; (8006964 <HAL_RCC_OscConfig+0x4e8>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d0f0      	beq.n	8006898 <HAL_RCC_OscConfig+0x41c>
 80068b6:	e04e      	b.n	8006956 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068b8:	4b2b      	ldr	r3, [pc, #172]	; (8006968 <HAL_RCC_OscConfig+0x4ec>)
 80068ba:	2200      	movs	r2, #0
 80068bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068be:	f7fd fd67 	bl	8004390 <HAL_GetTick>
 80068c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068c4:	e008      	b.n	80068d8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80068c6:	f7fd fd63 	bl	8004390 <HAL_GetTick>
 80068ca:	4602      	mov	r2, r0
 80068cc:	693b      	ldr	r3, [r7, #16]
 80068ce:	1ad3      	subs	r3, r2, r3
 80068d0:	2b02      	cmp	r3, #2
 80068d2:	d901      	bls.n	80068d8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80068d4:	2303      	movs	r3, #3
 80068d6:	e03f      	b.n	8006958 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068d8:	4b22      	ldr	r3, [pc, #136]	; (8006964 <HAL_RCC_OscConfig+0x4e8>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d1f0      	bne.n	80068c6 <HAL_RCC_OscConfig+0x44a>
 80068e4:	e037      	b.n	8006956 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	699b      	ldr	r3, [r3, #24]
 80068ea:	2b01      	cmp	r3, #1
 80068ec:	d101      	bne.n	80068f2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80068ee:	2301      	movs	r3, #1
 80068f0:	e032      	b.n	8006958 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80068f2:	4b1c      	ldr	r3, [pc, #112]	; (8006964 <HAL_RCC_OscConfig+0x4e8>)
 80068f4:	685b      	ldr	r3, [r3, #4]
 80068f6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	699b      	ldr	r3, [r3, #24]
 80068fc:	2b01      	cmp	r3, #1
 80068fe:	d028      	beq.n	8006952 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800690a:	429a      	cmp	r2, r3
 800690c:	d121      	bne.n	8006952 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006918:	429a      	cmp	r2, r3
 800691a:	d11a      	bne.n	8006952 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800691c:	68fa      	ldr	r2, [r7, #12]
 800691e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006922:	4013      	ands	r3, r2
 8006924:	687a      	ldr	r2, [r7, #4]
 8006926:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006928:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800692a:	4293      	cmp	r3, r2
 800692c:	d111      	bne.n	8006952 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006938:	085b      	lsrs	r3, r3, #1
 800693a:	3b01      	subs	r3, #1
 800693c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800693e:	429a      	cmp	r2, r3
 8006940:	d107      	bne.n	8006952 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800694c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800694e:	429a      	cmp	r2, r3
 8006950:	d001      	beq.n	8006956 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8006952:	2301      	movs	r3, #1
 8006954:	e000      	b.n	8006958 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8006956:	2300      	movs	r3, #0
}
 8006958:	4618      	mov	r0, r3
 800695a:	3718      	adds	r7, #24
 800695c:	46bd      	mov	sp, r7
 800695e:	bd80      	pop	{r7, pc}
 8006960:	40007000 	.word	0x40007000
 8006964:	40023800 	.word	0x40023800
 8006968:	42470060 	.word	0x42470060

0800696c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b084      	sub	sp, #16
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
 8006974:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2b00      	cmp	r3, #0
 800697a:	d101      	bne.n	8006980 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800697c:	2301      	movs	r3, #1
 800697e:	e0cc      	b.n	8006b1a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006980:	4b68      	ldr	r3, [pc, #416]	; (8006b24 <HAL_RCC_ClockConfig+0x1b8>)
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f003 0307 	and.w	r3, r3, #7
 8006988:	683a      	ldr	r2, [r7, #0]
 800698a:	429a      	cmp	r2, r3
 800698c:	d90c      	bls.n	80069a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800698e:	4b65      	ldr	r3, [pc, #404]	; (8006b24 <HAL_RCC_ClockConfig+0x1b8>)
 8006990:	683a      	ldr	r2, [r7, #0]
 8006992:	b2d2      	uxtb	r2, r2
 8006994:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006996:	4b63      	ldr	r3, [pc, #396]	; (8006b24 <HAL_RCC_ClockConfig+0x1b8>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f003 0307 	and.w	r3, r3, #7
 800699e:	683a      	ldr	r2, [r7, #0]
 80069a0:	429a      	cmp	r2, r3
 80069a2:	d001      	beq.n	80069a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80069a4:	2301      	movs	r3, #1
 80069a6:	e0b8      	b.n	8006b1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f003 0302 	and.w	r3, r3, #2
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d020      	beq.n	80069f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f003 0304 	and.w	r3, r3, #4
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d005      	beq.n	80069cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80069c0:	4b59      	ldr	r3, [pc, #356]	; (8006b28 <HAL_RCC_ClockConfig+0x1bc>)
 80069c2:	689b      	ldr	r3, [r3, #8]
 80069c4:	4a58      	ldr	r2, [pc, #352]	; (8006b28 <HAL_RCC_ClockConfig+0x1bc>)
 80069c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80069ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f003 0308 	and.w	r3, r3, #8
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d005      	beq.n	80069e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80069d8:	4b53      	ldr	r3, [pc, #332]	; (8006b28 <HAL_RCC_ClockConfig+0x1bc>)
 80069da:	689b      	ldr	r3, [r3, #8]
 80069dc:	4a52      	ldr	r2, [pc, #328]	; (8006b28 <HAL_RCC_ClockConfig+0x1bc>)
 80069de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80069e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80069e4:	4b50      	ldr	r3, [pc, #320]	; (8006b28 <HAL_RCC_ClockConfig+0x1bc>)
 80069e6:	689b      	ldr	r3, [r3, #8]
 80069e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	689b      	ldr	r3, [r3, #8]
 80069f0:	494d      	ldr	r1, [pc, #308]	; (8006b28 <HAL_RCC_ClockConfig+0x1bc>)
 80069f2:	4313      	orrs	r3, r2
 80069f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f003 0301 	and.w	r3, r3, #1
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d044      	beq.n	8006a8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	685b      	ldr	r3, [r3, #4]
 8006a06:	2b01      	cmp	r3, #1
 8006a08:	d107      	bne.n	8006a1a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a0a:	4b47      	ldr	r3, [pc, #284]	; (8006b28 <HAL_RCC_ClockConfig+0x1bc>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d119      	bne.n	8006a4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a16:	2301      	movs	r3, #1
 8006a18:	e07f      	b.n	8006b1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	685b      	ldr	r3, [r3, #4]
 8006a1e:	2b02      	cmp	r3, #2
 8006a20:	d003      	beq.n	8006a2a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a26:	2b03      	cmp	r3, #3
 8006a28:	d107      	bne.n	8006a3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a2a:	4b3f      	ldr	r3, [pc, #252]	; (8006b28 <HAL_RCC_ClockConfig+0x1bc>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d109      	bne.n	8006a4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a36:	2301      	movs	r3, #1
 8006a38:	e06f      	b.n	8006b1a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a3a:	4b3b      	ldr	r3, [pc, #236]	; (8006b28 <HAL_RCC_ClockConfig+0x1bc>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f003 0302 	and.w	r3, r3, #2
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d101      	bne.n	8006a4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a46:	2301      	movs	r3, #1
 8006a48:	e067      	b.n	8006b1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006a4a:	4b37      	ldr	r3, [pc, #220]	; (8006b28 <HAL_RCC_ClockConfig+0x1bc>)
 8006a4c:	689b      	ldr	r3, [r3, #8]
 8006a4e:	f023 0203 	bic.w	r2, r3, #3
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	685b      	ldr	r3, [r3, #4]
 8006a56:	4934      	ldr	r1, [pc, #208]	; (8006b28 <HAL_RCC_ClockConfig+0x1bc>)
 8006a58:	4313      	orrs	r3, r2
 8006a5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006a5c:	f7fd fc98 	bl	8004390 <HAL_GetTick>
 8006a60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a62:	e00a      	b.n	8006a7a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a64:	f7fd fc94 	bl	8004390 <HAL_GetTick>
 8006a68:	4602      	mov	r2, r0
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	1ad3      	subs	r3, r2, r3
 8006a6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d901      	bls.n	8006a7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006a76:	2303      	movs	r3, #3
 8006a78:	e04f      	b.n	8006b1a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a7a:	4b2b      	ldr	r3, [pc, #172]	; (8006b28 <HAL_RCC_ClockConfig+0x1bc>)
 8006a7c:	689b      	ldr	r3, [r3, #8]
 8006a7e:	f003 020c 	and.w	r2, r3, #12
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	685b      	ldr	r3, [r3, #4]
 8006a86:	009b      	lsls	r3, r3, #2
 8006a88:	429a      	cmp	r2, r3
 8006a8a:	d1eb      	bne.n	8006a64 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006a8c:	4b25      	ldr	r3, [pc, #148]	; (8006b24 <HAL_RCC_ClockConfig+0x1b8>)
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f003 0307 	and.w	r3, r3, #7
 8006a94:	683a      	ldr	r2, [r7, #0]
 8006a96:	429a      	cmp	r2, r3
 8006a98:	d20c      	bcs.n	8006ab4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a9a:	4b22      	ldr	r3, [pc, #136]	; (8006b24 <HAL_RCC_ClockConfig+0x1b8>)
 8006a9c:	683a      	ldr	r2, [r7, #0]
 8006a9e:	b2d2      	uxtb	r2, r2
 8006aa0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006aa2:	4b20      	ldr	r3, [pc, #128]	; (8006b24 <HAL_RCC_ClockConfig+0x1b8>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f003 0307 	and.w	r3, r3, #7
 8006aaa:	683a      	ldr	r2, [r7, #0]
 8006aac:	429a      	cmp	r2, r3
 8006aae:	d001      	beq.n	8006ab4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006ab0:	2301      	movs	r3, #1
 8006ab2:	e032      	b.n	8006b1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f003 0304 	and.w	r3, r3, #4
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d008      	beq.n	8006ad2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006ac0:	4b19      	ldr	r3, [pc, #100]	; (8006b28 <HAL_RCC_ClockConfig+0x1bc>)
 8006ac2:	689b      	ldr	r3, [r3, #8]
 8006ac4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	68db      	ldr	r3, [r3, #12]
 8006acc:	4916      	ldr	r1, [pc, #88]	; (8006b28 <HAL_RCC_ClockConfig+0x1bc>)
 8006ace:	4313      	orrs	r3, r2
 8006ad0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f003 0308 	and.w	r3, r3, #8
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d009      	beq.n	8006af2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006ade:	4b12      	ldr	r3, [pc, #72]	; (8006b28 <HAL_RCC_ClockConfig+0x1bc>)
 8006ae0:	689b      	ldr	r3, [r3, #8]
 8006ae2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	691b      	ldr	r3, [r3, #16]
 8006aea:	00db      	lsls	r3, r3, #3
 8006aec:	490e      	ldr	r1, [pc, #56]	; (8006b28 <HAL_RCC_ClockConfig+0x1bc>)
 8006aee:	4313      	orrs	r3, r2
 8006af0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006af2:	f000 f821 	bl	8006b38 <HAL_RCC_GetSysClockFreq>
 8006af6:	4602      	mov	r2, r0
 8006af8:	4b0b      	ldr	r3, [pc, #44]	; (8006b28 <HAL_RCC_ClockConfig+0x1bc>)
 8006afa:	689b      	ldr	r3, [r3, #8]
 8006afc:	091b      	lsrs	r3, r3, #4
 8006afe:	f003 030f 	and.w	r3, r3, #15
 8006b02:	490a      	ldr	r1, [pc, #40]	; (8006b2c <HAL_RCC_ClockConfig+0x1c0>)
 8006b04:	5ccb      	ldrb	r3, [r1, r3]
 8006b06:	fa22 f303 	lsr.w	r3, r2, r3
 8006b0a:	4a09      	ldr	r2, [pc, #36]	; (8006b30 <HAL_RCC_ClockConfig+0x1c4>)
 8006b0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006b0e:	4b09      	ldr	r3, [pc, #36]	; (8006b34 <HAL_RCC_ClockConfig+0x1c8>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	4618      	mov	r0, r3
 8006b14:	f7fd fbf8 	bl	8004308 <HAL_InitTick>

  return HAL_OK;
 8006b18:	2300      	movs	r3, #0
}
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	3710      	adds	r7, #16
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	bd80      	pop	{r7, pc}
 8006b22:	bf00      	nop
 8006b24:	40023c00 	.word	0x40023c00
 8006b28:	40023800 	.word	0x40023800
 8006b2c:	0800de00 	.word	0x0800de00
 8006b30:	2000000c 	.word	0x2000000c
 8006b34:	20000010 	.word	0x20000010

08006b38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b38:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006b3c:	b084      	sub	sp, #16
 8006b3e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006b40:	2300      	movs	r3, #0
 8006b42:	607b      	str	r3, [r7, #4]
 8006b44:	2300      	movs	r3, #0
 8006b46:	60fb      	str	r3, [r7, #12]
 8006b48:	2300      	movs	r3, #0
 8006b4a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006b50:	4b67      	ldr	r3, [pc, #412]	; (8006cf0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006b52:	689b      	ldr	r3, [r3, #8]
 8006b54:	f003 030c 	and.w	r3, r3, #12
 8006b58:	2b08      	cmp	r3, #8
 8006b5a:	d00d      	beq.n	8006b78 <HAL_RCC_GetSysClockFreq+0x40>
 8006b5c:	2b08      	cmp	r3, #8
 8006b5e:	f200 80bd 	bhi.w	8006cdc <HAL_RCC_GetSysClockFreq+0x1a4>
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d002      	beq.n	8006b6c <HAL_RCC_GetSysClockFreq+0x34>
 8006b66:	2b04      	cmp	r3, #4
 8006b68:	d003      	beq.n	8006b72 <HAL_RCC_GetSysClockFreq+0x3a>
 8006b6a:	e0b7      	b.n	8006cdc <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006b6c:	4b61      	ldr	r3, [pc, #388]	; (8006cf4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006b6e:	60bb      	str	r3, [r7, #8]
       break;
 8006b70:	e0b7      	b.n	8006ce2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006b72:	4b61      	ldr	r3, [pc, #388]	; (8006cf8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8006b74:	60bb      	str	r3, [r7, #8]
      break;
 8006b76:	e0b4      	b.n	8006ce2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006b78:	4b5d      	ldr	r3, [pc, #372]	; (8006cf0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006b7a:	685b      	ldr	r3, [r3, #4]
 8006b7c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006b80:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006b82:	4b5b      	ldr	r3, [pc, #364]	; (8006cf0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d04d      	beq.n	8006c2a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006b8e:	4b58      	ldr	r3, [pc, #352]	; (8006cf0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006b90:	685b      	ldr	r3, [r3, #4]
 8006b92:	099b      	lsrs	r3, r3, #6
 8006b94:	461a      	mov	r2, r3
 8006b96:	f04f 0300 	mov.w	r3, #0
 8006b9a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006b9e:	f04f 0100 	mov.w	r1, #0
 8006ba2:	ea02 0800 	and.w	r8, r2, r0
 8006ba6:	ea03 0901 	and.w	r9, r3, r1
 8006baa:	4640      	mov	r0, r8
 8006bac:	4649      	mov	r1, r9
 8006bae:	f04f 0200 	mov.w	r2, #0
 8006bb2:	f04f 0300 	mov.w	r3, #0
 8006bb6:	014b      	lsls	r3, r1, #5
 8006bb8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006bbc:	0142      	lsls	r2, r0, #5
 8006bbe:	4610      	mov	r0, r2
 8006bc0:	4619      	mov	r1, r3
 8006bc2:	ebb0 0008 	subs.w	r0, r0, r8
 8006bc6:	eb61 0109 	sbc.w	r1, r1, r9
 8006bca:	f04f 0200 	mov.w	r2, #0
 8006bce:	f04f 0300 	mov.w	r3, #0
 8006bd2:	018b      	lsls	r3, r1, #6
 8006bd4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006bd8:	0182      	lsls	r2, r0, #6
 8006bda:	1a12      	subs	r2, r2, r0
 8006bdc:	eb63 0301 	sbc.w	r3, r3, r1
 8006be0:	f04f 0000 	mov.w	r0, #0
 8006be4:	f04f 0100 	mov.w	r1, #0
 8006be8:	00d9      	lsls	r1, r3, #3
 8006bea:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006bee:	00d0      	lsls	r0, r2, #3
 8006bf0:	4602      	mov	r2, r0
 8006bf2:	460b      	mov	r3, r1
 8006bf4:	eb12 0208 	adds.w	r2, r2, r8
 8006bf8:	eb43 0309 	adc.w	r3, r3, r9
 8006bfc:	f04f 0000 	mov.w	r0, #0
 8006c00:	f04f 0100 	mov.w	r1, #0
 8006c04:	0259      	lsls	r1, r3, #9
 8006c06:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8006c0a:	0250      	lsls	r0, r2, #9
 8006c0c:	4602      	mov	r2, r0
 8006c0e:	460b      	mov	r3, r1
 8006c10:	4610      	mov	r0, r2
 8006c12:	4619      	mov	r1, r3
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	461a      	mov	r2, r3
 8006c18:	f04f 0300 	mov.w	r3, #0
 8006c1c:	f7fa f834 	bl	8000c88 <__aeabi_uldivmod>
 8006c20:	4602      	mov	r2, r0
 8006c22:	460b      	mov	r3, r1
 8006c24:	4613      	mov	r3, r2
 8006c26:	60fb      	str	r3, [r7, #12]
 8006c28:	e04a      	b.n	8006cc0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c2a:	4b31      	ldr	r3, [pc, #196]	; (8006cf0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006c2c:	685b      	ldr	r3, [r3, #4]
 8006c2e:	099b      	lsrs	r3, r3, #6
 8006c30:	461a      	mov	r2, r3
 8006c32:	f04f 0300 	mov.w	r3, #0
 8006c36:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006c3a:	f04f 0100 	mov.w	r1, #0
 8006c3e:	ea02 0400 	and.w	r4, r2, r0
 8006c42:	ea03 0501 	and.w	r5, r3, r1
 8006c46:	4620      	mov	r0, r4
 8006c48:	4629      	mov	r1, r5
 8006c4a:	f04f 0200 	mov.w	r2, #0
 8006c4e:	f04f 0300 	mov.w	r3, #0
 8006c52:	014b      	lsls	r3, r1, #5
 8006c54:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006c58:	0142      	lsls	r2, r0, #5
 8006c5a:	4610      	mov	r0, r2
 8006c5c:	4619      	mov	r1, r3
 8006c5e:	1b00      	subs	r0, r0, r4
 8006c60:	eb61 0105 	sbc.w	r1, r1, r5
 8006c64:	f04f 0200 	mov.w	r2, #0
 8006c68:	f04f 0300 	mov.w	r3, #0
 8006c6c:	018b      	lsls	r3, r1, #6
 8006c6e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006c72:	0182      	lsls	r2, r0, #6
 8006c74:	1a12      	subs	r2, r2, r0
 8006c76:	eb63 0301 	sbc.w	r3, r3, r1
 8006c7a:	f04f 0000 	mov.w	r0, #0
 8006c7e:	f04f 0100 	mov.w	r1, #0
 8006c82:	00d9      	lsls	r1, r3, #3
 8006c84:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006c88:	00d0      	lsls	r0, r2, #3
 8006c8a:	4602      	mov	r2, r0
 8006c8c:	460b      	mov	r3, r1
 8006c8e:	1912      	adds	r2, r2, r4
 8006c90:	eb45 0303 	adc.w	r3, r5, r3
 8006c94:	f04f 0000 	mov.w	r0, #0
 8006c98:	f04f 0100 	mov.w	r1, #0
 8006c9c:	0299      	lsls	r1, r3, #10
 8006c9e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006ca2:	0290      	lsls	r0, r2, #10
 8006ca4:	4602      	mov	r2, r0
 8006ca6:	460b      	mov	r3, r1
 8006ca8:	4610      	mov	r0, r2
 8006caa:	4619      	mov	r1, r3
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	461a      	mov	r2, r3
 8006cb0:	f04f 0300 	mov.w	r3, #0
 8006cb4:	f7f9 ffe8 	bl	8000c88 <__aeabi_uldivmod>
 8006cb8:	4602      	mov	r2, r0
 8006cba:	460b      	mov	r3, r1
 8006cbc:	4613      	mov	r3, r2
 8006cbe:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006cc0:	4b0b      	ldr	r3, [pc, #44]	; (8006cf0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006cc2:	685b      	ldr	r3, [r3, #4]
 8006cc4:	0c1b      	lsrs	r3, r3, #16
 8006cc6:	f003 0303 	and.w	r3, r3, #3
 8006cca:	3301      	adds	r3, #1
 8006ccc:	005b      	lsls	r3, r3, #1
 8006cce:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006cd0:	68fa      	ldr	r2, [r7, #12]
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cd8:	60bb      	str	r3, [r7, #8]
      break;
 8006cda:	e002      	b.n	8006ce2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006cdc:	4b05      	ldr	r3, [pc, #20]	; (8006cf4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006cde:	60bb      	str	r3, [r7, #8]
      break;
 8006ce0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006ce2:	68bb      	ldr	r3, [r7, #8]
}
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	3710      	adds	r7, #16
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006cee:	bf00      	nop
 8006cf0:	40023800 	.word	0x40023800
 8006cf4:	00f42400 	.word	0x00f42400
 8006cf8:	007a1200 	.word	0x007a1200

08006cfc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006d00:	4b03      	ldr	r3, [pc, #12]	; (8006d10 <HAL_RCC_GetHCLKFreq+0x14>)
 8006d02:	681b      	ldr	r3, [r3, #0]
}
 8006d04:	4618      	mov	r0, r3
 8006d06:	46bd      	mov	sp, r7
 8006d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0c:	4770      	bx	lr
 8006d0e:	bf00      	nop
 8006d10:	2000000c 	.word	0x2000000c

08006d14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006d18:	f7ff fff0 	bl	8006cfc <HAL_RCC_GetHCLKFreq>
 8006d1c:	4602      	mov	r2, r0
 8006d1e:	4b05      	ldr	r3, [pc, #20]	; (8006d34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006d20:	689b      	ldr	r3, [r3, #8]
 8006d22:	0a9b      	lsrs	r3, r3, #10
 8006d24:	f003 0307 	and.w	r3, r3, #7
 8006d28:	4903      	ldr	r1, [pc, #12]	; (8006d38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006d2a:	5ccb      	ldrb	r3, [r1, r3]
 8006d2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006d30:	4618      	mov	r0, r3
 8006d32:	bd80      	pop	{r7, pc}
 8006d34:	40023800 	.word	0x40023800
 8006d38:	0800de10 	.word	0x0800de10

08006d3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006d40:	f7ff ffdc 	bl	8006cfc <HAL_RCC_GetHCLKFreq>
 8006d44:	4602      	mov	r2, r0
 8006d46:	4b05      	ldr	r3, [pc, #20]	; (8006d5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006d48:	689b      	ldr	r3, [r3, #8]
 8006d4a:	0b5b      	lsrs	r3, r3, #13
 8006d4c:	f003 0307 	and.w	r3, r3, #7
 8006d50:	4903      	ldr	r1, [pc, #12]	; (8006d60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006d52:	5ccb      	ldrb	r3, [r1, r3]
 8006d54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006d58:	4618      	mov	r0, r3
 8006d5a:	bd80      	pop	{r7, pc}
 8006d5c:	40023800 	.word	0x40023800
 8006d60:	0800de10 	.word	0x0800de10

08006d64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b082      	sub	sp, #8
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d101      	bne.n	8006d76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006d72:	2301      	movs	r3, #1
 8006d74:	e07b      	b.n	8006e6e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d108      	bne.n	8006d90 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	685b      	ldr	r3, [r3, #4]
 8006d82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d86:	d009      	beq.n	8006d9c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	61da      	str	r2, [r3, #28]
 8006d8e:	e005      	b.n	8006d9c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2200      	movs	r2, #0
 8006d94:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	2200      	movs	r2, #0
 8006d9a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2200      	movs	r2, #0
 8006da0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006da8:	b2db      	uxtb	r3, r3
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d106      	bne.n	8006dbc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2200      	movs	r2, #0
 8006db2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006db6:	6878      	ldr	r0, [r7, #4]
 8006db8:	f7fc fd8a 	bl	80038d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2202      	movs	r2, #2
 8006dc0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	681a      	ldr	r2, [r3, #0]
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006dd2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	689b      	ldr	r3, [r3, #8]
 8006de0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006de4:	431a      	orrs	r2, r3
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	68db      	ldr	r3, [r3, #12]
 8006dea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006dee:	431a      	orrs	r2, r3
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	691b      	ldr	r3, [r3, #16]
 8006df4:	f003 0302 	and.w	r3, r3, #2
 8006df8:	431a      	orrs	r2, r3
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	695b      	ldr	r3, [r3, #20]
 8006dfe:	f003 0301 	and.w	r3, r3, #1
 8006e02:	431a      	orrs	r2, r3
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	699b      	ldr	r3, [r3, #24]
 8006e08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006e0c:	431a      	orrs	r2, r3
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	69db      	ldr	r3, [r3, #28]
 8006e12:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006e16:	431a      	orrs	r2, r3
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6a1b      	ldr	r3, [r3, #32]
 8006e1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e20:	ea42 0103 	orr.w	r1, r2, r3
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e28:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	430a      	orrs	r2, r1
 8006e32:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	699b      	ldr	r3, [r3, #24]
 8006e38:	0c1b      	lsrs	r3, r3, #16
 8006e3a:	f003 0104 	and.w	r1, r3, #4
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e42:	f003 0210 	and.w	r2, r3, #16
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	430a      	orrs	r2, r1
 8006e4c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	69da      	ldr	r2, [r3, #28]
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006e5c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2200      	movs	r2, #0
 8006e62:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2201      	movs	r2, #1
 8006e68:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006e6c:	2300      	movs	r3, #0
}
 8006e6e:	4618      	mov	r0, r3
 8006e70:	3708      	adds	r7, #8
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}

08006e76 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e76:	b580      	push	{r7, lr}
 8006e78:	b088      	sub	sp, #32
 8006e7a:	af00      	add	r7, sp, #0
 8006e7c:	60f8      	str	r0, [r7, #12]
 8006e7e:	60b9      	str	r1, [r7, #8]
 8006e80:	603b      	str	r3, [r7, #0]
 8006e82:	4613      	mov	r3, r2
 8006e84:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006e86:	2300      	movs	r3, #0
 8006e88:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006e90:	2b01      	cmp	r3, #1
 8006e92:	d101      	bne.n	8006e98 <HAL_SPI_Transmit+0x22>
 8006e94:	2302      	movs	r3, #2
 8006e96:	e126      	b.n	80070e6 <HAL_SPI_Transmit+0x270>
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	2201      	movs	r2, #1
 8006e9c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006ea0:	f7fd fa76 	bl	8004390 <HAL_GetTick>
 8006ea4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006ea6:	88fb      	ldrh	r3, [r7, #6]
 8006ea8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006eb0:	b2db      	uxtb	r3, r3
 8006eb2:	2b01      	cmp	r3, #1
 8006eb4:	d002      	beq.n	8006ebc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006eb6:	2302      	movs	r3, #2
 8006eb8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006eba:	e10b      	b.n	80070d4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d002      	beq.n	8006ec8 <HAL_SPI_Transmit+0x52>
 8006ec2:	88fb      	ldrh	r3, [r7, #6]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d102      	bne.n	8006ece <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006ec8:	2301      	movs	r3, #1
 8006eca:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006ecc:	e102      	b.n	80070d4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	2203      	movs	r2, #3
 8006ed2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	2200      	movs	r2, #0
 8006eda:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	68ba      	ldr	r2, [r7, #8]
 8006ee0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	88fa      	ldrh	r2, [r7, #6]
 8006ee6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	88fa      	ldrh	r2, [r7, #6]
 8006eec:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	2200      	movs	r2, #0
 8006efe:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	2200      	movs	r2, #0
 8006f04:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	2200      	movs	r2, #0
 8006f0a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	689b      	ldr	r3, [r3, #8]
 8006f10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f14:	d10f      	bne.n	8006f36 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	681a      	ldr	r2, [r3, #0]
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f24:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	681a      	ldr	r2, [r3, #0]
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006f34:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f40:	2b40      	cmp	r3, #64	; 0x40
 8006f42:	d007      	beq.n	8006f54 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	681a      	ldr	r2, [r3, #0]
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006f52:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	68db      	ldr	r3, [r3, #12]
 8006f58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006f5c:	d14b      	bne.n	8006ff6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	685b      	ldr	r3, [r3, #4]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d002      	beq.n	8006f6c <HAL_SPI_Transmit+0xf6>
 8006f66:	8afb      	ldrh	r3, [r7, #22]
 8006f68:	2b01      	cmp	r3, #1
 8006f6a:	d13e      	bne.n	8006fea <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f70:	881a      	ldrh	r2, [r3, #0]
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f7c:	1c9a      	adds	r2, r3, #2
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f86:	b29b      	uxth	r3, r3
 8006f88:	3b01      	subs	r3, #1
 8006f8a:	b29a      	uxth	r2, r3
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006f90:	e02b      	b.n	8006fea <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	689b      	ldr	r3, [r3, #8]
 8006f98:	f003 0302 	and.w	r3, r3, #2
 8006f9c:	2b02      	cmp	r3, #2
 8006f9e:	d112      	bne.n	8006fc6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fa4:	881a      	ldrh	r2, [r3, #0]
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fb0:	1c9a      	adds	r2, r3, #2
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006fba:	b29b      	uxth	r3, r3
 8006fbc:	3b01      	subs	r3, #1
 8006fbe:	b29a      	uxth	r2, r3
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	86da      	strh	r2, [r3, #54]	; 0x36
 8006fc4:	e011      	b.n	8006fea <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006fc6:	f7fd f9e3 	bl	8004390 <HAL_GetTick>
 8006fca:	4602      	mov	r2, r0
 8006fcc:	69bb      	ldr	r3, [r7, #24]
 8006fce:	1ad3      	subs	r3, r2, r3
 8006fd0:	683a      	ldr	r2, [r7, #0]
 8006fd2:	429a      	cmp	r2, r3
 8006fd4:	d803      	bhi.n	8006fde <HAL_SPI_Transmit+0x168>
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fdc:	d102      	bne.n	8006fe4 <HAL_SPI_Transmit+0x16e>
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d102      	bne.n	8006fea <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8006fe4:	2303      	movs	r3, #3
 8006fe6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006fe8:	e074      	b.n	80070d4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006fee:	b29b      	uxth	r3, r3
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d1ce      	bne.n	8006f92 <HAL_SPI_Transmit+0x11c>
 8006ff4:	e04c      	b.n	8007090 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	685b      	ldr	r3, [r3, #4]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d002      	beq.n	8007004 <HAL_SPI_Transmit+0x18e>
 8006ffe:	8afb      	ldrh	r3, [r7, #22]
 8007000:	2b01      	cmp	r3, #1
 8007002:	d140      	bne.n	8007086 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	330c      	adds	r3, #12
 800700e:	7812      	ldrb	r2, [r2, #0]
 8007010:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007016:	1c5a      	adds	r2, r3, #1
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007020:	b29b      	uxth	r3, r3
 8007022:	3b01      	subs	r3, #1
 8007024:	b29a      	uxth	r2, r3
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800702a:	e02c      	b.n	8007086 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	689b      	ldr	r3, [r3, #8]
 8007032:	f003 0302 	and.w	r3, r3, #2
 8007036:	2b02      	cmp	r3, #2
 8007038:	d113      	bne.n	8007062 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	330c      	adds	r3, #12
 8007044:	7812      	ldrb	r2, [r2, #0]
 8007046:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800704c:	1c5a      	adds	r2, r3, #1
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007056:	b29b      	uxth	r3, r3
 8007058:	3b01      	subs	r3, #1
 800705a:	b29a      	uxth	r2, r3
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	86da      	strh	r2, [r3, #54]	; 0x36
 8007060:	e011      	b.n	8007086 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007062:	f7fd f995 	bl	8004390 <HAL_GetTick>
 8007066:	4602      	mov	r2, r0
 8007068:	69bb      	ldr	r3, [r7, #24]
 800706a:	1ad3      	subs	r3, r2, r3
 800706c:	683a      	ldr	r2, [r7, #0]
 800706e:	429a      	cmp	r2, r3
 8007070:	d803      	bhi.n	800707a <HAL_SPI_Transmit+0x204>
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007078:	d102      	bne.n	8007080 <HAL_SPI_Transmit+0x20a>
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d102      	bne.n	8007086 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8007080:	2303      	movs	r3, #3
 8007082:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007084:	e026      	b.n	80070d4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800708a:	b29b      	uxth	r3, r3
 800708c:	2b00      	cmp	r3, #0
 800708e:	d1cd      	bne.n	800702c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007090:	69ba      	ldr	r2, [r7, #24]
 8007092:	6839      	ldr	r1, [r7, #0]
 8007094:	68f8      	ldr	r0, [r7, #12]
 8007096:	f000 f8b3 	bl	8007200 <SPI_EndRxTxTransaction>
 800709a:	4603      	mov	r3, r0
 800709c:	2b00      	cmp	r3, #0
 800709e:	d002      	beq.n	80070a6 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	2220      	movs	r2, #32
 80070a4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	689b      	ldr	r3, [r3, #8]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d10a      	bne.n	80070c4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80070ae:	2300      	movs	r3, #0
 80070b0:	613b      	str	r3, [r7, #16]
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	68db      	ldr	r3, [r3, #12]
 80070b8:	613b      	str	r3, [r7, #16]
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	689b      	ldr	r3, [r3, #8]
 80070c0:	613b      	str	r3, [r7, #16]
 80070c2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d002      	beq.n	80070d2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80070cc:	2301      	movs	r3, #1
 80070ce:	77fb      	strb	r3, [r7, #31]
 80070d0:	e000      	b.n	80070d4 <HAL_SPI_Transmit+0x25e>
  }

error:
 80070d2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2201      	movs	r2, #1
 80070d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2200      	movs	r2, #0
 80070e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80070e4:	7ffb      	ldrb	r3, [r7, #31]
}
 80070e6:	4618      	mov	r0, r3
 80070e8:	3720      	adds	r7, #32
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}
	...

080070f0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b088      	sub	sp, #32
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	60f8      	str	r0, [r7, #12]
 80070f8:	60b9      	str	r1, [r7, #8]
 80070fa:	603b      	str	r3, [r7, #0]
 80070fc:	4613      	mov	r3, r2
 80070fe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007100:	f7fd f946 	bl	8004390 <HAL_GetTick>
 8007104:	4602      	mov	r2, r0
 8007106:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007108:	1a9b      	subs	r3, r3, r2
 800710a:	683a      	ldr	r2, [r7, #0]
 800710c:	4413      	add	r3, r2
 800710e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007110:	f7fd f93e 	bl	8004390 <HAL_GetTick>
 8007114:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007116:	4b39      	ldr	r3, [pc, #228]	; (80071fc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	015b      	lsls	r3, r3, #5
 800711c:	0d1b      	lsrs	r3, r3, #20
 800711e:	69fa      	ldr	r2, [r7, #28]
 8007120:	fb02 f303 	mul.w	r3, r2, r3
 8007124:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007126:	e054      	b.n	80071d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800712e:	d050      	beq.n	80071d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007130:	f7fd f92e 	bl	8004390 <HAL_GetTick>
 8007134:	4602      	mov	r2, r0
 8007136:	69bb      	ldr	r3, [r7, #24]
 8007138:	1ad3      	subs	r3, r2, r3
 800713a:	69fa      	ldr	r2, [r7, #28]
 800713c:	429a      	cmp	r2, r3
 800713e:	d902      	bls.n	8007146 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007140:	69fb      	ldr	r3, [r7, #28]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d13d      	bne.n	80071c2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	685a      	ldr	r2, [r3, #4]
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007154:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	685b      	ldr	r3, [r3, #4]
 800715a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800715e:	d111      	bne.n	8007184 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	689b      	ldr	r3, [r3, #8]
 8007164:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007168:	d004      	beq.n	8007174 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	689b      	ldr	r3, [r3, #8]
 800716e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007172:	d107      	bne.n	8007184 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	681a      	ldr	r2, [r3, #0]
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007182:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007188:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800718c:	d10f      	bne.n	80071ae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	681a      	ldr	r2, [r3, #0]
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800719c:	601a      	str	r2, [r3, #0]
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	681a      	ldr	r2, [r3, #0]
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80071ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	2201      	movs	r2, #1
 80071b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	2200      	movs	r2, #0
 80071ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80071be:	2303      	movs	r3, #3
 80071c0:	e017      	b.n	80071f2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80071c2:	697b      	ldr	r3, [r7, #20]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d101      	bne.n	80071cc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80071c8:	2300      	movs	r3, #0
 80071ca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80071cc:	697b      	ldr	r3, [r7, #20]
 80071ce:	3b01      	subs	r3, #1
 80071d0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	689a      	ldr	r2, [r3, #8]
 80071d8:	68bb      	ldr	r3, [r7, #8]
 80071da:	4013      	ands	r3, r2
 80071dc:	68ba      	ldr	r2, [r7, #8]
 80071de:	429a      	cmp	r2, r3
 80071e0:	bf0c      	ite	eq
 80071e2:	2301      	moveq	r3, #1
 80071e4:	2300      	movne	r3, #0
 80071e6:	b2db      	uxtb	r3, r3
 80071e8:	461a      	mov	r2, r3
 80071ea:	79fb      	ldrb	r3, [r7, #7]
 80071ec:	429a      	cmp	r2, r3
 80071ee:	d19b      	bne.n	8007128 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80071f0:	2300      	movs	r3, #0
}
 80071f2:	4618      	mov	r0, r3
 80071f4:	3720      	adds	r7, #32
 80071f6:	46bd      	mov	sp, r7
 80071f8:	bd80      	pop	{r7, pc}
 80071fa:	bf00      	nop
 80071fc:	2000000c 	.word	0x2000000c

08007200 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007200:	b580      	push	{r7, lr}
 8007202:	b088      	sub	sp, #32
 8007204:	af02      	add	r7, sp, #8
 8007206:	60f8      	str	r0, [r7, #12]
 8007208:	60b9      	str	r1, [r7, #8]
 800720a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800720c:	4b1b      	ldr	r3, [pc, #108]	; (800727c <SPI_EndRxTxTransaction+0x7c>)
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4a1b      	ldr	r2, [pc, #108]	; (8007280 <SPI_EndRxTxTransaction+0x80>)
 8007212:	fba2 2303 	umull	r2, r3, r2, r3
 8007216:	0d5b      	lsrs	r3, r3, #21
 8007218:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800721c:	fb02 f303 	mul.w	r3, r2, r3
 8007220:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	685b      	ldr	r3, [r3, #4]
 8007226:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800722a:	d112      	bne.n	8007252 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	9300      	str	r3, [sp, #0]
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	2200      	movs	r2, #0
 8007234:	2180      	movs	r1, #128	; 0x80
 8007236:	68f8      	ldr	r0, [r7, #12]
 8007238:	f7ff ff5a 	bl	80070f0 <SPI_WaitFlagStateUntilTimeout>
 800723c:	4603      	mov	r3, r0
 800723e:	2b00      	cmp	r3, #0
 8007240:	d016      	beq.n	8007270 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007246:	f043 0220 	orr.w	r2, r3, #32
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800724e:	2303      	movs	r3, #3
 8007250:	e00f      	b.n	8007272 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007252:	697b      	ldr	r3, [r7, #20]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d00a      	beq.n	800726e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007258:	697b      	ldr	r3, [r7, #20]
 800725a:	3b01      	subs	r3, #1
 800725c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	689b      	ldr	r3, [r3, #8]
 8007264:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007268:	2b80      	cmp	r3, #128	; 0x80
 800726a:	d0f2      	beq.n	8007252 <SPI_EndRxTxTransaction+0x52>
 800726c:	e000      	b.n	8007270 <SPI_EndRxTxTransaction+0x70>
        break;
 800726e:	bf00      	nop
  }

  return HAL_OK;
 8007270:	2300      	movs	r3, #0
}
 8007272:	4618      	mov	r0, r3
 8007274:	3718      	adds	r7, #24
 8007276:	46bd      	mov	sp, r7
 8007278:	bd80      	pop	{r7, pc}
 800727a:	bf00      	nop
 800727c:	2000000c 	.word	0x2000000c
 8007280:	165e9f81 	.word	0x165e9f81

08007284 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b082      	sub	sp, #8
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d101      	bne.n	8007296 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007292:	2301      	movs	r3, #1
 8007294:	e041      	b.n	800731a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800729c:	b2db      	uxtb	r3, r3
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d106      	bne.n	80072b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2200      	movs	r2, #0
 80072a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80072aa:	6878      	ldr	r0, [r7, #4]
 80072ac:	f7fc fed2 	bl	8004054 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2202      	movs	r2, #2
 80072b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681a      	ldr	r2, [r3, #0]
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	3304      	adds	r3, #4
 80072c0:	4619      	mov	r1, r3
 80072c2:	4610      	mov	r0, r2
 80072c4:	f000 fe38 	bl	8007f38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2201      	movs	r2, #1
 80072cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2201      	movs	r2, #1
 80072d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2201      	movs	r2, #1
 80072dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2201      	movs	r2, #1
 80072e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2201      	movs	r2, #1
 80072ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2201      	movs	r2, #1
 80072f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2201      	movs	r2, #1
 80072fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2201      	movs	r2, #1
 8007304:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2201      	movs	r2, #1
 800730c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2201      	movs	r2, #1
 8007314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007318:	2300      	movs	r3, #0
}
 800731a:	4618      	mov	r0, r3
 800731c:	3708      	adds	r7, #8
 800731e:	46bd      	mov	sp, r7
 8007320:	bd80      	pop	{r7, pc}
	...

08007324 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007324:	b480      	push	{r7}
 8007326:	b085      	sub	sp, #20
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007332:	b2db      	uxtb	r3, r3
 8007334:	2b01      	cmp	r3, #1
 8007336:	d001      	beq.n	800733c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007338:	2301      	movs	r3, #1
 800733a:	e046      	b.n	80073ca <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2202      	movs	r2, #2
 8007340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	4a23      	ldr	r2, [pc, #140]	; (80073d8 <HAL_TIM_Base_Start+0xb4>)
 800734a:	4293      	cmp	r3, r2
 800734c:	d022      	beq.n	8007394 <HAL_TIM_Base_Start+0x70>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007356:	d01d      	beq.n	8007394 <HAL_TIM_Base_Start+0x70>
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	4a1f      	ldr	r2, [pc, #124]	; (80073dc <HAL_TIM_Base_Start+0xb8>)
 800735e:	4293      	cmp	r3, r2
 8007360:	d018      	beq.n	8007394 <HAL_TIM_Base_Start+0x70>
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	4a1e      	ldr	r2, [pc, #120]	; (80073e0 <HAL_TIM_Base_Start+0xbc>)
 8007368:	4293      	cmp	r3, r2
 800736a:	d013      	beq.n	8007394 <HAL_TIM_Base_Start+0x70>
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	4a1c      	ldr	r2, [pc, #112]	; (80073e4 <HAL_TIM_Base_Start+0xc0>)
 8007372:	4293      	cmp	r3, r2
 8007374:	d00e      	beq.n	8007394 <HAL_TIM_Base_Start+0x70>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	4a1b      	ldr	r2, [pc, #108]	; (80073e8 <HAL_TIM_Base_Start+0xc4>)
 800737c:	4293      	cmp	r3, r2
 800737e:	d009      	beq.n	8007394 <HAL_TIM_Base_Start+0x70>
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	4a19      	ldr	r2, [pc, #100]	; (80073ec <HAL_TIM_Base_Start+0xc8>)
 8007386:	4293      	cmp	r3, r2
 8007388:	d004      	beq.n	8007394 <HAL_TIM_Base_Start+0x70>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	4a18      	ldr	r2, [pc, #96]	; (80073f0 <HAL_TIM_Base_Start+0xcc>)
 8007390:	4293      	cmp	r3, r2
 8007392:	d111      	bne.n	80073b8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	689b      	ldr	r3, [r3, #8]
 800739a:	f003 0307 	and.w	r3, r3, #7
 800739e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	2b06      	cmp	r3, #6
 80073a4:	d010      	beq.n	80073c8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	681a      	ldr	r2, [r3, #0]
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f042 0201 	orr.w	r2, r2, #1
 80073b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073b6:	e007      	b.n	80073c8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	681a      	ldr	r2, [r3, #0]
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f042 0201 	orr.w	r2, r2, #1
 80073c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80073c8:	2300      	movs	r3, #0
}
 80073ca:	4618      	mov	r0, r3
 80073cc:	3714      	adds	r7, #20
 80073ce:	46bd      	mov	sp, r7
 80073d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d4:	4770      	bx	lr
 80073d6:	bf00      	nop
 80073d8:	40010000 	.word	0x40010000
 80073dc:	40000400 	.word	0x40000400
 80073e0:	40000800 	.word	0x40000800
 80073e4:	40000c00 	.word	0x40000c00
 80073e8:	40010400 	.word	0x40010400
 80073ec:	40014000 	.word	0x40014000
 80073f0:	40001800 	.word	0x40001800

080073f4 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80073f4:	b480      	push	{r7}
 80073f6:	b083      	sub	sp, #12
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	6a1a      	ldr	r2, [r3, #32]
 8007402:	f241 1311 	movw	r3, #4369	; 0x1111
 8007406:	4013      	ands	r3, r2
 8007408:	2b00      	cmp	r3, #0
 800740a:	d10f      	bne.n	800742c <HAL_TIM_Base_Stop+0x38>
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	6a1a      	ldr	r2, [r3, #32]
 8007412:	f240 4344 	movw	r3, #1092	; 0x444
 8007416:	4013      	ands	r3, r2
 8007418:	2b00      	cmp	r3, #0
 800741a:	d107      	bne.n	800742c <HAL_TIM_Base_Stop+0x38>
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	681a      	ldr	r2, [r3, #0]
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f022 0201 	bic.w	r2, r2, #1
 800742a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2201      	movs	r2, #1
 8007430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007434:	2300      	movs	r3, #0
}
 8007436:	4618      	mov	r0, r3
 8007438:	370c      	adds	r7, #12
 800743a:	46bd      	mov	sp, r7
 800743c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007440:	4770      	bx	lr
	...

08007444 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007444:	b480      	push	{r7}
 8007446:	b085      	sub	sp, #20
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007452:	b2db      	uxtb	r3, r3
 8007454:	2b01      	cmp	r3, #1
 8007456:	d001      	beq.n	800745c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007458:	2301      	movs	r3, #1
 800745a:	e04e      	b.n	80074fa <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2202      	movs	r2, #2
 8007460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	68da      	ldr	r2, [r3, #12]
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f042 0201 	orr.w	r2, r2, #1
 8007472:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	4a23      	ldr	r2, [pc, #140]	; (8007508 <HAL_TIM_Base_Start_IT+0xc4>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d022      	beq.n	80074c4 <HAL_TIM_Base_Start_IT+0x80>
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007486:	d01d      	beq.n	80074c4 <HAL_TIM_Base_Start_IT+0x80>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	4a1f      	ldr	r2, [pc, #124]	; (800750c <HAL_TIM_Base_Start_IT+0xc8>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d018      	beq.n	80074c4 <HAL_TIM_Base_Start_IT+0x80>
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4a1e      	ldr	r2, [pc, #120]	; (8007510 <HAL_TIM_Base_Start_IT+0xcc>)
 8007498:	4293      	cmp	r3, r2
 800749a:	d013      	beq.n	80074c4 <HAL_TIM_Base_Start_IT+0x80>
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	4a1c      	ldr	r2, [pc, #112]	; (8007514 <HAL_TIM_Base_Start_IT+0xd0>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d00e      	beq.n	80074c4 <HAL_TIM_Base_Start_IT+0x80>
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	4a1b      	ldr	r2, [pc, #108]	; (8007518 <HAL_TIM_Base_Start_IT+0xd4>)
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d009      	beq.n	80074c4 <HAL_TIM_Base_Start_IT+0x80>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	4a19      	ldr	r2, [pc, #100]	; (800751c <HAL_TIM_Base_Start_IT+0xd8>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d004      	beq.n	80074c4 <HAL_TIM_Base_Start_IT+0x80>
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	4a18      	ldr	r2, [pc, #96]	; (8007520 <HAL_TIM_Base_Start_IT+0xdc>)
 80074c0:	4293      	cmp	r3, r2
 80074c2:	d111      	bne.n	80074e8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	689b      	ldr	r3, [r3, #8]
 80074ca:	f003 0307 	and.w	r3, r3, #7
 80074ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	2b06      	cmp	r3, #6
 80074d4:	d010      	beq.n	80074f8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	681a      	ldr	r2, [r3, #0]
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f042 0201 	orr.w	r2, r2, #1
 80074e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074e6:	e007      	b.n	80074f8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	681a      	ldr	r2, [r3, #0]
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f042 0201 	orr.w	r2, r2, #1
 80074f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80074f8:	2300      	movs	r3, #0
}
 80074fa:	4618      	mov	r0, r3
 80074fc:	3714      	adds	r7, #20
 80074fe:	46bd      	mov	sp, r7
 8007500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007504:	4770      	bx	lr
 8007506:	bf00      	nop
 8007508:	40010000 	.word	0x40010000
 800750c:	40000400 	.word	0x40000400
 8007510:	40000800 	.word	0x40000800
 8007514:	40000c00 	.word	0x40000c00
 8007518:	40010400 	.word	0x40010400
 800751c:	40014000 	.word	0x40014000
 8007520:	40001800 	.word	0x40001800

08007524 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007524:	b480      	push	{r7}
 8007526:	b083      	sub	sp, #12
 8007528:	af00      	add	r7, sp, #0
 800752a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	68da      	ldr	r2, [r3, #12]
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	f022 0201 	bic.w	r2, r2, #1
 800753a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	6a1a      	ldr	r2, [r3, #32]
 8007542:	f241 1311 	movw	r3, #4369	; 0x1111
 8007546:	4013      	ands	r3, r2
 8007548:	2b00      	cmp	r3, #0
 800754a:	d10f      	bne.n	800756c <HAL_TIM_Base_Stop_IT+0x48>
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	6a1a      	ldr	r2, [r3, #32]
 8007552:	f240 4344 	movw	r3, #1092	; 0x444
 8007556:	4013      	ands	r3, r2
 8007558:	2b00      	cmp	r3, #0
 800755a:	d107      	bne.n	800756c <HAL_TIM_Base_Stop_IT+0x48>
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	681a      	ldr	r2, [r3, #0]
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f022 0201 	bic.w	r2, r2, #1
 800756a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2201      	movs	r2, #1
 8007570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007574:	2300      	movs	r3, #0
}
 8007576:	4618      	mov	r0, r3
 8007578:	370c      	adds	r7, #12
 800757a:	46bd      	mov	sp, r7
 800757c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007580:	4770      	bx	lr

08007582 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007582:	b580      	push	{r7, lr}
 8007584:	b082      	sub	sp, #8
 8007586:	af00      	add	r7, sp, #0
 8007588:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d101      	bne.n	8007594 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007590:	2301      	movs	r3, #1
 8007592:	e041      	b.n	8007618 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800759a:	b2db      	uxtb	r3, r3
 800759c:	2b00      	cmp	r3, #0
 800759e:	d106      	bne.n	80075ae <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2200      	movs	r2, #0
 80075a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80075a8:	6878      	ldr	r0, [r7, #4]
 80075aa:	f7fc fcfb 	bl	8003fa4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2202      	movs	r2, #2
 80075b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681a      	ldr	r2, [r3, #0]
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	3304      	adds	r3, #4
 80075be:	4619      	mov	r1, r3
 80075c0:	4610      	mov	r0, r2
 80075c2:	f000 fcb9 	bl	8007f38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2201      	movs	r2, #1
 80075ca:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2201      	movs	r2, #1
 80075d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	2201      	movs	r2, #1
 80075da:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2201      	movs	r2, #1
 80075e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2201      	movs	r2, #1
 80075ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2201      	movs	r2, #1
 80075f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2201      	movs	r2, #1
 80075fa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	2201      	movs	r2, #1
 8007602:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2201      	movs	r2, #1
 800760a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2201      	movs	r2, #1
 8007612:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007616:	2300      	movs	r3, #0
}
 8007618:	4618      	mov	r0, r3
 800761a:	3708      	adds	r7, #8
 800761c:	46bd      	mov	sp, r7
 800761e:	bd80      	pop	{r7, pc}

08007620 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b084      	sub	sp, #16
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
 8007628:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d104      	bne.n	800763a <HAL_TIM_IC_Start_IT+0x1a>
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007636:	b2db      	uxtb	r3, r3
 8007638:	e013      	b.n	8007662 <HAL_TIM_IC_Start_IT+0x42>
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	2b04      	cmp	r3, #4
 800763e:	d104      	bne.n	800764a <HAL_TIM_IC_Start_IT+0x2a>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007646:	b2db      	uxtb	r3, r3
 8007648:	e00b      	b.n	8007662 <HAL_TIM_IC_Start_IT+0x42>
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	2b08      	cmp	r3, #8
 800764e:	d104      	bne.n	800765a <HAL_TIM_IC_Start_IT+0x3a>
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007656:	b2db      	uxtb	r3, r3
 8007658:	e003      	b.n	8007662 <HAL_TIM_IC_Start_IT+0x42>
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007660:	b2db      	uxtb	r3, r3
 8007662:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d104      	bne.n	8007674 <HAL_TIM_IC_Start_IT+0x54>
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007670:	b2db      	uxtb	r3, r3
 8007672:	e013      	b.n	800769c <HAL_TIM_IC_Start_IT+0x7c>
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	2b04      	cmp	r3, #4
 8007678:	d104      	bne.n	8007684 <HAL_TIM_IC_Start_IT+0x64>
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007680:	b2db      	uxtb	r3, r3
 8007682:	e00b      	b.n	800769c <HAL_TIM_IC_Start_IT+0x7c>
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	2b08      	cmp	r3, #8
 8007688:	d104      	bne.n	8007694 <HAL_TIM_IC_Start_IT+0x74>
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007690:	b2db      	uxtb	r3, r3
 8007692:	e003      	b.n	800769c <HAL_TIM_IC_Start_IT+0x7c>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800769a:	b2db      	uxtb	r3, r3
 800769c:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800769e:	7bfb      	ldrb	r3, [r7, #15]
 80076a0:	2b01      	cmp	r3, #1
 80076a2:	d102      	bne.n	80076aa <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80076a4:	7bbb      	ldrb	r3, [r7, #14]
 80076a6:	2b01      	cmp	r3, #1
 80076a8:	d001      	beq.n	80076ae <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 80076aa:	2301      	movs	r3, #1
 80076ac:	e0c7      	b.n	800783e <HAL_TIM_IC_Start_IT+0x21e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d104      	bne.n	80076be <HAL_TIM_IC_Start_IT+0x9e>
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2202      	movs	r2, #2
 80076b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80076bc:	e013      	b.n	80076e6 <HAL_TIM_IC_Start_IT+0xc6>
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	2b04      	cmp	r3, #4
 80076c2:	d104      	bne.n	80076ce <HAL_TIM_IC_Start_IT+0xae>
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2202      	movs	r2, #2
 80076c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80076cc:	e00b      	b.n	80076e6 <HAL_TIM_IC_Start_IT+0xc6>
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	2b08      	cmp	r3, #8
 80076d2:	d104      	bne.n	80076de <HAL_TIM_IC_Start_IT+0xbe>
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2202      	movs	r2, #2
 80076d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80076dc:	e003      	b.n	80076e6 <HAL_TIM_IC_Start_IT+0xc6>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2202      	movs	r2, #2
 80076e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d104      	bne.n	80076f6 <HAL_TIM_IC_Start_IT+0xd6>
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2202      	movs	r2, #2
 80076f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80076f4:	e013      	b.n	800771e <HAL_TIM_IC_Start_IT+0xfe>
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	2b04      	cmp	r3, #4
 80076fa:	d104      	bne.n	8007706 <HAL_TIM_IC_Start_IT+0xe6>
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2202      	movs	r2, #2
 8007700:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007704:	e00b      	b.n	800771e <HAL_TIM_IC_Start_IT+0xfe>
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	2b08      	cmp	r3, #8
 800770a:	d104      	bne.n	8007716 <HAL_TIM_IC_Start_IT+0xf6>
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2202      	movs	r2, #2
 8007710:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007714:	e003      	b.n	800771e <HAL_TIM_IC_Start_IT+0xfe>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2202      	movs	r2, #2
 800771a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	2b0c      	cmp	r3, #12
 8007722:	d841      	bhi.n	80077a8 <HAL_TIM_IC_Start_IT+0x188>
 8007724:	a201      	add	r2, pc, #4	; (adr r2, 800772c <HAL_TIM_IC_Start_IT+0x10c>)
 8007726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800772a:	bf00      	nop
 800772c:	08007761 	.word	0x08007761
 8007730:	080077a9 	.word	0x080077a9
 8007734:	080077a9 	.word	0x080077a9
 8007738:	080077a9 	.word	0x080077a9
 800773c:	08007773 	.word	0x08007773
 8007740:	080077a9 	.word	0x080077a9
 8007744:	080077a9 	.word	0x080077a9
 8007748:	080077a9 	.word	0x080077a9
 800774c:	08007785 	.word	0x08007785
 8007750:	080077a9 	.word	0x080077a9
 8007754:	080077a9 	.word	0x080077a9
 8007758:	080077a9 	.word	0x080077a9
 800775c:	08007797 	.word	0x08007797
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	68da      	ldr	r2, [r3, #12]
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f042 0202 	orr.w	r2, r2, #2
 800776e:	60da      	str	r2, [r3, #12]
      break;
 8007770:	e01b      	b.n	80077aa <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	68da      	ldr	r2, [r3, #12]
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	f042 0204 	orr.w	r2, r2, #4
 8007780:	60da      	str	r2, [r3, #12]
      break;
 8007782:	e012      	b.n	80077aa <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	68da      	ldr	r2, [r3, #12]
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f042 0208 	orr.w	r2, r2, #8
 8007792:	60da      	str	r2, [r3, #12]
      break;
 8007794:	e009      	b.n	80077aa <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	68da      	ldr	r2, [r3, #12]
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f042 0210 	orr.w	r2, r2, #16
 80077a4:	60da      	str	r2, [r3, #12]
      break;
 80077a6:	e000      	b.n	80077aa <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 80077a8:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	2201      	movs	r2, #1
 80077b0:	6839      	ldr	r1, [r7, #0]
 80077b2:	4618      	mov	r0, r3
 80077b4:	f000 fe24 	bl	8008400 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	4a22      	ldr	r2, [pc, #136]	; (8007848 <HAL_TIM_IC_Start_IT+0x228>)
 80077be:	4293      	cmp	r3, r2
 80077c0:	d022      	beq.n	8007808 <HAL_TIM_IC_Start_IT+0x1e8>
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077ca:	d01d      	beq.n	8007808 <HAL_TIM_IC_Start_IT+0x1e8>
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	4a1e      	ldr	r2, [pc, #120]	; (800784c <HAL_TIM_IC_Start_IT+0x22c>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d018      	beq.n	8007808 <HAL_TIM_IC_Start_IT+0x1e8>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	4a1d      	ldr	r2, [pc, #116]	; (8007850 <HAL_TIM_IC_Start_IT+0x230>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d013      	beq.n	8007808 <HAL_TIM_IC_Start_IT+0x1e8>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	4a1b      	ldr	r2, [pc, #108]	; (8007854 <HAL_TIM_IC_Start_IT+0x234>)
 80077e6:	4293      	cmp	r3, r2
 80077e8:	d00e      	beq.n	8007808 <HAL_TIM_IC_Start_IT+0x1e8>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	4a1a      	ldr	r2, [pc, #104]	; (8007858 <HAL_TIM_IC_Start_IT+0x238>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d009      	beq.n	8007808 <HAL_TIM_IC_Start_IT+0x1e8>
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	4a18      	ldr	r2, [pc, #96]	; (800785c <HAL_TIM_IC_Start_IT+0x23c>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d004      	beq.n	8007808 <HAL_TIM_IC_Start_IT+0x1e8>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	4a17      	ldr	r2, [pc, #92]	; (8007860 <HAL_TIM_IC_Start_IT+0x240>)
 8007804:	4293      	cmp	r3, r2
 8007806:	d111      	bne.n	800782c <HAL_TIM_IC_Start_IT+0x20c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	689b      	ldr	r3, [r3, #8]
 800780e:	f003 0307 	and.w	r3, r3, #7
 8007812:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	2b06      	cmp	r3, #6
 8007818:	d010      	beq.n	800783c <HAL_TIM_IC_Start_IT+0x21c>
    {
      __HAL_TIM_ENABLE(htim);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	681a      	ldr	r2, [r3, #0]
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f042 0201 	orr.w	r2, r2, #1
 8007828:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800782a:	e007      	b.n	800783c <HAL_TIM_IC_Start_IT+0x21c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	681a      	ldr	r2, [r3, #0]
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f042 0201 	orr.w	r2, r2, #1
 800783a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800783c:	2300      	movs	r3, #0
}
 800783e:	4618      	mov	r0, r3
 8007840:	3710      	adds	r7, #16
 8007842:	46bd      	mov	sp, r7
 8007844:	bd80      	pop	{r7, pc}
 8007846:	bf00      	nop
 8007848:	40010000 	.word	0x40010000
 800784c:	40000400 	.word	0x40000400
 8007850:	40000800 	.word	0x40000800
 8007854:	40000c00 	.word	0x40000c00
 8007858:	40010400 	.word	0x40010400
 800785c:	40014000 	.word	0x40014000
 8007860:	40001800 	.word	0x40001800

08007864 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007864:	b580      	push	{r7, lr}
 8007866:	b082      	sub	sp, #8
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
 800786c:	6039      	str	r1, [r7, #0]
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	2b0c      	cmp	r3, #12
 8007872:	d841      	bhi.n	80078f8 <HAL_TIM_IC_Stop_IT+0x94>
 8007874:	a201      	add	r2, pc, #4	; (adr r2, 800787c <HAL_TIM_IC_Stop_IT+0x18>)
 8007876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800787a:	bf00      	nop
 800787c:	080078b1 	.word	0x080078b1
 8007880:	080078f9 	.word	0x080078f9
 8007884:	080078f9 	.word	0x080078f9
 8007888:	080078f9 	.word	0x080078f9
 800788c:	080078c3 	.word	0x080078c3
 8007890:	080078f9 	.word	0x080078f9
 8007894:	080078f9 	.word	0x080078f9
 8007898:	080078f9 	.word	0x080078f9
 800789c:	080078d5 	.word	0x080078d5
 80078a0:	080078f9 	.word	0x080078f9
 80078a4:	080078f9 	.word	0x080078f9
 80078a8:	080078f9 	.word	0x080078f9
 80078ac:	080078e7 	.word	0x080078e7
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	68da      	ldr	r2, [r3, #12]
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f022 0202 	bic.w	r2, r2, #2
 80078be:	60da      	str	r2, [r3, #12]
      break;
 80078c0:	e01b      	b.n	80078fa <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	68da      	ldr	r2, [r3, #12]
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f022 0204 	bic.w	r2, r2, #4
 80078d0:	60da      	str	r2, [r3, #12]
      break;
 80078d2:	e012      	b.n	80078fa <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	68da      	ldr	r2, [r3, #12]
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	f022 0208 	bic.w	r2, r2, #8
 80078e2:	60da      	str	r2, [r3, #12]
      break;
 80078e4:	e009      	b.n	80078fa <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	68da      	ldr	r2, [r3, #12]
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	f022 0210 	bic.w	r2, r2, #16
 80078f4:	60da      	str	r2, [r3, #12]
      break;
 80078f6:	e000      	b.n	80078fa <HAL_TIM_IC_Stop_IT+0x96>
    }

    default:
      break;
 80078f8:	bf00      	nop
  }

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	2200      	movs	r2, #0
 8007900:	6839      	ldr	r1, [r7, #0]
 8007902:	4618      	mov	r0, r3
 8007904:	f000 fd7c 	bl	8008400 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	6a1a      	ldr	r2, [r3, #32]
 800790e:	f241 1311 	movw	r3, #4369	; 0x1111
 8007912:	4013      	ands	r3, r2
 8007914:	2b00      	cmp	r3, #0
 8007916:	d10f      	bne.n	8007938 <HAL_TIM_IC_Stop_IT+0xd4>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	6a1a      	ldr	r2, [r3, #32]
 800791e:	f240 4344 	movw	r3, #1092	; 0x444
 8007922:	4013      	ands	r3, r2
 8007924:	2b00      	cmp	r3, #0
 8007926:	d107      	bne.n	8007938 <HAL_TIM_IC_Stop_IT+0xd4>
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	681a      	ldr	r2, [r3, #0]
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f022 0201 	bic.w	r2, r2, #1
 8007936:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d104      	bne.n	8007948 <HAL_TIM_IC_Stop_IT+0xe4>
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2201      	movs	r2, #1
 8007942:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007946:	e013      	b.n	8007970 <HAL_TIM_IC_Stop_IT+0x10c>
 8007948:	683b      	ldr	r3, [r7, #0]
 800794a:	2b04      	cmp	r3, #4
 800794c:	d104      	bne.n	8007958 <HAL_TIM_IC_Stop_IT+0xf4>
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2201      	movs	r2, #1
 8007952:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007956:	e00b      	b.n	8007970 <HAL_TIM_IC_Stop_IT+0x10c>
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	2b08      	cmp	r3, #8
 800795c:	d104      	bne.n	8007968 <HAL_TIM_IC_Stop_IT+0x104>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2201      	movs	r2, #1
 8007962:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007966:	e003      	b.n	8007970 <HAL_TIM_IC_Stop_IT+0x10c>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2201      	movs	r2, #1
 800796c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007970:	683b      	ldr	r3, [r7, #0]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d104      	bne.n	8007980 <HAL_TIM_IC_Stop_IT+0x11c>
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2201      	movs	r2, #1
 800797a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800797e:	e013      	b.n	80079a8 <HAL_TIM_IC_Stop_IT+0x144>
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	2b04      	cmp	r3, #4
 8007984:	d104      	bne.n	8007990 <HAL_TIM_IC_Stop_IT+0x12c>
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2201      	movs	r2, #1
 800798a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800798e:	e00b      	b.n	80079a8 <HAL_TIM_IC_Stop_IT+0x144>
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	2b08      	cmp	r3, #8
 8007994:	d104      	bne.n	80079a0 <HAL_TIM_IC_Stop_IT+0x13c>
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2201      	movs	r2, #1
 800799a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800799e:	e003      	b.n	80079a8 <HAL_TIM_IC_Stop_IT+0x144>
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2201      	movs	r2, #1
 80079a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 80079a8:	2300      	movs	r3, #0
}
 80079aa:	4618      	mov	r0, r3
 80079ac:	3708      	adds	r7, #8
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bd80      	pop	{r7, pc}
 80079b2:	bf00      	nop

080079b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	b082      	sub	sp, #8
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	691b      	ldr	r3, [r3, #16]
 80079c2:	f003 0302 	and.w	r3, r3, #2
 80079c6:	2b02      	cmp	r3, #2
 80079c8:	d122      	bne.n	8007a10 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	68db      	ldr	r3, [r3, #12]
 80079d0:	f003 0302 	and.w	r3, r3, #2
 80079d4:	2b02      	cmp	r3, #2
 80079d6:	d11b      	bne.n	8007a10 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f06f 0202 	mvn.w	r2, #2
 80079e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2201      	movs	r2, #1
 80079e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	699b      	ldr	r3, [r3, #24]
 80079ee:	f003 0303 	and.w	r3, r3, #3
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d003      	beq.n	80079fe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80079f6:	6878      	ldr	r0, [r7, #4]
 80079f8:	f7fa f9a4 	bl	8001d44 <HAL_TIM_IC_CaptureCallback>
 80079fc:	e005      	b.n	8007a0a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80079fe:	6878      	ldr	r0, [r7, #4]
 8007a00:	f000 fa7c 	bl	8007efc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a04:	6878      	ldr	r0, [r7, #4]
 8007a06:	f000 fa83 	bl	8007f10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	691b      	ldr	r3, [r3, #16]
 8007a16:	f003 0304 	and.w	r3, r3, #4
 8007a1a:	2b04      	cmp	r3, #4
 8007a1c:	d122      	bne.n	8007a64 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	68db      	ldr	r3, [r3, #12]
 8007a24:	f003 0304 	and.w	r3, r3, #4
 8007a28:	2b04      	cmp	r3, #4
 8007a2a:	d11b      	bne.n	8007a64 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f06f 0204 	mvn.w	r2, #4
 8007a34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2202      	movs	r2, #2
 8007a3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	699b      	ldr	r3, [r3, #24]
 8007a42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d003      	beq.n	8007a52 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a4a:	6878      	ldr	r0, [r7, #4]
 8007a4c:	f7fa f97a 	bl	8001d44 <HAL_TIM_IC_CaptureCallback>
 8007a50:	e005      	b.n	8007a5e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a52:	6878      	ldr	r0, [r7, #4]
 8007a54:	f000 fa52 	bl	8007efc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a58:	6878      	ldr	r0, [r7, #4]
 8007a5a:	f000 fa59 	bl	8007f10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2200      	movs	r2, #0
 8007a62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	691b      	ldr	r3, [r3, #16]
 8007a6a:	f003 0308 	and.w	r3, r3, #8
 8007a6e:	2b08      	cmp	r3, #8
 8007a70:	d122      	bne.n	8007ab8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	68db      	ldr	r3, [r3, #12]
 8007a78:	f003 0308 	and.w	r3, r3, #8
 8007a7c:	2b08      	cmp	r3, #8
 8007a7e:	d11b      	bne.n	8007ab8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f06f 0208 	mvn.w	r2, #8
 8007a88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2204      	movs	r2, #4
 8007a8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	69db      	ldr	r3, [r3, #28]
 8007a96:	f003 0303 	and.w	r3, r3, #3
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d003      	beq.n	8007aa6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a9e:	6878      	ldr	r0, [r7, #4]
 8007aa0:	f7fa f950 	bl	8001d44 <HAL_TIM_IC_CaptureCallback>
 8007aa4:	e005      	b.n	8007ab2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007aa6:	6878      	ldr	r0, [r7, #4]
 8007aa8:	f000 fa28 	bl	8007efc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007aac:	6878      	ldr	r0, [r7, #4]
 8007aae:	f000 fa2f 	bl	8007f10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	691b      	ldr	r3, [r3, #16]
 8007abe:	f003 0310 	and.w	r3, r3, #16
 8007ac2:	2b10      	cmp	r3, #16
 8007ac4:	d122      	bne.n	8007b0c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	68db      	ldr	r3, [r3, #12]
 8007acc:	f003 0310 	and.w	r3, r3, #16
 8007ad0:	2b10      	cmp	r3, #16
 8007ad2:	d11b      	bne.n	8007b0c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f06f 0210 	mvn.w	r2, #16
 8007adc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2208      	movs	r2, #8
 8007ae2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	69db      	ldr	r3, [r3, #28]
 8007aea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d003      	beq.n	8007afa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	f7fa f926 	bl	8001d44 <HAL_TIM_IC_CaptureCallback>
 8007af8:	e005      	b.n	8007b06 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007afa:	6878      	ldr	r0, [r7, #4]
 8007afc:	f000 f9fe 	bl	8007efc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b00:	6878      	ldr	r0, [r7, #4]
 8007b02:	f000 fa05 	bl	8007f10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	691b      	ldr	r3, [r3, #16]
 8007b12:	f003 0301 	and.w	r3, r3, #1
 8007b16:	2b01      	cmp	r3, #1
 8007b18:	d10e      	bne.n	8007b38 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	68db      	ldr	r3, [r3, #12]
 8007b20:	f003 0301 	and.w	r3, r3, #1
 8007b24:	2b01      	cmp	r3, #1
 8007b26:	d107      	bne.n	8007b38 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f06f 0201 	mvn.w	r2, #1
 8007b30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007b32:	6878      	ldr	r0, [r7, #4]
 8007b34:	f7fa f8f4 	bl	8001d20 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	691b      	ldr	r3, [r3, #16]
 8007b3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b42:	2b80      	cmp	r3, #128	; 0x80
 8007b44:	d10e      	bne.n	8007b64 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	68db      	ldr	r3, [r3, #12]
 8007b4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b50:	2b80      	cmp	r3, #128	; 0x80
 8007b52:	d107      	bne.n	8007b64 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007b5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007b5e:	6878      	ldr	r0, [r7, #4]
 8007b60:	f000 fcfa 	bl	8008558 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	691b      	ldr	r3, [r3, #16]
 8007b6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b6e:	2b40      	cmp	r3, #64	; 0x40
 8007b70:	d10e      	bne.n	8007b90 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	68db      	ldr	r3, [r3, #12]
 8007b78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b7c:	2b40      	cmp	r3, #64	; 0x40
 8007b7e:	d107      	bne.n	8007b90 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007b88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007b8a:	6878      	ldr	r0, [r7, #4]
 8007b8c:	f000 f9ca 	bl	8007f24 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	691b      	ldr	r3, [r3, #16]
 8007b96:	f003 0320 	and.w	r3, r3, #32
 8007b9a:	2b20      	cmp	r3, #32
 8007b9c:	d10e      	bne.n	8007bbc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	68db      	ldr	r3, [r3, #12]
 8007ba4:	f003 0320 	and.w	r3, r3, #32
 8007ba8:	2b20      	cmp	r3, #32
 8007baa:	d107      	bne.n	8007bbc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f06f 0220 	mvn.w	r2, #32
 8007bb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007bb6:	6878      	ldr	r0, [r7, #4]
 8007bb8:	f000 fcc4 	bl	8008544 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007bbc:	bf00      	nop
 8007bbe:	3708      	adds	r7, #8
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}

08007bc4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b084      	sub	sp, #16
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	60f8      	str	r0, [r7, #12]
 8007bcc:	60b9      	str	r1, [r7, #8]
 8007bce:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007bd6:	2b01      	cmp	r3, #1
 8007bd8:	d101      	bne.n	8007bde <HAL_TIM_IC_ConfigChannel+0x1a>
 8007bda:	2302      	movs	r3, #2
 8007bdc:	e082      	b.n	8007ce4 <HAL_TIM_IC_ConfigChannel+0x120>
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	2201      	movs	r2, #1
 8007be2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d11b      	bne.n	8007c24 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	6818      	ldr	r0, [r3, #0]
 8007bf0:	68bb      	ldr	r3, [r7, #8]
 8007bf2:	6819      	ldr	r1, [r3, #0]
 8007bf4:	68bb      	ldr	r3, [r7, #8]
 8007bf6:	685a      	ldr	r2, [r3, #4]
 8007bf8:	68bb      	ldr	r3, [r7, #8]
 8007bfa:	68db      	ldr	r3, [r3, #12]
 8007bfc:	f000 fa3c 	bl	8008078 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	699a      	ldr	r2, [r3, #24]
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f022 020c 	bic.w	r2, r2, #12
 8007c0e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	6999      	ldr	r1, [r3, #24]
 8007c16:	68bb      	ldr	r3, [r7, #8]
 8007c18:	689a      	ldr	r2, [r3, #8]
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	430a      	orrs	r2, r1
 8007c20:	619a      	str	r2, [r3, #24]
 8007c22:	e05a      	b.n	8007cda <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2b04      	cmp	r3, #4
 8007c28:	d11c      	bne.n	8007c64 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	6818      	ldr	r0, [r3, #0]
 8007c2e:	68bb      	ldr	r3, [r7, #8]
 8007c30:	6819      	ldr	r1, [r3, #0]
 8007c32:	68bb      	ldr	r3, [r7, #8]
 8007c34:	685a      	ldr	r2, [r3, #4]
 8007c36:	68bb      	ldr	r3, [r7, #8]
 8007c38:	68db      	ldr	r3, [r3, #12]
 8007c3a:	f000 fac0 	bl	80081be <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	699a      	ldr	r2, [r3, #24]
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007c4c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	6999      	ldr	r1, [r3, #24]
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	689b      	ldr	r3, [r3, #8]
 8007c58:	021a      	lsls	r2, r3, #8
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	430a      	orrs	r2, r1
 8007c60:	619a      	str	r2, [r3, #24]
 8007c62:	e03a      	b.n	8007cda <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2b08      	cmp	r3, #8
 8007c68:	d11b      	bne.n	8007ca2 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	6818      	ldr	r0, [r3, #0]
 8007c6e:	68bb      	ldr	r3, [r7, #8]
 8007c70:	6819      	ldr	r1, [r3, #0]
 8007c72:	68bb      	ldr	r3, [r7, #8]
 8007c74:	685a      	ldr	r2, [r3, #4]
 8007c76:	68bb      	ldr	r3, [r7, #8]
 8007c78:	68db      	ldr	r3, [r3, #12]
 8007c7a:	f000 fb0d 	bl	8008298 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	69da      	ldr	r2, [r3, #28]
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f022 020c 	bic.w	r2, r2, #12
 8007c8c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	69d9      	ldr	r1, [r3, #28]
 8007c94:	68bb      	ldr	r3, [r7, #8]
 8007c96:	689a      	ldr	r2, [r3, #8]
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	430a      	orrs	r2, r1
 8007c9e:	61da      	str	r2, [r3, #28]
 8007ca0:	e01b      	b.n	8007cda <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	6818      	ldr	r0, [r3, #0]
 8007ca6:	68bb      	ldr	r3, [r7, #8]
 8007ca8:	6819      	ldr	r1, [r3, #0]
 8007caa:	68bb      	ldr	r3, [r7, #8]
 8007cac:	685a      	ldr	r2, [r3, #4]
 8007cae:	68bb      	ldr	r3, [r7, #8]
 8007cb0:	68db      	ldr	r3, [r3, #12]
 8007cb2:	f000 fb2d 	bl	8008310 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	69da      	ldr	r2, [r3, #28]
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007cc4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	69d9      	ldr	r1, [r3, #28]
 8007ccc:	68bb      	ldr	r3, [r7, #8]
 8007cce:	689b      	ldr	r3, [r3, #8]
 8007cd0:	021a      	lsls	r2, r3, #8
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	430a      	orrs	r2, r1
 8007cd8:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	2200      	movs	r2, #0
 8007cde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007ce2:	2300      	movs	r3, #0
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	3710      	adds	r7, #16
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	bd80      	pop	{r7, pc}

08007cec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b084      	sub	sp, #16
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
 8007cf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007cfc:	2b01      	cmp	r3, #1
 8007cfe:	d101      	bne.n	8007d04 <HAL_TIM_ConfigClockSource+0x18>
 8007d00:	2302      	movs	r3, #2
 8007d02:	e0b3      	b.n	8007e6c <HAL_TIM_ConfigClockSource+0x180>
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2201      	movs	r2, #1
 8007d08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2202      	movs	r2, #2
 8007d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	689b      	ldr	r3, [r3, #8]
 8007d1a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007d22:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007d2a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	68fa      	ldr	r2, [r7, #12]
 8007d32:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d3c:	d03e      	beq.n	8007dbc <HAL_TIM_ConfigClockSource+0xd0>
 8007d3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d42:	f200 8087 	bhi.w	8007e54 <HAL_TIM_ConfigClockSource+0x168>
 8007d46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d4a:	f000 8085 	beq.w	8007e58 <HAL_TIM_ConfigClockSource+0x16c>
 8007d4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d52:	d87f      	bhi.n	8007e54 <HAL_TIM_ConfigClockSource+0x168>
 8007d54:	2b70      	cmp	r3, #112	; 0x70
 8007d56:	d01a      	beq.n	8007d8e <HAL_TIM_ConfigClockSource+0xa2>
 8007d58:	2b70      	cmp	r3, #112	; 0x70
 8007d5a:	d87b      	bhi.n	8007e54 <HAL_TIM_ConfigClockSource+0x168>
 8007d5c:	2b60      	cmp	r3, #96	; 0x60
 8007d5e:	d050      	beq.n	8007e02 <HAL_TIM_ConfigClockSource+0x116>
 8007d60:	2b60      	cmp	r3, #96	; 0x60
 8007d62:	d877      	bhi.n	8007e54 <HAL_TIM_ConfigClockSource+0x168>
 8007d64:	2b50      	cmp	r3, #80	; 0x50
 8007d66:	d03c      	beq.n	8007de2 <HAL_TIM_ConfigClockSource+0xf6>
 8007d68:	2b50      	cmp	r3, #80	; 0x50
 8007d6a:	d873      	bhi.n	8007e54 <HAL_TIM_ConfigClockSource+0x168>
 8007d6c:	2b40      	cmp	r3, #64	; 0x40
 8007d6e:	d058      	beq.n	8007e22 <HAL_TIM_ConfigClockSource+0x136>
 8007d70:	2b40      	cmp	r3, #64	; 0x40
 8007d72:	d86f      	bhi.n	8007e54 <HAL_TIM_ConfigClockSource+0x168>
 8007d74:	2b30      	cmp	r3, #48	; 0x30
 8007d76:	d064      	beq.n	8007e42 <HAL_TIM_ConfigClockSource+0x156>
 8007d78:	2b30      	cmp	r3, #48	; 0x30
 8007d7a:	d86b      	bhi.n	8007e54 <HAL_TIM_ConfigClockSource+0x168>
 8007d7c:	2b20      	cmp	r3, #32
 8007d7e:	d060      	beq.n	8007e42 <HAL_TIM_ConfigClockSource+0x156>
 8007d80:	2b20      	cmp	r3, #32
 8007d82:	d867      	bhi.n	8007e54 <HAL_TIM_ConfigClockSource+0x168>
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d05c      	beq.n	8007e42 <HAL_TIM_ConfigClockSource+0x156>
 8007d88:	2b10      	cmp	r3, #16
 8007d8a:	d05a      	beq.n	8007e42 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8007d8c:	e062      	b.n	8007e54 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6818      	ldr	r0, [r3, #0]
 8007d92:	683b      	ldr	r3, [r7, #0]
 8007d94:	6899      	ldr	r1, [r3, #8]
 8007d96:	683b      	ldr	r3, [r7, #0]
 8007d98:	685a      	ldr	r2, [r3, #4]
 8007d9a:	683b      	ldr	r3, [r7, #0]
 8007d9c:	68db      	ldr	r3, [r3, #12]
 8007d9e:	f000 fb0f 	bl	80083c0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	689b      	ldr	r3, [r3, #8]
 8007da8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007db0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	68fa      	ldr	r2, [r7, #12]
 8007db8:	609a      	str	r2, [r3, #8]
      break;
 8007dba:	e04e      	b.n	8007e5a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	6818      	ldr	r0, [r3, #0]
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	6899      	ldr	r1, [r3, #8]
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	685a      	ldr	r2, [r3, #4]
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	68db      	ldr	r3, [r3, #12]
 8007dcc:	f000 faf8 	bl	80083c0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	689a      	ldr	r2, [r3, #8]
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007dde:	609a      	str	r2, [r3, #8]
      break;
 8007de0:	e03b      	b.n	8007e5a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6818      	ldr	r0, [r3, #0]
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	6859      	ldr	r1, [r3, #4]
 8007dea:	683b      	ldr	r3, [r7, #0]
 8007dec:	68db      	ldr	r3, [r3, #12]
 8007dee:	461a      	mov	r2, r3
 8007df0:	f000 f9b6 	bl	8008160 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	2150      	movs	r1, #80	; 0x50
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	f000 fac5 	bl	800838a <TIM_ITRx_SetConfig>
      break;
 8007e00:	e02b      	b.n	8007e5a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6818      	ldr	r0, [r3, #0]
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	6859      	ldr	r1, [r3, #4]
 8007e0a:	683b      	ldr	r3, [r7, #0]
 8007e0c:	68db      	ldr	r3, [r3, #12]
 8007e0e:	461a      	mov	r2, r3
 8007e10:	f000 fa12 	bl	8008238 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	2160      	movs	r1, #96	; 0x60
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	f000 fab5 	bl	800838a <TIM_ITRx_SetConfig>
      break;
 8007e20:	e01b      	b.n	8007e5a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6818      	ldr	r0, [r3, #0]
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	6859      	ldr	r1, [r3, #4]
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	68db      	ldr	r3, [r3, #12]
 8007e2e:	461a      	mov	r2, r3
 8007e30:	f000 f996 	bl	8008160 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	2140      	movs	r1, #64	; 0x40
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	f000 faa5 	bl	800838a <TIM_ITRx_SetConfig>
      break;
 8007e40:	e00b      	b.n	8007e5a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681a      	ldr	r2, [r3, #0]
 8007e46:	683b      	ldr	r3, [r7, #0]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	4619      	mov	r1, r3
 8007e4c:	4610      	mov	r0, r2
 8007e4e:	f000 fa9c 	bl	800838a <TIM_ITRx_SetConfig>
        break;
 8007e52:	e002      	b.n	8007e5a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007e54:	bf00      	nop
 8007e56:	e000      	b.n	8007e5a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007e58:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2201      	movs	r2, #1
 8007e5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	2200      	movs	r2, #0
 8007e66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007e6a:	2300      	movs	r3, #0
}
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	3710      	adds	r7, #16
 8007e70:	46bd      	mov	sp, r7
 8007e72:	bd80      	pop	{r7, pc}

08007e74 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007e74:	b480      	push	{r7}
 8007e76:	b085      	sub	sp, #20
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
 8007e7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007e7e:	2300      	movs	r3, #0
 8007e80:	60fb      	str	r3, [r7, #12]
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	2b0c      	cmp	r3, #12
 8007e86:	d831      	bhi.n	8007eec <HAL_TIM_ReadCapturedValue+0x78>
 8007e88:	a201      	add	r2, pc, #4	; (adr r2, 8007e90 <HAL_TIM_ReadCapturedValue+0x1c>)
 8007e8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e8e:	bf00      	nop
 8007e90:	08007ec5 	.word	0x08007ec5
 8007e94:	08007eed 	.word	0x08007eed
 8007e98:	08007eed 	.word	0x08007eed
 8007e9c:	08007eed 	.word	0x08007eed
 8007ea0:	08007ecf 	.word	0x08007ecf
 8007ea4:	08007eed 	.word	0x08007eed
 8007ea8:	08007eed 	.word	0x08007eed
 8007eac:	08007eed 	.word	0x08007eed
 8007eb0:	08007ed9 	.word	0x08007ed9
 8007eb4:	08007eed 	.word	0x08007eed
 8007eb8:	08007eed 	.word	0x08007eed
 8007ebc:	08007eed 	.word	0x08007eed
 8007ec0:	08007ee3 	.word	0x08007ee3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007eca:	60fb      	str	r3, [r7, #12]

      break;
 8007ecc:	e00f      	b.n	8007eee <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ed4:	60fb      	str	r3, [r7, #12]

      break;
 8007ed6:	e00a      	b.n	8007eee <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ede:	60fb      	str	r3, [r7, #12]

      break;
 8007ee0:	e005      	b.n	8007eee <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ee8:	60fb      	str	r3, [r7, #12]

      break;
 8007eea:	e000      	b.n	8007eee <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007eec:	bf00      	nop
  }

  return tmpreg;
 8007eee:	68fb      	ldr	r3, [r7, #12]
}
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	3714      	adds	r7, #20
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efa:	4770      	bx	lr

08007efc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007efc:	b480      	push	{r7}
 8007efe:	b083      	sub	sp, #12
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007f04:	bf00      	nop
 8007f06:	370c      	adds	r7, #12
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0e:	4770      	bx	lr

08007f10 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007f10:	b480      	push	{r7}
 8007f12:	b083      	sub	sp, #12
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007f18:	bf00      	nop
 8007f1a:	370c      	adds	r7, #12
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f22:	4770      	bx	lr

08007f24 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007f24:	b480      	push	{r7}
 8007f26:	b083      	sub	sp, #12
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007f2c:	bf00      	nop
 8007f2e:	370c      	adds	r7, #12
 8007f30:	46bd      	mov	sp, r7
 8007f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f36:	4770      	bx	lr

08007f38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007f38:	b480      	push	{r7}
 8007f3a:	b085      	sub	sp, #20
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
 8007f40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	4a40      	ldr	r2, [pc, #256]	; (800804c <TIM_Base_SetConfig+0x114>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d013      	beq.n	8007f78 <TIM_Base_SetConfig+0x40>
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f56:	d00f      	beq.n	8007f78 <TIM_Base_SetConfig+0x40>
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	4a3d      	ldr	r2, [pc, #244]	; (8008050 <TIM_Base_SetConfig+0x118>)
 8007f5c:	4293      	cmp	r3, r2
 8007f5e:	d00b      	beq.n	8007f78 <TIM_Base_SetConfig+0x40>
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	4a3c      	ldr	r2, [pc, #240]	; (8008054 <TIM_Base_SetConfig+0x11c>)
 8007f64:	4293      	cmp	r3, r2
 8007f66:	d007      	beq.n	8007f78 <TIM_Base_SetConfig+0x40>
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	4a3b      	ldr	r2, [pc, #236]	; (8008058 <TIM_Base_SetConfig+0x120>)
 8007f6c:	4293      	cmp	r3, r2
 8007f6e:	d003      	beq.n	8007f78 <TIM_Base_SetConfig+0x40>
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	4a3a      	ldr	r2, [pc, #232]	; (800805c <TIM_Base_SetConfig+0x124>)
 8007f74:	4293      	cmp	r3, r2
 8007f76:	d108      	bne.n	8007f8a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	685b      	ldr	r3, [r3, #4]
 8007f84:	68fa      	ldr	r2, [r7, #12]
 8007f86:	4313      	orrs	r3, r2
 8007f88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	4a2f      	ldr	r2, [pc, #188]	; (800804c <TIM_Base_SetConfig+0x114>)
 8007f8e:	4293      	cmp	r3, r2
 8007f90:	d02b      	beq.n	8007fea <TIM_Base_SetConfig+0xb2>
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f98:	d027      	beq.n	8007fea <TIM_Base_SetConfig+0xb2>
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	4a2c      	ldr	r2, [pc, #176]	; (8008050 <TIM_Base_SetConfig+0x118>)
 8007f9e:	4293      	cmp	r3, r2
 8007fa0:	d023      	beq.n	8007fea <TIM_Base_SetConfig+0xb2>
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	4a2b      	ldr	r2, [pc, #172]	; (8008054 <TIM_Base_SetConfig+0x11c>)
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	d01f      	beq.n	8007fea <TIM_Base_SetConfig+0xb2>
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	4a2a      	ldr	r2, [pc, #168]	; (8008058 <TIM_Base_SetConfig+0x120>)
 8007fae:	4293      	cmp	r3, r2
 8007fb0:	d01b      	beq.n	8007fea <TIM_Base_SetConfig+0xb2>
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	4a29      	ldr	r2, [pc, #164]	; (800805c <TIM_Base_SetConfig+0x124>)
 8007fb6:	4293      	cmp	r3, r2
 8007fb8:	d017      	beq.n	8007fea <TIM_Base_SetConfig+0xb2>
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	4a28      	ldr	r2, [pc, #160]	; (8008060 <TIM_Base_SetConfig+0x128>)
 8007fbe:	4293      	cmp	r3, r2
 8007fc0:	d013      	beq.n	8007fea <TIM_Base_SetConfig+0xb2>
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	4a27      	ldr	r2, [pc, #156]	; (8008064 <TIM_Base_SetConfig+0x12c>)
 8007fc6:	4293      	cmp	r3, r2
 8007fc8:	d00f      	beq.n	8007fea <TIM_Base_SetConfig+0xb2>
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	4a26      	ldr	r2, [pc, #152]	; (8008068 <TIM_Base_SetConfig+0x130>)
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d00b      	beq.n	8007fea <TIM_Base_SetConfig+0xb2>
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	4a25      	ldr	r2, [pc, #148]	; (800806c <TIM_Base_SetConfig+0x134>)
 8007fd6:	4293      	cmp	r3, r2
 8007fd8:	d007      	beq.n	8007fea <TIM_Base_SetConfig+0xb2>
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	4a24      	ldr	r2, [pc, #144]	; (8008070 <TIM_Base_SetConfig+0x138>)
 8007fde:	4293      	cmp	r3, r2
 8007fe0:	d003      	beq.n	8007fea <TIM_Base_SetConfig+0xb2>
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	4a23      	ldr	r2, [pc, #140]	; (8008074 <TIM_Base_SetConfig+0x13c>)
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d108      	bne.n	8007ffc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ff0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	68db      	ldr	r3, [r3, #12]
 8007ff6:	68fa      	ldr	r2, [r7, #12]
 8007ff8:	4313      	orrs	r3, r2
 8007ffa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	695b      	ldr	r3, [r3, #20]
 8008006:	4313      	orrs	r3, r2
 8008008:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	68fa      	ldr	r2, [r7, #12]
 800800e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	689a      	ldr	r2, [r3, #8]
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	681a      	ldr	r2, [r3, #0]
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	4a0a      	ldr	r2, [pc, #40]	; (800804c <TIM_Base_SetConfig+0x114>)
 8008024:	4293      	cmp	r3, r2
 8008026:	d003      	beq.n	8008030 <TIM_Base_SetConfig+0xf8>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	4a0c      	ldr	r2, [pc, #48]	; (800805c <TIM_Base_SetConfig+0x124>)
 800802c:	4293      	cmp	r3, r2
 800802e:	d103      	bne.n	8008038 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008030:	683b      	ldr	r3, [r7, #0]
 8008032:	691a      	ldr	r2, [r3, #16]
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2201      	movs	r2, #1
 800803c:	615a      	str	r2, [r3, #20]
}
 800803e:	bf00      	nop
 8008040:	3714      	adds	r7, #20
 8008042:	46bd      	mov	sp, r7
 8008044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008048:	4770      	bx	lr
 800804a:	bf00      	nop
 800804c:	40010000 	.word	0x40010000
 8008050:	40000400 	.word	0x40000400
 8008054:	40000800 	.word	0x40000800
 8008058:	40000c00 	.word	0x40000c00
 800805c:	40010400 	.word	0x40010400
 8008060:	40014000 	.word	0x40014000
 8008064:	40014400 	.word	0x40014400
 8008068:	40014800 	.word	0x40014800
 800806c:	40001800 	.word	0x40001800
 8008070:	40001c00 	.word	0x40001c00
 8008074:	40002000 	.word	0x40002000

08008078 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008078:	b480      	push	{r7}
 800807a:	b087      	sub	sp, #28
 800807c:	af00      	add	r7, sp, #0
 800807e:	60f8      	str	r0, [r7, #12]
 8008080:	60b9      	str	r1, [r7, #8]
 8008082:	607a      	str	r2, [r7, #4]
 8008084:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	6a1b      	ldr	r3, [r3, #32]
 800808a:	f023 0201 	bic.w	r2, r3, #1
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	699b      	ldr	r3, [r3, #24]
 8008096:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	6a1b      	ldr	r3, [r3, #32]
 800809c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	4a28      	ldr	r2, [pc, #160]	; (8008144 <TIM_TI1_SetConfig+0xcc>)
 80080a2:	4293      	cmp	r3, r2
 80080a4:	d01b      	beq.n	80080de <TIM_TI1_SetConfig+0x66>
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80080ac:	d017      	beq.n	80080de <TIM_TI1_SetConfig+0x66>
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	4a25      	ldr	r2, [pc, #148]	; (8008148 <TIM_TI1_SetConfig+0xd0>)
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d013      	beq.n	80080de <TIM_TI1_SetConfig+0x66>
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	4a24      	ldr	r2, [pc, #144]	; (800814c <TIM_TI1_SetConfig+0xd4>)
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d00f      	beq.n	80080de <TIM_TI1_SetConfig+0x66>
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	4a23      	ldr	r2, [pc, #140]	; (8008150 <TIM_TI1_SetConfig+0xd8>)
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d00b      	beq.n	80080de <TIM_TI1_SetConfig+0x66>
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	4a22      	ldr	r2, [pc, #136]	; (8008154 <TIM_TI1_SetConfig+0xdc>)
 80080ca:	4293      	cmp	r3, r2
 80080cc:	d007      	beq.n	80080de <TIM_TI1_SetConfig+0x66>
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	4a21      	ldr	r2, [pc, #132]	; (8008158 <TIM_TI1_SetConfig+0xe0>)
 80080d2:	4293      	cmp	r3, r2
 80080d4:	d003      	beq.n	80080de <TIM_TI1_SetConfig+0x66>
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	4a20      	ldr	r2, [pc, #128]	; (800815c <TIM_TI1_SetConfig+0xe4>)
 80080da:	4293      	cmp	r3, r2
 80080dc:	d101      	bne.n	80080e2 <TIM_TI1_SetConfig+0x6a>
 80080de:	2301      	movs	r3, #1
 80080e0:	e000      	b.n	80080e4 <TIM_TI1_SetConfig+0x6c>
 80080e2:	2300      	movs	r3, #0
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d008      	beq.n	80080fa <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80080e8:	697b      	ldr	r3, [r7, #20]
 80080ea:	f023 0303 	bic.w	r3, r3, #3
 80080ee:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80080f0:	697a      	ldr	r2, [r7, #20]
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	4313      	orrs	r3, r2
 80080f6:	617b      	str	r3, [r7, #20]
 80080f8:	e003      	b.n	8008102 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80080fa:	697b      	ldr	r3, [r7, #20]
 80080fc:	f043 0301 	orr.w	r3, r3, #1
 8008100:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008102:	697b      	ldr	r3, [r7, #20]
 8008104:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008108:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800810a:	683b      	ldr	r3, [r7, #0]
 800810c:	011b      	lsls	r3, r3, #4
 800810e:	b2db      	uxtb	r3, r3
 8008110:	697a      	ldr	r2, [r7, #20]
 8008112:	4313      	orrs	r3, r2
 8008114:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008116:	693b      	ldr	r3, [r7, #16]
 8008118:	f023 030a 	bic.w	r3, r3, #10
 800811c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800811e:	68bb      	ldr	r3, [r7, #8]
 8008120:	f003 030a 	and.w	r3, r3, #10
 8008124:	693a      	ldr	r2, [r7, #16]
 8008126:	4313      	orrs	r3, r2
 8008128:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	697a      	ldr	r2, [r7, #20]
 800812e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	693a      	ldr	r2, [r7, #16]
 8008134:	621a      	str	r2, [r3, #32]
}
 8008136:	bf00      	nop
 8008138:	371c      	adds	r7, #28
 800813a:	46bd      	mov	sp, r7
 800813c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008140:	4770      	bx	lr
 8008142:	bf00      	nop
 8008144:	40010000 	.word	0x40010000
 8008148:	40000400 	.word	0x40000400
 800814c:	40000800 	.word	0x40000800
 8008150:	40000c00 	.word	0x40000c00
 8008154:	40010400 	.word	0x40010400
 8008158:	40014000 	.word	0x40014000
 800815c:	40001800 	.word	0x40001800

08008160 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008160:	b480      	push	{r7}
 8008162:	b087      	sub	sp, #28
 8008164:	af00      	add	r7, sp, #0
 8008166:	60f8      	str	r0, [r7, #12]
 8008168:	60b9      	str	r1, [r7, #8]
 800816a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	6a1b      	ldr	r3, [r3, #32]
 8008170:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	6a1b      	ldr	r3, [r3, #32]
 8008176:	f023 0201 	bic.w	r2, r3, #1
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	699b      	ldr	r3, [r3, #24]
 8008182:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008184:	693b      	ldr	r3, [r7, #16]
 8008186:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800818a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	011b      	lsls	r3, r3, #4
 8008190:	693a      	ldr	r2, [r7, #16]
 8008192:	4313      	orrs	r3, r2
 8008194:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008196:	697b      	ldr	r3, [r7, #20]
 8008198:	f023 030a 	bic.w	r3, r3, #10
 800819c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800819e:	697a      	ldr	r2, [r7, #20]
 80081a0:	68bb      	ldr	r3, [r7, #8]
 80081a2:	4313      	orrs	r3, r2
 80081a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	693a      	ldr	r2, [r7, #16]
 80081aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	697a      	ldr	r2, [r7, #20]
 80081b0:	621a      	str	r2, [r3, #32]
}
 80081b2:	bf00      	nop
 80081b4:	371c      	adds	r7, #28
 80081b6:	46bd      	mov	sp, r7
 80081b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081bc:	4770      	bx	lr

080081be <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80081be:	b480      	push	{r7}
 80081c0:	b087      	sub	sp, #28
 80081c2:	af00      	add	r7, sp, #0
 80081c4:	60f8      	str	r0, [r7, #12]
 80081c6:	60b9      	str	r1, [r7, #8]
 80081c8:	607a      	str	r2, [r7, #4]
 80081ca:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	6a1b      	ldr	r3, [r3, #32]
 80081d0:	f023 0210 	bic.w	r2, r3, #16
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	699b      	ldr	r3, [r3, #24]
 80081dc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	6a1b      	ldr	r3, [r3, #32]
 80081e2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80081e4:	697b      	ldr	r3, [r7, #20]
 80081e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80081ea:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	021b      	lsls	r3, r3, #8
 80081f0:	697a      	ldr	r2, [r7, #20]
 80081f2:	4313      	orrs	r3, r2
 80081f4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80081f6:	697b      	ldr	r3, [r7, #20]
 80081f8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80081fc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	031b      	lsls	r3, r3, #12
 8008202:	b29b      	uxth	r3, r3
 8008204:	697a      	ldr	r2, [r7, #20]
 8008206:	4313      	orrs	r3, r2
 8008208:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800820a:	693b      	ldr	r3, [r7, #16]
 800820c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008210:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008212:	68bb      	ldr	r3, [r7, #8]
 8008214:	011b      	lsls	r3, r3, #4
 8008216:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800821a:	693a      	ldr	r2, [r7, #16]
 800821c:	4313      	orrs	r3, r2
 800821e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	697a      	ldr	r2, [r7, #20]
 8008224:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	693a      	ldr	r2, [r7, #16]
 800822a:	621a      	str	r2, [r3, #32]
}
 800822c:	bf00      	nop
 800822e:	371c      	adds	r7, #28
 8008230:	46bd      	mov	sp, r7
 8008232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008236:	4770      	bx	lr

08008238 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008238:	b480      	push	{r7}
 800823a:	b087      	sub	sp, #28
 800823c:	af00      	add	r7, sp, #0
 800823e:	60f8      	str	r0, [r7, #12]
 8008240:	60b9      	str	r1, [r7, #8]
 8008242:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	6a1b      	ldr	r3, [r3, #32]
 8008248:	f023 0210 	bic.w	r2, r3, #16
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	699b      	ldr	r3, [r3, #24]
 8008254:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	6a1b      	ldr	r3, [r3, #32]
 800825a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800825c:	697b      	ldr	r3, [r7, #20]
 800825e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008262:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	031b      	lsls	r3, r3, #12
 8008268:	697a      	ldr	r2, [r7, #20]
 800826a:	4313      	orrs	r3, r2
 800826c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800826e:	693b      	ldr	r3, [r7, #16]
 8008270:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008274:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008276:	68bb      	ldr	r3, [r7, #8]
 8008278:	011b      	lsls	r3, r3, #4
 800827a:	693a      	ldr	r2, [r7, #16]
 800827c:	4313      	orrs	r3, r2
 800827e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	697a      	ldr	r2, [r7, #20]
 8008284:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	693a      	ldr	r2, [r7, #16]
 800828a:	621a      	str	r2, [r3, #32]
}
 800828c:	bf00      	nop
 800828e:	371c      	adds	r7, #28
 8008290:	46bd      	mov	sp, r7
 8008292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008296:	4770      	bx	lr

08008298 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008298:	b480      	push	{r7}
 800829a:	b087      	sub	sp, #28
 800829c:	af00      	add	r7, sp, #0
 800829e:	60f8      	str	r0, [r7, #12]
 80082a0:	60b9      	str	r1, [r7, #8]
 80082a2:	607a      	str	r2, [r7, #4]
 80082a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	6a1b      	ldr	r3, [r3, #32]
 80082aa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	69db      	ldr	r3, [r3, #28]
 80082b6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	6a1b      	ldr	r3, [r3, #32]
 80082bc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80082be:	697b      	ldr	r3, [r7, #20]
 80082c0:	f023 0303 	bic.w	r3, r3, #3
 80082c4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80082c6:	697a      	ldr	r2, [r7, #20]
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	4313      	orrs	r3, r2
 80082cc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80082ce:	697b      	ldr	r3, [r7, #20]
 80082d0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80082d4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	011b      	lsls	r3, r3, #4
 80082da:	b2db      	uxtb	r3, r3
 80082dc:	697a      	ldr	r2, [r7, #20]
 80082de:	4313      	orrs	r3, r2
 80082e0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80082e2:	693b      	ldr	r3, [r7, #16]
 80082e4:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80082e8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	021b      	lsls	r3, r3, #8
 80082ee:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80082f2:	693a      	ldr	r2, [r7, #16]
 80082f4:	4313      	orrs	r3, r2
 80082f6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	697a      	ldr	r2, [r7, #20]
 80082fc:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	693a      	ldr	r2, [r7, #16]
 8008302:	621a      	str	r2, [r3, #32]
}
 8008304:	bf00      	nop
 8008306:	371c      	adds	r7, #28
 8008308:	46bd      	mov	sp, r7
 800830a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830e:	4770      	bx	lr

08008310 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008310:	b480      	push	{r7}
 8008312:	b087      	sub	sp, #28
 8008314:	af00      	add	r7, sp, #0
 8008316:	60f8      	str	r0, [r7, #12]
 8008318:	60b9      	str	r1, [r7, #8]
 800831a:	607a      	str	r2, [r7, #4]
 800831c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	6a1b      	ldr	r3, [r3, #32]
 8008322:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	69db      	ldr	r3, [r3, #28]
 800832e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	6a1b      	ldr	r3, [r3, #32]
 8008334:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008336:	697b      	ldr	r3, [r7, #20]
 8008338:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800833c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	021b      	lsls	r3, r3, #8
 8008342:	697a      	ldr	r2, [r7, #20]
 8008344:	4313      	orrs	r3, r2
 8008346:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008348:	697b      	ldr	r3, [r7, #20]
 800834a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800834e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008350:	683b      	ldr	r3, [r7, #0]
 8008352:	031b      	lsls	r3, r3, #12
 8008354:	b29b      	uxth	r3, r3
 8008356:	697a      	ldr	r2, [r7, #20]
 8008358:	4313      	orrs	r3, r2
 800835a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800835c:	693b      	ldr	r3, [r7, #16]
 800835e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8008362:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008364:	68bb      	ldr	r3, [r7, #8]
 8008366:	031b      	lsls	r3, r3, #12
 8008368:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800836c:	693a      	ldr	r2, [r7, #16]
 800836e:	4313      	orrs	r3, r2
 8008370:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	697a      	ldr	r2, [r7, #20]
 8008376:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	693a      	ldr	r2, [r7, #16]
 800837c:	621a      	str	r2, [r3, #32]
}
 800837e:	bf00      	nop
 8008380:	371c      	adds	r7, #28
 8008382:	46bd      	mov	sp, r7
 8008384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008388:	4770      	bx	lr

0800838a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800838a:	b480      	push	{r7}
 800838c:	b085      	sub	sp, #20
 800838e:	af00      	add	r7, sp, #0
 8008390:	6078      	str	r0, [r7, #4]
 8008392:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	689b      	ldr	r3, [r3, #8]
 8008398:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80083a2:	683a      	ldr	r2, [r7, #0]
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	4313      	orrs	r3, r2
 80083a8:	f043 0307 	orr.w	r3, r3, #7
 80083ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	68fa      	ldr	r2, [r7, #12]
 80083b2:	609a      	str	r2, [r3, #8]
}
 80083b4:	bf00      	nop
 80083b6:	3714      	adds	r7, #20
 80083b8:	46bd      	mov	sp, r7
 80083ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083be:	4770      	bx	lr

080083c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80083c0:	b480      	push	{r7}
 80083c2:	b087      	sub	sp, #28
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	60f8      	str	r0, [r7, #12]
 80083c8:	60b9      	str	r1, [r7, #8]
 80083ca:	607a      	str	r2, [r7, #4]
 80083cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	689b      	ldr	r3, [r3, #8]
 80083d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80083d4:	697b      	ldr	r3, [r7, #20]
 80083d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80083da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80083dc:	683b      	ldr	r3, [r7, #0]
 80083de:	021a      	lsls	r2, r3, #8
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	431a      	orrs	r2, r3
 80083e4:	68bb      	ldr	r3, [r7, #8]
 80083e6:	4313      	orrs	r3, r2
 80083e8:	697a      	ldr	r2, [r7, #20]
 80083ea:	4313      	orrs	r3, r2
 80083ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	697a      	ldr	r2, [r7, #20]
 80083f2:	609a      	str	r2, [r3, #8]
}
 80083f4:	bf00      	nop
 80083f6:	371c      	adds	r7, #28
 80083f8:	46bd      	mov	sp, r7
 80083fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fe:	4770      	bx	lr

08008400 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008400:	b480      	push	{r7}
 8008402:	b087      	sub	sp, #28
 8008404:	af00      	add	r7, sp, #0
 8008406:	60f8      	str	r0, [r7, #12]
 8008408:	60b9      	str	r1, [r7, #8]
 800840a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800840c:	68bb      	ldr	r3, [r7, #8]
 800840e:	f003 031f 	and.w	r3, r3, #31
 8008412:	2201      	movs	r2, #1
 8008414:	fa02 f303 	lsl.w	r3, r2, r3
 8008418:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	6a1a      	ldr	r2, [r3, #32]
 800841e:	697b      	ldr	r3, [r7, #20]
 8008420:	43db      	mvns	r3, r3
 8008422:	401a      	ands	r2, r3
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	6a1a      	ldr	r2, [r3, #32]
 800842c:	68bb      	ldr	r3, [r7, #8]
 800842e:	f003 031f 	and.w	r3, r3, #31
 8008432:	6879      	ldr	r1, [r7, #4]
 8008434:	fa01 f303 	lsl.w	r3, r1, r3
 8008438:	431a      	orrs	r2, r3
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	621a      	str	r2, [r3, #32]
}
 800843e:	bf00      	nop
 8008440:	371c      	adds	r7, #28
 8008442:	46bd      	mov	sp, r7
 8008444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008448:	4770      	bx	lr
	...

0800844c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800844c:	b480      	push	{r7}
 800844e:	b085      	sub	sp, #20
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
 8008454:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800845c:	2b01      	cmp	r3, #1
 800845e:	d101      	bne.n	8008464 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008460:	2302      	movs	r3, #2
 8008462:	e05a      	b.n	800851a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2201      	movs	r2, #1
 8008468:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	2202      	movs	r2, #2
 8008470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	685b      	ldr	r3, [r3, #4]
 800847a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	689b      	ldr	r3, [r3, #8]
 8008482:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800848a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800848c:	683b      	ldr	r3, [r7, #0]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	68fa      	ldr	r2, [r7, #12]
 8008492:	4313      	orrs	r3, r2
 8008494:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	68fa      	ldr	r2, [r7, #12]
 800849c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	4a21      	ldr	r2, [pc, #132]	; (8008528 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80084a4:	4293      	cmp	r3, r2
 80084a6:	d022      	beq.n	80084ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80084b0:	d01d      	beq.n	80084ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	4a1d      	ldr	r2, [pc, #116]	; (800852c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80084b8:	4293      	cmp	r3, r2
 80084ba:	d018      	beq.n	80084ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	4a1b      	ldr	r2, [pc, #108]	; (8008530 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80084c2:	4293      	cmp	r3, r2
 80084c4:	d013      	beq.n	80084ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	4a1a      	ldr	r2, [pc, #104]	; (8008534 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80084cc:	4293      	cmp	r3, r2
 80084ce:	d00e      	beq.n	80084ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	4a18      	ldr	r2, [pc, #96]	; (8008538 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80084d6:	4293      	cmp	r3, r2
 80084d8:	d009      	beq.n	80084ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	4a17      	ldr	r2, [pc, #92]	; (800853c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80084e0:	4293      	cmp	r3, r2
 80084e2:	d004      	beq.n	80084ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	4a15      	ldr	r2, [pc, #84]	; (8008540 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80084ea:	4293      	cmp	r3, r2
 80084ec:	d10c      	bne.n	8008508 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80084ee:	68bb      	ldr	r3, [r7, #8]
 80084f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80084f4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	685b      	ldr	r3, [r3, #4]
 80084fa:	68ba      	ldr	r2, [r7, #8]
 80084fc:	4313      	orrs	r3, r2
 80084fe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	68ba      	ldr	r2, [r7, #8]
 8008506:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2201      	movs	r2, #1
 800850c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	2200      	movs	r2, #0
 8008514:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008518:	2300      	movs	r3, #0
}
 800851a:	4618      	mov	r0, r3
 800851c:	3714      	adds	r7, #20
 800851e:	46bd      	mov	sp, r7
 8008520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008524:	4770      	bx	lr
 8008526:	bf00      	nop
 8008528:	40010000 	.word	0x40010000
 800852c:	40000400 	.word	0x40000400
 8008530:	40000800 	.word	0x40000800
 8008534:	40000c00 	.word	0x40000c00
 8008538:	40010400 	.word	0x40010400
 800853c:	40014000 	.word	0x40014000
 8008540:	40001800 	.word	0x40001800

08008544 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008544:	b480      	push	{r7}
 8008546:	b083      	sub	sp, #12
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800854c:	bf00      	nop
 800854e:	370c      	adds	r7, #12
 8008550:	46bd      	mov	sp, r7
 8008552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008556:	4770      	bx	lr

08008558 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008558:	b480      	push	{r7}
 800855a:	b083      	sub	sp, #12
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008560:	bf00      	nop
 8008562:	370c      	adds	r7, #12
 8008564:	46bd      	mov	sp, r7
 8008566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856a:	4770      	bx	lr

0800856c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b082      	sub	sp, #8
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d101      	bne.n	800857e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800857a:	2301      	movs	r3, #1
 800857c:	e03f      	b.n	80085fe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008584:	b2db      	uxtb	r3, r3
 8008586:	2b00      	cmp	r3, #0
 8008588:	d106      	bne.n	8008598 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	2200      	movs	r2, #0
 800858e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008592:	6878      	ldr	r0, [r7, #4]
 8008594:	f7fb fde8 	bl	8004168 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2224      	movs	r2, #36	; 0x24
 800859c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	68da      	ldr	r2, [r3, #12]
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80085ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80085b0:	6878      	ldr	r0, [r7, #4]
 80085b2:	f000 fcfd 	bl	8008fb0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	691a      	ldr	r2, [r3, #16]
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80085c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	695a      	ldr	r2, [r3, #20]
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80085d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	68da      	ldr	r2, [r3, #12]
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80085e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2200      	movs	r2, #0
 80085ea:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2220      	movs	r2, #32
 80085f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2220      	movs	r2, #32
 80085f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80085fc:	2300      	movs	r3, #0
}
 80085fe:	4618      	mov	r0, r3
 8008600:	3708      	adds	r7, #8
 8008602:	46bd      	mov	sp, r7
 8008604:	bd80      	pop	{r7, pc}

08008606 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008606:	b580      	push	{r7, lr}
 8008608:	b084      	sub	sp, #16
 800860a:	af00      	add	r7, sp, #0
 800860c:	60f8      	str	r0, [r7, #12]
 800860e:	60b9      	str	r1, [r7, #8]
 8008610:	4613      	mov	r3, r2
 8008612:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800861a:	b2db      	uxtb	r3, r3
 800861c:	2b20      	cmp	r3, #32
 800861e:	d11d      	bne.n	800865c <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d002      	beq.n	800862c <HAL_UART_Receive_DMA+0x26>
 8008626:	88fb      	ldrh	r3, [r7, #6]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d101      	bne.n	8008630 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800862c:	2301      	movs	r3, #1
 800862e:	e016      	b.n	800865e <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008636:	2b01      	cmp	r3, #1
 8008638:	d101      	bne.n	800863e <HAL_UART_Receive_DMA+0x38>
 800863a:	2302      	movs	r3, #2
 800863c:	e00f      	b.n	800865e <HAL_UART_Receive_DMA+0x58>
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	2201      	movs	r2, #1
 8008642:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	2200      	movs	r2, #0
 800864a:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 800864c:	88fb      	ldrh	r3, [r7, #6]
 800864e:	461a      	mov	r2, r3
 8008650:	68b9      	ldr	r1, [r7, #8]
 8008652:	68f8      	ldr	r0, [r7, #12]
 8008654:	f000 faf2 	bl	8008c3c <UART_Start_Receive_DMA>
 8008658:	4603      	mov	r3, r0
 800865a:	e000      	b.n	800865e <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800865c:	2302      	movs	r3, #2
  }
}
 800865e:	4618      	mov	r0, r3
 8008660:	3710      	adds	r7, #16
 8008662:	46bd      	mov	sp, r7
 8008664:	bd80      	pop	{r7, pc}

08008666 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8008666:	b580      	push	{r7, lr}
 8008668:	b084      	sub	sp, #16
 800866a:	af00      	add	r7, sp, #0
 800866c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800866e:	2300      	movs	r3, #0
 8008670:	60fb      	str	r3, [r7, #12]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	695b      	ldr	r3, [r3, #20]
 8008678:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800867c:	2b80      	cmp	r3, #128	; 0x80
 800867e:	bf0c      	ite	eq
 8008680:	2301      	moveq	r3, #1
 8008682:	2300      	movne	r3, #0
 8008684:	b2db      	uxtb	r3, r3
 8008686:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800868e:	b2db      	uxtb	r3, r3
 8008690:	2b21      	cmp	r3, #33	; 0x21
 8008692:	d116      	bne.n	80086c2 <HAL_UART_DMAStop+0x5c>
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	2b00      	cmp	r3, #0
 8008698:	d013      	beq.n	80086c2 <HAL_UART_DMAStop+0x5c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	695a      	ldr	r2, [r3, #20]
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80086a8:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d004      	beq.n	80086bc <HAL_UART_DMAStop+0x56>
    {
      HAL_DMA_Abort(huart->hdmatx);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086b6:	4618      	mov	r0, r3
 80086b8:	f7fc f8b2 	bl	8004820 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 80086bc:	6878      	ldr	r0, [r7, #4]
 80086be:	f000 fb21 	bl	8008d04 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	695b      	ldr	r3, [r3, #20]
 80086c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086cc:	2b40      	cmp	r3, #64	; 0x40
 80086ce:	bf0c      	ite	eq
 80086d0:	2301      	moveq	r3, #1
 80086d2:	2300      	movne	r3, #0
 80086d4:	b2db      	uxtb	r3, r3
 80086d6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80086de:	b2db      	uxtb	r3, r3
 80086e0:	2b22      	cmp	r3, #34	; 0x22
 80086e2:	d116      	bne.n	8008712 <HAL_UART_DMAStop+0xac>
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d013      	beq.n	8008712 <HAL_UART_DMAStop+0xac>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	695a      	ldr	r2, [r3, #20]
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80086f8:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d004      	beq.n	800870c <HAL_UART_DMAStop+0xa6>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008706:	4618      	mov	r0, r3
 8008708:	f7fc f88a 	bl	8004820 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 800870c:	6878      	ldr	r0, [r7, #4]
 800870e:	f000 fb0f 	bl	8008d30 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8008712:	2300      	movs	r3, #0
}
 8008714:	4618      	mov	r0, r3
 8008716:	3710      	adds	r7, #16
 8008718:	46bd      	mov	sp, r7
 800871a:	bd80      	pop	{r7, pc}

0800871c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b08a      	sub	sp, #40	; 0x28
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	68db      	ldr	r3, [r3, #12]
 8008732:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	695b      	ldr	r3, [r3, #20]
 800873a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 800873c:	2300      	movs	r3, #0
 800873e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8008740:	2300      	movs	r3, #0
 8008742:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008746:	f003 030f 	and.w	r3, r3, #15
 800874a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 800874c:	69bb      	ldr	r3, [r7, #24]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d10d      	bne.n	800876e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008754:	f003 0320 	and.w	r3, r3, #32
 8008758:	2b00      	cmp	r3, #0
 800875a:	d008      	beq.n	800876e <HAL_UART_IRQHandler+0x52>
 800875c:	6a3b      	ldr	r3, [r7, #32]
 800875e:	f003 0320 	and.w	r3, r3, #32
 8008762:	2b00      	cmp	r3, #0
 8008764:	d003      	beq.n	800876e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8008766:	6878      	ldr	r0, [r7, #4]
 8008768:	f000 fb8b 	bl	8008e82 <UART_Receive_IT>
      return;
 800876c:	e17c      	b.n	8008a68 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800876e:	69bb      	ldr	r3, [r7, #24]
 8008770:	2b00      	cmp	r3, #0
 8008772:	f000 80b1 	beq.w	80088d8 <HAL_UART_IRQHandler+0x1bc>
 8008776:	69fb      	ldr	r3, [r7, #28]
 8008778:	f003 0301 	and.w	r3, r3, #1
 800877c:	2b00      	cmp	r3, #0
 800877e:	d105      	bne.n	800878c <HAL_UART_IRQHandler+0x70>
 8008780:	6a3b      	ldr	r3, [r7, #32]
 8008782:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008786:	2b00      	cmp	r3, #0
 8008788:	f000 80a6 	beq.w	80088d8 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800878c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800878e:	f003 0301 	and.w	r3, r3, #1
 8008792:	2b00      	cmp	r3, #0
 8008794:	d00a      	beq.n	80087ac <HAL_UART_IRQHandler+0x90>
 8008796:	6a3b      	ldr	r3, [r7, #32]
 8008798:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800879c:	2b00      	cmp	r3, #0
 800879e:	d005      	beq.n	80087ac <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087a4:	f043 0201 	orr.w	r2, r3, #1
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80087ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ae:	f003 0304 	and.w	r3, r3, #4
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d00a      	beq.n	80087cc <HAL_UART_IRQHandler+0xb0>
 80087b6:	69fb      	ldr	r3, [r7, #28]
 80087b8:	f003 0301 	and.w	r3, r3, #1
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d005      	beq.n	80087cc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087c4:	f043 0202 	orr.w	r2, r3, #2
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80087cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ce:	f003 0302 	and.w	r3, r3, #2
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d00a      	beq.n	80087ec <HAL_UART_IRQHandler+0xd0>
 80087d6:	69fb      	ldr	r3, [r7, #28]
 80087d8:	f003 0301 	and.w	r3, r3, #1
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d005      	beq.n	80087ec <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087e4:	f043 0204 	orr.w	r2, r3, #4
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80087ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ee:	f003 0308 	and.w	r3, r3, #8
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d00f      	beq.n	8008816 <HAL_UART_IRQHandler+0xfa>
 80087f6:	6a3b      	ldr	r3, [r7, #32]
 80087f8:	f003 0320 	and.w	r3, r3, #32
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d104      	bne.n	800880a <HAL_UART_IRQHandler+0xee>
 8008800:	69fb      	ldr	r3, [r7, #28]
 8008802:	f003 0301 	and.w	r3, r3, #1
 8008806:	2b00      	cmp	r3, #0
 8008808:	d005      	beq.n	8008816 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800880e:	f043 0208 	orr.w	r2, r3, #8
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800881a:	2b00      	cmp	r3, #0
 800881c:	f000 811f 	beq.w	8008a5e <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008822:	f003 0320 	and.w	r3, r3, #32
 8008826:	2b00      	cmp	r3, #0
 8008828:	d007      	beq.n	800883a <HAL_UART_IRQHandler+0x11e>
 800882a:	6a3b      	ldr	r3, [r7, #32]
 800882c:	f003 0320 	and.w	r3, r3, #32
 8008830:	2b00      	cmp	r3, #0
 8008832:	d002      	beq.n	800883a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8008834:	6878      	ldr	r0, [r7, #4]
 8008836:	f000 fb24 	bl	8008e82 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	695b      	ldr	r3, [r3, #20]
 8008840:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008844:	2b40      	cmp	r3, #64	; 0x40
 8008846:	bf0c      	ite	eq
 8008848:	2301      	moveq	r3, #1
 800884a:	2300      	movne	r3, #0
 800884c:	b2db      	uxtb	r3, r3
 800884e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008854:	f003 0308 	and.w	r3, r3, #8
 8008858:	2b00      	cmp	r3, #0
 800885a:	d102      	bne.n	8008862 <HAL_UART_IRQHandler+0x146>
 800885c:	697b      	ldr	r3, [r7, #20]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d031      	beq.n	80088c6 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	f000 fa64 	bl	8008d30 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	695b      	ldr	r3, [r3, #20]
 800886e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008872:	2b40      	cmp	r3, #64	; 0x40
 8008874:	d123      	bne.n	80088be <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	695a      	ldr	r2, [r3, #20]
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008884:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800888a:	2b00      	cmp	r3, #0
 800888c:	d013      	beq.n	80088b6 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008892:	4a77      	ldr	r2, [pc, #476]	; (8008a70 <HAL_UART_IRQHandler+0x354>)
 8008894:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800889a:	4618      	mov	r0, r3
 800889c:	f7fc f830 	bl	8004900 <HAL_DMA_Abort_IT>
 80088a0:	4603      	mov	r3, r0
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d016      	beq.n	80088d4 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80088ac:	687a      	ldr	r2, [r7, #4]
 80088ae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80088b0:	4610      	mov	r0, r2
 80088b2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088b4:	e00e      	b.n	80088d4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80088b6:	6878      	ldr	r0, [r7, #4]
 80088b8:	f000 f8fa 	bl	8008ab0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088bc:	e00a      	b.n	80088d4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80088be:	6878      	ldr	r0, [r7, #4]
 80088c0:	f000 f8f6 	bl	8008ab0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088c4:	e006      	b.n	80088d4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80088c6:	6878      	ldr	r0, [r7, #4]
 80088c8:	f000 f8f2 	bl	8008ab0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2200      	movs	r2, #0
 80088d0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80088d2:	e0c4      	b.n	8008a5e <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088d4:	bf00      	nop
    return;
 80088d6:	e0c2      	b.n	8008a5e <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088dc:	2b01      	cmp	r3, #1
 80088de:	f040 80a2 	bne.w	8008a26 <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80088e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088e4:	f003 0310 	and.w	r3, r3, #16
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	f000 809c 	beq.w	8008a26 <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80088ee:	6a3b      	ldr	r3, [r7, #32]
 80088f0:	f003 0310 	and.w	r3, r3, #16
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	f000 8096 	beq.w	8008a26 <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80088fa:	2300      	movs	r3, #0
 80088fc:	60fb      	str	r3, [r7, #12]
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	60fb      	str	r3, [r7, #12]
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	685b      	ldr	r3, [r3, #4]
 800890c:	60fb      	str	r3, [r7, #12]
 800890e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	695b      	ldr	r3, [r3, #20]
 8008916:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800891a:	2b40      	cmp	r3, #64	; 0x40
 800891c:	d14f      	bne.n	80089be <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	685b      	ldr	r3, [r3, #4]
 8008926:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8008928:	8a3b      	ldrh	r3, [r7, #16]
 800892a:	2b00      	cmp	r3, #0
 800892c:	f000 8099 	beq.w	8008a62 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008934:	8a3a      	ldrh	r2, [r7, #16]
 8008936:	429a      	cmp	r2, r3
 8008938:	f080 8093 	bcs.w	8008a62 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	8a3a      	ldrh	r2, [r7, #16]
 8008940:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008946:	69db      	ldr	r3, [r3, #28]
 8008948:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800894c:	d02b      	beq.n	80089a6 <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	68da      	ldr	r2, [r3, #12]
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800895c:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	695a      	ldr	r2, [r3, #20]
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	f022 0201 	bic.w	r2, r2, #1
 800896c:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	695a      	ldr	r2, [r3, #20]
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800897c:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	2220      	movs	r2, #32
 8008982:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	2200      	movs	r2, #0
 800898a:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	68da      	ldr	r2, [r3, #12]
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f022 0210 	bic.w	r2, r2, #16
 800899a:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089a0:	4618      	mov	r0, r3
 80089a2:	f7fb ff3d 	bl	8004820 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80089ae:	b29b      	uxth	r3, r3
 80089b0:	1ad3      	subs	r3, r2, r3
 80089b2:	b29b      	uxth	r3, r3
 80089b4:	4619      	mov	r1, r3
 80089b6:	6878      	ldr	r0, [r7, #4]
 80089b8:	f000 f884 	bl	8008ac4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80089bc:	e051      	b.n	8008a62 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80089c6:	b29b      	uxth	r3, r3
 80089c8:	1ad3      	subs	r3, r2, r3
 80089ca:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80089d0:	b29b      	uxth	r3, r3
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d047      	beq.n	8008a66 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 80089d6:	8a7b      	ldrh	r3, [r7, #18]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d044      	beq.n	8008a66 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	68da      	ldr	r2, [r3, #12]
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80089ea:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	695a      	ldr	r2, [r3, #20]
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	f022 0201 	bic.w	r2, r2, #1
 80089fa:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2220      	movs	r2, #32
 8008a00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2200      	movs	r2, #0
 8008a08:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	68da      	ldr	r2, [r3, #12]
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	f022 0210 	bic.w	r2, r2, #16
 8008a18:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008a1a:	8a7b      	ldrh	r3, [r7, #18]
 8008a1c:	4619      	mov	r1, r3
 8008a1e:	6878      	ldr	r0, [r7, #4]
 8008a20:	f000 f850 	bl	8008ac4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8008a24:	e01f      	b.n	8008a66 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d008      	beq.n	8008a42 <HAL_UART_IRQHandler+0x326>
 8008a30:	6a3b      	ldr	r3, [r7, #32]
 8008a32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d003      	beq.n	8008a42 <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8008a3a:	6878      	ldr	r0, [r7, #4]
 8008a3c:	f000 f9b9 	bl	8008db2 <UART_Transmit_IT>
    return;
 8008a40:	e012      	b.n	8008a68 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d00d      	beq.n	8008a68 <HAL_UART_IRQHandler+0x34c>
 8008a4c:	6a3b      	ldr	r3, [r7, #32]
 8008a4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d008      	beq.n	8008a68 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8008a56:	6878      	ldr	r0, [r7, #4]
 8008a58:	f000 f9fb 	bl	8008e52 <UART_EndTransmit_IT>
    return;
 8008a5c:	e004      	b.n	8008a68 <HAL_UART_IRQHandler+0x34c>
    return;
 8008a5e:	bf00      	nop
 8008a60:	e002      	b.n	8008a68 <HAL_UART_IRQHandler+0x34c>
      return;
 8008a62:	bf00      	nop
 8008a64:	e000      	b.n	8008a68 <HAL_UART_IRQHandler+0x34c>
      return;
 8008a66:	bf00      	nop
  }
}
 8008a68:	3728      	adds	r7, #40	; 0x28
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	bd80      	pop	{r7, pc}
 8008a6e:	bf00      	nop
 8008a70:	08008d8b 	.word	0x08008d8b

08008a74 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008a74:	b480      	push	{r7}
 8008a76:	b083      	sub	sp, #12
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008a7c:	bf00      	nop
 8008a7e:	370c      	adds	r7, #12
 8008a80:	46bd      	mov	sp, r7
 8008a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a86:	4770      	bx	lr

08008a88 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008a88:	b480      	push	{r7}
 8008a8a:	b083      	sub	sp, #12
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008a90:	bf00      	nop
 8008a92:	370c      	adds	r7, #12
 8008a94:	46bd      	mov	sp, r7
 8008a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9a:	4770      	bx	lr

08008a9c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008a9c:	b480      	push	{r7}
 8008a9e:	b083      	sub	sp, #12
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008aa4:	bf00      	nop
 8008aa6:	370c      	adds	r7, #12
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aae:	4770      	bx	lr

08008ab0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008ab0:	b480      	push	{r7}
 8008ab2:	b083      	sub	sp, #12
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008ab8:	bf00      	nop
 8008aba:	370c      	adds	r7, #12
 8008abc:	46bd      	mov	sp, r7
 8008abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac2:	4770      	bx	lr

08008ac4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008ac4:	b480      	push	{r7}
 8008ac6:	b083      	sub	sp, #12
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
 8008acc:	460b      	mov	r3, r1
 8008ace:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008ad0:	bf00      	nop
 8008ad2:	370c      	adds	r7, #12
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ada:	4770      	bx	lr

08008adc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008adc:	b580      	push	{r7, lr}
 8008ade:	b084      	sub	sp, #16
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ae8:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d12a      	bne.n	8008b4e <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	2200      	movs	r2, #0
 8008afc:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	68da      	ldr	r2, [r3, #12]
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008b0c:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	695a      	ldr	r2, [r3, #20]
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f022 0201 	bic.w	r2, r2, #1
 8008b1c:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	695a      	ldr	r2, [r3, #20]
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b2c:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	2220      	movs	r2, #32
 8008b32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b3a:	2b01      	cmp	r3, #1
 8008b3c:	d107      	bne.n	8008b4e <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	68da      	ldr	r2, [r3, #12]
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f022 0210 	bic.w	r2, r2, #16
 8008b4c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b52:	2b01      	cmp	r3, #1
 8008b54:	d106      	bne.n	8008b64 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008b5a:	4619      	mov	r1, r3
 8008b5c:	68f8      	ldr	r0, [r7, #12]
 8008b5e:	f7ff ffb1 	bl	8008ac4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008b62:	e002      	b.n	8008b6a <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8008b64:	68f8      	ldr	r0, [r7, #12]
 8008b66:	f7ff ff8f 	bl	8008a88 <HAL_UART_RxCpltCallback>
}
 8008b6a:	bf00      	nop
 8008b6c:	3710      	adds	r7, #16
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	bd80      	pop	{r7, pc}

08008b72 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008b72:	b580      	push	{r7, lr}
 8008b74:	b084      	sub	sp, #16
 8008b76:	af00      	add	r7, sp, #0
 8008b78:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b7e:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b84:	2b01      	cmp	r3, #1
 8008b86:	d108      	bne.n	8008b9a <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008b8c:	085b      	lsrs	r3, r3, #1
 8008b8e:	b29b      	uxth	r3, r3
 8008b90:	4619      	mov	r1, r3
 8008b92:	68f8      	ldr	r0, [r7, #12]
 8008b94:	f7ff ff96 	bl	8008ac4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008b98:	e002      	b.n	8008ba0 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8008b9a:	68f8      	ldr	r0, [r7, #12]
 8008b9c:	f7ff ff7e 	bl	8008a9c <HAL_UART_RxHalfCpltCallback>
}
 8008ba0:	bf00      	nop
 8008ba2:	3710      	adds	r7, #16
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	bd80      	pop	{r7, pc}

08008ba8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b084      	sub	sp, #16
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bb8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	695b      	ldr	r3, [r3, #20]
 8008bc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008bc4:	2b80      	cmp	r3, #128	; 0x80
 8008bc6:	bf0c      	ite	eq
 8008bc8:	2301      	moveq	r3, #1
 8008bca:	2300      	movne	r3, #0
 8008bcc:	b2db      	uxtb	r3, r3
 8008bce:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008bd0:	68bb      	ldr	r3, [r7, #8]
 8008bd2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008bd6:	b2db      	uxtb	r3, r3
 8008bd8:	2b21      	cmp	r3, #33	; 0x21
 8008bda:	d108      	bne.n	8008bee <UART_DMAError+0x46>
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d005      	beq.n	8008bee <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008be2:	68bb      	ldr	r3, [r7, #8]
 8008be4:	2200      	movs	r2, #0
 8008be6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8008be8:	68b8      	ldr	r0, [r7, #8]
 8008bea:	f000 f88b 	bl	8008d04 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008bee:	68bb      	ldr	r3, [r7, #8]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	695b      	ldr	r3, [r3, #20]
 8008bf4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bf8:	2b40      	cmp	r3, #64	; 0x40
 8008bfa:	bf0c      	ite	eq
 8008bfc:	2301      	moveq	r3, #1
 8008bfe:	2300      	movne	r3, #0
 8008c00:	b2db      	uxtb	r3, r3
 8008c02:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008c0a:	b2db      	uxtb	r3, r3
 8008c0c:	2b22      	cmp	r3, #34	; 0x22
 8008c0e:	d108      	bne.n	8008c22 <UART_DMAError+0x7a>
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d005      	beq.n	8008c22 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008c16:	68bb      	ldr	r3, [r7, #8]
 8008c18:	2200      	movs	r2, #0
 8008c1a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8008c1c:	68b8      	ldr	r0, [r7, #8]
 8008c1e:	f000 f887 	bl	8008d30 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008c22:	68bb      	ldr	r3, [r7, #8]
 8008c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c26:	f043 0210 	orr.w	r2, r3, #16
 8008c2a:	68bb      	ldr	r3, [r7, #8]
 8008c2c:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008c2e:	68b8      	ldr	r0, [r7, #8]
 8008c30:	f7ff ff3e 	bl	8008ab0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c34:	bf00      	nop
 8008c36:	3710      	adds	r7, #16
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bd80      	pop	{r7, pc}

08008c3c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b086      	sub	sp, #24
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	60f8      	str	r0, [r7, #12]
 8008c44:	60b9      	str	r1, [r7, #8]
 8008c46:	4613      	mov	r3, r2
 8008c48:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8008c4a:	68ba      	ldr	r2, [r7, #8]
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	88fa      	ldrh	r2, [r7, #6]
 8008c54:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	2200      	movs	r2, #0
 8008c5a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	2222      	movs	r2, #34	; 0x22
 8008c60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c68:	4a23      	ldr	r2, [pc, #140]	; (8008cf8 <UART_Start_Receive_DMA+0xbc>)
 8008c6a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c70:	4a22      	ldr	r2, [pc, #136]	; (8008cfc <UART_Start_Receive_DMA+0xc0>)
 8008c72:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c78:	4a21      	ldr	r2, [pc, #132]	; (8008d00 <UART_Start_Receive_DMA+0xc4>)
 8008c7a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c80:	2200      	movs	r2, #0
 8008c82:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008c84:	f107 0308 	add.w	r3, r7, #8
 8008c88:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	3304      	adds	r3, #4
 8008c94:	4619      	mov	r1, r3
 8008c96:	697b      	ldr	r3, [r7, #20]
 8008c98:	681a      	ldr	r2, [r3, #0]
 8008c9a:	88fb      	ldrh	r3, [r7, #6]
 8008c9c:	f7fb fd68 	bl	8004770 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	613b      	str	r3, [r7, #16]
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	613b      	str	r3, [r7, #16]
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	685b      	ldr	r3, [r3, #4]
 8008cb2:	613b      	str	r3, [r7, #16]
 8008cb4:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	2200      	movs	r2, #0
 8008cba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	68da      	ldr	r2, [r3, #12]
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008ccc:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	695a      	ldr	r2, [r3, #20]
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	f042 0201 	orr.w	r2, r2, #1
 8008cdc:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	695a      	ldr	r2, [r3, #20]
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008cec:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8008cee:	2300      	movs	r3, #0
}
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	3718      	adds	r7, #24
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	bd80      	pop	{r7, pc}
 8008cf8:	08008add 	.word	0x08008add
 8008cfc:	08008b73 	.word	0x08008b73
 8008d00:	08008ba9 	.word	0x08008ba9

08008d04 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008d04:	b480      	push	{r7}
 8008d06:	b083      	sub	sp, #12
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	68da      	ldr	r2, [r3, #12]
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8008d1a:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	2220      	movs	r2, #32
 8008d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8008d24:	bf00      	nop
 8008d26:	370c      	adds	r7, #12
 8008d28:	46bd      	mov	sp, r7
 8008d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2e:	4770      	bx	lr

08008d30 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008d30:	b480      	push	{r7}
 8008d32:	b083      	sub	sp, #12
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	68da      	ldr	r2, [r3, #12]
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008d46:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	695a      	ldr	r2, [r3, #20]
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	f022 0201 	bic.w	r2, r2, #1
 8008d56:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d5c:	2b01      	cmp	r3, #1
 8008d5e:	d107      	bne.n	8008d70 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	68da      	ldr	r2, [r3, #12]
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	f022 0210 	bic.w	r2, r2, #16
 8008d6e:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2220      	movs	r2, #32
 8008d74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008d7e:	bf00      	nop
 8008d80:	370c      	adds	r7, #12
 8008d82:	46bd      	mov	sp, r7
 8008d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d88:	4770      	bx	lr

08008d8a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008d8a:	b580      	push	{r7, lr}
 8008d8c:	b084      	sub	sp, #16
 8008d8e:	af00      	add	r7, sp, #0
 8008d90:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d96:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	2200      	movs	r2, #0
 8008da2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008da4:	68f8      	ldr	r0, [r7, #12]
 8008da6:	f7ff fe83 	bl	8008ab0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008daa:	bf00      	nop
 8008dac:	3710      	adds	r7, #16
 8008dae:	46bd      	mov	sp, r7
 8008db0:	bd80      	pop	{r7, pc}

08008db2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008db2:	b480      	push	{r7}
 8008db4:	b085      	sub	sp, #20
 8008db6:	af00      	add	r7, sp, #0
 8008db8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008dc0:	b2db      	uxtb	r3, r3
 8008dc2:	2b21      	cmp	r3, #33	; 0x21
 8008dc4:	d13e      	bne.n	8008e44 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	689b      	ldr	r3, [r3, #8]
 8008dca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008dce:	d114      	bne.n	8008dfa <UART_Transmit_IT+0x48>
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	691b      	ldr	r3, [r3, #16]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d110      	bne.n	8008dfa <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	6a1b      	ldr	r3, [r3, #32]
 8008ddc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	881b      	ldrh	r3, [r3, #0]
 8008de2:	461a      	mov	r2, r3
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008dec:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	6a1b      	ldr	r3, [r3, #32]
 8008df2:	1c9a      	adds	r2, r3, #2
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	621a      	str	r2, [r3, #32]
 8008df8:	e008      	b.n	8008e0c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	6a1b      	ldr	r3, [r3, #32]
 8008dfe:	1c59      	adds	r1, r3, #1
 8008e00:	687a      	ldr	r2, [r7, #4]
 8008e02:	6211      	str	r1, [r2, #32]
 8008e04:	781a      	ldrb	r2, [r3, #0]
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008e10:	b29b      	uxth	r3, r3
 8008e12:	3b01      	subs	r3, #1
 8008e14:	b29b      	uxth	r3, r3
 8008e16:	687a      	ldr	r2, [r7, #4]
 8008e18:	4619      	mov	r1, r3
 8008e1a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d10f      	bne.n	8008e40 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	68da      	ldr	r2, [r3, #12]
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008e2e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	68da      	ldr	r2, [r3, #12]
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008e3e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008e40:	2300      	movs	r3, #0
 8008e42:	e000      	b.n	8008e46 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008e44:	2302      	movs	r3, #2
  }
}
 8008e46:	4618      	mov	r0, r3
 8008e48:	3714      	adds	r7, #20
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e50:	4770      	bx	lr

08008e52 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008e52:	b580      	push	{r7, lr}
 8008e54:	b082      	sub	sp, #8
 8008e56:	af00      	add	r7, sp, #0
 8008e58:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	68da      	ldr	r2, [r3, #12]
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008e68:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2220      	movs	r2, #32
 8008e6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008e72:	6878      	ldr	r0, [r7, #4]
 8008e74:	f7ff fdfe 	bl	8008a74 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008e78:	2300      	movs	r3, #0
}
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	3708      	adds	r7, #8
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	bd80      	pop	{r7, pc}

08008e82 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008e82:	b580      	push	{r7, lr}
 8008e84:	b084      	sub	sp, #16
 8008e86:	af00      	add	r7, sp, #0
 8008e88:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008e90:	b2db      	uxtb	r3, r3
 8008e92:	2b22      	cmp	r3, #34	; 0x22
 8008e94:	f040 8087 	bne.w	8008fa6 <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	689b      	ldr	r3, [r3, #8]
 8008e9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ea0:	d117      	bne.n	8008ed2 <UART_Receive_IT+0x50>
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	691b      	ldr	r3, [r3, #16]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d113      	bne.n	8008ed2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008eaa:	2300      	movs	r3, #0
 8008eac:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008eb2:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	685b      	ldr	r3, [r3, #4]
 8008eba:	b29b      	uxth	r3, r3
 8008ebc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ec0:	b29a      	uxth	r2, r3
 8008ec2:	68bb      	ldr	r3, [r7, #8]
 8008ec4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008eca:	1c9a      	adds	r2, r3, #2
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	629a      	str	r2, [r3, #40]	; 0x28
 8008ed0:	e026      	b.n	8008f20 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ed6:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8008ed8:	2300      	movs	r3, #0
 8008eda:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	689b      	ldr	r3, [r3, #8]
 8008ee0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ee4:	d007      	beq.n	8008ef6 <UART_Receive_IT+0x74>
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	689b      	ldr	r3, [r3, #8]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d10a      	bne.n	8008f04 <UART_Receive_IT+0x82>
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	691b      	ldr	r3, [r3, #16]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d106      	bne.n	8008f04 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	685b      	ldr	r3, [r3, #4]
 8008efc:	b2da      	uxtb	r2, r3
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	701a      	strb	r2, [r3, #0]
 8008f02:	e008      	b.n	8008f16 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	685b      	ldr	r3, [r3, #4]
 8008f0a:	b2db      	uxtb	r3, r3
 8008f0c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f10:	b2da      	uxtb	r2, r3
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f1a:	1c5a      	adds	r2, r3, #1
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008f24:	b29b      	uxth	r3, r3
 8008f26:	3b01      	subs	r3, #1
 8008f28:	b29b      	uxth	r3, r3
 8008f2a:	687a      	ldr	r2, [r7, #4]
 8008f2c:	4619      	mov	r1, r3
 8008f2e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d136      	bne.n	8008fa2 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	68da      	ldr	r2, [r3, #12]
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	f022 0220 	bic.w	r2, r2, #32
 8008f42:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	68da      	ldr	r2, [r3, #12]
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008f52:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	695a      	ldr	r2, [r3, #20]
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	f022 0201 	bic.w	r2, r2, #1
 8008f62:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	2220      	movs	r2, #32
 8008f68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f70:	2b01      	cmp	r3, #1
 8008f72:	d10e      	bne.n	8008f92 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	68da      	ldr	r2, [r3, #12]
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	f022 0210 	bic.w	r2, r2, #16
 8008f82:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008f88:	4619      	mov	r1, r3
 8008f8a:	6878      	ldr	r0, [r7, #4]
 8008f8c:	f7ff fd9a 	bl	8008ac4 <HAL_UARTEx_RxEventCallback>
 8008f90:	e002      	b.n	8008f98 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8008f92:	6878      	ldr	r0, [r7, #4]
 8008f94:	f7ff fd78 	bl	8008a88 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	e002      	b.n	8008fa8 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	e000      	b.n	8008fa8 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8008fa6:	2302      	movs	r3, #2
  }
}
 8008fa8:	4618      	mov	r0, r3
 8008faa:	3710      	adds	r7, #16
 8008fac:	46bd      	mov	sp, r7
 8008fae:	bd80      	pop	{r7, pc}

08008fb0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fb4:	b09f      	sub	sp, #124	; 0x7c
 8008fb6:	af00      	add	r7, sp, #0
 8008fb8:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008fba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	691b      	ldr	r3, [r3, #16]
 8008fc0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008fc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008fc6:	68d9      	ldr	r1, [r3, #12]
 8008fc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008fca:	681a      	ldr	r2, [r3, #0]
 8008fcc:	ea40 0301 	orr.w	r3, r0, r1
 8008fd0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008fd2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008fd4:	689a      	ldr	r2, [r3, #8]
 8008fd6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008fd8:	691b      	ldr	r3, [r3, #16]
 8008fda:	431a      	orrs	r2, r3
 8008fdc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008fde:	695b      	ldr	r3, [r3, #20]
 8008fe0:	431a      	orrs	r2, r3
 8008fe2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008fe4:	69db      	ldr	r3, [r3, #28]
 8008fe6:	4313      	orrs	r3, r2
 8008fe8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8008fea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	68db      	ldr	r3, [r3, #12]
 8008ff0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008ff4:	f021 010c 	bic.w	r1, r1, #12
 8008ff8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ffa:	681a      	ldr	r2, [r3, #0]
 8008ffc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008ffe:	430b      	orrs	r3, r1
 8009000:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009002:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	695b      	ldr	r3, [r3, #20]
 8009008:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800900c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800900e:	6999      	ldr	r1, [r3, #24]
 8009010:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009012:	681a      	ldr	r2, [r3, #0]
 8009014:	ea40 0301 	orr.w	r3, r0, r1
 8009018:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800901a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800901c:	681a      	ldr	r2, [r3, #0]
 800901e:	4bc5      	ldr	r3, [pc, #788]	; (8009334 <UART_SetConfig+0x384>)
 8009020:	429a      	cmp	r2, r3
 8009022:	d004      	beq.n	800902e <UART_SetConfig+0x7e>
 8009024:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009026:	681a      	ldr	r2, [r3, #0]
 8009028:	4bc3      	ldr	r3, [pc, #780]	; (8009338 <UART_SetConfig+0x388>)
 800902a:	429a      	cmp	r2, r3
 800902c:	d103      	bne.n	8009036 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800902e:	f7fd fe85 	bl	8006d3c <HAL_RCC_GetPCLK2Freq>
 8009032:	6778      	str	r0, [r7, #116]	; 0x74
 8009034:	e002      	b.n	800903c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009036:	f7fd fe6d 	bl	8006d14 <HAL_RCC_GetPCLK1Freq>
 800903a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800903c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800903e:	69db      	ldr	r3, [r3, #28]
 8009040:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009044:	f040 80b6 	bne.w	80091b4 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009048:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800904a:	461c      	mov	r4, r3
 800904c:	f04f 0500 	mov.w	r5, #0
 8009050:	4622      	mov	r2, r4
 8009052:	462b      	mov	r3, r5
 8009054:	1891      	adds	r1, r2, r2
 8009056:	6439      	str	r1, [r7, #64]	; 0x40
 8009058:	415b      	adcs	r3, r3
 800905a:	647b      	str	r3, [r7, #68]	; 0x44
 800905c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009060:	1912      	adds	r2, r2, r4
 8009062:	eb45 0303 	adc.w	r3, r5, r3
 8009066:	f04f 0000 	mov.w	r0, #0
 800906a:	f04f 0100 	mov.w	r1, #0
 800906e:	00d9      	lsls	r1, r3, #3
 8009070:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009074:	00d0      	lsls	r0, r2, #3
 8009076:	4602      	mov	r2, r0
 8009078:	460b      	mov	r3, r1
 800907a:	1911      	adds	r1, r2, r4
 800907c:	6639      	str	r1, [r7, #96]	; 0x60
 800907e:	416b      	adcs	r3, r5
 8009080:	667b      	str	r3, [r7, #100]	; 0x64
 8009082:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009084:	685b      	ldr	r3, [r3, #4]
 8009086:	461a      	mov	r2, r3
 8009088:	f04f 0300 	mov.w	r3, #0
 800908c:	1891      	adds	r1, r2, r2
 800908e:	63b9      	str	r1, [r7, #56]	; 0x38
 8009090:	415b      	adcs	r3, r3
 8009092:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009094:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009098:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800909c:	f7f7 fdf4 	bl	8000c88 <__aeabi_uldivmod>
 80090a0:	4602      	mov	r2, r0
 80090a2:	460b      	mov	r3, r1
 80090a4:	4ba5      	ldr	r3, [pc, #660]	; (800933c <UART_SetConfig+0x38c>)
 80090a6:	fba3 2302 	umull	r2, r3, r3, r2
 80090aa:	095b      	lsrs	r3, r3, #5
 80090ac:	011e      	lsls	r6, r3, #4
 80090ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090b0:	461c      	mov	r4, r3
 80090b2:	f04f 0500 	mov.w	r5, #0
 80090b6:	4622      	mov	r2, r4
 80090b8:	462b      	mov	r3, r5
 80090ba:	1891      	adds	r1, r2, r2
 80090bc:	6339      	str	r1, [r7, #48]	; 0x30
 80090be:	415b      	adcs	r3, r3
 80090c0:	637b      	str	r3, [r7, #52]	; 0x34
 80090c2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80090c6:	1912      	adds	r2, r2, r4
 80090c8:	eb45 0303 	adc.w	r3, r5, r3
 80090cc:	f04f 0000 	mov.w	r0, #0
 80090d0:	f04f 0100 	mov.w	r1, #0
 80090d4:	00d9      	lsls	r1, r3, #3
 80090d6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80090da:	00d0      	lsls	r0, r2, #3
 80090dc:	4602      	mov	r2, r0
 80090de:	460b      	mov	r3, r1
 80090e0:	1911      	adds	r1, r2, r4
 80090e2:	65b9      	str	r1, [r7, #88]	; 0x58
 80090e4:	416b      	adcs	r3, r5
 80090e6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80090e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090ea:	685b      	ldr	r3, [r3, #4]
 80090ec:	461a      	mov	r2, r3
 80090ee:	f04f 0300 	mov.w	r3, #0
 80090f2:	1891      	adds	r1, r2, r2
 80090f4:	62b9      	str	r1, [r7, #40]	; 0x28
 80090f6:	415b      	adcs	r3, r3
 80090f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80090fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80090fe:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8009102:	f7f7 fdc1 	bl	8000c88 <__aeabi_uldivmod>
 8009106:	4602      	mov	r2, r0
 8009108:	460b      	mov	r3, r1
 800910a:	4b8c      	ldr	r3, [pc, #560]	; (800933c <UART_SetConfig+0x38c>)
 800910c:	fba3 1302 	umull	r1, r3, r3, r2
 8009110:	095b      	lsrs	r3, r3, #5
 8009112:	2164      	movs	r1, #100	; 0x64
 8009114:	fb01 f303 	mul.w	r3, r1, r3
 8009118:	1ad3      	subs	r3, r2, r3
 800911a:	00db      	lsls	r3, r3, #3
 800911c:	3332      	adds	r3, #50	; 0x32
 800911e:	4a87      	ldr	r2, [pc, #540]	; (800933c <UART_SetConfig+0x38c>)
 8009120:	fba2 2303 	umull	r2, r3, r2, r3
 8009124:	095b      	lsrs	r3, r3, #5
 8009126:	005b      	lsls	r3, r3, #1
 8009128:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800912c:	441e      	add	r6, r3
 800912e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009130:	4618      	mov	r0, r3
 8009132:	f04f 0100 	mov.w	r1, #0
 8009136:	4602      	mov	r2, r0
 8009138:	460b      	mov	r3, r1
 800913a:	1894      	adds	r4, r2, r2
 800913c:	623c      	str	r4, [r7, #32]
 800913e:	415b      	adcs	r3, r3
 8009140:	627b      	str	r3, [r7, #36]	; 0x24
 8009142:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009146:	1812      	adds	r2, r2, r0
 8009148:	eb41 0303 	adc.w	r3, r1, r3
 800914c:	f04f 0400 	mov.w	r4, #0
 8009150:	f04f 0500 	mov.w	r5, #0
 8009154:	00dd      	lsls	r5, r3, #3
 8009156:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800915a:	00d4      	lsls	r4, r2, #3
 800915c:	4622      	mov	r2, r4
 800915e:	462b      	mov	r3, r5
 8009160:	1814      	adds	r4, r2, r0
 8009162:	653c      	str	r4, [r7, #80]	; 0x50
 8009164:	414b      	adcs	r3, r1
 8009166:	657b      	str	r3, [r7, #84]	; 0x54
 8009168:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800916a:	685b      	ldr	r3, [r3, #4]
 800916c:	461a      	mov	r2, r3
 800916e:	f04f 0300 	mov.w	r3, #0
 8009172:	1891      	adds	r1, r2, r2
 8009174:	61b9      	str	r1, [r7, #24]
 8009176:	415b      	adcs	r3, r3
 8009178:	61fb      	str	r3, [r7, #28]
 800917a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800917e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8009182:	f7f7 fd81 	bl	8000c88 <__aeabi_uldivmod>
 8009186:	4602      	mov	r2, r0
 8009188:	460b      	mov	r3, r1
 800918a:	4b6c      	ldr	r3, [pc, #432]	; (800933c <UART_SetConfig+0x38c>)
 800918c:	fba3 1302 	umull	r1, r3, r3, r2
 8009190:	095b      	lsrs	r3, r3, #5
 8009192:	2164      	movs	r1, #100	; 0x64
 8009194:	fb01 f303 	mul.w	r3, r1, r3
 8009198:	1ad3      	subs	r3, r2, r3
 800919a:	00db      	lsls	r3, r3, #3
 800919c:	3332      	adds	r3, #50	; 0x32
 800919e:	4a67      	ldr	r2, [pc, #412]	; (800933c <UART_SetConfig+0x38c>)
 80091a0:	fba2 2303 	umull	r2, r3, r2, r3
 80091a4:	095b      	lsrs	r3, r3, #5
 80091a6:	f003 0207 	and.w	r2, r3, #7
 80091aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	4432      	add	r2, r6
 80091b0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80091b2:	e0b9      	b.n	8009328 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80091b4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80091b6:	461c      	mov	r4, r3
 80091b8:	f04f 0500 	mov.w	r5, #0
 80091bc:	4622      	mov	r2, r4
 80091be:	462b      	mov	r3, r5
 80091c0:	1891      	adds	r1, r2, r2
 80091c2:	6139      	str	r1, [r7, #16]
 80091c4:	415b      	adcs	r3, r3
 80091c6:	617b      	str	r3, [r7, #20]
 80091c8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80091cc:	1912      	adds	r2, r2, r4
 80091ce:	eb45 0303 	adc.w	r3, r5, r3
 80091d2:	f04f 0000 	mov.w	r0, #0
 80091d6:	f04f 0100 	mov.w	r1, #0
 80091da:	00d9      	lsls	r1, r3, #3
 80091dc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80091e0:	00d0      	lsls	r0, r2, #3
 80091e2:	4602      	mov	r2, r0
 80091e4:	460b      	mov	r3, r1
 80091e6:	eb12 0804 	adds.w	r8, r2, r4
 80091ea:	eb43 0905 	adc.w	r9, r3, r5
 80091ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091f0:	685b      	ldr	r3, [r3, #4]
 80091f2:	4618      	mov	r0, r3
 80091f4:	f04f 0100 	mov.w	r1, #0
 80091f8:	f04f 0200 	mov.w	r2, #0
 80091fc:	f04f 0300 	mov.w	r3, #0
 8009200:	008b      	lsls	r3, r1, #2
 8009202:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009206:	0082      	lsls	r2, r0, #2
 8009208:	4640      	mov	r0, r8
 800920a:	4649      	mov	r1, r9
 800920c:	f7f7 fd3c 	bl	8000c88 <__aeabi_uldivmod>
 8009210:	4602      	mov	r2, r0
 8009212:	460b      	mov	r3, r1
 8009214:	4b49      	ldr	r3, [pc, #292]	; (800933c <UART_SetConfig+0x38c>)
 8009216:	fba3 2302 	umull	r2, r3, r3, r2
 800921a:	095b      	lsrs	r3, r3, #5
 800921c:	011e      	lsls	r6, r3, #4
 800921e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009220:	4618      	mov	r0, r3
 8009222:	f04f 0100 	mov.w	r1, #0
 8009226:	4602      	mov	r2, r0
 8009228:	460b      	mov	r3, r1
 800922a:	1894      	adds	r4, r2, r2
 800922c:	60bc      	str	r4, [r7, #8]
 800922e:	415b      	adcs	r3, r3
 8009230:	60fb      	str	r3, [r7, #12]
 8009232:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009236:	1812      	adds	r2, r2, r0
 8009238:	eb41 0303 	adc.w	r3, r1, r3
 800923c:	f04f 0400 	mov.w	r4, #0
 8009240:	f04f 0500 	mov.w	r5, #0
 8009244:	00dd      	lsls	r5, r3, #3
 8009246:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800924a:	00d4      	lsls	r4, r2, #3
 800924c:	4622      	mov	r2, r4
 800924e:	462b      	mov	r3, r5
 8009250:	1814      	adds	r4, r2, r0
 8009252:	64bc      	str	r4, [r7, #72]	; 0x48
 8009254:	414b      	adcs	r3, r1
 8009256:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009258:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800925a:	685b      	ldr	r3, [r3, #4]
 800925c:	4618      	mov	r0, r3
 800925e:	f04f 0100 	mov.w	r1, #0
 8009262:	f04f 0200 	mov.w	r2, #0
 8009266:	f04f 0300 	mov.w	r3, #0
 800926a:	008b      	lsls	r3, r1, #2
 800926c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009270:	0082      	lsls	r2, r0, #2
 8009272:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8009276:	f7f7 fd07 	bl	8000c88 <__aeabi_uldivmod>
 800927a:	4602      	mov	r2, r0
 800927c:	460b      	mov	r3, r1
 800927e:	4b2f      	ldr	r3, [pc, #188]	; (800933c <UART_SetConfig+0x38c>)
 8009280:	fba3 1302 	umull	r1, r3, r3, r2
 8009284:	095b      	lsrs	r3, r3, #5
 8009286:	2164      	movs	r1, #100	; 0x64
 8009288:	fb01 f303 	mul.w	r3, r1, r3
 800928c:	1ad3      	subs	r3, r2, r3
 800928e:	011b      	lsls	r3, r3, #4
 8009290:	3332      	adds	r3, #50	; 0x32
 8009292:	4a2a      	ldr	r2, [pc, #168]	; (800933c <UART_SetConfig+0x38c>)
 8009294:	fba2 2303 	umull	r2, r3, r2, r3
 8009298:	095b      	lsrs	r3, r3, #5
 800929a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800929e:	441e      	add	r6, r3
 80092a0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80092a2:	4618      	mov	r0, r3
 80092a4:	f04f 0100 	mov.w	r1, #0
 80092a8:	4602      	mov	r2, r0
 80092aa:	460b      	mov	r3, r1
 80092ac:	1894      	adds	r4, r2, r2
 80092ae:	603c      	str	r4, [r7, #0]
 80092b0:	415b      	adcs	r3, r3
 80092b2:	607b      	str	r3, [r7, #4]
 80092b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80092b8:	1812      	adds	r2, r2, r0
 80092ba:	eb41 0303 	adc.w	r3, r1, r3
 80092be:	f04f 0400 	mov.w	r4, #0
 80092c2:	f04f 0500 	mov.w	r5, #0
 80092c6:	00dd      	lsls	r5, r3, #3
 80092c8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80092cc:	00d4      	lsls	r4, r2, #3
 80092ce:	4622      	mov	r2, r4
 80092d0:	462b      	mov	r3, r5
 80092d2:	eb12 0a00 	adds.w	sl, r2, r0
 80092d6:	eb43 0b01 	adc.w	fp, r3, r1
 80092da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80092dc:	685b      	ldr	r3, [r3, #4]
 80092de:	4618      	mov	r0, r3
 80092e0:	f04f 0100 	mov.w	r1, #0
 80092e4:	f04f 0200 	mov.w	r2, #0
 80092e8:	f04f 0300 	mov.w	r3, #0
 80092ec:	008b      	lsls	r3, r1, #2
 80092ee:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80092f2:	0082      	lsls	r2, r0, #2
 80092f4:	4650      	mov	r0, sl
 80092f6:	4659      	mov	r1, fp
 80092f8:	f7f7 fcc6 	bl	8000c88 <__aeabi_uldivmod>
 80092fc:	4602      	mov	r2, r0
 80092fe:	460b      	mov	r3, r1
 8009300:	4b0e      	ldr	r3, [pc, #56]	; (800933c <UART_SetConfig+0x38c>)
 8009302:	fba3 1302 	umull	r1, r3, r3, r2
 8009306:	095b      	lsrs	r3, r3, #5
 8009308:	2164      	movs	r1, #100	; 0x64
 800930a:	fb01 f303 	mul.w	r3, r1, r3
 800930e:	1ad3      	subs	r3, r2, r3
 8009310:	011b      	lsls	r3, r3, #4
 8009312:	3332      	adds	r3, #50	; 0x32
 8009314:	4a09      	ldr	r2, [pc, #36]	; (800933c <UART_SetConfig+0x38c>)
 8009316:	fba2 2303 	umull	r2, r3, r2, r3
 800931a:	095b      	lsrs	r3, r3, #5
 800931c:	f003 020f 	and.w	r2, r3, #15
 8009320:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	4432      	add	r2, r6
 8009326:	609a      	str	r2, [r3, #8]
}
 8009328:	bf00      	nop
 800932a:	377c      	adds	r7, #124	; 0x7c
 800932c:	46bd      	mov	sp, r7
 800932e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009332:	bf00      	nop
 8009334:	40011000 	.word	0x40011000
 8009338:	40011400 	.word	0x40011400
 800933c:	51eb851f 	.word	0x51eb851f

08009340 <__errno>:
 8009340:	4b01      	ldr	r3, [pc, #4]	; (8009348 <__errno+0x8>)
 8009342:	6818      	ldr	r0, [r3, #0]
 8009344:	4770      	bx	lr
 8009346:	bf00      	nop
 8009348:	20000018 	.word	0x20000018

0800934c <__libc_init_array>:
 800934c:	b570      	push	{r4, r5, r6, lr}
 800934e:	4d0d      	ldr	r5, [pc, #52]	; (8009384 <__libc_init_array+0x38>)
 8009350:	4c0d      	ldr	r4, [pc, #52]	; (8009388 <__libc_init_array+0x3c>)
 8009352:	1b64      	subs	r4, r4, r5
 8009354:	10a4      	asrs	r4, r4, #2
 8009356:	2600      	movs	r6, #0
 8009358:	42a6      	cmp	r6, r4
 800935a:	d109      	bne.n	8009370 <__libc_init_array+0x24>
 800935c:	4d0b      	ldr	r5, [pc, #44]	; (800938c <__libc_init_array+0x40>)
 800935e:	4c0c      	ldr	r4, [pc, #48]	; (8009390 <__libc_init_array+0x44>)
 8009360:	f004 f8e0 	bl	800d524 <_init>
 8009364:	1b64      	subs	r4, r4, r5
 8009366:	10a4      	asrs	r4, r4, #2
 8009368:	2600      	movs	r6, #0
 800936a:	42a6      	cmp	r6, r4
 800936c:	d105      	bne.n	800937a <__libc_init_array+0x2e>
 800936e:	bd70      	pop	{r4, r5, r6, pc}
 8009370:	f855 3b04 	ldr.w	r3, [r5], #4
 8009374:	4798      	blx	r3
 8009376:	3601      	adds	r6, #1
 8009378:	e7ee      	b.n	8009358 <__libc_init_array+0xc>
 800937a:	f855 3b04 	ldr.w	r3, [r5], #4
 800937e:	4798      	blx	r3
 8009380:	3601      	adds	r6, #1
 8009382:	e7f2      	b.n	800936a <__libc_init_array+0x1e>
 8009384:	0800e3e8 	.word	0x0800e3e8
 8009388:	0800e3e8 	.word	0x0800e3e8
 800938c:	0800e3e8 	.word	0x0800e3e8
 8009390:	0800e3ec 	.word	0x0800e3ec

08009394 <memcpy>:
 8009394:	440a      	add	r2, r1
 8009396:	4291      	cmp	r1, r2
 8009398:	f100 33ff 	add.w	r3, r0, #4294967295
 800939c:	d100      	bne.n	80093a0 <memcpy+0xc>
 800939e:	4770      	bx	lr
 80093a0:	b510      	push	{r4, lr}
 80093a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80093a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80093aa:	4291      	cmp	r1, r2
 80093ac:	d1f9      	bne.n	80093a2 <memcpy+0xe>
 80093ae:	bd10      	pop	{r4, pc}

080093b0 <memset>:
 80093b0:	4402      	add	r2, r0
 80093b2:	4603      	mov	r3, r0
 80093b4:	4293      	cmp	r3, r2
 80093b6:	d100      	bne.n	80093ba <memset+0xa>
 80093b8:	4770      	bx	lr
 80093ba:	f803 1b01 	strb.w	r1, [r3], #1
 80093be:	e7f9      	b.n	80093b4 <memset+0x4>

080093c0 <__cvt>:
 80093c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80093c4:	ec55 4b10 	vmov	r4, r5, d0
 80093c8:	2d00      	cmp	r5, #0
 80093ca:	460e      	mov	r6, r1
 80093cc:	4619      	mov	r1, r3
 80093ce:	462b      	mov	r3, r5
 80093d0:	bfbb      	ittet	lt
 80093d2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80093d6:	461d      	movlt	r5, r3
 80093d8:	2300      	movge	r3, #0
 80093da:	232d      	movlt	r3, #45	; 0x2d
 80093dc:	700b      	strb	r3, [r1, #0]
 80093de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80093e0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80093e4:	4691      	mov	r9, r2
 80093e6:	f023 0820 	bic.w	r8, r3, #32
 80093ea:	bfbc      	itt	lt
 80093ec:	4622      	movlt	r2, r4
 80093ee:	4614      	movlt	r4, r2
 80093f0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80093f4:	d005      	beq.n	8009402 <__cvt+0x42>
 80093f6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80093fa:	d100      	bne.n	80093fe <__cvt+0x3e>
 80093fc:	3601      	adds	r6, #1
 80093fe:	2102      	movs	r1, #2
 8009400:	e000      	b.n	8009404 <__cvt+0x44>
 8009402:	2103      	movs	r1, #3
 8009404:	ab03      	add	r3, sp, #12
 8009406:	9301      	str	r3, [sp, #4]
 8009408:	ab02      	add	r3, sp, #8
 800940a:	9300      	str	r3, [sp, #0]
 800940c:	ec45 4b10 	vmov	d0, r4, r5
 8009410:	4653      	mov	r3, sl
 8009412:	4632      	mov	r2, r6
 8009414:	f000 fe38 	bl	800a088 <_dtoa_r>
 8009418:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800941c:	4607      	mov	r7, r0
 800941e:	d102      	bne.n	8009426 <__cvt+0x66>
 8009420:	f019 0f01 	tst.w	r9, #1
 8009424:	d022      	beq.n	800946c <__cvt+0xac>
 8009426:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800942a:	eb07 0906 	add.w	r9, r7, r6
 800942e:	d110      	bne.n	8009452 <__cvt+0x92>
 8009430:	783b      	ldrb	r3, [r7, #0]
 8009432:	2b30      	cmp	r3, #48	; 0x30
 8009434:	d10a      	bne.n	800944c <__cvt+0x8c>
 8009436:	2200      	movs	r2, #0
 8009438:	2300      	movs	r3, #0
 800943a:	4620      	mov	r0, r4
 800943c:	4629      	mov	r1, r5
 800943e:	f7f7 fb43 	bl	8000ac8 <__aeabi_dcmpeq>
 8009442:	b918      	cbnz	r0, 800944c <__cvt+0x8c>
 8009444:	f1c6 0601 	rsb	r6, r6, #1
 8009448:	f8ca 6000 	str.w	r6, [sl]
 800944c:	f8da 3000 	ldr.w	r3, [sl]
 8009450:	4499      	add	r9, r3
 8009452:	2200      	movs	r2, #0
 8009454:	2300      	movs	r3, #0
 8009456:	4620      	mov	r0, r4
 8009458:	4629      	mov	r1, r5
 800945a:	f7f7 fb35 	bl	8000ac8 <__aeabi_dcmpeq>
 800945e:	b108      	cbz	r0, 8009464 <__cvt+0xa4>
 8009460:	f8cd 900c 	str.w	r9, [sp, #12]
 8009464:	2230      	movs	r2, #48	; 0x30
 8009466:	9b03      	ldr	r3, [sp, #12]
 8009468:	454b      	cmp	r3, r9
 800946a:	d307      	bcc.n	800947c <__cvt+0xbc>
 800946c:	9b03      	ldr	r3, [sp, #12]
 800946e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009470:	1bdb      	subs	r3, r3, r7
 8009472:	4638      	mov	r0, r7
 8009474:	6013      	str	r3, [r2, #0]
 8009476:	b004      	add	sp, #16
 8009478:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800947c:	1c59      	adds	r1, r3, #1
 800947e:	9103      	str	r1, [sp, #12]
 8009480:	701a      	strb	r2, [r3, #0]
 8009482:	e7f0      	b.n	8009466 <__cvt+0xa6>

08009484 <__exponent>:
 8009484:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009486:	4603      	mov	r3, r0
 8009488:	2900      	cmp	r1, #0
 800948a:	bfb8      	it	lt
 800948c:	4249      	neglt	r1, r1
 800948e:	f803 2b02 	strb.w	r2, [r3], #2
 8009492:	bfb4      	ite	lt
 8009494:	222d      	movlt	r2, #45	; 0x2d
 8009496:	222b      	movge	r2, #43	; 0x2b
 8009498:	2909      	cmp	r1, #9
 800949a:	7042      	strb	r2, [r0, #1]
 800949c:	dd2a      	ble.n	80094f4 <__exponent+0x70>
 800949e:	f10d 0407 	add.w	r4, sp, #7
 80094a2:	46a4      	mov	ip, r4
 80094a4:	270a      	movs	r7, #10
 80094a6:	46a6      	mov	lr, r4
 80094a8:	460a      	mov	r2, r1
 80094aa:	fb91 f6f7 	sdiv	r6, r1, r7
 80094ae:	fb07 1516 	mls	r5, r7, r6, r1
 80094b2:	3530      	adds	r5, #48	; 0x30
 80094b4:	2a63      	cmp	r2, #99	; 0x63
 80094b6:	f104 34ff 	add.w	r4, r4, #4294967295
 80094ba:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80094be:	4631      	mov	r1, r6
 80094c0:	dcf1      	bgt.n	80094a6 <__exponent+0x22>
 80094c2:	3130      	adds	r1, #48	; 0x30
 80094c4:	f1ae 0502 	sub.w	r5, lr, #2
 80094c8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80094cc:	1c44      	adds	r4, r0, #1
 80094ce:	4629      	mov	r1, r5
 80094d0:	4561      	cmp	r1, ip
 80094d2:	d30a      	bcc.n	80094ea <__exponent+0x66>
 80094d4:	f10d 0209 	add.w	r2, sp, #9
 80094d8:	eba2 020e 	sub.w	r2, r2, lr
 80094dc:	4565      	cmp	r5, ip
 80094de:	bf88      	it	hi
 80094e0:	2200      	movhi	r2, #0
 80094e2:	4413      	add	r3, r2
 80094e4:	1a18      	subs	r0, r3, r0
 80094e6:	b003      	add	sp, #12
 80094e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80094ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80094ee:	f804 2f01 	strb.w	r2, [r4, #1]!
 80094f2:	e7ed      	b.n	80094d0 <__exponent+0x4c>
 80094f4:	2330      	movs	r3, #48	; 0x30
 80094f6:	3130      	adds	r1, #48	; 0x30
 80094f8:	7083      	strb	r3, [r0, #2]
 80094fa:	70c1      	strb	r1, [r0, #3]
 80094fc:	1d03      	adds	r3, r0, #4
 80094fe:	e7f1      	b.n	80094e4 <__exponent+0x60>

08009500 <_printf_float>:
 8009500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009504:	ed2d 8b02 	vpush	{d8}
 8009508:	b08d      	sub	sp, #52	; 0x34
 800950a:	460c      	mov	r4, r1
 800950c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009510:	4616      	mov	r6, r2
 8009512:	461f      	mov	r7, r3
 8009514:	4605      	mov	r5, r0
 8009516:	f001 fd5b 	bl	800afd0 <_localeconv_r>
 800951a:	f8d0 a000 	ldr.w	sl, [r0]
 800951e:	4650      	mov	r0, sl
 8009520:	f7f6 fe56 	bl	80001d0 <strlen>
 8009524:	2300      	movs	r3, #0
 8009526:	930a      	str	r3, [sp, #40]	; 0x28
 8009528:	6823      	ldr	r3, [r4, #0]
 800952a:	9305      	str	r3, [sp, #20]
 800952c:	f8d8 3000 	ldr.w	r3, [r8]
 8009530:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009534:	3307      	adds	r3, #7
 8009536:	f023 0307 	bic.w	r3, r3, #7
 800953a:	f103 0208 	add.w	r2, r3, #8
 800953e:	f8c8 2000 	str.w	r2, [r8]
 8009542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009546:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800954a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800954e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009552:	9307      	str	r3, [sp, #28]
 8009554:	f8cd 8018 	str.w	r8, [sp, #24]
 8009558:	ee08 0a10 	vmov	s16, r0
 800955c:	4b9f      	ldr	r3, [pc, #636]	; (80097dc <_printf_float+0x2dc>)
 800955e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009562:	f04f 32ff 	mov.w	r2, #4294967295
 8009566:	f7f7 fae1 	bl	8000b2c <__aeabi_dcmpun>
 800956a:	bb88      	cbnz	r0, 80095d0 <_printf_float+0xd0>
 800956c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009570:	4b9a      	ldr	r3, [pc, #616]	; (80097dc <_printf_float+0x2dc>)
 8009572:	f04f 32ff 	mov.w	r2, #4294967295
 8009576:	f7f7 fabb 	bl	8000af0 <__aeabi_dcmple>
 800957a:	bb48      	cbnz	r0, 80095d0 <_printf_float+0xd0>
 800957c:	2200      	movs	r2, #0
 800957e:	2300      	movs	r3, #0
 8009580:	4640      	mov	r0, r8
 8009582:	4649      	mov	r1, r9
 8009584:	f7f7 faaa 	bl	8000adc <__aeabi_dcmplt>
 8009588:	b110      	cbz	r0, 8009590 <_printf_float+0x90>
 800958a:	232d      	movs	r3, #45	; 0x2d
 800958c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009590:	4b93      	ldr	r3, [pc, #588]	; (80097e0 <_printf_float+0x2e0>)
 8009592:	4894      	ldr	r0, [pc, #592]	; (80097e4 <_printf_float+0x2e4>)
 8009594:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009598:	bf94      	ite	ls
 800959a:	4698      	movls	r8, r3
 800959c:	4680      	movhi	r8, r0
 800959e:	2303      	movs	r3, #3
 80095a0:	6123      	str	r3, [r4, #16]
 80095a2:	9b05      	ldr	r3, [sp, #20]
 80095a4:	f023 0204 	bic.w	r2, r3, #4
 80095a8:	6022      	str	r2, [r4, #0]
 80095aa:	f04f 0900 	mov.w	r9, #0
 80095ae:	9700      	str	r7, [sp, #0]
 80095b0:	4633      	mov	r3, r6
 80095b2:	aa0b      	add	r2, sp, #44	; 0x2c
 80095b4:	4621      	mov	r1, r4
 80095b6:	4628      	mov	r0, r5
 80095b8:	f000 f9d8 	bl	800996c <_printf_common>
 80095bc:	3001      	adds	r0, #1
 80095be:	f040 8090 	bne.w	80096e2 <_printf_float+0x1e2>
 80095c2:	f04f 30ff 	mov.w	r0, #4294967295
 80095c6:	b00d      	add	sp, #52	; 0x34
 80095c8:	ecbd 8b02 	vpop	{d8}
 80095cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095d0:	4642      	mov	r2, r8
 80095d2:	464b      	mov	r3, r9
 80095d4:	4640      	mov	r0, r8
 80095d6:	4649      	mov	r1, r9
 80095d8:	f7f7 faa8 	bl	8000b2c <__aeabi_dcmpun>
 80095dc:	b140      	cbz	r0, 80095f0 <_printf_float+0xf0>
 80095de:	464b      	mov	r3, r9
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	bfbc      	itt	lt
 80095e4:	232d      	movlt	r3, #45	; 0x2d
 80095e6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80095ea:	487f      	ldr	r0, [pc, #508]	; (80097e8 <_printf_float+0x2e8>)
 80095ec:	4b7f      	ldr	r3, [pc, #508]	; (80097ec <_printf_float+0x2ec>)
 80095ee:	e7d1      	b.n	8009594 <_printf_float+0x94>
 80095f0:	6863      	ldr	r3, [r4, #4]
 80095f2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80095f6:	9206      	str	r2, [sp, #24]
 80095f8:	1c5a      	adds	r2, r3, #1
 80095fa:	d13f      	bne.n	800967c <_printf_float+0x17c>
 80095fc:	2306      	movs	r3, #6
 80095fe:	6063      	str	r3, [r4, #4]
 8009600:	9b05      	ldr	r3, [sp, #20]
 8009602:	6861      	ldr	r1, [r4, #4]
 8009604:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009608:	2300      	movs	r3, #0
 800960a:	9303      	str	r3, [sp, #12]
 800960c:	ab0a      	add	r3, sp, #40	; 0x28
 800960e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009612:	ab09      	add	r3, sp, #36	; 0x24
 8009614:	ec49 8b10 	vmov	d0, r8, r9
 8009618:	9300      	str	r3, [sp, #0]
 800961a:	6022      	str	r2, [r4, #0]
 800961c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009620:	4628      	mov	r0, r5
 8009622:	f7ff fecd 	bl	80093c0 <__cvt>
 8009626:	9b06      	ldr	r3, [sp, #24]
 8009628:	9909      	ldr	r1, [sp, #36]	; 0x24
 800962a:	2b47      	cmp	r3, #71	; 0x47
 800962c:	4680      	mov	r8, r0
 800962e:	d108      	bne.n	8009642 <_printf_float+0x142>
 8009630:	1cc8      	adds	r0, r1, #3
 8009632:	db02      	blt.n	800963a <_printf_float+0x13a>
 8009634:	6863      	ldr	r3, [r4, #4]
 8009636:	4299      	cmp	r1, r3
 8009638:	dd41      	ble.n	80096be <_printf_float+0x1be>
 800963a:	f1ab 0b02 	sub.w	fp, fp, #2
 800963e:	fa5f fb8b 	uxtb.w	fp, fp
 8009642:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009646:	d820      	bhi.n	800968a <_printf_float+0x18a>
 8009648:	3901      	subs	r1, #1
 800964a:	465a      	mov	r2, fp
 800964c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009650:	9109      	str	r1, [sp, #36]	; 0x24
 8009652:	f7ff ff17 	bl	8009484 <__exponent>
 8009656:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009658:	1813      	adds	r3, r2, r0
 800965a:	2a01      	cmp	r2, #1
 800965c:	4681      	mov	r9, r0
 800965e:	6123      	str	r3, [r4, #16]
 8009660:	dc02      	bgt.n	8009668 <_printf_float+0x168>
 8009662:	6822      	ldr	r2, [r4, #0]
 8009664:	07d2      	lsls	r2, r2, #31
 8009666:	d501      	bpl.n	800966c <_printf_float+0x16c>
 8009668:	3301      	adds	r3, #1
 800966a:	6123      	str	r3, [r4, #16]
 800966c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009670:	2b00      	cmp	r3, #0
 8009672:	d09c      	beq.n	80095ae <_printf_float+0xae>
 8009674:	232d      	movs	r3, #45	; 0x2d
 8009676:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800967a:	e798      	b.n	80095ae <_printf_float+0xae>
 800967c:	9a06      	ldr	r2, [sp, #24]
 800967e:	2a47      	cmp	r2, #71	; 0x47
 8009680:	d1be      	bne.n	8009600 <_printf_float+0x100>
 8009682:	2b00      	cmp	r3, #0
 8009684:	d1bc      	bne.n	8009600 <_printf_float+0x100>
 8009686:	2301      	movs	r3, #1
 8009688:	e7b9      	b.n	80095fe <_printf_float+0xfe>
 800968a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800968e:	d118      	bne.n	80096c2 <_printf_float+0x1c2>
 8009690:	2900      	cmp	r1, #0
 8009692:	6863      	ldr	r3, [r4, #4]
 8009694:	dd0b      	ble.n	80096ae <_printf_float+0x1ae>
 8009696:	6121      	str	r1, [r4, #16]
 8009698:	b913      	cbnz	r3, 80096a0 <_printf_float+0x1a0>
 800969a:	6822      	ldr	r2, [r4, #0]
 800969c:	07d0      	lsls	r0, r2, #31
 800969e:	d502      	bpl.n	80096a6 <_printf_float+0x1a6>
 80096a0:	3301      	adds	r3, #1
 80096a2:	440b      	add	r3, r1
 80096a4:	6123      	str	r3, [r4, #16]
 80096a6:	65a1      	str	r1, [r4, #88]	; 0x58
 80096a8:	f04f 0900 	mov.w	r9, #0
 80096ac:	e7de      	b.n	800966c <_printf_float+0x16c>
 80096ae:	b913      	cbnz	r3, 80096b6 <_printf_float+0x1b6>
 80096b0:	6822      	ldr	r2, [r4, #0]
 80096b2:	07d2      	lsls	r2, r2, #31
 80096b4:	d501      	bpl.n	80096ba <_printf_float+0x1ba>
 80096b6:	3302      	adds	r3, #2
 80096b8:	e7f4      	b.n	80096a4 <_printf_float+0x1a4>
 80096ba:	2301      	movs	r3, #1
 80096bc:	e7f2      	b.n	80096a4 <_printf_float+0x1a4>
 80096be:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80096c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096c4:	4299      	cmp	r1, r3
 80096c6:	db05      	blt.n	80096d4 <_printf_float+0x1d4>
 80096c8:	6823      	ldr	r3, [r4, #0]
 80096ca:	6121      	str	r1, [r4, #16]
 80096cc:	07d8      	lsls	r0, r3, #31
 80096ce:	d5ea      	bpl.n	80096a6 <_printf_float+0x1a6>
 80096d0:	1c4b      	adds	r3, r1, #1
 80096d2:	e7e7      	b.n	80096a4 <_printf_float+0x1a4>
 80096d4:	2900      	cmp	r1, #0
 80096d6:	bfd4      	ite	le
 80096d8:	f1c1 0202 	rsble	r2, r1, #2
 80096dc:	2201      	movgt	r2, #1
 80096de:	4413      	add	r3, r2
 80096e0:	e7e0      	b.n	80096a4 <_printf_float+0x1a4>
 80096e2:	6823      	ldr	r3, [r4, #0]
 80096e4:	055a      	lsls	r2, r3, #21
 80096e6:	d407      	bmi.n	80096f8 <_printf_float+0x1f8>
 80096e8:	6923      	ldr	r3, [r4, #16]
 80096ea:	4642      	mov	r2, r8
 80096ec:	4631      	mov	r1, r6
 80096ee:	4628      	mov	r0, r5
 80096f0:	47b8      	blx	r7
 80096f2:	3001      	adds	r0, #1
 80096f4:	d12c      	bne.n	8009750 <_printf_float+0x250>
 80096f6:	e764      	b.n	80095c2 <_printf_float+0xc2>
 80096f8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80096fc:	f240 80e0 	bls.w	80098c0 <_printf_float+0x3c0>
 8009700:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009704:	2200      	movs	r2, #0
 8009706:	2300      	movs	r3, #0
 8009708:	f7f7 f9de 	bl	8000ac8 <__aeabi_dcmpeq>
 800970c:	2800      	cmp	r0, #0
 800970e:	d034      	beq.n	800977a <_printf_float+0x27a>
 8009710:	4a37      	ldr	r2, [pc, #220]	; (80097f0 <_printf_float+0x2f0>)
 8009712:	2301      	movs	r3, #1
 8009714:	4631      	mov	r1, r6
 8009716:	4628      	mov	r0, r5
 8009718:	47b8      	blx	r7
 800971a:	3001      	adds	r0, #1
 800971c:	f43f af51 	beq.w	80095c2 <_printf_float+0xc2>
 8009720:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009724:	429a      	cmp	r2, r3
 8009726:	db02      	blt.n	800972e <_printf_float+0x22e>
 8009728:	6823      	ldr	r3, [r4, #0]
 800972a:	07d8      	lsls	r0, r3, #31
 800972c:	d510      	bpl.n	8009750 <_printf_float+0x250>
 800972e:	ee18 3a10 	vmov	r3, s16
 8009732:	4652      	mov	r2, sl
 8009734:	4631      	mov	r1, r6
 8009736:	4628      	mov	r0, r5
 8009738:	47b8      	blx	r7
 800973a:	3001      	adds	r0, #1
 800973c:	f43f af41 	beq.w	80095c2 <_printf_float+0xc2>
 8009740:	f04f 0800 	mov.w	r8, #0
 8009744:	f104 091a 	add.w	r9, r4, #26
 8009748:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800974a:	3b01      	subs	r3, #1
 800974c:	4543      	cmp	r3, r8
 800974e:	dc09      	bgt.n	8009764 <_printf_float+0x264>
 8009750:	6823      	ldr	r3, [r4, #0]
 8009752:	079b      	lsls	r3, r3, #30
 8009754:	f100 8105 	bmi.w	8009962 <_printf_float+0x462>
 8009758:	68e0      	ldr	r0, [r4, #12]
 800975a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800975c:	4298      	cmp	r0, r3
 800975e:	bfb8      	it	lt
 8009760:	4618      	movlt	r0, r3
 8009762:	e730      	b.n	80095c6 <_printf_float+0xc6>
 8009764:	2301      	movs	r3, #1
 8009766:	464a      	mov	r2, r9
 8009768:	4631      	mov	r1, r6
 800976a:	4628      	mov	r0, r5
 800976c:	47b8      	blx	r7
 800976e:	3001      	adds	r0, #1
 8009770:	f43f af27 	beq.w	80095c2 <_printf_float+0xc2>
 8009774:	f108 0801 	add.w	r8, r8, #1
 8009778:	e7e6      	b.n	8009748 <_printf_float+0x248>
 800977a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800977c:	2b00      	cmp	r3, #0
 800977e:	dc39      	bgt.n	80097f4 <_printf_float+0x2f4>
 8009780:	4a1b      	ldr	r2, [pc, #108]	; (80097f0 <_printf_float+0x2f0>)
 8009782:	2301      	movs	r3, #1
 8009784:	4631      	mov	r1, r6
 8009786:	4628      	mov	r0, r5
 8009788:	47b8      	blx	r7
 800978a:	3001      	adds	r0, #1
 800978c:	f43f af19 	beq.w	80095c2 <_printf_float+0xc2>
 8009790:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009794:	4313      	orrs	r3, r2
 8009796:	d102      	bne.n	800979e <_printf_float+0x29e>
 8009798:	6823      	ldr	r3, [r4, #0]
 800979a:	07d9      	lsls	r1, r3, #31
 800979c:	d5d8      	bpl.n	8009750 <_printf_float+0x250>
 800979e:	ee18 3a10 	vmov	r3, s16
 80097a2:	4652      	mov	r2, sl
 80097a4:	4631      	mov	r1, r6
 80097a6:	4628      	mov	r0, r5
 80097a8:	47b8      	blx	r7
 80097aa:	3001      	adds	r0, #1
 80097ac:	f43f af09 	beq.w	80095c2 <_printf_float+0xc2>
 80097b0:	f04f 0900 	mov.w	r9, #0
 80097b4:	f104 0a1a 	add.w	sl, r4, #26
 80097b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097ba:	425b      	negs	r3, r3
 80097bc:	454b      	cmp	r3, r9
 80097be:	dc01      	bgt.n	80097c4 <_printf_float+0x2c4>
 80097c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097c2:	e792      	b.n	80096ea <_printf_float+0x1ea>
 80097c4:	2301      	movs	r3, #1
 80097c6:	4652      	mov	r2, sl
 80097c8:	4631      	mov	r1, r6
 80097ca:	4628      	mov	r0, r5
 80097cc:	47b8      	blx	r7
 80097ce:	3001      	adds	r0, #1
 80097d0:	f43f aef7 	beq.w	80095c2 <_printf_float+0xc2>
 80097d4:	f109 0901 	add.w	r9, r9, #1
 80097d8:	e7ee      	b.n	80097b8 <_printf_float+0x2b8>
 80097da:	bf00      	nop
 80097dc:	7fefffff 	.word	0x7fefffff
 80097e0:	0800de24 	.word	0x0800de24
 80097e4:	0800de28 	.word	0x0800de28
 80097e8:	0800de30 	.word	0x0800de30
 80097ec:	0800de2c 	.word	0x0800de2c
 80097f0:	0800de34 	.word	0x0800de34
 80097f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80097f6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80097f8:	429a      	cmp	r2, r3
 80097fa:	bfa8      	it	ge
 80097fc:	461a      	movge	r2, r3
 80097fe:	2a00      	cmp	r2, #0
 8009800:	4691      	mov	r9, r2
 8009802:	dc37      	bgt.n	8009874 <_printf_float+0x374>
 8009804:	f04f 0b00 	mov.w	fp, #0
 8009808:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800980c:	f104 021a 	add.w	r2, r4, #26
 8009810:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009812:	9305      	str	r3, [sp, #20]
 8009814:	eba3 0309 	sub.w	r3, r3, r9
 8009818:	455b      	cmp	r3, fp
 800981a:	dc33      	bgt.n	8009884 <_printf_float+0x384>
 800981c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009820:	429a      	cmp	r2, r3
 8009822:	db3b      	blt.n	800989c <_printf_float+0x39c>
 8009824:	6823      	ldr	r3, [r4, #0]
 8009826:	07da      	lsls	r2, r3, #31
 8009828:	d438      	bmi.n	800989c <_printf_float+0x39c>
 800982a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800982c:	9b05      	ldr	r3, [sp, #20]
 800982e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009830:	1ad3      	subs	r3, r2, r3
 8009832:	eba2 0901 	sub.w	r9, r2, r1
 8009836:	4599      	cmp	r9, r3
 8009838:	bfa8      	it	ge
 800983a:	4699      	movge	r9, r3
 800983c:	f1b9 0f00 	cmp.w	r9, #0
 8009840:	dc35      	bgt.n	80098ae <_printf_float+0x3ae>
 8009842:	f04f 0800 	mov.w	r8, #0
 8009846:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800984a:	f104 0a1a 	add.w	sl, r4, #26
 800984e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009852:	1a9b      	subs	r3, r3, r2
 8009854:	eba3 0309 	sub.w	r3, r3, r9
 8009858:	4543      	cmp	r3, r8
 800985a:	f77f af79 	ble.w	8009750 <_printf_float+0x250>
 800985e:	2301      	movs	r3, #1
 8009860:	4652      	mov	r2, sl
 8009862:	4631      	mov	r1, r6
 8009864:	4628      	mov	r0, r5
 8009866:	47b8      	blx	r7
 8009868:	3001      	adds	r0, #1
 800986a:	f43f aeaa 	beq.w	80095c2 <_printf_float+0xc2>
 800986e:	f108 0801 	add.w	r8, r8, #1
 8009872:	e7ec      	b.n	800984e <_printf_float+0x34e>
 8009874:	4613      	mov	r3, r2
 8009876:	4631      	mov	r1, r6
 8009878:	4642      	mov	r2, r8
 800987a:	4628      	mov	r0, r5
 800987c:	47b8      	blx	r7
 800987e:	3001      	adds	r0, #1
 8009880:	d1c0      	bne.n	8009804 <_printf_float+0x304>
 8009882:	e69e      	b.n	80095c2 <_printf_float+0xc2>
 8009884:	2301      	movs	r3, #1
 8009886:	4631      	mov	r1, r6
 8009888:	4628      	mov	r0, r5
 800988a:	9205      	str	r2, [sp, #20]
 800988c:	47b8      	blx	r7
 800988e:	3001      	adds	r0, #1
 8009890:	f43f ae97 	beq.w	80095c2 <_printf_float+0xc2>
 8009894:	9a05      	ldr	r2, [sp, #20]
 8009896:	f10b 0b01 	add.w	fp, fp, #1
 800989a:	e7b9      	b.n	8009810 <_printf_float+0x310>
 800989c:	ee18 3a10 	vmov	r3, s16
 80098a0:	4652      	mov	r2, sl
 80098a2:	4631      	mov	r1, r6
 80098a4:	4628      	mov	r0, r5
 80098a6:	47b8      	blx	r7
 80098a8:	3001      	adds	r0, #1
 80098aa:	d1be      	bne.n	800982a <_printf_float+0x32a>
 80098ac:	e689      	b.n	80095c2 <_printf_float+0xc2>
 80098ae:	9a05      	ldr	r2, [sp, #20]
 80098b0:	464b      	mov	r3, r9
 80098b2:	4442      	add	r2, r8
 80098b4:	4631      	mov	r1, r6
 80098b6:	4628      	mov	r0, r5
 80098b8:	47b8      	blx	r7
 80098ba:	3001      	adds	r0, #1
 80098bc:	d1c1      	bne.n	8009842 <_printf_float+0x342>
 80098be:	e680      	b.n	80095c2 <_printf_float+0xc2>
 80098c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80098c2:	2a01      	cmp	r2, #1
 80098c4:	dc01      	bgt.n	80098ca <_printf_float+0x3ca>
 80098c6:	07db      	lsls	r3, r3, #31
 80098c8:	d538      	bpl.n	800993c <_printf_float+0x43c>
 80098ca:	2301      	movs	r3, #1
 80098cc:	4642      	mov	r2, r8
 80098ce:	4631      	mov	r1, r6
 80098d0:	4628      	mov	r0, r5
 80098d2:	47b8      	blx	r7
 80098d4:	3001      	adds	r0, #1
 80098d6:	f43f ae74 	beq.w	80095c2 <_printf_float+0xc2>
 80098da:	ee18 3a10 	vmov	r3, s16
 80098de:	4652      	mov	r2, sl
 80098e0:	4631      	mov	r1, r6
 80098e2:	4628      	mov	r0, r5
 80098e4:	47b8      	blx	r7
 80098e6:	3001      	adds	r0, #1
 80098e8:	f43f ae6b 	beq.w	80095c2 <_printf_float+0xc2>
 80098ec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80098f0:	2200      	movs	r2, #0
 80098f2:	2300      	movs	r3, #0
 80098f4:	f7f7 f8e8 	bl	8000ac8 <__aeabi_dcmpeq>
 80098f8:	b9d8      	cbnz	r0, 8009932 <_printf_float+0x432>
 80098fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098fc:	f108 0201 	add.w	r2, r8, #1
 8009900:	3b01      	subs	r3, #1
 8009902:	4631      	mov	r1, r6
 8009904:	4628      	mov	r0, r5
 8009906:	47b8      	blx	r7
 8009908:	3001      	adds	r0, #1
 800990a:	d10e      	bne.n	800992a <_printf_float+0x42a>
 800990c:	e659      	b.n	80095c2 <_printf_float+0xc2>
 800990e:	2301      	movs	r3, #1
 8009910:	4652      	mov	r2, sl
 8009912:	4631      	mov	r1, r6
 8009914:	4628      	mov	r0, r5
 8009916:	47b8      	blx	r7
 8009918:	3001      	adds	r0, #1
 800991a:	f43f ae52 	beq.w	80095c2 <_printf_float+0xc2>
 800991e:	f108 0801 	add.w	r8, r8, #1
 8009922:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009924:	3b01      	subs	r3, #1
 8009926:	4543      	cmp	r3, r8
 8009928:	dcf1      	bgt.n	800990e <_printf_float+0x40e>
 800992a:	464b      	mov	r3, r9
 800992c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009930:	e6dc      	b.n	80096ec <_printf_float+0x1ec>
 8009932:	f04f 0800 	mov.w	r8, #0
 8009936:	f104 0a1a 	add.w	sl, r4, #26
 800993a:	e7f2      	b.n	8009922 <_printf_float+0x422>
 800993c:	2301      	movs	r3, #1
 800993e:	4642      	mov	r2, r8
 8009940:	e7df      	b.n	8009902 <_printf_float+0x402>
 8009942:	2301      	movs	r3, #1
 8009944:	464a      	mov	r2, r9
 8009946:	4631      	mov	r1, r6
 8009948:	4628      	mov	r0, r5
 800994a:	47b8      	blx	r7
 800994c:	3001      	adds	r0, #1
 800994e:	f43f ae38 	beq.w	80095c2 <_printf_float+0xc2>
 8009952:	f108 0801 	add.w	r8, r8, #1
 8009956:	68e3      	ldr	r3, [r4, #12]
 8009958:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800995a:	1a5b      	subs	r3, r3, r1
 800995c:	4543      	cmp	r3, r8
 800995e:	dcf0      	bgt.n	8009942 <_printf_float+0x442>
 8009960:	e6fa      	b.n	8009758 <_printf_float+0x258>
 8009962:	f04f 0800 	mov.w	r8, #0
 8009966:	f104 0919 	add.w	r9, r4, #25
 800996a:	e7f4      	b.n	8009956 <_printf_float+0x456>

0800996c <_printf_common>:
 800996c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009970:	4616      	mov	r6, r2
 8009972:	4699      	mov	r9, r3
 8009974:	688a      	ldr	r2, [r1, #8]
 8009976:	690b      	ldr	r3, [r1, #16]
 8009978:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800997c:	4293      	cmp	r3, r2
 800997e:	bfb8      	it	lt
 8009980:	4613      	movlt	r3, r2
 8009982:	6033      	str	r3, [r6, #0]
 8009984:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009988:	4607      	mov	r7, r0
 800998a:	460c      	mov	r4, r1
 800998c:	b10a      	cbz	r2, 8009992 <_printf_common+0x26>
 800998e:	3301      	adds	r3, #1
 8009990:	6033      	str	r3, [r6, #0]
 8009992:	6823      	ldr	r3, [r4, #0]
 8009994:	0699      	lsls	r1, r3, #26
 8009996:	bf42      	ittt	mi
 8009998:	6833      	ldrmi	r3, [r6, #0]
 800999a:	3302      	addmi	r3, #2
 800999c:	6033      	strmi	r3, [r6, #0]
 800999e:	6825      	ldr	r5, [r4, #0]
 80099a0:	f015 0506 	ands.w	r5, r5, #6
 80099a4:	d106      	bne.n	80099b4 <_printf_common+0x48>
 80099a6:	f104 0a19 	add.w	sl, r4, #25
 80099aa:	68e3      	ldr	r3, [r4, #12]
 80099ac:	6832      	ldr	r2, [r6, #0]
 80099ae:	1a9b      	subs	r3, r3, r2
 80099b0:	42ab      	cmp	r3, r5
 80099b2:	dc26      	bgt.n	8009a02 <_printf_common+0x96>
 80099b4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80099b8:	1e13      	subs	r3, r2, #0
 80099ba:	6822      	ldr	r2, [r4, #0]
 80099bc:	bf18      	it	ne
 80099be:	2301      	movne	r3, #1
 80099c0:	0692      	lsls	r2, r2, #26
 80099c2:	d42b      	bmi.n	8009a1c <_printf_common+0xb0>
 80099c4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80099c8:	4649      	mov	r1, r9
 80099ca:	4638      	mov	r0, r7
 80099cc:	47c0      	blx	r8
 80099ce:	3001      	adds	r0, #1
 80099d0:	d01e      	beq.n	8009a10 <_printf_common+0xa4>
 80099d2:	6823      	ldr	r3, [r4, #0]
 80099d4:	68e5      	ldr	r5, [r4, #12]
 80099d6:	6832      	ldr	r2, [r6, #0]
 80099d8:	f003 0306 	and.w	r3, r3, #6
 80099dc:	2b04      	cmp	r3, #4
 80099de:	bf08      	it	eq
 80099e0:	1aad      	subeq	r5, r5, r2
 80099e2:	68a3      	ldr	r3, [r4, #8]
 80099e4:	6922      	ldr	r2, [r4, #16]
 80099e6:	bf0c      	ite	eq
 80099e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80099ec:	2500      	movne	r5, #0
 80099ee:	4293      	cmp	r3, r2
 80099f0:	bfc4      	itt	gt
 80099f2:	1a9b      	subgt	r3, r3, r2
 80099f4:	18ed      	addgt	r5, r5, r3
 80099f6:	2600      	movs	r6, #0
 80099f8:	341a      	adds	r4, #26
 80099fa:	42b5      	cmp	r5, r6
 80099fc:	d11a      	bne.n	8009a34 <_printf_common+0xc8>
 80099fe:	2000      	movs	r0, #0
 8009a00:	e008      	b.n	8009a14 <_printf_common+0xa8>
 8009a02:	2301      	movs	r3, #1
 8009a04:	4652      	mov	r2, sl
 8009a06:	4649      	mov	r1, r9
 8009a08:	4638      	mov	r0, r7
 8009a0a:	47c0      	blx	r8
 8009a0c:	3001      	adds	r0, #1
 8009a0e:	d103      	bne.n	8009a18 <_printf_common+0xac>
 8009a10:	f04f 30ff 	mov.w	r0, #4294967295
 8009a14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a18:	3501      	adds	r5, #1
 8009a1a:	e7c6      	b.n	80099aa <_printf_common+0x3e>
 8009a1c:	18e1      	adds	r1, r4, r3
 8009a1e:	1c5a      	adds	r2, r3, #1
 8009a20:	2030      	movs	r0, #48	; 0x30
 8009a22:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009a26:	4422      	add	r2, r4
 8009a28:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009a2c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009a30:	3302      	adds	r3, #2
 8009a32:	e7c7      	b.n	80099c4 <_printf_common+0x58>
 8009a34:	2301      	movs	r3, #1
 8009a36:	4622      	mov	r2, r4
 8009a38:	4649      	mov	r1, r9
 8009a3a:	4638      	mov	r0, r7
 8009a3c:	47c0      	blx	r8
 8009a3e:	3001      	adds	r0, #1
 8009a40:	d0e6      	beq.n	8009a10 <_printf_common+0xa4>
 8009a42:	3601      	adds	r6, #1
 8009a44:	e7d9      	b.n	80099fa <_printf_common+0x8e>
	...

08009a48 <_printf_i>:
 8009a48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009a4c:	460c      	mov	r4, r1
 8009a4e:	4691      	mov	r9, r2
 8009a50:	7e27      	ldrb	r7, [r4, #24]
 8009a52:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009a54:	2f78      	cmp	r7, #120	; 0x78
 8009a56:	4680      	mov	r8, r0
 8009a58:	469a      	mov	sl, r3
 8009a5a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009a5e:	d807      	bhi.n	8009a70 <_printf_i+0x28>
 8009a60:	2f62      	cmp	r7, #98	; 0x62
 8009a62:	d80a      	bhi.n	8009a7a <_printf_i+0x32>
 8009a64:	2f00      	cmp	r7, #0
 8009a66:	f000 80d8 	beq.w	8009c1a <_printf_i+0x1d2>
 8009a6a:	2f58      	cmp	r7, #88	; 0x58
 8009a6c:	f000 80a3 	beq.w	8009bb6 <_printf_i+0x16e>
 8009a70:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009a74:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009a78:	e03a      	b.n	8009af0 <_printf_i+0xa8>
 8009a7a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009a7e:	2b15      	cmp	r3, #21
 8009a80:	d8f6      	bhi.n	8009a70 <_printf_i+0x28>
 8009a82:	a001      	add	r0, pc, #4	; (adr r0, 8009a88 <_printf_i+0x40>)
 8009a84:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009a88:	08009ae1 	.word	0x08009ae1
 8009a8c:	08009af5 	.word	0x08009af5
 8009a90:	08009a71 	.word	0x08009a71
 8009a94:	08009a71 	.word	0x08009a71
 8009a98:	08009a71 	.word	0x08009a71
 8009a9c:	08009a71 	.word	0x08009a71
 8009aa0:	08009af5 	.word	0x08009af5
 8009aa4:	08009a71 	.word	0x08009a71
 8009aa8:	08009a71 	.word	0x08009a71
 8009aac:	08009a71 	.word	0x08009a71
 8009ab0:	08009a71 	.word	0x08009a71
 8009ab4:	08009c01 	.word	0x08009c01
 8009ab8:	08009b25 	.word	0x08009b25
 8009abc:	08009be3 	.word	0x08009be3
 8009ac0:	08009a71 	.word	0x08009a71
 8009ac4:	08009a71 	.word	0x08009a71
 8009ac8:	08009c23 	.word	0x08009c23
 8009acc:	08009a71 	.word	0x08009a71
 8009ad0:	08009b25 	.word	0x08009b25
 8009ad4:	08009a71 	.word	0x08009a71
 8009ad8:	08009a71 	.word	0x08009a71
 8009adc:	08009beb 	.word	0x08009beb
 8009ae0:	680b      	ldr	r3, [r1, #0]
 8009ae2:	1d1a      	adds	r2, r3, #4
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	600a      	str	r2, [r1, #0]
 8009ae8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009aec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009af0:	2301      	movs	r3, #1
 8009af2:	e0a3      	b.n	8009c3c <_printf_i+0x1f4>
 8009af4:	6825      	ldr	r5, [r4, #0]
 8009af6:	6808      	ldr	r0, [r1, #0]
 8009af8:	062e      	lsls	r6, r5, #24
 8009afa:	f100 0304 	add.w	r3, r0, #4
 8009afe:	d50a      	bpl.n	8009b16 <_printf_i+0xce>
 8009b00:	6805      	ldr	r5, [r0, #0]
 8009b02:	600b      	str	r3, [r1, #0]
 8009b04:	2d00      	cmp	r5, #0
 8009b06:	da03      	bge.n	8009b10 <_printf_i+0xc8>
 8009b08:	232d      	movs	r3, #45	; 0x2d
 8009b0a:	426d      	negs	r5, r5
 8009b0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009b10:	485e      	ldr	r0, [pc, #376]	; (8009c8c <_printf_i+0x244>)
 8009b12:	230a      	movs	r3, #10
 8009b14:	e019      	b.n	8009b4a <_printf_i+0x102>
 8009b16:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009b1a:	6805      	ldr	r5, [r0, #0]
 8009b1c:	600b      	str	r3, [r1, #0]
 8009b1e:	bf18      	it	ne
 8009b20:	b22d      	sxthne	r5, r5
 8009b22:	e7ef      	b.n	8009b04 <_printf_i+0xbc>
 8009b24:	680b      	ldr	r3, [r1, #0]
 8009b26:	6825      	ldr	r5, [r4, #0]
 8009b28:	1d18      	adds	r0, r3, #4
 8009b2a:	6008      	str	r0, [r1, #0]
 8009b2c:	0628      	lsls	r0, r5, #24
 8009b2e:	d501      	bpl.n	8009b34 <_printf_i+0xec>
 8009b30:	681d      	ldr	r5, [r3, #0]
 8009b32:	e002      	b.n	8009b3a <_printf_i+0xf2>
 8009b34:	0669      	lsls	r1, r5, #25
 8009b36:	d5fb      	bpl.n	8009b30 <_printf_i+0xe8>
 8009b38:	881d      	ldrh	r5, [r3, #0]
 8009b3a:	4854      	ldr	r0, [pc, #336]	; (8009c8c <_printf_i+0x244>)
 8009b3c:	2f6f      	cmp	r7, #111	; 0x6f
 8009b3e:	bf0c      	ite	eq
 8009b40:	2308      	moveq	r3, #8
 8009b42:	230a      	movne	r3, #10
 8009b44:	2100      	movs	r1, #0
 8009b46:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009b4a:	6866      	ldr	r6, [r4, #4]
 8009b4c:	60a6      	str	r6, [r4, #8]
 8009b4e:	2e00      	cmp	r6, #0
 8009b50:	bfa2      	ittt	ge
 8009b52:	6821      	ldrge	r1, [r4, #0]
 8009b54:	f021 0104 	bicge.w	r1, r1, #4
 8009b58:	6021      	strge	r1, [r4, #0]
 8009b5a:	b90d      	cbnz	r5, 8009b60 <_printf_i+0x118>
 8009b5c:	2e00      	cmp	r6, #0
 8009b5e:	d04d      	beq.n	8009bfc <_printf_i+0x1b4>
 8009b60:	4616      	mov	r6, r2
 8009b62:	fbb5 f1f3 	udiv	r1, r5, r3
 8009b66:	fb03 5711 	mls	r7, r3, r1, r5
 8009b6a:	5dc7      	ldrb	r7, [r0, r7]
 8009b6c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009b70:	462f      	mov	r7, r5
 8009b72:	42bb      	cmp	r3, r7
 8009b74:	460d      	mov	r5, r1
 8009b76:	d9f4      	bls.n	8009b62 <_printf_i+0x11a>
 8009b78:	2b08      	cmp	r3, #8
 8009b7a:	d10b      	bne.n	8009b94 <_printf_i+0x14c>
 8009b7c:	6823      	ldr	r3, [r4, #0]
 8009b7e:	07df      	lsls	r7, r3, #31
 8009b80:	d508      	bpl.n	8009b94 <_printf_i+0x14c>
 8009b82:	6923      	ldr	r3, [r4, #16]
 8009b84:	6861      	ldr	r1, [r4, #4]
 8009b86:	4299      	cmp	r1, r3
 8009b88:	bfde      	ittt	le
 8009b8a:	2330      	movle	r3, #48	; 0x30
 8009b8c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009b90:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009b94:	1b92      	subs	r2, r2, r6
 8009b96:	6122      	str	r2, [r4, #16]
 8009b98:	f8cd a000 	str.w	sl, [sp]
 8009b9c:	464b      	mov	r3, r9
 8009b9e:	aa03      	add	r2, sp, #12
 8009ba0:	4621      	mov	r1, r4
 8009ba2:	4640      	mov	r0, r8
 8009ba4:	f7ff fee2 	bl	800996c <_printf_common>
 8009ba8:	3001      	adds	r0, #1
 8009baa:	d14c      	bne.n	8009c46 <_printf_i+0x1fe>
 8009bac:	f04f 30ff 	mov.w	r0, #4294967295
 8009bb0:	b004      	add	sp, #16
 8009bb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bb6:	4835      	ldr	r0, [pc, #212]	; (8009c8c <_printf_i+0x244>)
 8009bb8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009bbc:	6823      	ldr	r3, [r4, #0]
 8009bbe:	680e      	ldr	r6, [r1, #0]
 8009bc0:	061f      	lsls	r7, r3, #24
 8009bc2:	f856 5b04 	ldr.w	r5, [r6], #4
 8009bc6:	600e      	str	r6, [r1, #0]
 8009bc8:	d514      	bpl.n	8009bf4 <_printf_i+0x1ac>
 8009bca:	07d9      	lsls	r1, r3, #31
 8009bcc:	bf44      	itt	mi
 8009bce:	f043 0320 	orrmi.w	r3, r3, #32
 8009bd2:	6023      	strmi	r3, [r4, #0]
 8009bd4:	b91d      	cbnz	r5, 8009bde <_printf_i+0x196>
 8009bd6:	6823      	ldr	r3, [r4, #0]
 8009bd8:	f023 0320 	bic.w	r3, r3, #32
 8009bdc:	6023      	str	r3, [r4, #0]
 8009bde:	2310      	movs	r3, #16
 8009be0:	e7b0      	b.n	8009b44 <_printf_i+0xfc>
 8009be2:	6823      	ldr	r3, [r4, #0]
 8009be4:	f043 0320 	orr.w	r3, r3, #32
 8009be8:	6023      	str	r3, [r4, #0]
 8009bea:	2378      	movs	r3, #120	; 0x78
 8009bec:	4828      	ldr	r0, [pc, #160]	; (8009c90 <_printf_i+0x248>)
 8009bee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009bf2:	e7e3      	b.n	8009bbc <_printf_i+0x174>
 8009bf4:	065e      	lsls	r6, r3, #25
 8009bf6:	bf48      	it	mi
 8009bf8:	b2ad      	uxthmi	r5, r5
 8009bfa:	e7e6      	b.n	8009bca <_printf_i+0x182>
 8009bfc:	4616      	mov	r6, r2
 8009bfe:	e7bb      	b.n	8009b78 <_printf_i+0x130>
 8009c00:	680b      	ldr	r3, [r1, #0]
 8009c02:	6826      	ldr	r6, [r4, #0]
 8009c04:	6960      	ldr	r0, [r4, #20]
 8009c06:	1d1d      	adds	r5, r3, #4
 8009c08:	600d      	str	r5, [r1, #0]
 8009c0a:	0635      	lsls	r5, r6, #24
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	d501      	bpl.n	8009c14 <_printf_i+0x1cc>
 8009c10:	6018      	str	r0, [r3, #0]
 8009c12:	e002      	b.n	8009c1a <_printf_i+0x1d2>
 8009c14:	0671      	lsls	r1, r6, #25
 8009c16:	d5fb      	bpl.n	8009c10 <_printf_i+0x1c8>
 8009c18:	8018      	strh	r0, [r3, #0]
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	6123      	str	r3, [r4, #16]
 8009c1e:	4616      	mov	r6, r2
 8009c20:	e7ba      	b.n	8009b98 <_printf_i+0x150>
 8009c22:	680b      	ldr	r3, [r1, #0]
 8009c24:	1d1a      	adds	r2, r3, #4
 8009c26:	600a      	str	r2, [r1, #0]
 8009c28:	681e      	ldr	r6, [r3, #0]
 8009c2a:	6862      	ldr	r2, [r4, #4]
 8009c2c:	2100      	movs	r1, #0
 8009c2e:	4630      	mov	r0, r6
 8009c30:	f7f6 fad6 	bl	80001e0 <memchr>
 8009c34:	b108      	cbz	r0, 8009c3a <_printf_i+0x1f2>
 8009c36:	1b80      	subs	r0, r0, r6
 8009c38:	6060      	str	r0, [r4, #4]
 8009c3a:	6863      	ldr	r3, [r4, #4]
 8009c3c:	6123      	str	r3, [r4, #16]
 8009c3e:	2300      	movs	r3, #0
 8009c40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009c44:	e7a8      	b.n	8009b98 <_printf_i+0x150>
 8009c46:	6923      	ldr	r3, [r4, #16]
 8009c48:	4632      	mov	r2, r6
 8009c4a:	4649      	mov	r1, r9
 8009c4c:	4640      	mov	r0, r8
 8009c4e:	47d0      	blx	sl
 8009c50:	3001      	adds	r0, #1
 8009c52:	d0ab      	beq.n	8009bac <_printf_i+0x164>
 8009c54:	6823      	ldr	r3, [r4, #0]
 8009c56:	079b      	lsls	r3, r3, #30
 8009c58:	d413      	bmi.n	8009c82 <_printf_i+0x23a>
 8009c5a:	68e0      	ldr	r0, [r4, #12]
 8009c5c:	9b03      	ldr	r3, [sp, #12]
 8009c5e:	4298      	cmp	r0, r3
 8009c60:	bfb8      	it	lt
 8009c62:	4618      	movlt	r0, r3
 8009c64:	e7a4      	b.n	8009bb0 <_printf_i+0x168>
 8009c66:	2301      	movs	r3, #1
 8009c68:	4632      	mov	r2, r6
 8009c6a:	4649      	mov	r1, r9
 8009c6c:	4640      	mov	r0, r8
 8009c6e:	47d0      	blx	sl
 8009c70:	3001      	adds	r0, #1
 8009c72:	d09b      	beq.n	8009bac <_printf_i+0x164>
 8009c74:	3501      	adds	r5, #1
 8009c76:	68e3      	ldr	r3, [r4, #12]
 8009c78:	9903      	ldr	r1, [sp, #12]
 8009c7a:	1a5b      	subs	r3, r3, r1
 8009c7c:	42ab      	cmp	r3, r5
 8009c7e:	dcf2      	bgt.n	8009c66 <_printf_i+0x21e>
 8009c80:	e7eb      	b.n	8009c5a <_printf_i+0x212>
 8009c82:	2500      	movs	r5, #0
 8009c84:	f104 0619 	add.w	r6, r4, #25
 8009c88:	e7f5      	b.n	8009c76 <_printf_i+0x22e>
 8009c8a:	bf00      	nop
 8009c8c:	0800de36 	.word	0x0800de36
 8009c90:	0800de47 	.word	0x0800de47

08009c94 <iprintf>:
 8009c94:	b40f      	push	{r0, r1, r2, r3}
 8009c96:	4b0a      	ldr	r3, [pc, #40]	; (8009cc0 <iprintf+0x2c>)
 8009c98:	b513      	push	{r0, r1, r4, lr}
 8009c9a:	681c      	ldr	r4, [r3, #0]
 8009c9c:	b124      	cbz	r4, 8009ca8 <iprintf+0x14>
 8009c9e:	69a3      	ldr	r3, [r4, #24]
 8009ca0:	b913      	cbnz	r3, 8009ca8 <iprintf+0x14>
 8009ca2:	4620      	mov	r0, r4
 8009ca4:	f001 f8f6 	bl	800ae94 <__sinit>
 8009ca8:	ab05      	add	r3, sp, #20
 8009caa:	9a04      	ldr	r2, [sp, #16]
 8009cac:	68a1      	ldr	r1, [r4, #8]
 8009cae:	9301      	str	r3, [sp, #4]
 8009cb0:	4620      	mov	r0, r4
 8009cb2:	f001 ffbf 	bl	800bc34 <_vfiprintf_r>
 8009cb6:	b002      	add	sp, #8
 8009cb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009cbc:	b004      	add	sp, #16
 8009cbe:	4770      	bx	lr
 8009cc0:	20000018 	.word	0x20000018

08009cc4 <_puts_r>:
 8009cc4:	b570      	push	{r4, r5, r6, lr}
 8009cc6:	460e      	mov	r6, r1
 8009cc8:	4605      	mov	r5, r0
 8009cca:	b118      	cbz	r0, 8009cd4 <_puts_r+0x10>
 8009ccc:	6983      	ldr	r3, [r0, #24]
 8009cce:	b90b      	cbnz	r3, 8009cd4 <_puts_r+0x10>
 8009cd0:	f001 f8e0 	bl	800ae94 <__sinit>
 8009cd4:	69ab      	ldr	r3, [r5, #24]
 8009cd6:	68ac      	ldr	r4, [r5, #8]
 8009cd8:	b913      	cbnz	r3, 8009ce0 <_puts_r+0x1c>
 8009cda:	4628      	mov	r0, r5
 8009cdc:	f001 f8da 	bl	800ae94 <__sinit>
 8009ce0:	4b2c      	ldr	r3, [pc, #176]	; (8009d94 <_puts_r+0xd0>)
 8009ce2:	429c      	cmp	r4, r3
 8009ce4:	d120      	bne.n	8009d28 <_puts_r+0x64>
 8009ce6:	686c      	ldr	r4, [r5, #4]
 8009ce8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009cea:	07db      	lsls	r3, r3, #31
 8009cec:	d405      	bmi.n	8009cfa <_puts_r+0x36>
 8009cee:	89a3      	ldrh	r3, [r4, #12]
 8009cf0:	0598      	lsls	r0, r3, #22
 8009cf2:	d402      	bmi.n	8009cfa <_puts_r+0x36>
 8009cf4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009cf6:	f001 f970 	bl	800afda <__retarget_lock_acquire_recursive>
 8009cfa:	89a3      	ldrh	r3, [r4, #12]
 8009cfc:	0719      	lsls	r1, r3, #28
 8009cfe:	d51d      	bpl.n	8009d3c <_puts_r+0x78>
 8009d00:	6923      	ldr	r3, [r4, #16]
 8009d02:	b1db      	cbz	r3, 8009d3c <_puts_r+0x78>
 8009d04:	3e01      	subs	r6, #1
 8009d06:	68a3      	ldr	r3, [r4, #8]
 8009d08:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009d0c:	3b01      	subs	r3, #1
 8009d0e:	60a3      	str	r3, [r4, #8]
 8009d10:	bb39      	cbnz	r1, 8009d62 <_puts_r+0x9e>
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	da38      	bge.n	8009d88 <_puts_r+0xc4>
 8009d16:	4622      	mov	r2, r4
 8009d18:	210a      	movs	r1, #10
 8009d1a:	4628      	mov	r0, r5
 8009d1c:	f000 f868 	bl	8009df0 <__swbuf_r>
 8009d20:	3001      	adds	r0, #1
 8009d22:	d011      	beq.n	8009d48 <_puts_r+0x84>
 8009d24:	250a      	movs	r5, #10
 8009d26:	e011      	b.n	8009d4c <_puts_r+0x88>
 8009d28:	4b1b      	ldr	r3, [pc, #108]	; (8009d98 <_puts_r+0xd4>)
 8009d2a:	429c      	cmp	r4, r3
 8009d2c:	d101      	bne.n	8009d32 <_puts_r+0x6e>
 8009d2e:	68ac      	ldr	r4, [r5, #8]
 8009d30:	e7da      	b.n	8009ce8 <_puts_r+0x24>
 8009d32:	4b1a      	ldr	r3, [pc, #104]	; (8009d9c <_puts_r+0xd8>)
 8009d34:	429c      	cmp	r4, r3
 8009d36:	bf08      	it	eq
 8009d38:	68ec      	ldreq	r4, [r5, #12]
 8009d3a:	e7d5      	b.n	8009ce8 <_puts_r+0x24>
 8009d3c:	4621      	mov	r1, r4
 8009d3e:	4628      	mov	r0, r5
 8009d40:	f000 f8a8 	bl	8009e94 <__swsetup_r>
 8009d44:	2800      	cmp	r0, #0
 8009d46:	d0dd      	beq.n	8009d04 <_puts_r+0x40>
 8009d48:	f04f 35ff 	mov.w	r5, #4294967295
 8009d4c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009d4e:	07da      	lsls	r2, r3, #31
 8009d50:	d405      	bmi.n	8009d5e <_puts_r+0x9a>
 8009d52:	89a3      	ldrh	r3, [r4, #12]
 8009d54:	059b      	lsls	r3, r3, #22
 8009d56:	d402      	bmi.n	8009d5e <_puts_r+0x9a>
 8009d58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009d5a:	f001 f93f 	bl	800afdc <__retarget_lock_release_recursive>
 8009d5e:	4628      	mov	r0, r5
 8009d60:	bd70      	pop	{r4, r5, r6, pc}
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	da04      	bge.n	8009d70 <_puts_r+0xac>
 8009d66:	69a2      	ldr	r2, [r4, #24]
 8009d68:	429a      	cmp	r2, r3
 8009d6a:	dc06      	bgt.n	8009d7a <_puts_r+0xb6>
 8009d6c:	290a      	cmp	r1, #10
 8009d6e:	d004      	beq.n	8009d7a <_puts_r+0xb6>
 8009d70:	6823      	ldr	r3, [r4, #0]
 8009d72:	1c5a      	adds	r2, r3, #1
 8009d74:	6022      	str	r2, [r4, #0]
 8009d76:	7019      	strb	r1, [r3, #0]
 8009d78:	e7c5      	b.n	8009d06 <_puts_r+0x42>
 8009d7a:	4622      	mov	r2, r4
 8009d7c:	4628      	mov	r0, r5
 8009d7e:	f000 f837 	bl	8009df0 <__swbuf_r>
 8009d82:	3001      	adds	r0, #1
 8009d84:	d1bf      	bne.n	8009d06 <_puts_r+0x42>
 8009d86:	e7df      	b.n	8009d48 <_puts_r+0x84>
 8009d88:	6823      	ldr	r3, [r4, #0]
 8009d8a:	250a      	movs	r5, #10
 8009d8c:	1c5a      	adds	r2, r3, #1
 8009d8e:	6022      	str	r2, [r4, #0]
 8009d90:	701d      	strb	r5, [r3, #0]
 8009d92:	e7db      	b.n	8009d4c <_puts_r+0x88>
 8009d94:	0800df0c 	.word	0x0800df0c
 8009d98:	0800df2c 	.word	0x0800df2c
 8009d9c:	0800deec 	.word	0x0800deec

08009da0 <puts>:
 8009da0:	4b02      	ldr	r3, [pc, #8]	; (8009dac <puts+0xc>)
 8009da2:	4601      	mov	r1, r0
 8009da4:	6818      	ldr	r0, [r3, #0]
 8009da6:	f7ff bf8d 	b.w	8009cc4 <_puts_r>
 8009daa:	bf00      	nop
 8009dac:	20000018 	.word	0x20000018

08009db0 <siprintf>:
 8009db0:	b40e      	push	{r1, r2, r3}
 8009db2:	b500      	push	{lr}
 8009db4:	b09c      	sub	sp, #112	; 0x70
 8009db6:	ab1d      	add	r3, sp, #116	; 0x74
 8009db8:	9002      	str	r0, [sp, #8]
 8009dba:	9006      	str	r0, [sp, #24]
 8009dbc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009dc0:	4809      	ldr	r0, [pc, #36]	; (8009de8 <siprintf+0x38>)
 8009dc2:	9107      	str	r1, [sp, #28]
 8009dc4:	9104      	str	r1, [sp, #16]
 8009dc6:	4909      	ldr	r1, [pc, #36]	; (8009dec <siprintf+0x3c>)
 8009dc8:	f853 2b04 	ldr.w	r2, [r3], #4
 8009dcc:	9105      	str	r1, [sp, #20]
 8009dce:	6800      	ldr	r0, [r0, #0]
 8009dd0:	9301      	str	r3, [sp, #4]
 8009dd2:	a902      	add	r1, sp, #8
 8009dd4:	f001 fe04 	bl	800b9e0 <_svfiprintf_r>
 8009dd8:	9b02      	ldr	r3, [sp, #8]
 8009dda:	2200      	movs	r2, #0
 8009ddc:	701a      	strb	r2, [r3, #0]
 8009dde:	b01c      	add	sp, #112	; 0x70
 8009de0:	f85d eb04 	ldr.w	lr, [sp], #4
 8009de4:	b003      	add	sp, #12
 8009de6:	4770      	bx	lr
 8009de8:	20000018 	.word	0x20000018
 8009dec:	ffff0208 	.word	0xffff0208

08009df0 <__swbuf_r>:
 8009df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009df2:	460e      	mov	r6, r1
 8009df4:	4614      	mov	r4, r2
 8009df6:	4605      	mov	r5, r0
 8009df8:	b118      	cbz	r0, 8009e02 <__swbuf_r+0x12>
 8009dfa:	6983      	ldr	r3, [r0, #24]
 8009dfc:	b90b      	cbnz	r3, 8009e02 <__swbuf_r+0x12>
 8009dfe:	f001 f849 	bl	800ae94 <__sinit>
 8009e02:	4b21      	ldr	r3, [pc, #132]	; (8009e88 <__swbuf_r+0x98>)
 8009e04:	429c      	cmp	r4, r3
 8009e06:	d12b      	bne.n	8009e60 <__swbuf_r+0x70>
 8009e08:	686c      	ldr	r4, [r5, #4]
 8009e0a:	69a3      	ldr	r3, [r4, #24]
 8009e0c:	60a3      	str	r3, [r4, #8]
 8009e0e:	89a3      	ldrh	r3, [r4, #12]
 8009e10:	071a      	lsls	r2, r3, #28
 8009e12:	d52f      	bpl.n	8009e74 <__swbuf_r+0x84>
 8009e14:	6923      	ldr	r3, [r4, #16]
 8009e16:	b36b      	cbz	r3, 8009e74 <__swbuf_r+0x84>
 8009e18:	6923      	ldr	r3, [r4, #16]
 8009e1a:	6820      	ldr	r0, [r4, #0]
 8009e1c:	1ac0      	subs	r0, r0, r3
 8009e1e:	6963      	ldr	r3, [r4, #20]
 8009e20:	b2f6      	uxtb	r6, r6
 8009e22:	4283      	cmp	r3, r0
 8009e24:	4637      	mov	r7, r6
 8009e26:	dc04      	bgt.n	8009e32 <__swbuf_r+0x42>
 8009e28:	4621      	mov	r1, r4
 8009e2a:	4628      	mov	r0, r5
 8009e2c:	f000 ff9e 	bl	800ad6c <_fflush_r>
 8009e30:	bb30      	cbnz	r0, 8009e80 <__swbuf_r+0x90>
 8009e32:	68a3      	ldr	r3, [r4, #8]
 8009e34:	3b01      	subs	r3, #1
 8009e36:	60a3      	str	r3, [r4, #8]
 8009e38:	6823      	ldr	r3, [r4, #0]
 8009e3a:	1c5a      	adds	r2, r3, #1
 8009e3c:	6022      	str	r2, [r4, #0]
 8009e3e:	701e      	strb	r6, [r3, #0]
 8009e40:	6963      	ldr	r3, [r4, #20]
 8009e42:	3001      	adds	r0, #1
 8009e44:	4283      	cmp	r3, r0
 8009e46:	d004      	beq.n	8009e52 <__swbuf_r+0x62>
 8009e48:	89a3      	ldrh	r3, [r4, #12]
 8009e4a:	07db      	lsls	r3, r3, #31
 8009e4c:	d506      	bpl.n	8009e5c <__swbuf_r+0x6c>
 8009e4e:	2e0a      	cmp	r6, #10
 8009e50:	d104      	bne.n	8009e5c <__swbuf_r+0x6c>
 8009e52:	4621      	mov	r1, r4
 8009e54:	4628      	mov	r0, r5
 8009e56:	f000 ff89 	bl	800ad6c <_fflush_r>
 8009e5a:	b988      	cbnz	r0, 8009e80 <__swbuf_r+0x90>
 8009e5c:	4638      	mov	r0, r7
 8009e5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e60:	4b0a      	ldr	r3, [pc, #40]	; (8009e8c <__swbuf_r+0x9c>)
 8009e62:	429c      	cmp	r4, r3
 8009e64:	d101      	bne.n	8009e6a <__swbuf_r+0x7a>
 8009e66:	68ac      	ldr	r4, [r5, #8]
 8009e68:	e7cf      	b.n	8009e0a <__swbuf_r+0x1a>
 8009e6a:	4b09      	ldr	r3, [pc, #36]	; (8009e90 <__swbuf_r+0xa0>)
 8009e6c:	429c      	cmp	r4, r3
 8009e6e:	bf08      	it	eq
 8009e70:	68ec      	ldreq	r4, [r5, #12]
 8009e72:	e7ca      	b.n	8009e0a <__swbuf_r+0x1a>
 8009e74:	4621      	mov	r1, r4
 8009e76:	4628      	mov	r0, r5
 8009e78:	f000 f80c 	bl	8009e94 <__swsetup_r>
 8009e7c:	2800      	cmp	r0, #0
 8009e7e:	d0cb      	beq.n	8009e18 <__swbuf_r+0x28>
 8009e80:	f04f 37ff 	mov.w	r7, #4294967295
 8009e84:	e7ea      	b.n	8009e5c <__swbuf_r+0x6c>
 8009e86:	bf00      	nop
 8009e88:	0800df0c 	.word	0x0800df0c
 8009e8c:	0800df2c 	.word	0x0800df2c
 8009e90:	0800deec 	.word	0x0800deec

08009e94 <__swsetup_r>:
 8009e94:	4b32      	ldr	r3, [pc, #200]	; (8009f60 <__swsetup_r+0xcc>)
 8009e96:	b570      	push	{r4, r5, r6, lr}
 8009e98:	681d      	ldr	r5, [r3, #0]
 8009e9a:	4606      	mov	r6, r0
 8009e9c:	460c      	mov	r4, r1
 8009e9e:	b125      	cbz	r5, 8009eaa <__swsetup_r+0x16>
 8009ea0:	69ab      	ldr	r3, [r5, #24]
 8009ea2:	b913      	cbnz	r3, 8009eaa <__swsetup_r+0x16>
 8009ea4:	4628      	mov	r0, r5
 8009ea6:	f000 fff5 	bl	800ae94 <__sinit>
 8009eaa:	4b2e      	ldr	r3, [pc, #184]	; (8009f64 <__swsetup_r+0xd0>)
 8009eac:	429c      	cmp	r4, r3
 8009eae:	d10f      	bne.n	8009ed0 <__swsetup_r+0x3c>
 8009eb0:	686c      	ldr	r4, [r5, #4]
 8009eb2:	89a3      	ldrh	r3, [r4, #12]
 8009eb4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009eb8:	0719      	lsls	r1, r3, #28
 8009eba:	d42c      	bmi.n	8009f16 <__swsetup_r+0x82>
 8009ebc:	06dd      	lsls	r5, r3, #27
 8009ebe:	d411      	bmi.n	8009ee4 <__swsetup_r+0x50>
 8009ec0:	2309      	movs	r3, #9
 8009ec2:	6033      	str	r3, [r6, #0]
 8009ec4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009ec8:	81a3      	strh	r3, [r4, #12]
 8009eca:	f04f 30ff 	mov.w	r0, #4294967295
 8009ece:	e03e      	b.n	8009f4e <__swsetup_r+0xba>
 8009ed0:	4b25      	ldr	r3, [pc, #148]	; (8009f68 <__swsetup_r+0xd4>)
 8009ed2:	429c      	cmp	r4, r3
 8009ed4:	d101      	bne.n	8009eda <__swsetup_r+0x46>
 8009ed6:	68ac      	ldr	r4, [r5, #8]
 8009ed8:	e7eb      	b.n	8009eb2 <__swsetup_r+0x1e>
 8009eda:	4b24      	ldr	r3, [pc, #144]	; (8009f6c <__swsetup_r+0xd8>)
 8009edc:	429c      	cmp	r4, r3
 8009ede:	bf08      	it	eq
 8009ee0:	68ec      	ldreq	r4, [r5, #12]
 8009ee2:	e7e6      	b.n	8009eb2 <__swsetup_r+0x1e>
 8009ee4:	0758      	lsls	r0, r3, #29
 8009ee6:	d512      	bpl.n	8009f0e <__swsetup_r+0x7a>
 8009ee8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009eea:	b141      	cbz	r1, 8009efe <__swsetup_r+0x6a>
 8009eec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009ef0:	4299      	cmp	r1, r3
 8009ef2:	d002      	beq.n	8009efa <__swsetup_r+0x66>
 8009ef4:	4630      	mov	r0, r6
 8009ef6:	f001 fc6d 	bl	800b7d4 <_free_r>
 8009efa:	2300      	movs	r3, #0
 8009efc:	6363      	str	r3, [r4, #52]	; 0x34
 8009efe:	89a3      	ldrh	r3, [r4, #12]
 8009f00:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009f04:	81a3      	strh	r3, [r4, #12]
 8009f06:	2300      	movs	r3, #0
 8009f08:	6063      	str	r3, [r4, #4]
 8009f0a:	6923      	ldr	r3, [r4, #16]
 8009f0c:	6023      	str	r3, [r4, #0]
 8009f0e:	89a3      	ldrh	r3, [r4, #12]
 8009f10:	f043 0308 	orr.w	r3, r3, #8
 8009f14:	81a3      	strh	r3, [r4, #12]
 8009f16:	6923      	ldr	r3, [r4, #16]
 8009f18:	b94b      	cbnz	r3, 8009f2e <__swsetup_r+0x9a>
 8009f1a:	89a3      	ldrh	r3, [r4, #12]
 8009f1c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009f20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009f24:	d003      	beq.n	8009f2e <__swsetup_r+0x9a>
 8009f26:	4621      	mov	r1, r4
 8009f28:	4630      	mov	r0, r6
 8009f2a:	f001 f87d 	bl	800b028 <__smakebuf_r>
 8009f2e:	89a0      	ldrh	r0, [r4, #12]
 8009f30:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009f34:	f010 0301 	ands.w	r3, r0, #1
 8009f38:	d00a      	beq.n	8009f50 <__swsetup_r+0xbc>
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	60a3      	str	r3, [r4, #8]
 8009f3e:	6963      	ldr	r3, [r4, #20]
 8009f40:	425b      	negs	r3, r3
 8009f42:	61a3      	str	r3, [r4, #24]
 8009f44:	6923      	ldr	r3, [r4, #16]
 8009f46:	b943      	cbnz	r3, 8009f5a <__swsetup_r+0xc6>
 8009f48:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009f4c:	d1ba      	bne.n	8009ec4 <__swsetup_r+0x30>
 8009f4e:	bd70      	pop	{r4, r5, r6, pc}
 8009f50:	0781      	lsls	r1, r0, #30
 8009f52:	bf58      	it	pl
 8009f54:	6963      	ldrpl	r3, [r4, #20]
 8009f56:	60a3      	str	r3, [r4, #8]
 8009f58:	e7f4      	b.n	8009f44 <__swsetup_r+0xb0>
 8009f5a:	2000      	movs	r0, #0
 8009f5c:	e7f7      	b.n	8009f4e <__swsetup_r+0xba>
 8009f5e:	bf00      	nop
 8009f60:	20000018 	.word	0x20000018
 8009f64:	0800df0c 	.word	0x0800df0c
 8009f68:	0800df2c 	.word	0x0800df2c
 8009f6c:	0800deec 	.word	0x0800deec

08009f70 <quorem>:
 8009f70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f74:	6903      	ldr	r3, [r0, #16]
 8009f76:	690c      	ldr	r4, [r1, #16]
 8009f78:	42a3      	cmp	r3, r4
 8009f7a:	4607      	mov	r7, r0
 8009f7c:	f2c0 8081 	blt.w	800a082 <quorem+0x112>
 8009f80:	3c01      	subs	r4, #1
 8009f82:	f101 0814 	add.w	r8, r1, #20
 8009f86:	f100 0514 	add.w	r5, r0, #20
 8009f8a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009f8e:	9301      	str	r3, [sp, #4]
 8009f90:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009f94:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009f98:	3301      	adds	r3, #1
 8009f9a:	429a      	cmp	r2, r3
 8009f9c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009fa0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009fa4:	fbb2 f6f3 	udiv	r6, r2, r3
 8009fa8:	d331      	bcc.n	800a00e <quorem+0x9e>
 8009faa:	f04f 0e00 	mov.w	lr, #0
 8009fae:	4640      	mov	r0, r8
 8009fb0:	46ac      	mov	ip, r5
 8009fb2:	46f2      	mov	sl, lr
 8009fb4:	f850 2b04 	ldr.w	r2, [r0], #4
 8009fb8:	b293      	uxth	r3, r2
 8009fba:	fb06 e303 	mla	r3, r6, r3, lr
 8009fbe:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009fc2:	b29b      	uxth	r3, r3
 8009fc4:	ebaa 0303 	sub.w	r3, sl, r3
 8009fc8:	0c12      	lsrs	r2, r2, #16
 8009fca:	f8dc a000 	ldr.w	sl, [ip]
 8009fce:	fb06 e202 	mla	r2, r6, r2, lr
 8009fd2:	fa13 f38a 	uxtah	r3, r3, sl
 8009fd6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009fda:	fa1f fa82 	uxth.w	sl, r2
 8009fde:	f8dc 2000 	ldr.w	r2, [ip]
 8009fe2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8009fe6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009fea:	b29b      	uxth	r3, r3
 8009fec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009ff0:	4581      	cmp	r9, r0
 8009ff2:	f84c 3b04 	str.w	r3, [ip], #4
 8009ff6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009ffa:	d2db      	bcs.n	8009fb4 <quorem+0x44>
 8009ffc:	f855 300b 	ldr.w	r3, [r5, fp]
 800a000:	b92b      	cbnz	r3, 800a00e <quorem+0x9e>
 800a002:	9b01      	ldr	r3, [sp, #4]
 800a004:	3b04      	subs	r3, #4
 800a006:	429d      	cmp	r5, r3
 800a008:	461a      	mov	r2, r3
 800a00a:	d32e      	bcc.n	800a06a <quorem+0xfa>
 800a00c:	613c      	str	r4, [r7, #16]
 800a00e:	4638      	mov	r0, r7
 800a010:	f001 fad0 	bl	800b5b4 <__mcmp>
 800a014:	2800      	cmp	r0, #0
 800a016:	db24      	blt.n	800a062 <quorem+0xf2>
 800a018:	3601      	adds	r6, #1
 800a01a:	4628      	mov	r0, r5
 800a01c:	f04f 0c00 	mov.w	ip, #0
 800a020:	f858 2b04 	ldr.w	r2, [r8], #4
 800a024:	f8d0 e000 	ldr.w	lr, [r0]
 800a028:	b293      	uxth	r3, r2
 800a02a:	ebac 0303 	sub.w	r3, ip, r3
 800a02e:	0c12      	lsrs	r2, r2, #16
 800a030:	fa13 f38e 	uxtah	r3, r3, lr
 800a034:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a038:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a03c:	b29b      	uxth	r3, r3
 800a03e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a042:	45c1      	cmp	r9, r8
 800a044:	f840 3b04 	str.w	r3, [r0], #4
 800a048:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a04c:	d2e8      	bcs.n	800a020 <quorem+0xb0>
 800a04e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a052:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a056:	b922      	cbnz	r2, 800a062 <quorem+0xf2>
 800a058:	3b04      	subs	r3, #4
 800a05a:	429d      	cmp	r5, r3
 800a05c:	461a      	mov	r2, r3
 800a05e:	d30a      	bcc.n	800a076 <quorem+0x106>
 800a060:	613c      	str	r4, [r7, #16]
 800a062:	4630      	mov	r0, r6
 800a064:	b003      	add	sp, #12
 800a066:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a06a:	6812      	ldr	r2, [r2, #0]
 800a06c:	3b04      	subs	r3, #4
 800a06e:	2a00      	cmp	r2, #0
 800a070:	d1cc      	bne.n	800a00c <quorem+0x9c>
 800a072:	3c01      	subs	r4, #1
 800a074:	e7c7      	b.n	800a006 <quorem+0x96>
 800a076:	6812      	ldr	r2, [r2, #0]
 800a078:	3b04      	subs	r3, #4
 800a07a:	2a00      	cmp	r2, #0
 800a07c:	d1f0      	bne.n	800a060 <quorem+0xf0>
 800a07e:	3c01      	subs	r4, #1
 800a080:	e7eb      	b.n	800a05a <quorem+0xea>
 800a082:	2000      	movs	r0, #0
 800a084:	e7ee      	b.n	800a064 <quorem+0xf4>
	...

0800a088 <_dtoa_r>:
 800a088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a08c:	ed2d 8b02 	vpush	{d8}
 800a090:	ec57 6b10 	vmov	r6, r7, d0
 800a094:	b095      	sub	sp, #84	; 0x54
 800a096:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a098:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a09c:	9105      	str	r1, [sp, #20]
 800a09e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800a0a2:	4604      	mov	r4, r0
 800a0a4:	9209      	str	r2, [sp, #36]	; 0x24
 800a0a6:	930f      	str	r3, [sp, #60]	; 0x3c
 800a0a8:	b975      	cbnz	r5, 800a0c8 <_dtoa_r+0x40>
 800a0aa:	2010      	movs	r0, #16
 800a0ac:	f000 fffc 	bl	800b0a8 <malloc>
 800a0b0:	4602      	mov	r2, r0
 800a0b2:	6260      	str	r0, [r4, #36]	; 0x24
 800a0b4:	b920      	cbnz	r0, 800a0c0 <_dtoa_r+0x38>
 800a0b6:	4bb2      	ldr	r3, [pc, #712]	; (800a380 <_dtoa_r+0x2f8>)
 800a0b8:	21ea      	movs	r1, #234	; 0xea
 800a0ba:	48b2      	ldr	r0, [pc, #712]	; (800a384 <_dtoa_r+0x2fc>)
 800a0bc:	f001 ff50 	bl	800bf60 <__assert_func>
 800a0c0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a0c4:	6005      	str	r5, [r0, #0]
 800a0c6:	60c5      	str	r5, [r0, #12]
 800a0c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a0ca:	6819      	ldr	r1, [r3, #0]
 800a0cc:	b151      	cbz	r1, 800a0e4 <_dtoa_r+0x5c>
 800a0ce:	685a      	ldr	r2, [r3, #4]
 800a0d0:	604a      	str	r2, [r1, #4]
 800a0d2:	2301      	movs	r3, #1
 800a0d4:	4093      	lsls	r3, r2
 800a0d6:	608b      	str	r3, [r1, #8]
 800a0d8:	4620      	mov	r0, r4
 800a0da:	f001 f82d 	bl	800b138 <_Bfree>
 800a0de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a0e0:	2200      	movs	r2, #0
 800a0e2:	601a      	str	r2, [r3, #0]
 800a0e4:	1e3b      	subs	r3, r7, #0
 800a0e6:	bfb9      	ittee	lt
 800a0e8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a0ec:	9303      	strlt	r3, [sp, #12]
 800a0ee:	2300      	movge	r3, #0
 800a0f0:	f8c8 3000 	strge.w	r3, [r8]
 800a0f4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800a0f8:	4ba3      	ldr	r3, [pc, #652]	; (800a388 <_dtoa_r+0x300>)
 800a0fa:	bfbc      	itt	lt
 800a0fc:	2201      	movlt	r2, #1
 800a0fe:	f8c8 2000 	strlt.w	r2, [r8]
 800a102:	ea33 0309 	bics.w	r3, r3, r9
 800a106:	d11b      	bne.n	800a140 <_dtoa_r+0xb8>
 800a108:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a10a:	f242 730f 	movw	r3, #9999	; 0x270f
 800a10e:	6013      	str	r3, [r2, #0]
 800a110:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a114:	4333      	orrs	r3, r6
 800a116:	f000 857a 	beq.w	800ac0e <_dtoa_r+0xb86>
 800a11a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a11c:	b963      	cbnz	r3, 800a138 <_dtoa_r+0xb0>
 800a11e:	4b9b      	ldr	r3, [pc, #620]	; (800a38c <_dtoa_r+0x304>)
 800a120:	e024      	b.n	800a16c <_dtoa_r+0xe4>
 800a122:	4b9b      	ldr	r3, [pc, #620]	; (800a390 <_dtoa_r+0x308>)
 800a124:	9300      	str	r3, [sp, #0]
 800a126:	3308      	adds	r3, #8
 800a128:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a12a:	6013      	str	r3, [r2, #0]
 800a12c:	9800      	ldr	r0, [sp, #0]
 800a12e:	b015      	add	sp, #84	; 0x54
 800a130:	ecbd 8b02 	vpop	{d8}
 800a134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a138:	4b94      	ldr	r3, [pc, #592]	; (800a38c <_dtoa_r+0x304>)
 800a13a:	9300      	str	r3, [sp, #0]
 800a13c:	3303      	adds	r3, #3
 800a13e:	e7f3      	b.n	800a128 <_dtoa_r+0xa0>
 800a140:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a144:	2200      	movs	r2, #0
 800a146:	ec51 0b17 	vmov	r0, r1, d7
 800a14a:	2300      	movs	r3, #0
 800a14c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800a150:	f7f6 fcba 	bl	8000ac8 <__aeabi_dcmpeq>
 800a154:	4680      	mov	r8, r0
 800a156:	b158      	cbz	r0, 800a170 <_dtoa_r+0xe8>
 800a158:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a15a:	2301      	movs	r3, #1
 800a15c:	6013      	str	r3, [r2, #0]
 800a15e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a160:	2b00      	cmp	r3, #0
 800a162:	f000 8551 	beq.w	800ac08 <_dtoa_r+0xb80>
 800a166:	488b      	ldr	r0, [pc, #556]	; (800a394 <_dtoa_r+0x30c>)
 800a168:	6018      	str	r0, [r3, #0]
 800a16a:	1e43      	subs	r3, r0, #1
 800a16c:	9300      	str	r3, [sp, #0]
 800a16e:	e7dd      	b.n	800a12c <_dtoa_r+0xa4>
 800a170:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800a174:	aa12      	add	r2, sp, #72	; 0x48
 800a176:	a913      	add	r1, sp, #76	; 0x4c
 800a178:	4620      	mov	r0, r4
 800a17a:	f001 fabf 	bl	800b6fc <__d2b>
 800a17e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a182:	4683      	mov	fp, r0
 800a184:	2d00      	cmp	r5, #0
 800a186:	d07c      	beq.n	800a282 <_dtoa_r+0x1fa>
 800a188:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a18a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800a18e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a192:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800a196:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a19a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a19e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a1a2:	4b7d      	ldr	r3, [pc, #500]	; (800a398 <_dtoa_r+0x310>)
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	4630      	mov	r0, r6
 800a1a8:	4639      	mov	r1, r7
 800a1aa:	f7f6 f86d 	bl	8000288 <__aeabi_dsub>
 800a1ae:	a36e      	add	r3, pc, #440	; (adr r3, 800a368 <_dtoa_r+0x2e0>)
 800a1b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1b4:	f7f6 fa20 	bl	80005f8 <__aeabi_dmul>
 800a1b8:	a36d      	add	r3, pc, #436	; (adr r3, 800a370 <_dtoa_r+0x2e8>)
 800a1ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1be:	f7f6 f865 	bl	800028c <__adddf3>
 800a1c2:	4606      	mov	r6, r0
 800a1c4:	4628      	mov	r0, r5
 800a1c6:	460f      	mov	r7, r1
 800a1c8:	f7f6 f9ac 	bl	8000524 <__aeabi_i2d>
 800a1cc:	a36a      	add	r3, pc, #424	; (adr r3, 800a378 <_dtoa_r+0x2f0>)
 800a1ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1d2:	f7f6 fa11 	bl	80005f8 <__aeabi_dmul>
 800a1d6:	4602      	mov	r2, r0
 800a1d8:	460b      	mov	r3, r1
 800a1da:	4630      	mov	r0, r6
 800a1dc:	4639      	mov	r1, r7
 800a1de:	f7f6 f855 	bl	800028c <__adddf3>
 800a1e2:	4606      	mov	r6, r0
 800a1e4:	460f      	mov	r7, r1
 800a1e6:	f7f6 fcb7 	bl	8000b58 <__aeabi_d2iz>
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	4682      	mov	sl, r0
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	4630      	mov	r0, r6
 800a1f2:	4639      	mov	r1, r7
 800a1f4:	f7f6 fc72 	bl	8000adc <__aeabi_dcmplt>
 800a1f8:	b148      	cbz	r0, 800a20e <_dtoa_r+0x186>
 800a1fa:	4650      	mov	r0, sl
 800a1fc:	f7f6 f992 	bl	8000524 <__aeabi_i2d>
 800a200:	4632      	mov	r2, r6
 800a202:	463b      	mov	r3, r7
 800a204:	f7f6 fc60 	bl	8000ac8 <__aeabi_dcmpeq>
 800a208:	b908      	cbnz	r0, 800a20e <_dtoa_r+0x186>
 800a20a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a20e:	f1ba 0f16 	cmp.w	sl, #22
 800a212:	d854      	bhi.n	800a2be <_dtoa_r+0x236>
 800a214:	4b61      	ldr	r3, [pc, #388]	; (800a39c <_dtoa_r+0x314>)
 800a216:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a21a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a21e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a222:	f7f6 fc5b 	bl	8000adc <__aeabi_dcmplt>
 800a226:	2800      	cmp	r0, #0
 800a228:	d04b      	beq.n	800a2c2 <_dtoa_r+0x23a>
 800a22a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a22e:	2300      	movs	r3, #0
 800a230:	930e      	str	r3, [sp, #56]	; 0x38
 800a232:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a234:	1b5d      	subs	r5, r3, r5
 800a236:	1e6b      	subs	r3, r5, #1
 800a238:	9304      	str	r3, [sp, #16]
 800a23a:	bf43      	ittte	mi
 800a23c:	2300      	movmi	r3, #0
 800a23e:	f1c5 0801 	rsbmi	r8, r5, #1
 800a242:	9304      	strmi	r3, [sp, #16]
 800a244:	f04f 0800 	movpl.w	r8, #0
 800a248:	f1ba 0f00 	cmp.w	sl, #0
 800a24c:	db3b      	blt.n	800a2c6 <_dtoa_r+0x23e>
 800a24e:	9b04      	ldr	r3, [sp, #16]
 800a250:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800a254:	4453      	add	r3, sl
 800a256:	9304      	str	r3, [sp, #16]
 800a258:	2300      	movs	r3, #0
 800a25a:	9306      	str	r3, [sp, #24]
 800a25c:	9b05      	ldr	r3, [sp, #20]
 800a25e:	2b09      	cmp	r3, #9
 800a260:	d869      	bhi.n	800a336 <_dtoa_r+0x2ae>
 800a262:	2b05      	cmp	r3, #5
 800a264:	bfc4      	itt	gt
 800a266:	3b04      	subgt	r3, #4
 800a268:	9305      	strgt	r3, [sp, #20]
 800a26a:	9b05      	ldr	r3, [sp, #20]
 800a26c:	f1a3 0302 	sub.w	r3, r3, #2
 800a270:	bfcc      	ite	gt
 800a272:	2500      	movgt	r5, #0
 800a274:	2501      	movle	r5, #1
 800a276:	2b03      	cmp	r3, #3
 800a278:	d869      	bhi.n	800a34e <_dtoa_r+0x2c6>
 800a27a:	e8df f003 	tbb	[pc, r3]
 800a27e:	4e2c      	.short	0x4e2c
 800a280:	5a4c      	.short	0x5a4c
 800a282:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800a286:	441d      	add	r5, r3
 800a288:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a28c:	2b20      	cmp	r3, #32
 800a28e:	bfc1      	itttt	gt
 800a290:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a294:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a298:	fa09 f303 	lslgt.w	r3, r9, r3
 800a29c:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a2a0:	bfda      	itte	le
 800a2a2:	f1c3 0320 	rsble	r3, r3, #32
 800a2a6:	fa06 f003 	lslle.w	r0, r6, r3
 800a2aa:	4318      	orrgt	r0, r3
 800a2ac:	f7f6 f92a 	bl	8000504 <__aeabi_ui2d>
 800a2b0:	2301      	movs	r3, #1
 800a2b2:	4606      	mov	r6, r0
 800a2b4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a2b8:	3d01      	subs	r5, #1
 800a2ba:	9310      	str	r3, [sp, #64]	; 0x40
 800a2bc:	e771      	b.n	800a1a2 <_dtoa_r+0x11a>
 800a2be:	2301      	movs	r3, #1
 800a2c0:	e7b6      	b.n	800a230 <_dtoa_r+0x1a8>
 800a2c2:	900e      	str	r0, [sp, #56]	; 0x38
 800a2c4:	e7b5      	b.n	800a232 <_dtoa_r+0x1aa>
 800a2c6:	f1ca 0300 	rsb	r3, sl, #0
 800a2ca:	9306      	str	r3, [sp, #24]
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	eba8 080a 	sub.w	r8, r8, sl
 800a2d2:	930d      	str	r3, [sp, #52]	; 0x34
 800a2d4:	e7c2      	b.n	800a25c <_dtoa_r+0x1d4>
 800a2d6:	2300      	movs	r3, #0
 800a2d8:	9308      	str	r3, [sp, #32]
 800a2da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	dc39      	bgt.n	800a354 <_dtoa_r+0x2cc>
 800a2e0:	f04f 0901 	mov.w	r9, #1
 800a2e4:	f8cd 9004 	str.w	r9, [sp, #4]
 800a2e8:	464b      	mov	r3, r9
 800a2ea:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800a2ee:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a2f0:	2200      	movs	r2, #0
 800a2f2:	6042      	str	r2, [r0, #4]
 800a2f4:	2204      	movs	r2, #4
 800a2f6:	f102 0614 	add.w	r6, r2, #20
 800a2fa:	429e      	cmp	r6, r3
 800a2fc:	6841      	ldr	r1, [r0, #4]
 800a2fe:	d92f      	bls.n	800a360 <_dtoa_r+0x2d8>
 800a300:	4620      	mov	r0, r4
 800a302:	f000 fed9 	bl	800b0b8 <_Balloc>
 800a306:	9000      	str	r0, [sp, #0]
 800a308:	2800      	cmp	r0, #0
 800a30a:	d14b      	bne.n	800a3a4 <_dtoa_r+0x31c>
 800a30c:	4b24      	ldr	r3, [pc, #144]	; (800a3a0 <_dtoa_r+0x318>)
 800a30e:	4602      	mov	r2, r0
 800a310:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a314:	e6d1      	b.n	800a0ba <_dtoa_r+0x32>
 800a316:	2301      	movs	r3, #1
 800a318:	e7de      	b.n	800a2d8 <_dtoa_r+0x250>
 800a31a:	2300      	movs	r3, #0
 800a31c:	9308      	str	r3, [sp, #32]
 800a31e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a320:	eb0a 0903 	add.w	r9, sl, r3
 800a324:	f109 0301 	add.w	r3, r9, #1
 800a328:	2b01      	cmp	r3, #1
 800a32a:	9301      	str	r3, [sp, #4]
 800a32c:	bfb8      	it	lt
 800a32e:	2301      	movlt	r3, #1
 800a330:	e7dd      	b.n	800a2ee <_dtoa_r+0x266>
 800a332:	2301      	movs	r3, #1
 800a334:	e7f2      	b.n	800a31c <_dtoa_r+0x294>
 800a336:	2501      	movs	r5, #1
 800a338:	2300      	movs	r3, #0
 800a33a:	9305      	str	r3, [sp, #20]
 800a33c:	9508      	str	r5, [sp, #32]
 800a33e:	f04f 39ff 	mov.w	r9, #4294967295
 800a342:	2200      	movs	r2, #0
 800a344:	f8cd 9004 	str.w	r9, [sp, #4]
 800a348:	2312      	movs	r3, #18
 800a34a:	9209      	str	r2, [sp, #36]	; 0x24
 800a34c:	e7cf      	b.n	800a2ee <_dtoa_r+0x266>
 800a34e:	2301      	movs	r3, #1
 800a350:	9308      	str	r3, [sp, #32]
 800a352:	e7f4      	b.n	800a33e <_dtoa_r+0x2b6>
 800a354:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800a358:	f8cd 9004 	str.w	r9, [sp, #4]
 800a35c:	464b      	mov	r3, r9
 800a35e:	e7c6      	b.n	800a2ee <_dtoa_r+0x266>
 800a360:	3101      	adds	r1, #1
 800a362:	6041      	str	r1, [r0, #4]
 800a364:	0052      	lsls	r2, r2, #1
 800a366:	e7c6      	b.n	800a2f6 <_dtoa_r+0x26e>
 800a368:	636f4361 	.word	0x636f4361
 800a36c:	3fd287a7 	.word	0x3fd287a7
 800a370:	8b60c8b3 	.word	0x8b60c8b3
 800a374:	3fc68a28 	.word	0x3fc68a28
 800a378:	509f79fb 	.word	0x509f79fb
 800a37c:	3fd34413 	.word	0x3fd34413
 800a380:	0800de65 	.word	0x0800de65
 800a384:	0800de7c 	.word	0x0800de7c
 800a388:	7ff00000 	.word	0x7ff00000
 800a38c:	0800de61 	.word	0x0800de61
 800a390:	0800de58 	.word	0x0800de58
 800a394:	0800de35 	.word	0x0800de35
 800a398:	3ff80000 	.word	0x3ff80000
 800a39c:	0800dfd8 	.word	0x0800dfd8
 800a3a0:	0800dedb 	.word	0x0800dedb
 800a3a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a3a6:	9a00      	ldr	r2, [sp, #0]
 800a3a8:	601a      	str	r2, [r3, #0]
 800a3aa:	9b01      	ldr	r3, [sp, #4]
 800a3ac:	2b0e      	cmp	r3, #14
 800a3ae:	f200 80ad 	bhi.w	800a50c <_dtoa_r+0x484>
 800a3b2:	2d00      	cmp	r5, #0
 800a3b4:	f000 80aa 	beq.w	800a50c <_dtoa_r+0x484>
 800a3b8:	f1ba 0f00 	cmp.w	sl, #0
 800a3bc:	dd36      	ble.n	800a42c <_dtoa_r+0x3a4>
 800a3be:	4ac3      	ldr	r2, [pc, #780]	; (800a6cc <_dtoa_r+0x644>)
 800a3c0:	f00a 030f 	and.w	r3, sl, #15
 800a3c4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a3c8:	ed93 7b00 	vldr	d7, [r3]
 800a3cc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800a3d0:	ea4f 172a 	mov.w	r7, sl, asr #4
 800a3d4:	eeb0 8a47 	vmov.f32	s16, s14
 800a3d8:	eef0 8a67 	vmov.f32	s17, s15
 800a3dc:	d016      	beq.n	800a40c <_dtoa_r+0x384>
 800a3de:	4bbc      	ldr	r3, [pc, #752]	; (800a6d0 <_dtoa_r+0x648>)
 800a3e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a3e4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a3e8:	f7f6 fa30 	bl	800084c <__aeabi_ddiv>
 800a3ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a3f0:	f007 070f 	and.w	r7, r7, #15
 800a3f4:	2503      	movs	r5, #3
 800a3f6:	4eb6      	ldr	r6, [pc, #728]	; (800a6d0 <_dtoa_r+0x648>)
 800a3f8:	b957      	cbnz	r7, 800a410 <_dtoa_r+0x388>
 800a3fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a3fe:	ec53 2b18 	vmov	r2, r3, d8
 800a402:	f7f6 fa23 	bl	800084c <__aeabi_ddiv>
 800a406:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a40a:	e029      	b.n	800a460 <_dtoa_r+0x3d8>
 800a40c:	2502      	movs	r5, #2
 800a40e:	e7f2      	b.n	800a3f6 <_dtoa_r+0x36e>
 800a410:	07f9      	lsls	r1, r7, #31
 800a412:	d508      	bpl.n	800a426 <_dtoa_r+0x39e>
 800a414:	ec51 0b18 	vmov	r0, r1, d8
 800a418:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a41c:	f7f6 f8ec 	bl	80005f8 <__aeabi_dmul>
 800a420:	ec41 0b18 	vmov	d8, r0, r1
 800a424:	3501      	adds	r5, #1
 800a426:	107f      	asrs	r7, r7, #1
 800a428:	3608      	adds	r6, #8
 800a42a:	e7e5      	b.n	800a3f8 <_dtoa_r+0x370>
 800a42c:	f000 80a6 	beq.w	800a57c <_dtoa_r+0x4f4>
 800a430:	f1ca 0600 	rsb	r6, sl, #0
 800a434:	4ba5      	ldr	r3, [pc, #660]	; (800a6cc <_dtoa_r+0x644>)
 800a436:	4fa6      	ldr	r7, [pc, #664]	; (800a6d0 <_dtoa_r+0x648>)
 800a438:	f006 020f 	and.w	r2, r6, #15
 800a43c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a440:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a444:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a448:	f7f6 f8d6 	bl	80005f8 <__aeabi_dmul>
 800a44c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a450:	1136      	asrs	r6, r6, #4
 800a452:	2300      	movs	r3, #0
 800a454:	2502      	movs	r5, #2
 800a456:	2e00      	cmp	r6, #0
 800a458:	f040 8085 	bne.w	800a566 <_dtoa_r+0x4de>
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d1d2      	bne.n	800a406 <_dtoa_r+0x37e>
 800a460:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a462:	2b00      	cmp	r3, #0
 800a464:	f000 808c 	beq.w	800a580 <_dtoa_r+0x4f8>
 800a468:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a46c:	4b99      	ldr	r3, [pc, #612]	; (800a6d4 <_dtoa_r+0x64c>)
 800a46e:	2200      	movs	r2, #0
 800a470:	4630      	mov	r0, r6
 800a472:	4639      	mov	r1, r7
 800a474:	f7f6 fb32 	bl	8000adc <__aeabi_dcmplt>
 800a478:	2800      	cmp	r0, #0
 800a47a:	f000 8081 	beq.w	800a580 <_dtoa_r+0x4f8>
 800a47e:	9b01      	ldr	r3, [sp, #4]
 800a480:	2b00      	cmp	r3, #0
 800a482:	d07d      	beq.n	800a580 <_dtoa_r+0x4f8>
 800a484:	f1b9 0f00 	cmp.w	r9, #0
 800a488:	dd3c      	ble.n	800a504 <_dtoa_r+0x47c>
 800a48a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800a48e:	9307      	str	r3, [sp, #28]
 800a490:	2200      	movs	r2, #0
 800a492:	4b91      	ldr	r3, [pc, #580]	; (800a6d8 <_dtoa_r+0x650>)
 800a494:	4630      	mov	r0, r6
 800a496:	4639      	mov	r1, r7
 800a498:	f7f6 f8ae 	bl	80005f8 <__aeabi_dmul>
 800a49c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a4a0:	3501      	adds	r5, #1
 800a4a2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800a4a6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a4aa:	4628      	mov	r0, r5
 800a4ac:	f7f6 f83a 	bl	8000524 <__aeabi_i2d>
 800a4b0:	4632      	mov	r2, r6
 800a4b2:	463b      	mov	r3, r7
 800a4b4:	f7f6 f8a0 	bl	80005f8 <__aeabi_dmul>
 800a4b8:	4b88      	ldr	r3, [pc, #544]	; (800a6dc <_dtoa_r+0x654>)
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	f7f5 fee6 	bl	800028c <__adddf3>
 800a4c0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800a4c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a4c8:	9303      	str	r3, [sp, #12]
 800a4ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d15c      	bne.n	800a58a <_dtoa_r+0x502>
 800a4d0:	4b83      	ldr	r3, [pc, #524]	; (800a6e0 <_dtoa_r+0x658>)
 800a4d2:	2200      	movs	r2, #0
 800a4d4:	4630      	mov	r0, r6
 800a4d6:	4639      	mov	r1, r7
 800a4d8:	f7f5 fed6 	bl	8000288 <__aeabi_dsub>
 800a4dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a4e0:	4606      	mov	r6, r0
 800a4e2:	460f      	mov	r7, r1
 800a4e4:	f7f6 fb18 	bl	8000b18 <__aeabi_dcmpgt>
 800a4e8:	2800      	cmp	r0, #0
 800a4ea:	f040 8296 	bne.w	800aa1a <_dtoa_r+0x992>
 800a4ee:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800a4f2:	4630      	mov	r0, r6
 800a4f4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a4f8:	4639      	mov	r1, r7
 800a4fa:	f7f6 faef 	bl	8000adc <__aeabi_dcmplt>
 800a4fe:	2800      	cmp	r0, #0
 800a500:	f040 8288 	bne.w	800aa14 <_dtoa_r+0x98c>
 800a504:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a508:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a50c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a50e:	2b00      	cmp	r3, #0
 800a510:	f2c0 8158 	blt.w	800a7c4 <_dtoa_r+0x73c>
 800a514:	f1ba 0f0e 	cmp.w	sl, #14
 800a518:	f300 8154 	bgt.w	800a7c4 <_dtoa_r+0x73c>
 800a51c:	4b6b      	ldr	r3, [pc, #428]	; (800a6cc <_dtoa_r+0x644>)
 800a51e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a522:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a526:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a528:	2b00      	cmp	r3, #0
 800a52a:	f280 80e3 	bge.w	800a6f4 <_dtoa_r+0x66c>
 800a52e:	9b01      	ldr	r3, [sp, #4]
 800a530:	2b00      	cmp	r3, #0
 800a532:	f300 80df 	bgt.w	800a6f4 <_dtoa_r+0x66c>
 800a536:	f040 826d 	bne.w	800aa14 <_dtoa_r+0x98c>
 800a53a:	4b69      	ldr	r3, [pc, #420]	; (800a6e0 <_dtoa_r+0x658>)
 800a53c:	2200      	movs	r2, #0
 800a53e:	4640      	mov	r0, r8
 800a540:	4649      	mov	r1, r9
 800a542:	f7f6 f859 	bl	80005f8 <__aeabi_dmul>
 800a546:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a54a:	f7f6 fadb 	bl	8000b04 <__aeabi_dcmpge>
 800a54e:	9e01      	ldr	r6, [sp, #4]
 800a550:	4637      	mov	r7, r6
 800a552:	2800      	cmp	r0, #0
 800a554:	f040 8243 	bne.w	800a9de <_dtoa_r+0x956>
 800a558:	9d00      	ldr	r5, [sp, #0]
 800a55a:	2331      	movs	r3, #49	; 0x31
 800a55c:	f805 3b01 	strb.w	r3, [r5], #1
 800a560:	f10a 0a01 	add.w	sl, sl, #1
 800a564:	e23f      	b.n	800a9e6 <_dtoa_r+0x95e>
 800a566:	07f2      	lsls	r2, r6, #31
 800a568:	d505      	bpl.n	800a576 <_dtoa_r+0x4ee>
 800a56a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a56e:	f7f6 f843 	bl	80005f8 <__aeabi_dmul>
 800a572:	3501      	adds	r5, #1
 800a574:	2301      	movs	r3, #1
 800a576:	1076      	asrs	r6, r6, #1
 800a578:	3708      	adds	r7, #8
 800a57a:	e76c      	b.n	800a456 <_dtoa_r+0x3ce>
 800a57c:	2502      	movs	r5, #2
 800a57e:	e76f      	b.n	800a460 <_dtoa_r+0x3d8>
 800a580:	9b01      	ldr	r3, [sp, #4]
 800a582:	f8cd a01c 	str.w	sl, [sp, #28]
 800a586:	930c      	str	r3, [sp, #48]	; 0x30
 800a588:	e78d      	b.n	800a4a6 <_dtoa_r+0x41e>
 800a58a:	9900      	ldr	r1, [sp, #0]
 800a58c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a58e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a590:	4b4e      	ldr	r3, [pc, #312]	; (800a6cc <_dtoa_r+0x644>)
 800a592:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a596:	4401      	add	r1, r0
 800a598:	9102      	str	r1, [sp, #8]
 800a59a:	9908      	ldr	r1, [sp, #32]
 800a59c:	eeb0 8a47 	vmov.f32	s16, s14
 800a5a0:	eef0 8a67 	vmov.f32	s17, s15
 800a5a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a5a8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a5ac:	2900      	cmp	r1, #0
 800a5ae:	d045      	beq.n	800a63c <_dtoa_r+0x5b4>
 800a5b0:	494c      	ldr	r1, [pc, #304]	; (800a6e4 <_dtoa_r+0x65c>)
 800a5b2:	2000      	movs	r0, #0
 800a5b4:	f7f6 f94a 	bl	800084c <__aeabi_ddiv>
 800a5b8:	ec53 2b18 	vmov	r2, r3, d8
 800a5bc:	f7f5 fe64 	bl	8000288 <__aeabi_dsub>
 800a5c0:	9d00      	ldr	r5, [sp, #0]
 800a5c2:	ec41 0b18 	vmov	d8, r0, r1
 800a5c6:	4639      	mov	r1, r7
 800a5c8:	4630      	mov	r0, r6
 800a5ca:	f7f6 fac5 	bl	8000b58 <__aeabi_d2iz>
 800a5ce:	900c      	str	r0, [sp, #48]	; 0x30
 800a5d0:	f7f5 ffa8 	bl	8000524 <__aeabi_i2d>
 800a5d4:	4602      	mov	r2, r0
 800a5d6:	460b      	mov	r3, r1
 800a5d8:	4630      	mov	r0, r6
 800a5da:	4639      	mov	r1, r7
 800a5dc:	f7f5 fe54 	bl	8000288 <__aeabi_dsub>
 800a5e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a5e2:	3330      	adds	r3, #48	; 0x30
 800a5e4:	f805 3b01 	strb.w	r3, [r5], #1
 800a5e8:	ec53 2b18 	vmov	r2, r3, d8
 800a5ec:	4606      	mov	r6, r0
 800a5ee:	460f      	mov	r7, r1
 800a5f0:	f7f6 fa74 	bl	8000adc <__aeabi_dcmplt>
 800a5f4:	2800      	cmp	r0, #0
 800a5f6:	d165      	bne.n	800a6c4 <_dtoa_r+0x63c>
 800a5f8:	4632      	mov	r2, r6
 800a5fa:	463b      	mov	r3, r7
 800a5fc:	4935      	ldr	r1, [pc, #212]	; (800a6d4 <_dtoa_r+0x64c>)
 800a5fe:	2000      	movs	r0, #0
 800a600:	f7f5 fe42 	bl	8000288 <__aeabi_dsub>
 800a604:	ec53 2b18 	vmov	r2, r3, d8
 800a608:	f7f6 fa68 	bl	8000adc <__aeabi_dcmplt>
 800a60c:	2800      	cmp	r0, #0
 800a60e:	f040 80b9 	bne.w	800a784 <_dtoa_r+0x6fc>
 800a612:	9b02      	ldr	r3, [sp, #8]
 800a614:	429d      	cmp	r5, r3
 800a616:	f43f af75 	beq.w	800a504 <_dtoa_r+0x47c>
 800a61a:	4b2f      	ldr	r3, [pc, #188]	; (800a6d8 <_dtoa_r+0x650>)
 800a61c:	ec51 0b18 	vmov	r0, r1, d8
 800a620:	2200      	movs	r2, #0
 800a622:	f7f5 ffe9 	bl	80005f8 <__aeabi_dmul>
 800a626:	4b2c      	ldr	r3, [pc, #176]	; (800a6d8 <_dtoa_r+0x650>)
 800a628:	ec41 0b18 	vmov	d8, r0, r1
 800a62c:	2200      	movs	r2, #0
 800a62e:	4630      	mov	r0, r6
 800a630:	4639      	mov	r1, r7
 800a632:	f7f5 ffe1 	bl	80005f8 <__aeabi_dmul>
 800a636:	4606      	mov	r6, r0
 800a638:	460f      	mov	r7, r1
 800a63a:	e7c4      	b.n	800a5c6 <_dtoa_r+0x53e>
 800a63c:	ec51 0b17 	vmov	r0, r1, d7
 800a640:	f7f5 ffda 	bl	80005f8 <__aeabi_dmul>
 800a644:	9b02      	ldr	r3, [sp, #8]
 800a646:	9d00      	ldr	r5, [sp, #0]
 800a648:	930c      	str	r3, [sp, #48]	; 0x30
 800a64a:	ec41 0b18 	vmov	d8, r0, r1
 800a64e:	4639      	mov	r1, r7
 800a650:	4630      	mov	r0, r6
 800a652:	f7f6 fa81 	bl	8000b58 <__aeabi_d2iz>
 800a656:	9011      	str	r0, [sp, #68]	; 0x44
 800a658:	f7f5 ff64 	bl	8000524 <__aeabi_i2d>
 800a65c:	4602      	mov	r2, r0
 800a65e:	460b      	mov	r3, r1
 800a660:	4630      	mov	r0, r6
 800a662:	4639      	mov	r1, r7
 800a664:	f7f5 fe10 	bl	8000288 <__aeabi_dsub>
 800a668:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a66a:	3330      	adds	r3, #48	; 0x30
 800a66c:	f805 3b01 	strb.w	r3, [r5], #1
 800a670:	9b02      	ldr	r3, [sp, #8]
 800a672:	429d      	cmp	r5, r3
 800a674:	4606      	mov	r6, r0
 800a676:	460f      	mov	r7, r1
 800a678:	f04f 0200 	mov.w	r2, #0
 800a67c:	d134      	bne.n	800a6e8 <_dtoa_r+0x660>
 800a67e:	4b19      	ldr	r3, [pc, #100]	; (800a6e4 <_dtoa_r+0x65c>)
 800a680:	ec51 0b18 	vmov	r0, r1, d8
 800a684:	f7f5 fe02 	bl	800028c <__adddf3>
 800a688:	4602      	mov	r2, r0
 800a68a:	460b      	mov	r3, r1
 800a68c:	4630      	mov	r0, r6
 800a68e:	4639      	mov	r1, r7
 800a690:	f7f6 fa42 	bl	8000b18 <__aeabi_dcmpgt>
 800a694:	2800      	cmp	r0, #0
 800a696:	d175      	bne.n	800a784 <_dtoa_r+0x6fc>
 800a698:	ec53 2b18 	vmov	r2, r3, d8
 800a69c:	4911      	ldr	r1, [pc, #68]	; (800a6e4 <_dtoa_r+0x65c>)
 800a69e:	2000      	movs	r0, #0
 800a6a0:	f7f5 fdf2 	bl	8000288 <__aeabi_dsub>
 800a6a4:	4602      	mov	r2, r0
 800a6a6:	460b      	mov	r3, r1
 800a6a8:	4630      	mov	r0, r6
 800a6aa:	4639      	mov	r1, r7
 800a6ac:	f7f6 fa16 	bl	8000adc <__aeabi_dcmplt>
 800a6b0:	2800      	cmp	r0, #0
 800a6b2:	f43f af27 	beq.w	800a504 <_dtoa_r+0x47c>
 800a6b6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a6b8:	1e6b      	subs	r3, r5, #1
 800a6ba:	930c      	str	r3, [sp, #48]	; 0x30
 800a6bc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a6c0:	2b30      	cmp	r3, #48	; 0x30
 800a6c2:	d0f8      	beq.n	800a6b6 <_dtoa_r+0x62e>
 800a6c4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800a6c8:	e04a      	b.n	800a760 <_dtoa_r+0x6d8>
 800a6ca:	bf00      	nop
 800a6cc:	0800dfd8 	.word	0x0800dfd8
 800a6d0:	0800dfb0 	.word	0x0800dfb0
 800a6d4:	3ff00000 	.word	0x3ff00000
 800a6d8:	40240000 	.word	0x40240000
 800a6dc:	401c0000 	.word	0x401c0000
 800a6e0:	40140000 	.word	0x40140000
 800a6e4:	3fe00000 	.word	0x3fe00000
 800a6e8:	4baf      	ldr	r3, [pc, #700]	; (800a9a8 <_dtoa_r+0x920>)
 800a6ea:	f7f5 ff85 	bl	80005f8 <__aeabi_dmul>
 800a6ee:	4606      	mov	r6, r0
 800a6f0:	460f      	mov	r7, r1
 800a6f2:	e7ac      	b.n	800a64e <_dtoa_r+0x5c6>
 800a6f4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a6f8:	9d00      	ldr	r5, [sp, #0]
 800a6fa:	4642      	mov	r2, r8
 800a6fc:	464b      	mov	r3, r9
 800a6fe:	4630      	mov	r0, r6
 800a700:	4639      	mov	r1, r7
 800a702:	f7f6 f8a3 	bl	800084c <__aeabi_ddiv>
 800a706:	f7f6 fa27 	bl	8000b58 <__aeabi_d2iz>
 800a70a:	9002      	str	r0, [sp, #8]
 800a70c:	f7f5 ff0a 	bl	8000524 <__aeabi_i2d>
 800a710:	4642      	mov	r2, r8
 800a712:	464b      	mov	r3, r9
 800a714:	f7f5 ff70 	bl	80005f8 <__aeabi_dmul>
 800a718:	4602      	mov	r2, r0
 800a71a:	460b      	mov	r3, r1
 800a71c:	4630      	mov	r0, r6
 800a71e:	4639      	mov	r1, r7
 800a720:	f7f5 fdb2 	bl	8000288 <__aeabi_dsub>
 800a724:	9e02      	ldr	r6, [sp, #8]
 800a726:	9f01      	ldr	r7, [sp, #4]
 800a728:	3630      	adds	r6, #48	; 0x30
 800a72a:	f805 6b01 	strb.w	r6, [r5], #1
 800a72e:	9e00      	ldr	r6, [sp, #0]
 800a730:	1bae      	subs	r6, r5, r6
 800a732:	42b7      	cmp	r7, r6
 800a734:	4602      	mov	r2, r0
 800a736:	460b      	mov	r3, r1
 800a738:	d137      	bne.n	800a7aa <_dtoa_r+0x722>
 800a73a:	f7f5 fda7 	bl	800028c <__adddf3>
 800a73e:	4642      	mov	r2, r8
 800a740:	464b      	mov	r3, r9
 800a742:	4606      	mov	r6, r0
 800a744:	460f      	mov	r7, r1
 800a746:	f7f6 f9e7 	bl	8000b18 <__aeabi_dcmpgt>
 800a74a:	b9c8      	cbnz	r0, 800a780 <_dtoa_r+0x6f8>
 800a74c:	4642      	mov	r2, r8
 800a74e:	464b      	mov	r3, r9
 800a750:	4630      	mov	r0, r6
 800a752:	4639      	mov	r1, r7
 800a754:	f7f6 f9b8 	bl	8000ac8 <__aeabi_dcmpeq>
 800a758:	b110      	cbz	r0, 800a760 <_dtoa_r+0x6d8>
 800a75a:	9b02      	ldr	r3, [sp, #8]
 800a75c:	07d9      	lsls	r1, r3, #31
 800a75e:	d40f      	bmi.n	800a780 <_dtoa_r+0x6f8>
 800a760:	4620      	mov	r0, r4
 800a762:	4659      	mov	r1, fp
 800a764:	f000 fce8 	bl	800b138 <_Bfree>
 800a768:	2300      	movs	r3, #0
 800a76a:	702b      	strb	r3, [r5, #0]
 800a76c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a76e:	f10a 0001 	add.w	r0, sl, #1
 800a772:	6018      	str	r0, [r3, #0]
 800a774:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a776:	2b00      	cmp	r3, #0
 800a778:	f43f acd8 	beq.w	800a12c <_dtoa_r+0xa4>
 800a77c:	601d      	str	r5, [r3, #0]
 800a77e:	e4d5      	b.n	800a12c <_dtoa_r+0xa4>
 800a780:	f8cd a01c 	str.w	sl, [sp, #28]
 800a784:	462b      	mov	r3, r5
 800a786:	461d      	mov	r5, r3
 800a788:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a78c:	2a39      	cmp	r2, #57	; 0x39
 800a78e:	d108      	bne.n	800a7a2 <_dtoa_r+0x71a>
 800a790:	9a00      	ldr	r2, [sp, #0]
 800a792:	429a      	cmp	r2, r3
 800a794:	d1f7      	bne.n	800a786 <_dtoa_r+0x6fe>
 800a796:	9a07      	ldr	r2, [sp, #28]
 800a798:	9900      	ldr	r1, [sp, #0]
 800a79a:	3201      	adds	r2, #1
 800a79c:	9207      	str	r2, [sp, #28]
 800a79e:	2230      	movs	r2, #48	; 0x30
 800a7a0:	700a      	strb	r2, [r1, #0]
 800a7a2:	781a      	ldrb	r2, [r3, #0]
 800a7a4:	3201      	adds	r2, #1
 800a7a6:	701a      	strb	r2, [r3, #0]
 800a7a8:	e78c      	b.n	800a6c4 <_dtoa_r+0x63c>
 800a7aa:	4b7f      	ldr	r3, [pc, #508]	; (800a9a8 <_dtoa_r+0x920>)
 800a7ac:	2200      	movs	r2, #0
 800a7ae:	f7f5 ff23 	bl	80005f8 <__aeabi_dmul>
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	4606      	mov	r6, r0
 800a7b8:	460f      	mov	r7, r1
 800a7ba:	f7f6 f985 	bl	8000ac8 <__aeabi_dcmpeq>
 800a7be:	2800      	cmp	r0, #0
 800a7c0:	d09b      	beq.n	800a6fa <_dtoa_r+0x672>
 800a7c2:	e7cd      	b.n	800a760 <_dtoa_r+0x6d8>
 800a7c4:	9a08      	ldr	r2, [sp, #32]
 800a7c6:	2a00      	cmp	r2, #0
 800a7c8:	f000 80c4 	beq.w	800a954 <_dtoa_r+0x8cc>
 800a7cc:	9a05      	ldr	r2, [sp, #20]
 800a7ce:	2a01      	cmp	r2, #1
 800a7d0:	f300 80a8 	bgt.w	800a924 <_dtoa_r+0x89c>
 800a7d4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a7d6:	2a00      	cmp	r2, #0
 800a7d8:	f000 80a0 	beq.w	800a91c <_dtoa_r+0x894>
 800a7dc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a7e0:	9e06      	ldr	r6, [sp, #24]
 800a7e2:	4645      	mov	r5, r8
 800a7e4:	9a04      	ldr	r2, [sp, #16]
 800a7e6:	2101      	movs	r1, #1
 800a7e8:	441a      	add	r2, r3
 800a7ea:	4620      	mov	r0, r4
 800a7ec:	4498      	add	r8, r3
 800a7ee:	9204      	str	r2, [sp, #16]
 800a7f0:	f000 fd5e 	bl	800b2b0 <__i2b>
 800a7f4:	4607      	mov	r7, r0
 800a7f6:	2d00      	cmp	r5, #0
 800a7f8:	dd0b      	ble.n	800a812 <_dtoa_r+0x78a>
 800a7fa:	9b04      	ldr	r3, [sp, #16]
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	dd08      	ble.n	800a812 <_dtoa_r+0x78a>
 800a800:	42ab      	cmp	r3, r5
 800a802:	9a04      	ldr	r2, [sp, #16]
 800a804:	bfa8      	it	ge
 800a806:	462b      	movge	r3, r5
 800a808:	eba8 0803 	sub.w	r8, r8, r3
 800a80c:	1aed      	subs	r5, r5, r3
 800a80e:	1ad3      	subs	r3, r2, r3
 800a810:	9304      	str	r3, [sp, #16]
 800a812:	9b06      	ldr	r3, [sp, #24]
 800a814:	b1fb      	cbz	r3, 800a856 <_dtoa_r+0x7ce>
 800a816:	9b08      	ldr	r3, [sp, #32]
 800a818:	2b00      	cmp	r3, #0
 800a81a:	f000 809f 	beq.w	800a95c <_dtoa_r+0x8d4>
 800a81e:	2e00      	cmp	r6, #0
 800a820:	dd11      	ble.n	800a846 <_dtoa_r+0x7be>
 800a822:	4639      	mov	r1, r7
 800a824:	4632      	mov	r2, r6
 800a826:	4620      	mov	r0, r4
 800a828:	f000 fdfe 	bl	800b428 <__pow5mult>
 800a82c:	465a      	mov	r2, fp
 800a82e:	4601      	mov	r1, r0
 800a830:	4607      	mov	r7, r0
 800a832:	4620      	mov	r0, r4
 800a834:	f000 fd52 	bl	800b2dc <__multiply>
 800a838:	4659      	mov	r1, fp
 800a83a:	9007      	str	r0, [sp, #28]
 800a83c:	4620      	mov	r0, r4
 800a83e:	f000 fc7b 	bl	800b138 <_Bfree>
 800a842:	9b07      	ldr	r3, [sp, #28]
 800a844:	469b      	mov	fp, r3
 800a846:	9b06      	ldr	r3, [sp, #24]
 800a848:	1b9a      	subs	r2, r3, r6
 800a84a:	d004      	beq.n	800a856 <_dtoa_r+0x7ce>
 800a84c:	4659      	mov	r1, fp
 800a84e:	4620      	mov	r0, r4
 800a850:	f000 fdea 	bl	800b428 <__pow5mult>
 800a854:	4683      	mov	fp, r0
 800a856:	2101      	movs	r1, #1
 800a858:	4620      	mov	r0, r4
 800a85a:	f000 fd29 	bl	800b2b0 <__i2b>
 800a85e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a860:	2b00      	cmp	r3, #0
 800a862:	4606      	mov	r6, r0
 800a864:	dd7c      	ble.n	800a960 <_dtoa_r+0x8d8>
 800a866:	461a      	mov	r2, r3
 800a868:	4601      	mov	r1, r0
 800a86a:	4620      	mov	r0, r4
 800a86c:	f000 fddc 	bl	800b428 <__pow5mult>
 800a870:	9b05      	ldr	r3, [sp, #20]
 800a872:	2b01      	cmp	r3, #1
 800a874:	4606      	mov	r6, r0
 800a876:	dd76      	ble.n	800a966 <_dtoa_r+0x8de>
 800a878:	2300      	movs	r3, #0
 800a87a:	9306      	str	r3, [sp, #24]
 800a87c:	6933      	ldr	r3, [r6, #16]
 800a87e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a882:	6918      	ldr	r0, [r3, #16]
 800a884:	f000 fcc4 	bl	800b210 <__hi0bits>
 800a888:	f1c0 0020 	rsb	r0, r0, #32
 800a88c:	9b04      	ldr	r3, [sp, #16]
 800a88e:	4418      	add	r0, r3
 800a890:	f010 001f 	ands.w	r0, r0, #31
 800a894:	f000 8086 	beq.w	800a9a4 <_dtoa_r+0x91c>
 800a898:	f1c0 0320 	rsb	r3, r0, #32
 800a89c:	2b04      	cmp	r3, #4
 800a89e:	dd7f      	ble.n	800a9a0 <_dtoa_r+0x918>
 800a8a0:	f1c0 001c 	rsb	r0, r0, #28
 800a8a4:	9b04      	ldr	r3, [sp, #16]
 800a8a6:	4403      	add	r3, r0
 800a8a8:	4480      	add	r8, r0
 800a8aa:	4405      	add	r5, r0
 800a8ac:	9304      	str	r3, [sp, #16]
 800a8ae:	f1b8 0f00 	cmp.w	r8, #0
 800a8b2:	dd05      	ble.n	800a8c0 <_dtoa_r+0x838>
 800a8b4:	4659      	mov	r1, fp
 800a8b6:	4642      	mov	r2, r8
 800a8b8:	4620      	mov	r0, r4
 800a8ba:	f000 fe0f 	bl	800b4dc <__lshift>
 800a8be:	4683      	mov	fp, r0
 800a8c0:	9b04      	ldr	r3, [sp, #16]
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	dd05      	ble.n	800a8d2 <_dtoa_r+0x84a>
 800a8c6:	4631      	mov	r1, r6
 800a8c8:	461a      	mov	r2, r3
 800a8ca:	4620      	mov	r0, r4
 800a8cc:	f000 fe06 	bl	800b4dc <__lshift>
 800a8d0:	4606      	mov	r6, r0
 800a8d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d069      	beq.n	800a9ac <_dtoa_r+0x924>
 800a8d8:	4631      	mov	r1, r6
 800a8da:	4658      	mov	r0, fp
 800a8dc:	f000 fe6a 	bl	800b5b4 <__mcmp>
 800a8e0:	2800      	cmp	r0, #0
 800a8e2:	da63      	bge.n	800a9ac <_dtoa_r+0x924>
 800a8e4:	2300      	movs	r3, #0
 800a8e6:	4659      	mov	r1, fp
 800a8e8:	220a      	movs	r2, #10
 800a8ea:	4620      	mov	r0, r4
 800a8ec:	f000 fc46 	bl	800b17c <__multadd>
 800a8f0:	9b08      	ldr	r3, [sp, #32]
 800a8f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a8f6:	4683      	mov	fp, r0
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	f000 818f 	beq.w	800ac1c <_dtoa_r+0xb94>
 800a8fe:	4639      	mov	r1, r7
 800a900:	2300      	movs	r3, #0
 800a902:	220a      	movs	r2, #10
 800a904:	4620      	mov	r0, r4
 800a906:	f000 fc39 	bl	800b17c <__multadd>
 800a90a:	f1b9 0f00 	cmp.w	r9, #0
 800a90e:	4607      	mov	r7, r0
 800a910:	f300 808e 	bgt.w	800aa30 <_dtoa_r+0x9a8>
 800a914:	9b05      	ldr	r3, [sp, #20]
 800a916:	2b02      	cmp	r3, #2
 800a918:	dc50      	bgt.n	800a9bc <_dtoa_r+0x934>
 800a91a:	e089      	b.n	800aa30 <_dtoa_r+0x9a8>
 800a91c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a91e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a922:	e75d      	b.n	800a7e0 <_dtoa_r+0x758>
 800a924:	9b01      	ldr	r3, [sp, #4]
 800a926:	1e5e      	subs	r6, r3, #1
 800a928:	9b06      	ldr	r3, [sp, #24]
 800a92a:	42b3      	cmp	r3, r6
 800a92c:	bfbf      	itttt	lt
 800a92e:	9b06      	ldrlt	r3, [sp, #24]
 800a930:	9606      	strlt	r6, [sp, #24]
 800a932:	1af2      	sublt	r2, r6, r3
 800a934:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800a936:	bfb6      	itet	lt
 800a938:	189b      	addlt	r3, r3, r2
 800a93a:	1b9e      	subge	r6, r3, r6
 800a93c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800a93e:	9b01      	ldr	r3, [sp, #4]
 800a940:	bfb8      	it	lt
 800a942:	2600      	movlt	r6, #0
 800a944:	2b00      	cmp	r3, #0
 800a946:	bfb5      	itete	lt
 800a948:	eba8 0503 	sublt.w	r5, r8, r3
 800a94c:	9b01      	ldrge	r3, [sp, #4]
 800a94e:	2300      	movlt	r3, #0
 800a950:	4645      	movge	r5, r8
 800a952:	e747      	b.n	800a7e4 <_dtoa_r+0x75c>
 800a954:	9e06      	ldr	r6, [sp, #24]
 800a956:	9f08      	ldr	r7, [sp, #32]
 800a958:	4645      	mov	r5, r8
 800a95a:	e74c      	b.n	800a7f6 <_dtoa_r+0x76e>
 800a95c:	9a06      	ldr	r2, [sp, #24]
 800a95e:	e775      	b.n	800a84c <_dtoa_r+0x7c4>
 800a960:	9b05      	ldr	r3, [sp, #20]
 800a962:	2b01      	cmp	r3, #1
 800a964:	dc18      	bgt.n	800a998 <_dtoa_r+0x910>
 800a966:	9b02      	ldr	r3, [sp, #8]
 800a968:	b9b3      	cbnz	r3, 800a998 <_dtoa_r+0x910>
 800a96a:	9b03      	ldr	r3, [sp, #12]
 800a96c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a970:	b9a3      	cbnz	r3, 800a99c <_dtoa_r+0x914>
 800a972:	9b03      	ldr	r3, [sp, #12]
 800a974:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a978:	0d1b      	lsrs	r3, r3, #20
 800a97a:	051b      	lsls	r3, r3, #20
 800a97c:	b12b      	cbz	r3, 800a98a <_dtoa_r+0x902>
 800a97e:	9b04      	ldr	r3, [sp, #16]
 800a980:	3301      	adds	r3, #1
 800a982:	9304      	str	r3, [sp, #16]
 800a984:	f108 0801 	add.w	r8, r8, #1
 800a988:	2301      	movs	r3, #1
 800a98a:	9306      	str	r3, [sp, #24]
 800a98c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a98e:	2b00      	cmp	r3, #0
 800a990:	f47f af74 	bne.w	800a87c <_dtoa_r+0x7f4>
 800a994:	2001      	movs	r0, #1
 800a996:	e779      	b.n	800a88c <_dtoa_r+0x804>
 800a998:	2300      	movs	r3, #0
 800a99a:	e7f6      	b.n	800a98a <_dtoa_r+0x902>
 800a99c:	9b02      	ldr	r3, [sp, #8]
 800a99e:	e7f4      	b.n	800a98a <_dtoa_r+0x902>
 800a9a0:	d085      	beq.n	800a8ae <_dtoa_r+0x826>
 800a9a2:	4618      	mov	r0, r3
 800a9a4:	301c      	adds	r0, #28
 800a9a6:	e77d      	b.n	800a8a4 <_dtoa_r+0x81c>
 800a9a8:	40240000 	.word	0x40240000
 800a9ac:	9b01      	ldr	r3, [sp, #4]
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	dc38      	bgt.n	800aa24 <_dtoa_r+0x99c>
 800a9b2:	9b05      	ldr	r3, [sp, #20]
 800a9b4:	2b02      	cmp	r3, #2
 800a9b6:	dd35      	ble.n	800aa24 <_dtoa_r+0x99c>
 800a9b8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800a9bc:	f1b9 0f00 	cmp.w	r9, #0
 800a9c0:	d10d      	bne.n	800a9de <_dtoa_r+0x956>
 800a9c2:	4631      	mov	r1, r6
 800a9c4:	464b      	mov	r3, r9
 800a9c6:	2205      	movs	r2, #5
 800a9c8:	4620      	mov	r0, r4
 800a9ca:	f000 fbd7 	bl	800b17c <__multadd>
 800a9ce:	4601      	mov	r1, r0
 800a9d0:	4606      	mov	r6, r0
 800a9d2:	4658      	mov	r0, fp
 800a9d4:	f000 fdee 	bl	800b5b4 <__mcmp>
 800a9d8:	2800      	cmp	r0, #0
 800a9da:	f73f adbd 	bgt.w	800a558 <_dtoa_r+0x4d0>
 800a9de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9e0:	9d00      	ldr	r5, [sp, #0]
 800a9e2:	ea6f 0a03 	mvn.w	sl, r3
 800a9e6:	f04f 0800 	mov.w	r8, #0
 800a9ea:	4631      	mov	r1, r6
 800a9ec:	4620      	mov	r0, r4
 800a9ee:	f000 fba3 	bl	800b138 <_Bfree>
 800a9f2:	2f00      	cmp	r7, #0
 800a9f4:	f43f aeb4 	beq.w	800a760 <_dtoa_r+0x6d8>
 800a9f8:	f1b8 0f00 	cmp.w	r8, #0
 800a9fc:	d005      	beq.n	800aa0a <_dtoa_r+0x982>
 800a9fe:	45b8      	cmp	r8, r7
 800aa00:	d003      	beq.n	800aa0a <_dtoa_r+0x982>
 800aa02:	4641      	mov	r1, r8
 800aa04:	4620      	mov	r0, r4
 800aa06:	f000 fb97 	bl	800b138 <_Bfree>
 800aa0a:	4639      	mov	r1, r7
 800aa0c:	4620      	mov	r0, r4
 800aa0e:	f000 fb93 	bl	800b138 <_Bfree>
 800aa12:	e6a5      	b.n	800a760 <_dtoa_r+0x6d8>
 800aa14:	2600      	movs	r6, #0
 800aa16:	4637      	mov	r7, r6
 800aa18:	e7e1      	b.n	800a9de <_dtoa_r+0x956>
 800aa1a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800aa1c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800aa20:	4637      	mov	r7, r6
 800aa22:	e599      	b.n	800a558 <_dtoa_r+0x4d0>
 800aa24:	9b08      	ldr	r3, [sp, #32]
 800aa26:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	f000 80fd 	beq.w	800ac2a <_dtoa_r+0xba2>
 800aa30:	2d00      	cmp	r5, #0
 800aa32:	dd05      	ble.n	800aa40 <_dtoa_r+0x9b8>
 800aa34:	4639      	mov	r1, r7
 800aa36:	462a      	mov	r2, r5
 800aa38:	4620      	mov	r0, r4
 800aa3a:	f000 fd4f 	bl	800b4dc <__lshift>
 800aa3e:	4607      	mov	r7, r0
 800aa40:	9b06      	ldr	r3, [sp, #24]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d05c      	beq.n	800ab00 <_dtoa_r+0xa78>
 800aa46:	6879      	ldr	r1, [r7, #4]
 800aa48:	4620      	mov	r0, r4
 800aa4a:	f000 fb35 	bl	800b0b8 <_Balloc>
 800aa4e:	4605      	mov	r5, r0
 800aa50:	b928      	cbnz	r0, 800aa5e <_dtoa_r+0x9d6>
 800aa52:	4b80      	ldr	r3, [pc, #512]	; (800ac54 <_dtoa_r+0xbcc>)
 800aa54:	4602      	mov	r2, r0
 800aa56:	f240 21ea 	movw	r1, #746	; 0x2ea
 800aa5a:	f7ff bb2e 	b.w	800a0ba <_dtoa_r+0x32>
 800aa5e:	693a      	ldr	r2, [r7, #16]
 800aa60:	3202      	adds	r2, #2
 800aa62:	0092      	lsls	r2, r2, #2
 800aa64:	f107 010c 	add.w	r1, r7, #12
 800aa68:	300c      	adds	r0, #12
 800aa6a:	f7fe fc93 	bl	8009394 <memcpy>
 800aa6e:	2201      	movs	r2, #1
 800aa70:	4629      	mov	r1, r5
 800aa72:	4620      	mov	r0, r4
 800aa74:	f000 fd32 	bl	800b4dc <__lshift>
 800aa78:	9b00      	ldr	r3, [sp, #0]
 800aa7a:	3301      	adds	r3, #1
 800aa7c:	9301      	str	r3, [sp, #4]
 800aa7e:	9b00      	ldr	r3, [sp, #0]
 800aa80:	444b      	add	r3, r9
 800aa82:	9307      	str	r3, [sp, #28]
 800aa84:	9b02      	ldr	r3, [sp, #8]
 800aa86:	f003 0301 	and.w	r3, r3, #1
 800aa8a:	46b8      	mov	r8, r7
 800aa8c:	9306      	str	r3, [sp, #24]
 800aa8e:	4607      	mov	r7, r0
 800aa90:	9b01      	ldr	r3, [sp, #4]
 800aa92:	4631      	mov	r1, r6
 800aa94:	3b01      	subs	r3, #1
 800aa96:	4658      	mov	r0, fp
 800aa98:	9302      	str	r3, [sp, #8]
 800aa9a:	f7ff fa69 	bl	8009f70 <quorem>
 800aa9e:	4603      	mov	r3, r0
 800aaa0:	3330      	adds	r3, #48	; 0x30
 800aaa2:	9004      	str	r0, [sp, #16]
 800aaa4:	4641      	mov	r1, r8
 800aaa6:	4658      	mov	r0, fp
 800aaa8:	9308      	str	r3, [sp, #32]
 800aaaa:	f000 fd83 	bl	800b5b4 <__mcmp>
 800aaae:	463a      	mov	r2, r7
 800aab0:	4681      	mov	r9, r0
 800aab2:	4631      	mov	r1, r6
 800aab4:	4620      	mov	r0, r4
 800aab6:	f000 fd99 	bl	800b5ec <__mdiff>
 800aaba:	68c2      	ldr	r2, [r0, #12]
 800aabc:	9b08      	ldr	r3, [sp, #32]
 800aabe:	4605      	mov	r5, r0
 800aac0:	bb02      	cbnz	r2, 800ab04 <_dtoa_r+0xa7c>
 800aac2:	4601      	mov	r1, r0
 800aac4:	4658      	mov	r0, fp
 800aac6:	f000 fd75 	bl	800b5b4 <__mcmp>
 800aaca:	9b08      	ldr	r3, [sp, #32]
 800aacc:	4602      	mov	r2, r0
 800aace:	4629      	mov	r1, r5
 800aad0:	4620      	mov	r0, r4
 800aad2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800aad6:	f000 fb2f 	bl	800b138 <_Bfree>
 800aada:	9b05      	ldr	r3, [sp, #20]
 800aadc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aade:	9d01      	ldr	r5, [sp, #4]
 800aae0:	ea43 0102 	orr.w	r1, r3, r2
 800aae4:	9b06      	ldr	r3, [sp, #24]
 800aae6:	430b      	orrs	r3, r1
 800aae8:	9b08      	ldr	r3, [sp, #32]
 800aaea:	d10d      	bne.n	800ab08 <_dtoa_r+0xa80>
 800aaec:	2b39      	cmp	r3, #57	; 0x39
 800aaee:	d029      	beq.n	800ab44 <_dtoa_r+0xabc>
 800aaf0:	f1b9 0f00 	cmp.w	r9, #0
 800aaf4:	dd01      	ble.n	800aafa <_dtoa_r+0xa72>
 800aaf6:	9b04      	ldr	r3, [sp, #16]
 800aaf8:	3331      	adds	r3, #49	; 0x31
 800aafa:	9a02      	ldr	r2, [sp, #8]
 800aafc:	7013      	strb	r3, [r2, #0]
 800aafe:	e774      	b.n	800a9ea <_dtoa_r+0x962>
 800ab00:	4638      	mov	r0, r7
 800ab02:	e7b9      	b.n	800aa78 <_dtoa_r+0x9f0>
 800ab04:	2201      	movs	r2, #1
 800ab06:	e7e2      	b.n	800aace <_dtoa_r+0xa46>
 800ab08:	f1b9 0f00 	cmp.w	r9, #0
 800ab0c:	db06      	blt.n	800ab1c <_dtoa_r+0xa94>
 800ab0e:	9905      	ldr	r1, [sp, #20]
 800ab10:	ea41 0909 	orr.w	r9, r1, r9
 800ab14:	9906      	ldr	r1, [sp, #24]
 800ab16:	ea59 0101 	orrs.w	r1, r9, r1
 800ab1a:	d120      	bne.n	800ab5e <_dtoa_r+0xad6>
 800ab1c:	2a00      	cmp	r2, #0
 800ab1e:	ddec      	ble.n	800aafa <_dtoa_r+0xa72>
 800ab20:	4659      	mov	r1, fp
 800ab22:	2201      	movs	r2, #1
 800ab24:	4620      	mov	r0, r4
 800ab26:	9301      	str	r3, [sp, #4]
 800ab28:	f000 fcd8 	bl	800b4dc <__lshift>
 800ab2c:	4631      	mov	r1, r6
 800ab2e:	4683      	mov	fp, r0
 800ab30:	f000 fd40 	bl	800b5b4 <__mcmp>
 800ab34:	2800      	cmp	r0, #0
 800ab36:	9b01      	ldr	r3, [sp, #4]
 800ab38:	dc02      	bgt.n	800ab40 <_dtoa_r+0xab8>
 800ab3a:	d1de      	bne.n	800aafa <_dtoa_r+0xa72>
 800ab3c:	07da      	lsls	r2, r3, #31
 800ab3e:	d5dc      	bpl.n	800aafa <_dtoa_r+0xa72>
 800ab40:	2b39      	cmp	r3, #57	; 0x39
 800ab42:	d1d8      	bne.n	800aaf6 <_dtoa_r+0xa6e>
 800ab44:	9a02      	ldr	r2, [sp, #8]
 800ab46:	2339      	movs	r3, #57	; 0x39
 800ab48:	7013      	strb	r3, [r2, #0]
 800ab4a:	462b      	mov	r3, r5
 800ab4c:	461d      	mov	r5, r3
 800ab4e:	3b01      	subs	r3, #1
 800ab50:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ab54:	2a39      	cmp	r2, #57	; 0x39
 800ab56:	d050      	beq.n	800abfa <_dtoa_r+0xb72>
 800ab58:	3201      	adds	r2, #1
 800ab5a:	701a      	strb	r2, [r3, #0]
 800ab5c:	e745      	b.n	800a9ea <_dtoa_r+0x962>
 800ab5e:	2a00      	cmp	r2, #0
 800ab60:	dd03      	ble.n	800ab6a <_dtoa_r+0xae2>
 800ab62:	2b39      	cmp	r3, #57	; 0x39
 800ab64:	d0ee      	beq.n	800ab44 <_dtoa_r+0xabc>
 800ab66:	3301      	adds	r3, #1
 800ab68:	e7c7      	b.n	800aafa <_dtoa_r+0xa72>
 800ab6a:	9a01      	ldr	r2, [sp, #4]
 800ab6c:	9907      	ldr	r1, [sp, #28]
 800ab6e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ab72:	428a      	cmp	r2, r1
 800ab74:	d02a      	beq.n	800abcc <_dtoa_r+0xb44>
 800ab76:	4659      	mov	r1, fp
 800ab78:	2300      	movs	r3, #0
 800ab7a:	220a      	movs	r2, #10
 800ab7c:	4620      	mov	r0, r4
 800ab7e:	f000 fafd 	bl	800b17c <__multadd>
 800ab82:	45b8      	cmp	r8, r7
 800ab84:	4683      	mov	fp, r0
 800ab86:	f04f 0300 	mov.w	r3, #0
 800ab8a:	f04f 020a 	mov.w	r2, #10
 800ab8e:	4641      	mov	r1, r8
 800ab90:	4620      	mov	r0, r4
 800ab92:	d107      	bne.n	800aba4 <_dtoa_r+0xb1c>
 800ab94:	f000 faf2 	bl	800b17c <__multadd>
 800ab98:	4680      	mov	r8, r0
 800ab9a:	4607      	mov	r7, r0
 800ab9c:	9b01      	ldr	r3, [sp, #4]
 800ab9e:	3301      	adds	r3, #1
 800aba0:	9301      	str	r3, [sp, #4]
 800aba2:	e775      	b.n	800aa90 <_dtoa_r+0xa08>
 800aba4:	f000 faea 	bl	800b17c <__multadd>
 800aba8:	4639      	mov	r1, r7
 800abaa:	4680      	mov	r8, r0
 800abac:	2300      	movs	r3, #0
 800abae:	220a      	movs	r2, #10
 800abb0:	4620      	mov	r0, r4
 800abb2:	f000 fae3 	bl	800b17c <__multadd>
 800abb6:	4607      	mov	r7, r0
 800abb8:	e7f0      	b.n	800ab9c <_dtoa_r+0xb14>
 800abba:	f1b9 0f00 	cmp.w	r9, #0
 800abbe:	9a00      	ldr	r2, [sp, #0]
 800abc0:	bfcc      	ite	gt
 800abc2:	464d      	movgt	r5, r9
 800abc4:	2501      	movle	r5, #1
 800abc6:	4415      	add	r5, r2
 800abc8:	f04f 0800 	mov.w	r8, #0
 800abcc:	4659      	mov	r1, fp
 800abce:	2201      	movs	r2, #1
 800abd0:	4620      	mov	r0, r4
 800abd2:	9301      	str	r3, [sp, #4]
 800abd4:	f000 fc82 	bl	800b4dc <__lshift>
 800abd8:	4631      	mov	r1, r6
 800abda:	4683      	mov	fp, r0
 800abdc:	f000 fcea 	bl	800b5b4 <__mcmp>
 800abe0:	2800      	cmp	r0, #0
 800abe2:	dcb2      	bgt.n	800ab4a <_dtoa_r+0xac2>
 800abe4:	d102      	bne.n	800abec <_dtoa_r+0xb64>
 800abe6:	9b01      	ldr	r3, [sp, #4]
 800abe8:	07db      	lsls	r3, r3, #31
 800abea:	d4ae      	bmi.n	800ab4a <_dtoa_r+0xac2>
 800abec:	462b      	mov	r3, r5
 800abee:	461d      	mov	r5, r3
 800abf0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800abf4:	2a30      	cmp	r2, #48	; 0x30
 800abf6:	d0fa      	beq.n	800abee <_dtoa_r+0xb66>
 800abf8:	e6f7      	b.n	800a9ea <_dtoa_r+0x962>
 800abfa:	9a00      	ldr	r2, [sp, #0]
 800abfc:	429a      	cmp	r2, r3
 800abfe:	d1a5      	bne.n	800ab4c <_dtoa_r+0xac4>
 800ac00:	f10a 0a01 	add.w	sl, sl, #1
 800ac04:	2331      	movs	r3, #49	; 0x31
 800ac06:	e779      	b.n	800aafc <_dtoa_r+0xa74>
 800ac08:	4b13      	ldr	r3, [pc, #76]	; (800ac58 <_dtoa_r+0xbd0>)
 800ac0a:	f7ff baaf 	b.w	800a16c <_dtoa_r+0xe4>
 800ac0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	f47f aa86 	bne.w	800a122 <_dtoa_r+0x9a>
 800ac16:	4b11      	ldr	r3, [pc, #68]	; (800ac5c <_dtoa_r+0xbd4>)
 800ac18:	f7ff baa8 	b.w	800a16c <_dtoa_r+0xe4>
 800ac1c:	f1b9 0f00 	cmp.w	r9, #0
 800ac20:	dc03      	bgt.n	800ac2a <_dtoa_r+0xba2>
 800ac22:	9b05      	ldr	r3, [sp, #20]
 800ac24:	2b02      	cmp	r3, #2
 800ac26:	f73f aec9 	bgt.w	800a9bc <_dtoa_r+0x934>
 800ac2a:	9d00      	ldr	r5, [sp, #0]
 800ac2c:	4631      	mov	r1, r6
 800ac2e:	4658      	mov	r0, fp
 800ac30:	f7ff f99e 	bl	8009f70 <quorem>
 800ac34:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800ac38:	f805 3b01 	strb.w	r3, [r5], #1
 800ac3c:	9a00      	ldr	r2, [sp, #0]
 800ac3e:	1aaa      	subs	r2, r5, r2
 800ac40:	4591      	cmp	r9, r2
 800ac42:	ddba      	ble.n	800abba <_dtoa_r+0xb32>
 800ac44:	4659      	mov	r1, fp
 800ac46:	2300      	movs	r3, #0
 800ac48:	220a      	movs	r2, #10
 800ac4a:	4620      	mov	r0, r4
 800ac4c:	f000 fa96 	bl	800b17c <__multadd>
 800ac50:	4683      	mov	fp, r0
 800ac52:	e7eb      	b.n	800ac2c <_dtoa_r+0xba4>
 800ac54:	0800dedb 	.word	0x0800dedb
 800ac58:	0800de34 	.word	0x0800de34
 800ac5c:	0800de58 	.word	0x0800de58

0800ac60 <__sflush_r>:
 800ac60:	898a      	ldrh	r2, [r1, #12]
 800ac62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac66:	4605      	mov	r5, r0
 800ac68:	0710      	lsls	r0, r2, #28
 800ac6a:	460c      	mov	r4, r1
 800ac6c:	d458      	bmi.n	800ad20 <__sflush_r+0xc0>
 800ac6e:	684b      	ldr	r3, [r1, #4]
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	dc05      	bgt.n	800ac80 <__sflush_r+0x20>
 800ac74:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	dc02      	bgt.n	800ac80 <__sflush_r+0x20>
 800ac7a:	2000      	movs	r0, #0
 800ac7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac80:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ac82:	2e00      	cmp	r6, #0
 800ac84:	d0f9      	beq.n	800ac7a <__sflush_r+0x1a>
 800ac86:	2300      	movs	r3, #0
 800ac88:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ac8c:	682f      	ldr	r7, [r5, #0]
 800ac8e:	602b      	str	r3, [r5, #0]
 800ac90:	d032      	beq.n	800acf8 <__sflush_r+0x98>
 800ac92:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ac94:	89a3      	ldrh	r3, [r4, #12]
 800ac96:	075a      	lsls	r2, r3, #29
 800ac98:	d505      	bpl.n	800aca6 <__sflush_r+0x46>
 800ac9a:	6863      	ldr	r3, [r4, #4]
 800ac9c:	1ac0      	subs	r0, r0, r3
 800ac9e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800aca0:	b10b      	cbz	r3, 800aca6 <__sflush_r+0x46>
 800aca2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800aca4:	1ac0      	subs	r0, r0, r3
 800aca6:	2300      	movs	r3, #0
 800aca8:	4602      	mov	r2, r0
 800acaa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800acac:	6a21      	ldr	r1, [r4, #32]
 800acae:	4628      	mov	r0, r5
 800acb0:	47b0      	blx	r6
 800acb2:	1c43      	adds	r3, r0, #1
 800acb4:	89a3      	ldrh	r3, [r4, #12]
 800acb6:	d106      	bne.n	800acc6 <__sflush_r+0x66>
 800acb8:	6829      	ldr	r1, [r5, #0]
 800acba:	291d      	cmp	r1, #29
 800acbc:	d82c      	bhi.n	800ad18 <__sflush_r+0xb8>
 800acbe:	4a2a      	ldr	r2, [pc, #168]	; (800ad68 <__sflush_r+0x108>)
 800acc0:	40ca      	lsrs	r2, r1
 800acc2:	07d6      	lsls	r6, r2, #31
 800acc4:	d528      	bpl.n	800ad18 <__sflush_r+0xb8>
 800acc6:	2200      	movs	r2, #0
 800acc8:	6062      	str	r2, [r4, #4]
 800acca:	04d9      	lsls	r1, r3, #19
 800accc:	6922      	ldr	r2, [r4, #16]
 800acce:	6022      	str	r2, [r4, #0]
 800acd0:	d504      	bpl.n	800acdc <__sflush_r+0x7c>
 800acd2:	1c42      	adds	r2, r0, #1
 800acd4:	d101      	bne.n	800acda <__sflush_r+0x7a>
 800acd6:	682b      	ldr	r3, [r5, #0]
 800acd8:	b903      	cbnz	r3, 800acdc <__sflush_r+0x7c>
 800acda:	6560      	str	r0, [r4, #84]	; 0x54
 800acdc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800acde:	602f      	str	r7, [r5, #0]
 800ace0:	2900      	cmp	r1, #0
 800ace2:	d0ca      	beq.n	800ac7a <__sflush_r+0x1a>
 800ace4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ace8:	4299      	cmp	r1, r3
 800acea:	d002      	beq.n	800acf2 <__sflush_r+0x92>
 800acec:	4628      	mov	r0, r5
 800acee:	f000 fd71 	bl	800b7d4 <_free_r>
 800acf2:	2000      	movs	r0, #0
 800acf4:	6360      	str	r0, [r4, #52]	; 0x34
 800acf6:	e7c1      	b.n	800ac7c <__sflush_r+0x1c>
 800acf8:	6a21      	ldr	r1, [r4, #32]
 800acfa:	2301      	movs	r3, #1
 800acfc:	4628      	mov	r0, r5
 800acfe:	47b0      	blx	r6
 800ad00:	1c41      	adds	r1, r0, #1
 800ad02:	d1c7      	bne.n	800ac94 <__sflush_r+0x34>
 800ad04:	682b      	ldr	r3, [r5, #0]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d0c4      	beq.n	800ac94 <__sflush_r+0x34>
 800ad0a:	2b1d      	cmp	r3, #29
 800ad0c:	d001      	beq.n	800ad12 <__sflush_r+0xb2>
 800ad0e:	2b16      	cmp	r3, #22
 800ad10:	d101      	bne.n	800ad16 <__sflush_r+0xb6>
 800ad12:	602f      	str	r7, [r5, #0]
 800ad14:	e7b1      	b.n	800ac7a <__sflush_r+0x1a>
 800ad16:	89a3      	ldrh	r3, [r4, #12]
 800ad18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ad1c:	81a3      	strh	r3, [r4, #12]
 800ad1e:	e7ad      	b.n	800ac7c <__sflush_r+0x1c>
 800ad20:	690f      	ldr	r7, [r1, #16]
 800ad22:	2f00      	cmp	r7, #0
 800ad24:	d0a9      	beq.n	800ac7a <__sflush_r+0x1a>
 800ad26:	0793      	lsls	r3, r2, #30
 800ad28:	680e      	ldr	r6, [r1, #0]
 800ad2a:	bf08      	it	eq
 800ad2c:	694b      	ldreq	r3, [r1, #20]
 800ad2e:	600f      	str	r7, [r1, #0]
 800ad30:	bf18      	it	ne
 800ad32:	2300      	movne	r3, #0
 800ad34:	eba6 0807 	sub.w	r8, r6, r7
 800ad38:	608b      	str	r3, [r1, #8]
 800ad3a:	f1b8 0f00 	cmp.w	r8, #0
 800ad3e:	dd9c      	ble.n	800ac7a <__sflush_r+0x1a>
 800ad40:	6a21      	ldr	r1, [r4, #32]
 800ad42:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ad44:	4643      	mov	r3, r8
 800ad46:	463a      	mov	r2, r7
 800ad48:	4628      	mov	r0, r5
 800ad4a:	47b0      	blx	r6
 800ad4c:	2800      	cmp	r0, #0
 800ad4e:	dc06      	bgt.n	800ad5e <__sflush_r+0xfe>
 800ad50:	89a3      	ldrh	r3, [r4, #12]
 800ad52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ad56:	81a3      	strh	r3, [r4, #12]
 800ad58:	f04f 30ff 	mov.w	r0, #4294967295
 800ad5c:	e78e      	b.n	800ac7c <__sflush_r+0x1c>
 800ad5e:	4407      	add	r7, r0
 800ad60:	eba8 0800 	sub.w	r8, r8, r0
 800ad64:	e7e9      	b.n	800ad3a <__sflush_r+0xda>
 800ad66:	bf00      	nop
 800ad68:	20400001 	.word	0x20400001

0800ad6c <_fflush_r>:
 800ad6c:	b538      	push	{r3, r4, r5, lr}
 800ad6e:	690b      	ldr	r3, [r1, #16]
 800ad70:	4605      	mov	r5, r0
 800ad72:	460c      	mov	r4, r1
 800ad74:	b913      	cbnz	r3, 800ad7c <_fflush_r+0x10>
 800ad76:	2500      	movs	r5, #0
 800ad78:	4628      	mov	r0, r5
 800ad7a:	bd38      	pop	{r3, r4, r5, pc}
 800ad7c:	b118      	cbz	r0, 800ad86 <_fflush_r+0x1a>
 800ad7e:	6983      	ldr	r3, [r0, #24]
 800ad80:	b90b      	cbnz	r3, 800ad86 <_fflush_r+0x1a>
 800ad82:	f000 f887 	bl	800ae94 <__sinit>
 800ad86:	4b14      	ldr	r3, [pc, #80]	; (800add8 <_fflush_r+0x6c>)
 800ad88:	429c      	cmp	r4, r3
 800ad8a:	d11b      	bne.n	800adc4 <_fflush_r+0x58>
 800ad8c:	686c      	ldr	r4, [r5, #4]
 800ad8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d0ef      	beq.n	800ad76 <_fflush_r+0xa>
 800ad96:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ad98:	07d0      	lsls	r0, r2, #31
 800ad9a:	d404      	bmi.n	800ada6 <_fflush_r+0x3a>
 800ad9c:	0599      	lsls	r1, r3, #22
 800ad9e:	d402      	bmi.n	800ada6 <_fflush_r+0x3a>
 800ada0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ada2:	f000 f91a 	bl	800afda <__retarget_lock_acquire_recursive>
 800ada6:	4628      	mov	r0, r5
 800ada8:	4621      	mov	r1, r4
 800adaa:	f7ff ff59 	bl	800ac60 <__sflush_r>
 800adae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800adb0:	07da      	lsls	r2, r3, #31
 800adb2:	4605      	mov	r5, r0
 800adb4:	d4e0      	bmi.n	800ad78 <_fflush_r+0xc>
 800adb6:	89a3      	ldrh	r3, [r4, #12]
 800adb8:	059b      	lsls	r3, r3, #22
 800adba:	d4dd      	bmi.n	800ad78 <_fflush_r+0xc>
 800adbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800adbe:	f000 f90d 	bl	800afdc <__retarget_lock_release_recursive>
 800adc2:	e7d9      	b.n	800ad78 <_fflush_r+0xc>
 800adc4:	4b05      	ldr	r3, [pc, #20]	; (800addc <_fflush_r+0x70>)
 800adc6:	429c      	cmp	r4, r3
 800adc8:	d101      	bne.n	800adce <_fflush_r+0x62>
 800adca:	68ac      	ldr	r4, [r5, #8]
 800adcc:	e7df      	b.n	800ad8e <_fflush_r+0x22>
 800adce:	4b04      	ldr	r3, [pc, #16]	; (800ade0 <_fflush_r+0x74>)
 800add0:	429c      	cmp	r4, r3
 800add2:	bf08      	it	eq
 800add4:	68ec      	ldreq	r4, [r5, #12]
 800add6:	e7da      	b.n	800ad8e <_fflush_r+0x22>
 800add8:	0800df0c 	.word	0x0800df0c
 800addc:	0800df2c 	.word	0x0800df2c
 800ade0:	0800deec 	.word	0x0800deec

0800ade4 <std>:
 800ade4:	2300      	movs	r3, #0
 800ade6:	b510      	push	{r4, lr}
 800ade8:	4604      	mov	r4, r0
 800adea:	e9c0 3300 	strd	r3, r3, [r0]
 800adee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800adf2:	6083      	str	r3, [r0, #8]
 800adf4:	8181      	strh	r1, [r0, #12]
 800adf6:	6643      	str	r3, [r0, #100]	; 0x64
 800adf8:	81c2      	strh	r2, [r0, #14]
 800adfa:	6183      	str	r3, [r0, #24]
 800adfc:	4619      	mov	r1, r3
 800adfe:	2208      	movs	r2, #8
 800ae00:	305c      	adds	r0, #92	; 0x5c
 800ae02:	f7fe fad5 	bl	80093b0 <memset>
 800ae06:	4b05      	ldr	r3, [pc, #20]	; (800ae1c <std+0x38>)
 800ae08:	6263      	str	r3, [r4, #36]	; 0x24
 800ae0a:	4b05      	ldr	r3, [pc, #20]	; (800ae20 <std+0x3c>)
 800ae0c:	62a3      	str	r3, [r4, #40]	; 0x28
 800ae0e:	4b05      	ldr	r3, [pc, #20]	; (800ae24 <std+0x40>)
 800ae10:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ae12:	4b05      	ldr	r3, [pc, #20]	; (800ae28 <std+0x44>)
 800ae14:	6224      	str	r4, [r4, #32]
 800ae16:	6323      	str	r3, [r4, #48]	; 0x30
 800ae18:	bd10      	pop	{r4, pc}
 800ae1a:	bf00      	nop
 800ae1c:	0800beb5 	.word	0x0800beb5
 800ae20:	0800bed7 	.word	0x0800bed7
 800ae24:	0800bf0f 	.word	0x0800bf0f
 800ae28:	0800bf33 	.word	0x0800bf33

0800ae2c <_cleanup_r>:
 800ae2c:	4901      	ldr	r1, [pc, #4]	; (800ae34 <_cleanup_r+0x8>)
 800ae2e:	f000 b8af 	b.w	800af90 <_fwalk_reent>
 800ae32:	bf00      	nop
 800ae34:	0800ad6d 	.word	0x0800ad6d

0800ae38 <__sfmoreglue>:
 800ae38:	b570      	push	{r4, r5, r6, lr}
 800ae3a:	1e4a      	subs	r2, r1, #1
 800ae3c:	2568      	movs	r5, #104	; 0x68
 800ae3e:	4355      	muls	r5, r2
 800ae40:	460e      	mov	r6, r1
 800ae42:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ae46:	f000 fd15 	bl	800b874 <_malloc_r>
 800ae4a:	4604      	mov	r4, r0
 800ae4c:	b140      	cbz	r0, 800ae60 <__sfmoreglue+0x28>
 800ae4e:	2100      	movs	r1, #0
 800ae50:	e9c0 1600 	strd	r1, r6, [r0]
 800ae54:	300c      	adds	r0, #12
 800ae56:	60a0      	str	r0, [r4, #8]
 800ae58:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ae5c:	f7fe faa8 	bl	80093b0 <memset>
 800ae60:	4620      	mov	r0, r4
 800ae62:	bd70      	pop	{r4, r5, r6, pc}

0800ae64 <__sfp_lock_acquire>:
 800ae64:	4801      	ldr	r0, [pc, #4]	; (800ae6c <__sfp_lock_acquire+0x8>)
 800ae66:	f000 b8b8 	b.w	800afda <__retarget_lock_acquire_recursive>
 800ae6a:	bf00      	nop
 800ae6c:	20000b4c 	.word	0x20000b4c

0800ae70 <__sfp_lock_release>:
 800ae70:	4801      	ldr	r0, [pc, #4]	; (800ae78 <__sfp_lock_release+0x8>)
 800ae72:	f000 b8b3 	b.w	800afdc <__retarget_lock_release_recursive>
 800ae76:	bf00      	nop
 800ae78:	20000b4c 	.word	0x20000b4c

0800ae7c <__sinit_lock_acquire>:
 800ae7c:	4801      	ldr	r0, [pc, #4]	; (800ae84 <__sinit_lock_acquire+0x8>)
 800ae7e:	f000 b8ac 	b.w	800afda <__retarget_lock_acquire_recursive>
 800ae82:	bf00      	nop
 800ae84:	20000b47 	.word	0x20000b47

0800ae88 <__sinit_lock_release>:
 800ae88:	4801      	ldr	r0, [pc, #4]	; (800ae90 <__sinit_lock_release+0x8>)
 800ae8a:	f000 b8a7 	b.w	800afdc <__retarget_lock_release_recursive>
 800ae8e:	bf00      	nop
 800ae90:	20000b47 	.word	0x20000b47

0800ae94 <__sinit>:
 800ae94:	b510      	push	{r4, lr}
 800ae96:	4604      	mov	r4, r0
 800ae98:	f7ff fff0 	bl	800ae7c <__sinit_lock_acquire>
 800ae9c:	69a3      	ldr	r3, [r4, #24]
 800ae9e:	b11b      	cbz	r3, 800aea8 <__sinit+0x14>
 800aea0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aea4:	f7ff bff0 	b.w	800ae88 <__sinit_lock_release>
 800aea8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800aeac:	6523      	str	r3, [r4, #80]	; 0x50
 800aeae:	4b13      	ldr	r3, [pc, #76]	; (800aefc <__sinit+0x68>)
 800aeb0:	4a13      	ldr	r2, [pc, #76]	; (800af00 <__sinit+0x6c>)
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	62a2      	str	r2, [r4, #40]	; 0x28
 800aeb6:	42a3      	cmp	r3, r4
 800aeb8:	bf04      	itt	eq
 800aeba:	2301      	moveq	r3, #1
 800aebc:	61a3      	streq	r3, [r4, #24]
 800aebe:	4620      	mov	r0, r4
 800aec0:	f000 f820 	bl	800af04 <__sfp>
 800aec4:	6060      	str	r0, [r4, #4]
 800aec6:	4620      	mov	r0, r4
 800aec8:	f000 f81c 	bl	800af04 <__sfp>
 800aecc:	60a0      	str	r0, [r4, #8]
 800aece:	4620      	mov	r0, r4
 800aed0:	f000 f818 	bl	800af04 <__sfp>
 800aed4:	2200      	movs	r2, #0
 800aed6:	60e0      	str	r0, [r4, #12]
 800aed8:	2104      	movs	r1, #4
 800aeda:	6860      	ldr	r0, [r4, #4]
 800aedc:	f7ff ff82 	bl	800ade4 <std>
 800aee0:	68a0      	ldr	r0, [r4, #8]
 800aee2:	2201      	movs	r2, #1
 800aee4:	2109      	movs	r1, #9
 800aee6:	f7ff ff7d 	bl	800ade4 <std>
 800aeea:	68e0      	ldr	r0, [r4, #12]
 800aeec:	2202      	movs	r2, #2
 800aeee:	2112      	movs	r1, #18
 800aef0:	f7ff ff78 	bl	800ade4 <std>
 800aef4:	2301      	movs	r3, #1
 800aef6:	61a3      	str	r3, [r4, #24]
 800aef8:	e7d2      	b.n	800aea0 <__sinit+0xc>
 800aefa:	bf00      	nop
 800aefc:	0800de20 	.word	0x0800de20
 800af00:	0800ae2d 	.word	0x0800ae2d

0800af04 <__sfp>:
 800af04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af06:	4607      	mov	r7, r0
 800af08:	f7ff ffac 	bl	800ae64 <__sfp_lock_acquire>
 800af0c:	4b1e      	ldr	r3, [pc, #120]	; (800af88 <__sfp+0x84>)
 800af0e:	681e      	ldr	r6, [r3, #0]
 800af10:	69b3      	ldr	r3, [r6, #24]
 800af12:	b913      	cbnz	r3, 800af1a <__sfp+0x16>
 800af14:	4630      	mov	r0, r6
 800af16:	f7ff ffbd 	bl	800ae94 <__sinit>
 800af1a:	3648      	adds	r6, #72	; 0x48
 800af1c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800af20:	3b01      	subs	r3, #1
 800af22:	d503      	bpl.n	800af2c <__sfp+0x28>
 800af24:	6833      	ldr	r3, [r6, #0]
 800af26:	b30b      	cbz	r3, 800af6c <__sfp+0x68>
 800af28:	6836      	ldr	r6, [r6, #0]
 800af2a:	e7f7      	b.n	800af1c <__sfp+0x18>
 800af2c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800af30:	b9d5      	cbnz	r5, 800af68 <__sfp+0x64>
 800af32:	4b16      	ldr	r3, [pc, #88]	; (800af8c <__sfp+0x88>)
 800af34:	60e3      	str	r3, [r4, #12]
 800af36:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800af3a:	6665      	str	r5, [r4, #100]	; 0x64
 800af3c:	f000 f84c 	bl	800afd8 <__retarget_lock_init_recursive>
 800af40:	f7ff ff96 	bl	800ae70 <__sfp_lock_release>
 800af44:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800af48:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800af4c:	6025      	str	r5, [r4, #0]
 800af4e:	61a5      	str	r5, [r4, #24]
 800af50:	2208      	movs	r2, #8
 800af52:	4629      	mov	r1, r5
 800af54:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800af58:	f7fe fa2a 	bl	80093b0 <memset>
 800af5c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800af60:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800af64:	4620      	mov	r0, r4
 800af66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af68:	3468      	adds	r4, #104	; 0x68
 800af6a:	e7d9      	b.n	800af20 <__sfp+0x1c>
 800af6c:	2104      	movs	r1, #4
 800af6e:	4638      	mov	r0, r7
 800af70:	f7ff ff62 	bl	800ae38 <__sfmoreglue>
 800af74:	4604      	mov	r4, r0
 800af76:	6030      	str	r0, [r6, #0]
 800af78:	2800      	cmp	r0, #0
 800af7a:	d1d5      	bne.n	800af28 <__sfp+0x24>
 800af7c:	f7ff ff78 	bl	800ae70 <__sfp_lock_release>
 800af80:	230c      	movs	r3, #12
 800af82:	603b      	str	r3, [r7, #0]
 800af84:	e7ee      	b.n	800af64 <__sfp+0x60>
 800af86:	bf00      	nop
 800af88:	0800de20 	.word	0x0800de20
 800af8c:	ffff0001 	.word	0xffff0001

0800af90 <_fwalk_reent>:
 800af90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af94:	4606      	mov	r6, r0
 800af96:	4688      	mov	r8, r1
 800af98:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800af9c:	2700      	movs	r7, #0
 800af9e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800afa2:	f1b9 0901 	subs.w	r9, r9, #1
 800afa6:	d505      	bpl.n	800afb4 <_fwalk_reent+0x24>
 800afa8:	6824      	ldr	r4, [r4, #0]
 800afaa:	2c00      	cmp	r4, #0
 800afac:	d1f7      	bne.n	800af9e <_fwalk_reent+0xe>
 800afae:	4638      	mov	r0, r7
 800afb0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800afb4:	89ab      	ldrh	r3, [r5, #12]
 800afb6:	2b01      	cmp	r3, #1
 800afb8:	d907      	bls.n	800afca <_fwalk_reent+0x3a>
 800afba:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800afbe:	3301      	adds	r3, #1
 800afc0:	d003      	beq.n	800afca <_fwalk_reent+0x3a>
 800afc2:	4629      	mov	r1, r5
 800afc4:	4630      	mov	r0, r6
 800afc6:	47c0      	blx	r8
 800afc8:	4307      	orrs	r7, r0
 800afca:	3568      	adds	r5, #104	; 0x68
 800afcc:	e7e9      	b.n	800afa2 <_fwalk_reent+0x12>
	...

0800afd0 <_localeconv_r>:
 800afd0:	4800      	ldr	r0, [pc, #0]	; (800afd4 <_localeconv_r+0x4>)
 800afd2:	4770      	bx	lr
 800afd4:	2000016c 	.word	0x2000016c

0800afd8 <__retarget_lock_init_recursive>:
 800afd8:	4770      	bx	lr

0800afda <__retarget_lock_acquire_recursive>:
 800afda:	4770      	bx	lr

0800afdc <__retarget_lock_release_recursive>:
 800afdc:	4770      	bx	lr

0800afde <__swhatbuf_r>:
 800afde:	b570      	push	{r4, r5, r6, lr}
 800afe0:	460e      	mov	r6, r1
 800afe2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800afe6:	2900      	cmp	r1, #0
 800afe8:	b096      	sub	sp, #88	; 0x58
 800afea:	4614      	mov	r4, r2
 800afec:	461d      	mov	r5, r3
 800afee:	da07      	bge.n	800b000 <__swhatbuf_r+0x22>
 800aff0:	2300      	movs	r3, #0
 800aff2:	602b      	str	r3, [r5, #0]
 800aff4:	89b3      	ldrh	r3, [r6, #12]
 800aff6:	061a      	lsls	r2, r3, #24
 800aff8:	d410      	bmi.n	800b01c <__swhatbuf_r+0x3e>
 800affa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800affe:	e00e      	b.n	800b01e <__swhatbuf_r+0x40>
 800b000:	466a      	mov	r2, sp
 800b002:	f000 ffed 	bl	800bfe0 <_fstat_r>
 800b006:	2800      	cmp	r0, #0
 800b008:	dbf2      	blt.n	800aff0 <__swhatbuf_r+0x12>
 800b00a:	9a01      	ldr	r2, [sp, #4]
 800b00c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b010:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b014:	425a      	negs	r2, r3
 800b016:	415a      	adcs	r2, r3
 800b018:	602a      	str	r2, [r5, #0]
 800b01a:	e7ee      	b.n	800affa <__swhatbuf_r+0x1c>
 800b01c:	2340      	movs	r3, #64	; 0x40
 800b01e:	2000      	movs	r0, #0
 800b020:	6023      	str	r3, [r4, #0]
 800b022:	b016      	add	sp, #88	; 0x58
 800b024:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b028 <__smakebuf_r>:
 800b028:	898b      	ldrh	r3, [r1, #12]
 800b02a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b02c:	079d      	lsls	r5, r3, #30
 800b02e:	4606      	mov	r6, r0
 800b030:	460c      	mov	r4, r1
 800b032:	d507      	bpl.n	800b044 <__smakebuf_r+0x1c>
 800b034:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b038:	6023      	str	r3, [r4, #0]
 800b03a:	6123      	str	r3, [r4, #16]
 800b03c:	2301      	movs	r3, #1
 800b03e:	6163      	str	r3, [r4, #20]
 800b040:	b002      	add	sp, #8
 800b042:	bd70      	pop	{r4, r5, r6, pc}
 800b044:	ab01      	add	r3, sp, #4
 800b046:	466a      	mov	r2, sp
 800b048:	f7ff ffc9 	bl	800afde <__swhatbuf_r>
 800b04c:	9900      	ldr	r1, [sp, #0]
 800b04e:	4605      	mov	r5, r0
 800b050:	4630      	mov	r0, r6
 800b052:	f000 fc0f 	bl	800b874 <_malloc_r>
 800b056:	b948      	cbnz	r0, 800b06c <__smakebuf_r+0x44>
 800b058:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b05c:	059a      	lsls	r2, r3, #22
 800b05e:	d4ef      	bmi.n	800b040 <__smakebuf_r+0x18>
 800b060:	f023 0303 	bic.w	r3, r3, #3
 800b064:	f043 0302 	orr.w	r3, r3, #2
 800b068:	81a3      	strh	r3, [r4, #12]
 800b06a:	e7e3      	b.n	800b034 <__smakebuf_r+0xc>
 800b06c:	4b0d      	ldr	r3, [pc, #52]	; (800b0a4 <__smakebuf_r+0x7c>)
 800b06e:	62b3      	str	r3, [r6, #40]	; 0x28
 800b070:	89a3      	ldrh	r3, [r4, #12]
 800b072:	6020      	str	r0, [r4, #0]
 800b074:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b078:	81a3      	strh	r3, [r4, #12]
 800b07a:	9b00      	ldr	r3, [sp, #0]
 800b07c:	6163      	str	r3, [r4, #20]
 800b07e:	9b01      	ldr	r3, [sp, #4]
 800b080:	6120      	str	r0, [r4, #16]
 800b082:	b15b      	cbz	r3, 800b09c <__smakebuf_r+0x74>
 800b084:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b088:	4630      	mov	r0, r6
 800b08a:	f000 ffbb 	bl	800c004 <_isatty_r>
 800b08e:	b128      	cbz	r0, 800b09c <__smakebuf_r+0x74>
 800b090:	89a3      	ldrh	r3, [r4, #12]
 800b092:	f023 0303 	bic.w	r3, r3, #3
 800b096:	f043 0301 	orr.w	r3, r3, #1
 800b09a:	81a3      	strh	r3, [r4, #12]
 800b09c:	89a0      	ldrh	r0, [r4, #12]
 800b09e:	4305      	orrs	r5, r0
 800b0a0:	81a5      	strh	r5, [r4, #12]
 800b0a2:	e7cd      	b.n	800b040 <__smakebuf_r+0x18>
 800b0a4:	0800ae2d 	.word	0x0800ae2d

0800b0a8 <malloc>:
 800b0a8:	4b02      	ldr	r3, [pc, #8]	; (800b0b4 <malloc+0xc>)
 800b0aa:	4601      	mov	r1, r0
 800b0ac:	6818      	ldr	r0, [r3, #0]
 800b0ae:	f000 bbe1 	b.w	800b874 <_malloc_r>
 800b0b2:	bf00      	nop
 800b0b4:	20000018 	.word	0x20000018

0800b0b8 <_Balloc>:
 800b0b8:	b570      	push	{r4, r5, r6, lr}
 800b0ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b0bc:	4604      	mov	r4, r0
 800b0be:	460d      	mov	r5, r1
 800b0c0:	b976      	cbnz	r6, 800b0e0 <_Balloc+0x28>
 800b0c2:	2010      	movs	r0, #16
 800b0c4:	f7ff fff0 	bl	800b0a8 <malloc>
 800b0c8:	4602      	mov	r2, r0
 800b0ca:	6260      	str	r0, [r4, #36]	; 0x24
 800b0cc:	b920      	cbnz	r0, 800b0d8 <_Balloc+0x20>
 800b0ce:	4b18      	ldr	r3, [pc, #96]	; (800b130 <_Balloc+0x78>)
 800b0d0:	4818      	ldr	r0, [pc, #96]	; (800b134 <_Balloc+0x7c>)
 800b0d2:	2166      	movs	r1, #102	; 0x66
 800b0d4:	f000 ff44 	bl	800bf60 <__assert_func>
 800b0d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b0dc:	6006      	str	r6, [r0, #0]
 800b0de:	60c6      	str	r6, [r0, #12]
 800b0e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b0e2:	68f3      	ldr	r3, [r6, #12]
 800b0e4:	b183      	cbz	r3, 800b108 <_Balloc+0x50>
 800b0e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b0e8:	68db      	ldr	r3, [r3, #12]
 800b0ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b0ee:	b9b8      	cbnz	r0, 800b120 <_Balloc+0x68>
 800b0f0:	2101      	movs	r1, #1
 800b0f2:	fa01 f605 	lsl.w	r6, r1, r5
 800b0f6:	1d72      	adds	r2, r6, #5
 800b0f8:	0092      	lsls	r2, r2, #2
 800b0fa:	4620      	mov	r0, r4
 800b0fc:	f000 fb5a 	bl	800b7b4 <_calloc_r>
 800b100:	b160      	cbz	r0, 800b11c <_Balloc+0x64>
 800b102:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b106:	e00e      	b.n	800b126 <_Balloc+0x6e>
 800b108:	2221      	movs	r2, #33	; 0x21
 800b10a:	2104      	movs	r1, #4
 800b10c:	4620      	mov	r0, r4
 800b10e:	f000 fb51 	bl	800b7b4 <_calloc_r>
 800b112:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b114:	60f0      	str	r0, [r6, #12]
 800b116:	68db      	ldr	r3, [r3, #12]
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d1e4      	bne.n	800b0e6 <_Balloc+0x2e>
 800b11c:	2000      	movs	r0, #0
 800b11e:	bd70      	pop	{r4, r5, r6, pc}
 800b120:	6802      	ldr	r2, [r0, #0]
 800b122:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b126:	2300      	movs	r3, #0
 800b128:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b12c:	e7f7      	b.n	800b11e <_Balloc+0x66>
 800b12e:	bf00      	nop
 800b130:	0800de65 	.word	0x0800de65
 800b134:	0800df4c 	.word	0x0800df4c

0800b138 <_Bfree>:
 800b138:	b570      	push	{r4, r5, r6, lr}
 800b13a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b13c:	4605      	mov	r5, r0
 800b13e:	460c      	mov	r4, r1
 800b140:	b976      	cbnz	r6, 800b160 <_Bfree+0x28>
 800b142:	2010      	movs	r0, #16
 800b144:	f7ff ffb0 	bl	800b0a8 <malloc>
 800b148:	4602      	mov	r2, r0
 800b14a:	6268      	str	r0, [r5, #36]	; 0x24
 800b14c:	b920      	cbnz	r0, 800b158 <_Bfree+0x20>
 800b14e:	4b09      	ldr	r3, [pc, #36]	; (800b174 <_Bfree+0x3c>)
 800b150:	4809      	ldr	r0, [pc, #36]	; (800b178 <_Bfree+0x40>)
 800b152:	218a      	movs	r1, #138	; 0x8a
 800b154:	f000 ff04 	bl	800bf60 <__assert_func>
 800b158:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b15c:	6006      	str	r6, [r0, #0]
 800b15e:	60c6      	str	r6, [r0, #12]
 800b160:	b13c      	cbz	r4, 800b172 <_Bfree+0x3a>
 800b162:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b164:	6862      	ldr	r2, [r4, #4]
 800b166:	68db      	ldr	r3, [r3, #12]
 800b168:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b16c:	6021      	str	r1, [r4, #0]
 800b16e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b172:	bd70      	pop	{r4, r5, r6, pc}
 800b174:	0800de65 	.word	0x0800de65
 800b178:	0800df4c 	.word	0x0800df4c

0800b17c <__multadd>:
 800b17c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b180:	690e      	ldr	r6, [r1, #16]
 800b182:	4607      	mov	r7, r0
 800b184:	4698      	mov	r8, r3
 800b186:	460c      	mov	r4, r1
 800b188:	f101 0014 	add.w	r0, r1, #20
 800b18c:	2300      	movs	r3, #0
 800b18e:	6805      	ldr	r5, [r0, #0]
 800b190:	b2a9      	uxth	r1, r5
 800b192:	fb02 8101 	mla	r1, r2, r1, r8
 800b196:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800b19a:	0c2d      	lsrs	r5, r5, #16
 800b19c:	fb02 c505 	mla	r5, r2, r5, ip
 800b1a0:	b289      	uxth	r1, r1
 800b1a2:	3301      	adds	r3, #1
 800b1a4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800b1a8:	429e      	cmp	r6, r3
 800b1aa:	f840 1b04 	str.w	r1, [r0], #4
 800b1ae:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800b1b2:	dcec      	bgt.n	800b18e <__multadd+0x12>
 800b1b4:	f1b8 0f00 	cmp.w	r8, #0
 800b1b8:	d022      	beq.n	800b200 <__multadd+0x84>
 800b1ba:	68a3      	ldr	r3, [r4, #8]
 800b1bc:	42b3      	cmp	r3, r6
 800b1be:	dc19      	bgt.n	800b1f4 <__multadd+0x78>
 800b1c0:	6861      	ldr	r1, [r4, #4]
 800b1c2:	4638      	mov	r0, r7
 800b1c4:	3101      	adds	r1, #1
 800b1c6:	f7ff ff77 	bl	800b0b8 <_Balloc>
 800b1ca:	4605      	mov	r5, r0
 800b1cc:	b928      	cbnz	r0, 800b1da <__multadd+0x5e>
 800b1ce:	4602      	mov	r2, r0
 800b1d0:	4b0d      	ldr	r3, [pc, #52]	; (800b208 <__multadd+0x8c>)
 800b1d2:	480e      	ldr	r0, [pc, #56]	; (800b20c <__multadd+0x90>)
 800b1d4:	21b5      	movs	r1, #181	; 0xb5
 800b1d6:	f000 fec3 	bl	800bf60 <__assert_func>
 800b1da:	6922      	ldr	r2, [r4, #16]
 800b1dc:	3202      	adds	r2, #2
 800b1de:	f104 010c 	add.w	r1, r4, #12
 800b1e2:	0092      	lsls	r2, r2, #2
 800b1e4:	300c      	adds	r0, #12
 800b1e6:	f7fe f8d5 	bl	8009394 <memcpy>
 800b1ea:	4621      	mov	r1, r4
 800b1ec:	4638      	mov	r0, r7
 800b1ee:	f7ff ffa3 	bl	800b138 <_Bfree>
 800b1f2:	462c      	mov	r4, r5
 800b1f4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800b1f8:	3601      	adds	r6, #1
 800b1fa:	f8c3 8014 	str.w	r8, [r3, #20]
 800b1fe:	6126      	str	r6, [r4, #16]
 800b200:	4620      	mov	r0, r4
 800b202:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b206:	bf00      	nop
 800b208:	0800dedb 	.word	0x0800dedb
 800b20c:	0800df4c 	.word	0x0800df4c

0800b210 <__hi0bits>:
 800b210:	0c03      	lsrs	r3, r0, #16
 800b212:	041b      	lsls	r3, r3, #16
 800b214:	b9d3      	cbnz	r3, 800b24c <__hi0bits+0x3c>
 800b216:	0400      	lsls	r0, r0, #16
 800b218:	2310      	movs	r3, #16
 800b21a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b21e:	bf04      	itt	eq
 800b220:	0200      	lsleq	r0, r0, #8
 800b222:	3308      	addeq	r3, #8
 800b224:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b228:	bf04      	itt	eq
 800b22a:	0100      	lsleq	r0, r0, #4
 800b22c:	3304      	addeq	r3, #4
 800b22e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b232:	bf04      	itt	eq
 800b234:	0080      	lsleq	r0, r0, #2
 800b236:	3302      	addeq	r3, #2
 800b238:	2800      	cmp	r0, #0
 800b23a:	db05      	blt.n	800b248 <__hi0bits+0x38>
 800b23c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b240:	f103 0301 	add.w	r3, r3, #1
 800b244:	bf08      	it	eq
 800b246:	2320      	moveq	r3, #32
 800b248:	4618      	mov	r0, r3
 800b24a:	4770      	bx	lr
 800b24c:	2300      	movs	r3, #0
 800b24e:	e7e4      	b.n	800b21a <__hi0bits+0xa>

0800b250 <__lo0bits>:
 800b250:	6803      	ldr	r3, [r0, #0]
 800b252:	f013 0207 	ands.w	r2, r3, #7
 800b256:	4601      	mov	r1, r0
 800b258:	d00b      	beq.n	800b272 <__lo0bits+0x22>
 800b25a:	07da      	lsls	r2, r3, #31
 800b25c:	d424      	bmi.n	800b2a8 <__lo0bits+0x58>
 800b25e:	0798      	lsls	r0, r3, #30
 800b260:	bf49      	itett	mi
 800b262:	085b      	lsrmi	r3, r3, #1
 800b264:	089b      	lsrpl	r3, r3, #2
 800b266:	2001      	movmi	r0, #1
 800b268:	600b      	strmi	r3, [r1, #0]
 800b26a:	bf5c      	itt	pl
 800b26c:	600b      	strpl	r3, [r1, #0]
 800b26e:	2002      	movpl	r0, #2
 800b270:	4770      	bx	lr
 800b272:	b298      	uxth	r0, r3
 800b274:	b9b0      	cbnz	r0, 800b2a4 <__lo0bits+0x54>
 800b276:	0c1b      	lsrs	r3, r3, #16
 800b278:	2010      	movs	r0, #16
 800b27a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b27e:	bf04      	itt	eq
 800b280:	0a1b      	lsreq	r3, r3, #8
 800b282:	3008      	addeq	r0, #8
 800b284:	071a      	lsls	r2, r3, #28
 800b286:	bf04      	itt	eq
 800b288:	091b      	lsreq	r3, r3, #4
 800b28a:	3004      	addeq	r0, #4
 800b28c:	079a      	lsls	r2, r3, #30
 800b28e:	bf04      	itt	eq
 800b290:	089b      	lsreq	r3, r3, #2
 800b292:	3002      	addeq	r0, #2
 800b294:	07da      	lsls	r2, r3, #31
 800b296:	d403      	bmi.n	800b2a0 <__lo0bits+0x50>
 800b298:	085b      	lsrs	r3, r3, #1
 800b29a:	f100 0001 	add.w	r0, r0, #1
 800b29e:	d005      	beq.n	800b2ac <__lo0bits+0x5c>
 800b2a0:	600b      	str	r3, [r1, #0]
 800b2a2:	4770      	bx	lr
 800b2a4:	4610      	mov	r0, r2
 800b2a6:	e7e8      	b.n	800b27a <__lo0bits+0x2a>
 800b2a8:	2000      	movs	r0, #0
 800b2aa:	4770      	bx	lr
 800b2ac:	2020      	movs	r0, #32
 800b2ae:	4770      	bx	lr

0800b2b0 <__i2b>:
 800b2b0:	b510      	push	{r4, lr}
 800b2b2:	460c      	mov	r4, r1
 800b2b4:	2101      	movs	r1, #1
 800b2b6:	f7ff feff 	bl	800b0b8 <_Balloc>
 800b2ba:	4602      	mov	r2, r0
 800b2bc:	b928      	cbnz	r0, 800b2ca <__i2b+0x1a>
 800b2be:	4b05      	ldr	r3, [pc, #20]	; (800b2d4 <__i2b+0x24>)
 800b2c0:	4805      	ldr	r0, [pc, #20]	; (800b2d8 <__i2b+0x28>)
 800b2c2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b2c6:	f000 fe4b 	bl	800bf60 <__assert_func>
 800b2ca:	2301      	movs	r3, #1
 800b2cc:	6144      	str	r4, [r0, #20]
 800b2ce:	6103      	str	r3, [r0, #16]
 800b2d0:	bd10      	pop	{r4, pc}
 800b2d2:	bf00      	nop
 800b2d4:	0800dedb 	.word	0x0800dedb
 800b2d8:	0800df4c 	.word	0x0800df4c

0800b2dc <__multiply>:
 800b2dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2e0:	4614      	mov	r4, r2
 800b2e2:	690a      	ldr	r2, [r1, #16]
 800b2e4:	6923      	ldr	r3, [r4, #16]
 800b2e6:	429a      	cmp	r2, r3
 800b2e8:	bfb8      	it	lt
 800b2ea:	460b      	movlt	r3, r1
 800b2ec:	460d      	mov	r5, r1
 800b2ee:	bfbc      	itt	lt
 800b2f0:	4625      	movlt	r5, r4
 800b2f2:	461c      	movlt	r4, r3
 800b2f4:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800b2f8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b2fc:	68ab      	ldr	r3, [r5, #8]
 800b2fe:	6869      	ldr	r1, [r5, #4]
 800b300:	eb0a 0709 	add.w	r7, sl, r9
 800b304:	42bb      	cmp	r3, r7
 800b306:	b085      	sub	sp, #20
 800b308:	bfb8      	it	lt
 800b30a:	3101      	addlt	r1, #1
 800b30c:	f7ff fed4 	bl	800b0b8 <_Balloc>
 800b310:	b930      	cbnz	r0, 800b320 <__multiply+0x44>
 800b312:	4602      	mov	r2, r0
 800b314:	4b42      	ldr	r3, [pc, #264]	; (800b420 <__multiply+0x144>)
 800b316:	4843      	ldr	r0, [pc, #268]	; (800b424 <__multiply+0x148>)
 800b318:	f240 115d 	movw	r1, #349	; 0x15d
 800b31c:	f000 fe20 	bl	800bf60 <__assert_func>
 800b320:	f100 0614 	add.w	r6, r0, #20
 800b324:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800b328:	4633      	mov	r3, r6
 800b32a:	2200      	movs	r2, #0
 800b32c:	4543      	cmp	r3, r8
 800b32e:	d31e      	bcc.n	800b36e <__multiply+0x92>
 800b330:	f105 0c14 	add.w	ip, r5, #20
 800b334:	f104 0314 	add.w	r3, r4, #20
 800b338:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800b33c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800b340:	9202      	str	r2, [sp, #8]
 800b342:	ebac 0205 	sub.w	r2, ip, r5
 800b346:	3a15      	subs	r2, #21
 800b348:	f022 0203 	bic.w	r2, r2, #3
 800b34c:	3204      	adds	r2, #4
 800b34e:	f105 0115 	add.w	r1, r5, #21
 800b352:	458c      	cmp	ip, r1
 800b354:	bf38      	it	cc
 800b356:	2204      	movcc	r2, #4
 800b358:	9201      	str	r2, [sp, #4]
 800b35a:	9a02      	ldr	r2, [sp, #8]
 800b35c:	9303      	str	r3, [sp, #12]
 800b35e:	429a      	cmp	r2, r3
 800b360:	d808      	bhi.n	800b374 <__multiply+0x98>
 800b362:	2f00      	cmp	r7, #0
 800b364:	dc55      	bgt.n	800b412 <__multiply+0x136>
 800b366:	6107      	str	r7, [r0, #16]
 800b368:	b005      	add	sp, #20
 800b36a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b36e:	f843 2b04 	str.w	r2, [r3], #4
 800b372:	e7db      	b.n	800b32c <__multiply+0x50>
 800b374:	f8b3 a000 	ldrh.w	sl, [r3]
 800b378:	f1ba 0f00 	cmp.w	sl, #0
 800b37c:	d020      	beq.n	800b3c0 <__multiply+0xe4>
 800b37e:	f105 0e14 	add.w	lr, r5, #20
 800b382:	46b1      	mov	r9, r6
 800b384:	2200      	movs	r2, #0
 800b386:	f85e 4b04 	ldr.w	r4, [lr], #4
 800b38a:	f8d9 b000 	ldr.w	fp, [r9]
 800b38e:	b2a1      	uxth	r1, r4
 800b390:	fa1f fb8b 	uxth.w	fp, fp
 800b394:	fb0a b101 	mla	r1, sl, r1, fp
 800b398:	4411      	add	r1, r2
 800b39a:	f8d9 2000 	ldr.w	r2, [r9]
 800b39e:	0c24      	lsrs	r4, r4, #16
 800b3a0:	0c12      	lsrs	r2, r2, #16
 800b3a2:	fb0a 2404 	mla	r4, sl, r4, r2
 800b3a6:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800b3aa:	b289      	uxth	r1, r1
 800b3ac:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800b3b0:	45f4      	cmp	ip, lr
 800b3b2:	f849 1b04 	str.w	r1, [r9], #4
 800b3b6:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800b3ba:	d8e4      	bhi.n	800b386 <__multiply+0xaa>
 800b3bc:	9901      	ldr	r1, [sp, #4]
 800b3be:	5072      	str	r2, [r6, r1]
 800b3c0:	9a03      	ldr	r2, [sp, #12]
 800b3c2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b3c6:	3304      	adds	r3, #4
 800b3c8:	f1b9 0f00 	cmp.w	r9, #0
 800b3cc:	d01f      	beq.n	800b40e <__multiply+0x132>
 800b3ce:	6834      	ldr	r4, [r6, #0]
 800b3d0:	f105 0114 	add.w	r1, r5, #20
 800b3d4:	46b6      	mov	lr, r6
 800b3d6:	f04f 0a00 	mov.w	sl, #0
 800b3da:	880a      	ldrh	r2, [r1, #0]
 800b3dc:	f8be b002 	ldrh.w	fp, [lr, #2]
 800b3e0:	fb09 b202 	mla	r2, r9, r2, fp
 800b3e4:	4492      	add	sl, r2
 800b3e6:	b2a4      	uxth	r4, r4
 800b3e8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800b3ec:	f84e 4b04 	str.w	r4, [lr], #4
 800b3f0:	f851 4b04 	ldr.w	r4, [r1], #4
 800b3f4:	f8be 2000 	ldrh.w	r2, [lr]
 800b3f8:	0c24      	lsrs	r4, r4, #16
 800b3fa:	fb09 2404 	mla	r4, r9, r4, r2
 800b3fe:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800b402:	458c      	cmp	ip, r1
 800b404:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b408:	d8e7      	bhi.n	800b3da <__multiply+0xfe>
 800b40a:	9a01      	ldr	r2, [sp, #4]
 800b40c:	50b4      	str	r4, [r6, r2]
 800b40e:	3604      	adds	r6, #4
 800b410:	e7a3      	b.n	800b35a <__multiply+0x7e>
 800b412:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b416:	2b00      	cmp	r3, #0
 800b418:	d1a5      	bne.n	800b366 <__multiply+0x8a>
 800b41a:	3f01      	subs	r7, #1
 800b41c:	e7a1      	b.n	800b362 <__multiply+0x86>
 800b41e:	bf00      	nop
 800b420:	0800dedb 	.word	0x0800dedb
 800b424:	0800df4c 	.word	0x0800df4c

0800b428 <__pow5mult>:
 800b428:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b42c:	4615      	mov	r5, r2
 800b42e:	f012 0203 	ands.w	r2, r2, #3
 800b432:	4606      	mov	r6, r0
 800b434:	460f      	mov	r7, r1
 800b436:	d007      	beq.n	800b448 <__pow5mult+0x20>
 800b438:	4c25      	ldr	r4, [pc, #148]	; (800b4d0 <__pow5mult+0xa8>)
 800b43a:	3a01      	subs	r2, #1
 800b43c:	2300      	movs	r3, #0
 800b43e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b442:	f7ff fe9b 	bl	800b17c <__multadd>
 800b446:	4607      	mov	r7, r0
 800b448:	10ad      	asrs	r5, r5, #2
 800b44a:	d03d      	beq.n	800b4c8 <__pow5mult+0xa0>
 800b44c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b44e:	b97c      	cbnz	r4, 800b470 <__pow5mult+0x48>
 800b450:	2010      	movs	r0, #16
 800b452:	f7ff fe29 	bl	800b0a8 <malloc>
 800b456:	4602      	mov	r2, r0
 800b458:	6270      	str	r0, [r6, #36]	; 0x24
 800b45a:	b928      	cbnz	r0, 800b468 <__pow5mult+0x40>
 800b45c:	4b1d      	ldr	r3, [pc, #116]	; (800b4d4 <__pow5mult+0xac>)
 800b45e:	481e      	ldr	r0, [pc, #120]	; (800b4d8 <__pow5mult+0xb0>)
 800b460:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b464:	f000 fd7c 	bl	800bf60 <__assert_func>
 800b468:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b46c:	6004      	str	r4, [r0, #0]
 800b46e:	60c4      	str	r4, [r0, #12]
 800b470:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b474:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b478:	b94c      	cbnz	r4, 800b48e <__pow5mult+0x66>
 800b47a:	f240 2171 	movw	r1, #625	; 0x271
 800b47e:	4630      	mov	r0, r6
 800b480:	f7ff ff16 	bl	800b2b0 <__i2b>
 800b484:	2300      	movs	r3, #0
 800b486:	f8c8 0008 	str.w	r0, [r8, #8]
 800b48a:	4604      	mov	r4, r0
 800b48c:	6003      	str	r3, [r0, #0]
 800b48e:	f04f 0900 	mov.w	r9, #0
 800b492:	07eb      	lsls	r3, r5, #31
 800b494:	d50a      	bpl.n	800b4ac <__pow5mult+0x84>
 800b496:	4639      	mov	r1, r7
 800b498:	4622      	mov	r2, r4
 800b49a:	4630      	mov	r0, r6
 800b49c:	f7ff ff1e 	bl	800b2dc <__multiply>
 800b4a0:	4639      	mov	r1, r7
 800b4a2:	4680      	mov	r8, r0
 800b4a4:	4630      	mov	r0, r6
 800b4a6:	f7ff fe47 	bl	800b138 <_Bfree>
 800b4aa:	4647      	mov	r7, r8
 800b4ac:	106d      	asrs	r5, r5, #1
 800b4ae:	d00b      	beq.n	800b4c8 <__pow5mult+0xa0>
 800b4b0:	6820      	ldr	r0, [r4, #0]
 800b4b2:	b938      	cbnz	r0, 800b4c4 <__pow5mult+0x9c>
 800b4b4:	4622      	mov	r2, r4
 800b4b6:	4621      	mov	r1, r4
 800b4b8:	4630      	mov	r0, r6
 800b4ba:	f7ff ff0f 	bl	800b2dc <__multiply>
 800b4be:	6020      	str	r0, [r4, #0]
 800b4c0:	f8c0 9000 	str.w	r9, [r0]
 800b4c4:	4604      	mov	r4, r0
 800b4c6:	e7e4      	b.n	800b492 <__pow5mult+0x6a>
 800b4c8:	4638      	mov	r0, r7
 800b4ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b4ce:	bf00      	nop
 800b4d0:	0800e0a0 	.word	0x0800e0a0
 800b4d4:	0800de65 	.word	0x0800de65
 800b4d8:	0800df4c 	.word	0x0800df4c

0800b4dc <__lshift>:
 800b4dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b4e0:	460c      	mov	r4, r1
 800b4e2:	6849      	ldr	r1, [r1, #4]
 800b4e4:	6923      	ldr	r3, [r4, #16]
 800b4e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b4ea:	68a3      	ldr	r3, [r4, #8]
 800b4ec:	4607      	mov	r7, r0
 800b4ee:	4691      	mov	r9, r2
 800b4f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b4f4:	f108 0601 	add.w	r6, r8, #1
 800b4f8:	42b3      	cmp	r3, r6
 800b4fa:	db0b      	blt.n	800b514 <__lshift+0x38>
 800b4fc:	4638      	mov	r0, r7
 800b4fe:	f7ff fddb 	bl	800b0b8 <_Balloc>
 800b502:	4605      	mov	r5, r0
 800b504:	b948      	cbnz	r0, 800b51a <__lshift+0x3e>
 800b506:	4602      	mov	r2, r0
 800b508:	4b28      	ldr	r3, [pc, #160]	; (800b5ac <__lshift+0xd0>)
 800b50a:	4829      	ldr	r0, [pc, #164]	; (800b5b0 <__lshift+0xd4>)
 800b50c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b510:	f000 fd26 	bl	800bf60 <__assert_func>
 800b514:	3101      	adds	r1, #1
 800b516:	005b      	lsls	r3, r3, #1
 800b518:	e7ee      	b.n	800b4f8 <__lshift+0x1c>
 800b51a:	2300      	movs	r3, #0
 800b51c:	f100 0114 	add.w	r1, r0, #20
 800b520:	f100 0210 	add.w	r2, r0, #16
 800b524:	4618      	mov	r0, r3
 800b526:	4553      	cmp	r3, sl
 800b528:	db33      	blt.n	800b592 <__lshift+0xb6>
 800b52a:	6920      	ldr	r0, [r4, #16]
 800b52c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b530:	f104 0314 	add.w	r3, r4, #20
 800b534:	f019 091f 	ands.w	r9, r9, #31
 800b538:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b53c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b540:	d02b      	beq.n	800b59a <__lshift+0xbe>
 800b542:	f1c9 0e20 	rsb	lr, r9, #32
 800b546:	468a      	mov	sl, r1
 800b548:	2200      	movs	r2, #0
 800b54a:	6818      	ldr	r0, [r3, #0]
 800b54c:	fa00 f009 	lsl.w	r0, r0, r9
 800b550:	4302      	orrs	r2, r0
 800b552:	f84a 2b04 	str.w	r2, [sl], #4
 800b556:	f853 2b04 	ldr.w	r2, [r3], #4
 800b55a:	459c      	cmp	ip, r3
 800b55c:	fa22 f20e 	lsr.w	r2, r2, lr
 800b560:	d8f3      	bhi.n	800b54a <__lshift+0x6e>
 800b562:	ebac 0304 	sub.w	r3, ip, r4
 800b566:	3b15      	subs	r3, #21
 800b568:	f023 0303 	bic.w	r3, r3, #3
 800b56c:	3304      	adds	r3, #4
 800b56e:	f104 0015 	add.w	r0, r4, #21
 800b572:	4584      	cmp	ip, r0
 800b574:	bf38      	it	cc
 800b576:	2304      	movcc	r3, #4
 800b578:	50ca      	str	r2, [r1, r3]
 800b57a:	b10a      	cbz	r2, 800b580 <__lshift+0xa4>
 800b57c:	f108 0602 	add.w	r6, r8, #2
 800b580:	3e01      	subs	r6, #1
 800b582:	4638      	mov	r0, r7
 800b584:	612e      	str	r6, [r5, #16]
 800b586:	4621      	mov	r1, r4
 800b588:	f7ff fdd6 	bl	800b138 <_Bfree>
 800b58c:	4628      	mov	r0, r5
 800b58e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b592:	f842 0f04 	str.w	r0, [r2, #4]!
 800b596:	3301      	adds	r3, #1
 800b598:	e7c5      	b.n	800b526 <__lshift+0x4a>
 800b59a:	3904      	subs	r1, #4
 800b59c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b5a0:	f841 2f04 	str.w	r2, [r1, #4]!
 800b5a4:	459c      	cmp	ip, r3
 800b5a6:	d8f9      	bhi.n	800b59c <__lshift+0xc0>
 800b5a8:	e7ea      	b.n	800b580 <__lshift+0xa4>
 800b5aa:	bf00      	nop
 800b5ac:	0800dedb 	.word	0x0800dedb
 800b5b0:	0800df4c 	.word	0x0800df4c

0800b5b4 <__mcmp>:
 800b5b4:	b530      	push	{r4, r5, lr}
 800b5b6:	6902      	ldr	r2, [r0, #16]
 800b5b8:	690c      	ldr	r4, [r1, #16]
 800b5ba:	1b12      	subs	r2, r2, r4
 800b5bc:	d10e      	bne.n	800b5dc <__mcmp+0x28>
 800b5be:	f100 0314 	add.w	r3, r0, #20
 800b5c2:	3114      	adds	r1, #20
 800b5c4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b5c8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b5cc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b5d0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b5d4:	42a5      	cmp	r5, r4
 800b5d6:	d003      	beq.n	800b5e0 <__mcmp+0x2c>
 800b5d8:	d305      	bcc.n	800b5e6 <__mcmp+0x32>
 800b5da:	2201      	movs	r2, #1
 800b5dc:	4610      	mov	r0, r2
 800b5de:	bd30      	pop	{r4, r5, pc}
 800b5e0:	4283      	cmp	r3, r0
 800b5e2:	d3f3      	bcc.n	800b5cc <__mcmp+0x18>
 800b5e4:	e7fa      	b.n	800b5dc <__mcmp+0x28>
 800b5e6:	f04f 32ff 	mov.w	r2, #4294967295
 800b5ea:	e7f7      	b.n	800b5dc <__mcmp+0x28>

0800b5ec <__mdiff>:
 800b5ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5f0:	460c      	mov	r4, r1
 800b5f2:	4606      	mov	r6, r0
 800b5f4:	4611      	mov	r1, r2
 800b5f6:	4620      	mov	r0, r4
 800b5f8:	4617      	mov	r7, r2
 800b5fa:	f7ff ffdb 	bl	800b5b4 <__mcmp>
 800b5fe:	1e05      	subs	r5, r0, #0
 800b600:	d110      	bne.n	800b624 <__mdiff+0x38>
 800b602:	4629      	mov	r1, r5
 800b604:	4630      	mov	r0, r6
 800b606:	f7ff fd57 	bl	800b0b8 <_Balloc>
 800b60a:	b930      	cbnz	r0, 800b61a <__mdiff+0x2e>
 800b60c:	4b39      	ldr	r3, [pc, #228]	; (800b6f4 <__mdiff+0x108>)
 800b60e:	4602      	mov	r2, r0
 800b610:	f240 2132 	movw	r1, #562	; 0x232
 800b614:	4838      	ldr	r0, [pc, #224]	; (800b6f8 <__mdiff+0x10c>)
 800b616:	f000 fca3 	bl	800bf60 <__assert_func>
 800b61a:	2301      	movs	r3, #1
 800b61c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b620:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b624:	bfa4      	itt	ge
 800b626:	463b      	movge	r3, r7
 800b628:	4627      	movge	r7, r4
 800b62a:	4630      	mov	r0, r6
 800b62c:	6879      	ldr	r1, [r7, #4]
 800b62e:	bfa6      	itte	ge
 800b630:	461c      	movge	r4, r3
 800b632:	2500      	movge	r5, #0
 800b634:	2501      	movlt	r5, #1
 800b636:	f7ff fd3f 	bl	800b0b8 <_Balloc>
 800b63a:	b920      	cbnz	r0, 800b646 <__mdiff+0x5a>
 800b63c:	4b2d      	ldr	r3, [pc, #180]	; (800b6f4 <__mdiff+0x108>)
 800b63e:	4602      	mov	r2, r0
 800b640:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b644:	e7e6      	b.n	800b614 <__mdiff+0x28>
 800b646:	693e      	ldr	r6, [r7, #16]
 800b648:	60c5      	str	r5, [r0, #12]
 800b64a:	6925      	ldr	r5, [r4, #16]
 800b64c:	f107 0114 	add.w	r1, r7, #20
 800b650:	f104 0914 	add.w	r9, r4, #20
 800b654:	f100 0e14 	add.w	lr, r0, #20
 800b658:	f107 0210 	add.w	r2, r7, #16
 800b65c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800b660:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800b664:	46f2      	mov	sl, lr
 800b666:	2700      	movs	r7, #0
 800b668:	f859 3b04 	ldr.w	r3, [r9], #4
 800b66c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b670:	fa1f f883 	uxth.w	r8, r3
 800b674:	fa17 f78b 	uxtah	r7, r7, fp
 800b678:	0c1b      	lsrs	r3, r3, #16
 800b67a:	eba7 0808 	sub.w	r8, r7, r8
 800b67e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b682:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b686:	fa1f f888 	uxth.w	r8, r8
 800b68a:	141f      	asrs	r7, r3, #16
 800b68c:	454d      	cmp	r5, r9
 800b68e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b692:	f84a 3b04 	str.w	r3, [sl], #4
 800b696:	d8e7      	bhi.n	800b668 <__mdiff+0x7c>
 800b698:	1b2b      	subs	r3, r5, r4
 800b69a:	3b15      	subs	r3, #21
 800b69c:	f023 0303 	bic.w	r3, r3, #3
 800b6a0:	3304      	adds	r3, #4
 800b6a2:	3415      	adds	r4, #21
 800b6a4:	42a5      	cmp	r5, r4
 800b6a6:	bf38      	it	cc
 800b6a8:	2304      	movcc	r3, #4
 800b6aa:	4419      	add	r1, r3
 800b6ac:	4473      	add	r3, lr
 800b6ae:	469e      	mov	lr, r3
 800b6b0:	460d      	mov	r5, r1
 800b6b2:	4565      	cmp	r5, ip
 800b6b4:	d30e      	bcc.n	800b6d4 <__mdiff+0xe8>
 800b6b6:	f10c 0203 	add.w	r2, ip, #3
 800b6ba:	1a52      	subs	r2, r2, r1
 800b6bc:	f022 0203 	bic.w	r2, r2, #3
 800b6c0:	3903      	subs	r1, #3
 800b6c2:	458c      	cmp	ip, r1
 800b6c4:	bf38      	it	cc
 800b6c6:	2200      	movcc	r2, #0
 800b6c8:	441a      	add	r2, r3
 800b6ca:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b6ce:	b17b      	cbz	r3, 800b6f0 <__mdiff+0x104>
 800b6d0:	6106      	str	r6, [r0, #16]
 800b6d2:	e7a5      	b.n	800b620 <__mdiff+0x34>
 800b6d4:	f855 8b04 	ldr.w	r8, [r5], #4
 800b6d8:	fa17 f488 	uxtah	r4, r7, r8
 800b6dc:	1422      	asrs	r2, r4, #16
 800b6de:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800b6e2:	b2a4      	uxth	r4, r4
 800b6e4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800b6e8:	f84e 4b04 	str.w	r4, [lr], #4
 800b6ec:	1417      	asrs	r7, r2, #16
 800b6ee:	e7e0      	b.n	800b6b2 <__mdiff+0xc6>
 800b6f0:	3e01      	subs	r6, #1
 800b6f2:	e7ea      	b.n	800b6ca <__mdiff+0xde>
 800b6f4:	0800dedb 	.word	0x0800dedb
 800b6f8:	0800df4c 	.word	0x0800df4c

0800b6fc <__d2b>:
 800b6fc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b700:	4689      	mov	r9, r1
 800b702:	2101      	movs	r1, #1
 800b704:	ec57 6b10 	vmov	r6, r7, d0
 800b708:	4690      	mov	r8, r2
 800b70a:	f7ff fcd5 	bl	800b0b8 <_Balloc>
 800b70e:	4604      	mov	r4, r0
 800b710:	b930      	cbnz	r0, 800b720 <__d2b+0x24>
 800b712:	4602      	mov	r2, r0
 800b714:	4b25      	ldr	r3, [pc, #148]	; (800b7ac <__d2b+0xb0>)
 800b716:	4826      	ldr	r0, [pc, #152]	; (800b7b0 <__d2b+0xb4>)
 800b718:	f240 310a 	movw	r1, #778	; 0x30a
 800b71c:	f000 fc20 	bl	800bf60 <__assert_func>
 800b720:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b724:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b728:	bb35      	cbnz	r5, 800b778 <__d2b+0x7c>
 800b72a:	2e00      	cmp	r6, #0
 800b72c:	9301      	str	r3, [sp, #4]
 800b72e:	d028      	beq.n	800b782 <__d2b+0x86>
 800b730:	4668      	mov	r0, sp
 800b732:	9600      	str	r6, [sp, #0]
 800b734:	f7ff fd8c 	bl	800b250 <__lo0bits>
 800b738:	9900      	ldr	r1, [sp, #0]
 800b73a:	b300      	cbz	r0, 800b77e <__d2b+0x82>
 800b73c:	9a01      	ldr	r2, [sp, #4]
 800b73e:	f1c0 0320 	rsb	r3, r0, #32
 800b742:	fa02 f303 	lsl.w	r3, r2, r3
 800b746:	430b      	orrs	r3, r1
 800b748:	40c2      	lsrs	r2, r0
 800b74a:	6163      	str	r3, [r4, #20]
 800b74c:	9201      	str	r2, [sp, #4]
 800b74e:	9b01      	ldr	r3, [sp, #4]
 800b750:	61a3      	str	r3, [r4, #24]
 800b752:	2b00      	cmp	r3, #0
 800b754:	bf14      	ite	ne
 800b756:	2202      	movne	r2, #2
 800b758:	2201      	moveq	r2, #1
 800b75a:	6122      	str	r2, [r4, #16]
 800b75c:	b1d5      	cbz	r5, 800b794 <__d2b+0x98>
 800b75e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b762:	4405      	add	r5, r0
 800b764:	f8c9 5000 	str.w	r5, [r9]
 800b768:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b76c:	f8c8 0000 	str.w	r0, [r8]
 800b770:	4620      	mov	r0, r4
 800b772:	b003      	add	sp, #12
 800b774:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b778:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b77c:	e7d5      	b.n	800b72a <__d2b+0x2e>
 800b77e:	6161      	str	r1, [r4, #20]
 800b780:	e7e5      	b.n	800b74e <__d2b+0x52>
 800b782:	a801      	add	r0, sp, #4
 800b784:	f7ff fd64 	bl	800b250 <__lo0bits>
 800b788:	9b01      	ldr	r3, [sp, #4]
 800b78a:	6163      	str	r3, [r4, #20]
 800b78c:	2201      	movs	r2, #1
 800b78e:	6122      	str	r2, [r4, #16]
 800b790:	3020      	adds	r0, #32
 800b792:	e7e3      	b.n	800b75c <__d2b+0x60>
 800b794:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b798:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b79c:	f8c9 0000 	str.w	r0, [r9]
 800b7a0:	6918      	ldr	r0, [r3, #16]
 800b7a2:	f7ff fd35 	bl	800b210 <__hi0bits>
 800b7a6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b7aa:	e7df      	b.n	800b76c <__d2b+0x70>
 800b7ac:	0800dedb 	.word	0x0800dedb
 800b7b0:	0800df4c 	.word	0x0800df4c

0800b7b4 <_calloc_r>:
 800b7b4:	b513      	push	{r0, r1, r4, lr}
 800b7b6:	434a      	muls	r2, r1
 800b7b8:	4611      	mov	r1, r2
 800b7ba:	9201      	str	r2, [sp, #4]
 800b7bc:	f000 f85a 	bl	800b874 <_malloc_r>
 800b7c0:	4604      	mov	r4, r0
 800b7c2:	b118      	cbz	r0, 800b7cc <_calloc_r+0x18>
 800b7c4:	9a01      	ldr	r2, [sp, #4]
 800b7c6:	2100      	movs	r1, #0
 800b7c8:	f7fd fdf2 	bl	80093b0 <memset>
 800b7cc:	4620      	mov	r0, r4
 800b7ce:	b002      	add	sp, #8
 800b7d0:	bd10      	pop	{r4, pc}
	...

0800b7d4 <_free_r>:
 800b7d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b7d6:	2900      	cmp	r1, #0
 800b7d8:	d048      	beq.n	800b86c <_free_r+0x98>
 800b7da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b7de:	9001      	str	r0, [sp, #4]
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	f1a1 0404 	sub.w	r4, r1, #4
 800b7e6:	bfb8      	it	lt
 800b7e8:	18e4      	addlt	r4, r4, r3
 800b7ea:	f000 fc59 	bl	800c0a0 <__malloc_lock>
 800b7ee:	4a20      	ldr	r2, [pc, #128]	; (800b870 <_free_r+0x9c>)
 800b7f0:	9801      	ldr	r0, [sp, #4]
 800b7f2:	6813      	ldr	r3, [r2, #0]
 800b7f4:	4615      	mov	r5, r2
 800b7f6:	b933      	cbnz	r3, 800b806 <_free_r+0x32>
 800b7f8:	6063      	str	r3, [r4, #4]
 800b7fa:	6014      	str	r4, [r2, #0]
 800b7fc:	b003      	add	sp, #12
 800b7fe:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b802:	f000 bc53 	b.w	800c0ac <__malloc_unlock>
 800b806:	42a3      	cmp	r3, r4
 800b808:	d90b      	bls.n	800b822 <_free_r+0x4e>
 800b80a:	6821      	ldr	r1, [r4, #0]
 800b80c:	1862      	adds	r2, r4, r1
 800b80e:	4293      	cmp	r3, r2
 800b810:	bf04      	itt	eq
 800b812:	681a      	ldreq	r2, [r3, #0]
 800b814:	685b      	ldreq	r3, [r3, #4]
 800b816:	6063      	str	r3, [r4, #4]
 800b818:	bf04      	itt	eq
 800b81a:	1852      	addeq	r2, r2, r1
 800b81c:	6022      	streq	r2, [r4, #0]
 800b81e:	602c      	str	r4, [r5, #0]
 800b820:	e7ec      	b.n	800b7fc <_free_r+0x28>
 800b822:	461a      	mov	r2, r3
 800b824:	685b      	ldr	r3, [r3, #4]
 800b826:	b10b      	cbz	r3, 800b82c <_free_r+0x58>
 800b828:	42a3      	cmp	r3, r4
 800b82a:	d9fa      	bls.n	800b822 <_free_r+0x4e>
 800b82c:	6811      	ldr	r1, [r2, #0]
 800b82e:	1855      	adds	r5, r2, r1
 800b830:	42a5      	cmp	r5, r4
 800b832:	d10b      	bne.n	800b84c <_free_r+0x78>
 800b834:	6824      	ldr	r4, [r4, #0]
 800b836:	4421      	add	r1, r4
 800b838:	1854      	adds	r4, r2, r1
 800b83a:	42a3      	cmp	r3, r4
 800b83c:	6011      	str	r1, [r2, #0]
 800b83e:	d1dd      	bne.n	800b7fc <_free_r+0x28>
 800b840:	681c      	ldr	r4, [r3, #0]
 800b842:	685b      	ldr	r3, [r3, #4]
 800b844:	6053      	str	r3, [r2, #4]
 800b846:	4421      	add	r1, r4
 800b848:	6011      	str	r1, [r2, #0]
 800b84a:	e7d7      	b.n	800b7fc <_free_r+0x28>
 800b84c:	d902      	bls.n	800b854 <_free_r+0x80>
 800b84e:	230c      	movs	r3, #12
 800b850:	6003      	str	r3, [r0, #0]
 800b852:	e7d3      	b.n	800b7fc <_free_r+0x28>
 800b854:	6825      	ldr	r5, [r4, #0]
 800b856:	1961      	adds	r1, r4, r5
 800b858:	428b      	cmp	r3, r1
 800b85a:	bf04      	itt	eq
 800b85c:	6819      	ldreq	r1, [r3, #0]
 800b85e:	685b      	ldreq	r3, [r3, #4]
 800b860:	6063      	str	r3, [r4, #4]
 800b862:	bf04      	itt	eq
 800b864:	1949      	addeq	r1, r1, r5
 800b866:	6021      	streq	r1, [r4, #0]
 800b868:	6054      	str	r4, [r2, #4]
 800b86a:	e7c7      	b.n	800b7fc <_free_r+0x28>
 800b86c:	b003      	add	sp, #12
 800b86e:	bd30      	pop	{r4, r5, pc}
 800b870:	200007d0 	.word	0x200007d0

0800b874 <_malloc_r>:
 800b874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b876:	1ccd      	adds	r5, r1, #3
 800b878:	f025 0503 	bic.w	r5, r5, #3
 800b87c:	3508      	adds	r5, #8
 800b87e:	2d0c      	cmp	r5, #12
 800b880:	bf38      	it	cc
 800b882:	250c      	movcc	r5, #12
 800b884:	2d00      	cmp	r5, #0
 800b886:	4606      	mov	r6, r0
 800b888:	db01      	blt.n	800b88e <_malloc_r+0x1a>
 800b88a:	42a9      	cmp	r1, r5
 800b88c:	d903      	bls.n	800b896 <_malloc_r+0x22>
 800b88e:	230c      	movs	r3, #12
 800b890:	6033      	str	r3, [r6, #0]
 800b892:	2000      	movs	r0, #0
 800b894:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b896:	f000 fc03 	bl	800c0a0 <__malloc_lock>
 800b89a:	4921      	ldr	r1, [pc, #132]	; (800b920 <_malloc_r+0xac>)
 800b89c:	680a      	ldr	r2, [r1, #0]
 800b89e:	4614      	mov	r4, r2
 800b8a0:	b99c      	cbnz	r4, 800b8ca <_malloc_r+0x56>
 800b8a2:	4f20      	ldr	r7, [pc, #128]	; (800b924 <_malloc_r+0xb0>)
 800b8a4:	683b      	ldr	r3, [r7, #0]
 800b8a6:	b923      	cbnz	r3, 800b8b2 <_malloc_r+0x3e>
 800b8a8:	4621      	mov	r1, r4
 800b8aa:	4630      	mov	r0, r6
 800b8ac:	f000 faf2 	bl	800be94 <_sbrk_r>
 800b8b0:	6038      	str	r0, [r7, #0]
 800b8b2:	4629      	mov	r1, r5
 800b8b4:	4630      	mov	r0, r6
 800b8b6:	f000 faed 	bl	800be94 <_sbrk_r>
 800b8ba:	1c43      	adds	r3, r0, #1
 800b8bc:	d123      	bne.n	800b906 <_malloc_r+0x92>
 800b8be:	230c      	movs	r3, #12
 800b8c0:	6033      	str	r3, [r6, #0]
 800b8c2:	4630      	mov	r0, r6
 800b8c4:	f000 fbf2 	bl	800c0ac <__malloc_unlock>
 800b8c8:	e7e3      	b.n	800b892 <_malloc_r+0x1e>
 800b8ca:	6823      	ldr	r3, [r4, #0]
 800b8cc:	1b5b      	subs	r3, r3, r5
 800b8ce:	d417      	bmi.n	800b900 <_malloc_r+0x8c>
 800b8d0:	2b0b      	cmp	r3, #11
 800b8d2:	d903      	bls.n	800b8dc <_malloc_r+0x68>
 800b8d4:	6023      	str	r3, [r4, #0]
 800b8d6:	441c      	add	r4, r3
 800b8d8:	6025      	str	r5, [r4, #0]
 800b8da:	e004      	b.n	800b8e6 <_malloc_r+0x72>
 800b8dc:	6863      	ldr	r3, [r4, #4]
 800b8de:	42a2      	cmp	r2, r4
 800b8e0:	bf0c      	ite	eq
 800b8e2:	600b      	streq	r3, [r1, #0]
 800b8e4:	6053      	strne	r3, [r2, #4]
 800b8e6:	4630      	mov	r0, r6
 800b8e8:	f000 fbe0 	bl	800c0ac <__malloc_unlock>
 800b8ec:	f104 000b 	add.w	r0, r4, #11
 800b8f0:	1d23      	adds	r3, r4, #4
 800b8f2:	f020 0007 	bic.w	r0, r0, #7
 800b8f6:	1ac2      	subs	r2, r0, r3
 800b8f8:	d0cc      	beq.n	800b894 <_malloc_r+0x20>
 800b8fa:	1a1b      	subs	r3, r3, r0
 800b8fc:	50a3      	str	r3, [r4, r2]
 800b8fe:	e7c9      	b.n	800b894 <_malloc_r+0x20>
 800b900:	4622      	mov	r2, r4
 800b902:	6864      	ldr	r4, [r4, #4]
 800b904:	e7cc      	b.n	800b8a0 <_malloc_r+0x2c>
 800b906:	1cc4      	adds	r4, r0, #3
 800b908:	f024 0403 	bic.w	r4, r4, #3
 800b90c:	42a0      	cmp	r0, r4
 800b90e:	d0e3      	beq.n	800b8d8 <_malloc_r+0x64>
 800b910:	1a21      	subs	r1, r4, r0
 800b912:	4630      	mov	r0, r6
 800b914:	f000 fabe 	bl	800be94 <_sbrk_r>
 800b918:	3001      	adds	r0, #1
 800b91a:	d1dd      	bne.n	800b8d8 <_malloc_r+0x64>
 800b91c:	e7cf      	b.n	800b8be <_malloc_r+0x4a>
 800b91e:	bf00      	nop
 800b920:	200007d0 	.word	0x200007d0
 800b924:	200007d4 	.word	0x200007d4

0800b928 <__ssputs_r>:
 800b928:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b92c:	688e      	ldr	r6, [r1, #8]
 800b92e:	429e      	cmp	r6, r3
 800b930:	4682      	mov	sl, r0
 800b932:	460c      	mov	r4, r1
 800b934:	4690      	mov	r8, r2
 800b936:	461f      	mov	r7, r3
 800b938:	d838      	bhi.n	800b9ac <__ssputs_r+0x84>
 800b93a:	898a      	ldrh	r2, [r1, #12]
 800b93c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b940:	d032      	beq.n	800b9a8 <__ssputs_r+0x80>
 800b942:	6825      	ldr	r5, [r4, #0]
 800b944:	6909      	ldr	r1, [r1, #16]
 800b946:	eba5 0901 	sub.w	r9, r5, r1
 800b94a:	6965      	ldr	r5, [r4, #20]
 800b94c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b950:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b954:	3301      	adds	r3, #1
 800b956:	444b      	add	r3, r9
 800b958:	106d      	asrs	r5, r5, #1
 800b95a:	429d      	cmp	r5, r3
 800b95c:	bf38      	it	cc
 800b95e:	461d      	movcc	r5, r3
 800b960:	0553      	lsls	r3, r2, #21
 800b962:	d531      	bpl.n	800b9c8 <__ssputs_r+0xa0>
 800b964:	4629      	mov	r1, r5
 800b966:	f7ff ff85 	bl	800b874 <_malloc_r>
 800b96a:	4606      	mov	r6, r0
 800b96c:	b950      	cbnz	r0, 800b984 <__ssputs_r+0x5c>
 800b96e:	230c      	movs	r3, #12
 800b970:	f8ca 3000 	str.w	r3, [sl]
 800b974:	89a3      	ldrh	r3, [r4, #12]
 800b976:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b97a:	81a3      	strh	r3, [r4, #12]
 800b97c:	f04f 30ff 	mov.w	r0, #4294967295
 800b980:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b984:	6921      	ldr	r1, [r4, #16]
 800b986:	464a      	mov	r2, r9
 800b988:	f7fd fd04 	bl	8009394 <memcpy>
 800b98c:	89a3      	ldrh	r3, [r4, #12]
 800b98e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b992:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b996:	81a3      	strh	r3, [r4, #12]
 800b998:	6126      	str	r6, [r4, #16]
 800b99a:	6165      	str	r5, [r4, #20]
 800b99c:	444e      	add	r6, r9
 800b99e:	eba5 0509 	sub.w	r5, r5, r9
 800b9a2:	6026      	str	r6, [r4, #0]
 800b9a4:	60a5      	str	r5, [r4, #8]
 800b9a6:	463e      	mov	r6, r7
 800b9a8:	42be      	cmp	r6, r7
 800b9aa:	d900      	bls.n	800b9ae <__ssputs_r+0x86>
 800b9ac:	463e      	mov	r6, r7
 800b9ae:	4632      	mov	r2, r6
 800b9b0:	6820      	ldr	r0, [r4, #0]
 800b9b2:	4641      	mov	r1, r8
 800b9b4:	f000 fb5a 	bl	800c06c <memmove>
 800b9b8:	68a3      	ldr	r3, [r4, #8]
 800b9ba:	6822      	ldr	r2, [r4, #0]
 800b9bc:	1b9b      	subs	r3, r3, r6
 800b9be:	4432      	add	r2, r6
 800b9c0:	60a3      	str	r3, [r4, #8]
 800b9c2:	6022      	str	r2, [r4, #0]
 800b9c4:	2000      	movs	r0, #0
 800b9c6:	e7db      	b.n	800b980 <__ssputs_r+0x58>
 800b9c8:	462a      	mov	r2, r5
 800b9ca:	f000 fb75 	bl	800c0b8 <_realloc_r>
 800b9ce:	4606      	mov	r6, r0
 800b9d0:	2800      	cmp	r0, #0
 800b9d2:	d1e1      	bne.n	800b998 <__ssputs_r+0x70>
 800b9d4:	6921      	ldr	r1, [r4, #16]
 800b9d6:	4650      	mov	r0, sl
 800b9d8:	f7ff fefc 	bl	800b7d4 <_free_r>
 800b9dc:	e7c7      	b.n	800b96e <__ssputs_r+0x46>
	...

0800b9e0 <_svfiprintf_r>:
 800b9e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9e4:	4698      	mov	r8, r3
 800b9e6:	898b      	ldrh	r3, [r1, #12]
 800b9e8:	061b      	lsls	r3, r3, #24
 800b9ea:	b09d      	sub	sp, #116	; 0x74
 800b9ec:	4607      	mov	r7, r0
 800b9ee:	460d      	mov	r5, r1
 800b9f0:	4614      	mov	r4, r2
 800b9f2:	d50e      	bpl.n	800ba12 <_svfiprintf_r+0x32>
 800b9f4:	690b      	ldr	r3, [r1, #16]
 800b9f6:	b963      	cbnz	r3, 800ba12 <_svfiprintf_r+0x32>
 800b9f8:	2140      	movs	r1, #64	; 0x40
 800b9fa:	f7ff ff3b 	bl	800b874 <_malloc_r>
 800b9fe:	6028      	str	r0, [r5, #0]
 800ba00:	6128      	str	r0, [r5, #16]
 800ba02:	b920      	cbnz	r0, 800ba0e <_svfiprintf_r+0x2e>
 800ba04:	230c      	movs	r3, #12
 800ba06:	603b      	str	r3, [r7, #0]
 800ba08:	f04f 30ff 	mov.w	r0, #4294967295
 800ba0c:	e0d1      	b.n	800bbb2 <_svfiprintf_r+0x1d2>
 800ba0e:	2340      	movs	r3, #64	; 0x40
 800ba10:	616b      	str	r3, [r5, #20]
 800ba12:	2300      	movs	r3, #0
 800ba14:	9309      	str	r3, [sp, #36]	; 0x24
 800ba16:	2320      	movs	r3, #32
 800ba18:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ba1c:	f8cd 800c 	str.w	r8, [sp, #12]
 800ba20:	2330      	movs	r3, #48	; 0x30
 800ba22:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800bbcc <_svfiprintf_r+0x1ec>
 800ba26:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ba2a:	f04f 0901 	mov.w	r9, #1
 800ba2e:	4623      	mov	r3, r4
 800ba30:	469a      	mov	sl, r3
 800ba32:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ba36:	b10a      	cbz	r2, 800ba3c <_svfiprintf_r+0x5c>
 800ba38:	2a25      	cmp	r2, #37	; 0x25
 800ba3a:	d1f9      	bne.n	800ba30 <_svfiprintf_r+0x50>
 800ba3c:	ebba 0b04 	subs.w	fp, sl, r4
 800ba40:	d00b      	beq.n	800ba5a <_svfiprintf_r+0x7a>
 800ba42:	465b      	mov	r3, fp
 800ba44:	4622      	mov	r2, r4
 800ba46:	4629      	mov	r1, r5
 800ba48:	4638      	mov	r0, r7
 800ba4a:	f7ff ff6d 	bl	800b928 <__ssputs_r>
 800ba4e:	3001      	adds	r0, #1
 800ba50:	f000 80aa 	beq.w	800bba8 <_svfiprintf_r+0x1c8>
 800ba54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ba56:	445a      	add	r2, fp
 800ba58:	9209      	str	r2, [sp, #36]	; 0x24
 800ba5a:	f89a 3000 	ldrb.w	r3, [sl]
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	f000 80a2 	beq.w	800bba8 <_svfiprintf_r+0x1c8>
 800ba64:	2300      	movs	r3, #0
 800ba66:	f04f 32ff 	mov.w	r2, #4294967295
 800ba6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ba6e:	f10a 0a01 	add.w	sl, sl, #1
 800ba72:	9304      	str	r3, [sp, #16]
 800ba74:	9307      	str	r3, [sp, #28]
 800ba76:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ba7a:	931a      	str	r3, [sp, #104]	; 0x68
 800ba7c:	4654      	mov	r4, sl
 800ba7e:	2205      	movs	r2, #5
 800ba80:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba84:	4851      	ldr	r0, [pc, #324]	; (800bbcc <_svfiprintf_r+0x1ec>)
 800ba86:	f7f4 fbab 	bl	80001e0 <memchr>
 800ba8a:	9a04      	ldr	r2, [sp, #16]
 800ba8c:	b9d8      	cbnz	r0, 800bac6 <_svfiprintf_r+0xe6>
 800ba8e:	06d0      	lsls	r0, r2, #27
 800ba90:	bf44      	itt	mi
 800ba92:	2320      	movmi	r3, #32
 800ba94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ba98:	0711      	lsls	r1, r2, #28
 800ba9a:	bf44      	itt	mi
 800ba9c:	232b      	movmi	r3, #43	; 0x2b
 800ba9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800baa2:	f89a 3000 	ldrb.w	r3, [sl]
 800baa6:	2b2a      	cmp	r3, #42	; 0x2a
 800baa8:	d015      	beq.n	800bad6 <_svfiprintf_r+0xf6>
 800baaa:	9a07      	ldr	r2, [sp, #28]
 800baac:	4654      	mov	r4, sl
 800baae:	2000      	movs	r0, #0
 800bab0:	f04f 0c0a 	mov.w	ip, #10
 800bab4:	4621      	mov	r1, r4
 800bab6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800baba:	3b30      	subs	r3, #48	; 0x30
 800babc:	2b09      	cmp	r3, #9
 800babe:	d94e      	bls.n	800bb5e <_svfiprintf_r+0x17e>
 800bac0:	b1b0      	cbz	r0, 800baf0 <_svfiprintf_r+0x110>
 800bac2:	9207      	str	r2, [sp, #28]
 800bac4:	e014      	b.n	800baf0 <_svfiprintf_r+0x110>
 800bac6:	eba0 0308 	sub.w	r3, r0, r8
 800baca:	fa09 f303 	lsl.w	r3, r9, r3
 800bace:	4313      	orrs	r3, r2
 800bad0:	9304      	str	r3, [sp, #16]
 800bad2:	46a2      	mov	sl, r4
 800bad4:	e7d2      	b.n	800ba7c <_svfiprintf_r+0x9c>
 800bad6:	9b03      	ldr	r3, [sp, #12]
 800bad8:	1d19      	adds	r1, r3, #4
 800bada:	681b      	ldr	r3, [r3, #0]
 800badc:	9103      	str	r1, [sp, #12]
 800bade:	2b00      	cmp	r3, #0
 800bae0:	bfbb      	ittet	lt
 800bae2:	425b      	neglt	r3, r3
 800bae4:	f042 0202 	orrlt.w	r2, r2, #2
 800bae8:	9307      	strge	r3, [sp, #28]
 800baea:	9307      	strlt	r3, [sp, #28]
 800baec:	bfb8      	it	lt
 800baee:	9204      	strlt	r2, [sp, #16]
 800baf0:	7823      	ldrb	r3, [r4, #0]
 800baf2:	2b2e      	cmp	r3, #46	; 0x2e
 800baf4:	d10c      	bne.n	800bb10 <_svfiprintf_r+0x130>
 800baf6:	7863      	ldrb	r3, [r4, #1]
 800baf8:	2b2a      	cmp	r3, #42	; 0x2a
 800bafa:	d135      	bne.n	800bb68 <_svfiprintf_r+0x188>
 800bafc:	9b03      	ldr	r3, [sp, #12]
 800bafe:	1d1a      	adds	r2, r3, #4
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	9203      	str	r2, [sp, #12]
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	bfb8      	it	lt
 800bb08:	f04f 33ff 	movlt.w	r3, #4294967295
 800bb0c:	3402      	adds	r4, #2
 800bb0e:	9305      	str	r3, [sp, #20]
 800bb10:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800bbdc <_svfiprintf_r+0x1fc>
 800bb14:	7821      	ldrb	r1, [r4, #0]
 800bb16:	2203      	movs	r2, #3
 800bb18:	4650      	mov	r0, sl
 800bb1a:	f7f4 fb61 	bl	80001e0 <memchr>
 800bb1e:	b140      	cbz	r0, 800bb32 <_svfiprintf_r+0x152>
 800bb20:	2340      	movs	r3, #64	; 0x40
 800bb22:	eba0 000a 	sub.w	r0, r0, sl
 800bb26:	fa03 f000 	lsl.w	r0, r3, r0
 800bb2a:	9b04      	ldr	r3, [sp, #16]
 800bb2c:	4303      	orrs	r3, r0
 800bb2e:	3401      	adds	r4, #1
 800bb30:	9304      	str	r3, [sp, #16]
 800bb32:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb36:	4826      	ldr	r0, [pc, #152]	; (800bbd0 <_svfiprintf_r+0x1f0>)
 800bb38:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bb3c:	2206      	movs	r2, #6
 800bb3e:	f7f4 fb4f 	bl	80001e0 <memchr>
 800bb42:	2800      	cmp	r0, #0
 800bb44:	d038      	beq.n	800bbb8 <_svfiprintf_r+0x1d8>
 800bb46:	4b23      	ldr	r3, [pc, #140]	; (800bbd4 <_svfiprintf_r+0x1f4>)
 800bb48:	bb1b      	cbnz	r3, 800bb92 <_svfiprintf_r+0x1b2>
 800bb4a:	9b03      	ldr	r3, [sp, #12]
 800bb4c:	3307      	adds	r3, #7
 800bb4e:	f023 0307 	bic.w	r3, r3, #7
 800bb52:	3308      	adds	r3, #8
 800bb54:	9303      	str	r3, [sp, #12]
 800bb56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb58:	4433      	add	r3, r6
 800bb5a:	9309      	str	r3, [sp, #36]	; 0x24
 800bb5c:	e767      	b.n	800ba2e <_svfiprintf_r+0x4e>
 800bb5e:	fb0c 3202 	mla	r2, ip, r2, r3
 800bb62:	460c      	mov	r4, r1
 800bb64:	2001      	movs	r0, #1
 800bb66:	e7a5      	b.n	800bab4 <_svfiprintf_r+0xd4>
 800bb68:	2300      	movs	r3, #0
 800bb6a:	3401      	adds	r4, #1
 800bb6c:	9305      	str	r3, [sp, #20]
 800bb6e:	4619      	mov	r1, r3
 800bb70:	f04f 0c0a 	mov.w	ip, #10
 800bb74:	4620      	mov	r0, r4
 800bb76:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bb7a:	3a30      	subs	r2, #48	; 0x30
 800bb7c:	2a09      	cmp	r2, #9
 800bb7e:	d903      	bls.n	800bb88 <_svfiprintf_r+0x1a8>
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d0c5      	beq.n	800bb10 <_svfiprintf_r+0x130>
 800bb84:	9105      	str	r1, [sp, #20]
 800bb86:	e7c3      	b.n	800bb10 <_svfiprintf_r+0x130>
 800bb88:	fb0c 2101 	mla	r1, ip, r1, r2
 800bb8c:	4604      	mov	r4, r0
 800bb8e:	2301      	movs	r3, #1
 800bb90:	e7f0      	b.n	800bb74 <_svfiprintf_r+0x194>
 800bb92:	ab03      	add	r3, sp, #12
 800bb94:	9300      	str	r3, [sp, #0]
 800bb96:	462a      	mov	r2, r5
 800bb98:	4b0f      	ldr	r3, [pc, #60]	; (800bbd8 <_svfiprintf_r+0x1f8>)
 800bb9a:	a904      	add	r1, sp, #16
 800bb9c:	4638      	mov	r0, r7
 800bb9e:	f7fd fcaf 	bl	8009500 <_printf_float>
 800bba2:	1c42      	adds	r2, r0, #1
 800bba4:	4606      	mov	r6, r0
 800bba6:	d1d6      	bne.n	800bb56 <_svfiprintf_r+0x176>
 800bba8:	89ab      	ldrh	r3, [r5, #12]
 800bbaa:	065b      	lsls	r3, r3, #25
 800bbac:	f53f af2c 	bmi.w	800ba08 <_svfiprintf_r+0x28>
 800bbb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bbb2:	b01d      	add	sp, #116	; 0x74
 800bbb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbb8:	ab03      	add	r3, sp, #12
 800bbba:	9300      	str	r3, [sp, #0]
 800bbbc:	462a      	mov	r2, r5
 800bbbe:	4b06      	ldr	r3, [pc, #24]	; (800bbd8 <_svfiprintf_r+0x1f8>)
 800bbc0:	a904      	add	r1, sp, #16
 800bbc2:	4638      	mov	r0, r7
 800bbc4:	f7fd ff40 	bl	8009a48 <_printf_i>
 800bbc8:	e7eb      	b.n	800bba2 <_svfiprintf_r+0x1c2>
 800bbca:	bf00      	nop
 800bbcc:	0800e0ac 	.word	0x0800e0ac
 800bbd0:	0800e0b6 	.word	0x0800e0b6
 800bbd4:	08009501 	.word	0x08009501
 800bbd8:	0800b929 	.word	0x0800b929
 800bbdc:	0800e0b2 	.word	0x0800e0b2

0800bbe0 <__sfputc_r>:
 800bbe0:	6893      	ldr	r3, [r2, #8]
 800bbe2:	3b01      	subs	r3, #1
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	b410      	push	{r4}
 800bbe8:	6093      	str	r3, [r2, #8]
 800bbea:	da08      	bge.n	800bbfe <__sfputc_r+0x1e>
 800bbec:	6994      	ldr	r4, [r2, #24]
 800bbee:	42a3      	cmp	r3, r4
 800bbf0:	db01      	blt.n	800bbf6 <__sfputc_r+0x16>
 800bbf2:	290a      	cmp	r1, #10
 800bbf4:	d103      	bne.n	800bbfe <__sfputc_r+0x1e>
 800bbf6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bbfa:	f7fe b8f9 	b.w	8009df0 <__swbuf_r>
 800bbfe:	6813      	ldr	r3, [r2, #0]
 800bc00:	1c58      	adds	r0, r3, #1
 800bc02:	6010      	str	r0, [r2, #0]
 800bc04:	7019      	strb	r1, [r3, #0]
 800bc06:	4608      	mov	r0, r1
 800bc08:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bc0c:	4770      	bx	lr

0800bc0e <__sfputs_r>:
 800bc0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc10:	4606      	mov	r6, r0
 800bc12:	460f      	mov	r7, r1
 800bc14:	4614      	mov	r4, r2
 800bc16:	18d5      	adds	r5, r2, r3
 800bc18:	42ac      	cmp	r4, r5
 800bc1a:	d101      	bne.n	800bc20 <__sfputs_r+0x12>
 800bc1c:	2000      	movs	r0, #0
 800bc1e:	e007      	b.n	800bc30 <__sfputs_r+0x22>
 800bc20:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc24:	463a      	mov	r2, r7
 800bc26:	4630      	mov	r0, r6
 800bc28:	f7ff ffda 	bl	800bbe0 <__sfputc_r>
 800bc2c:	1c43      	adds	r3, r0, #1
 800bc2e:	d1f3      	bne.n	800bc18 <__sfputs_r+0xa>
 800bc30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bc34 <_vfiprintf_r>:
 800bc34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc38:	460d      	mov	r5, r1
 800bc3a:	b09d      	sub	sp, #116	; 0x74
 800bc3c:	4614      	mov	r4, r2
 800bc3e:	4698      	mov	r8, r3
 800bc40:	4606      	mov	r6, r0
 800bc42:	b118      	cbz	r0, 800bc4c <_vfiprintf_r+0x18>
 800bc44:	6983      	ldr	r3, [r0, #24]
 800bc46:	b90b      	cbnz	r3, 800bc4c <_vfiprintf_r+0x18>
 800bc48:	f7ff f924 	bl	800ae94 <__sinit>
 800bc4c:	4b89      	ldr	r3, [pc, #548]	; (800be74 <_vfiprintf_r+0x240>)
 800bc4e:	429d      	cmp	r5, r3
 800bc50:	d11b      	bne.n	800bc8a <_vfiprintf_r+0x56>
 800bc52:	6875      	ldr	r5, [r6, #4]
 800bc54:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bc56:	07d9      	lsls	r1, r3, #31
 800bc58:	d405      	bmi.n	800bc66 <_vfiprintf_r+0x32>
 800bc5a:	89ab      	ldrh	r3, [r5, #12]
 800bc5c:	059a      	lsls	r2, r3, #22
 800bc5e:	d402      	bmi.n	800bc66 <_vfiprintf_r+0x32>
 800bc60:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bc62:	f7ff f9ba 	bl	800afda <__retarget_lock_acquire_recursive>
 800bc66:	89ab      	ldrh	r3, [r5, #12]
 800bc68:	071b      	lsls	r3, r3, #28
 800bc6a:	d501      	bpl.n	800bc70 <_vfiprintf_r+0x3c>
 800bc6c:	692b      	ldr	r3, [r5, #16]
 800bc6e:	b9eb      	cbnz	r3, 800bcac <_vfiprintf_r+0x78>
 800bc70:	4629      	mov	r1, r5
 800bc72:	4630      	mov	r0, r6
 800bc74:	f7fe f90e 	bl	8009e94 <__swsetup_r>
 800bc78:	b1c0      	cbz	r0, 800bcac <_vfiprintf_r+0x78>
 800bc7a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bc7c:	07dc      	lsls	r4, r3, #31
 800bc7e:	d50e      	bpl.n	800bc9e <_vfiprintf_r+0x6a>
 800bc80:	f04f 30ff 	mov.w	r0, #4294967295
 800bc84:	b01d      	add	sp, #116	; 0x74
 800bc86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc8a:	4b7b      	ldr	r3, [pc, #492]	; (800be78 <_vfiprintf_r+0x244>)
 800bc8c:	429d      	cmp	r5, r3
 800bc8e:	d101      	bne.n	800bc94 <_vfiprintf_r+0x60>
 800bc90:	68b5      	ldr	r5, [r6, #8]
 800bc92:	e7df      	b.n	800bc54 <_vfiprintf_r+0x20>
 800bc94:	4b79      	ldr	r3, [pc, #484]	; (800be7c <_vfiprintf_r+0x248>)
 800bc96:	429d      	cmp	r5, r3
 800bc98:	bf08      	it	eq
 800bc9a:	68f5      	ldreq	r5, [r6, #12]
 800bc9c:	e7da      	b.n	800bc54 <_vfiprintf_r+0x20>
 800bc9e:	89ab      	ldrh	r3, [r5, #12]
 800bca0:	0598      	lsls	r0, r3, #22
 800bca2:	d4ed      	bmi.n	800bc80 <_vfiprintf_r+0x4c>
 800bca4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bca6:	f7ff f999 	bl	800afdc <__retarget_lock_release_recursive>
 800bcaa:	e7e9      	b.n	800bc80 <_vfiprintf_r+0x4c>
 800bcac:	2300      	movs	r3, #0
 800bcae:	9309      	str	r3, [sp, #36]	; 0x24
 800bcb0:	2320      	movs	r3, #32
 800bcb2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bcb6:	f8cd 800c 	str.w	r8, [sp, #12]
 800bcba:	2330      	movs	r3, #48	; 0x30
 800bcbc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800be80 <_vfiprintf_r+0x24c>
 800bcc0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bcc4:	f04f 0901 	mov.w	r9, #1
 800bcc8:	4623      	mov	r3, r4
 800bcca:	469a      	mov	sl, r3
 800bccc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bcd0:	b10a      	cbz	r2, 800bcd6 <_vfiprintf_r+0xa2>
 800bcd2:	2a25      	cmp	r2, #37	; 0x25
 800bcd4:	d1f9      	bne.n	800bcca <_vfiprintf_r+0x96>
 800bcd6:	ebba 0b04 	subs.w	fp, sl, r4
 800bcda:	d00b      	beq.n	800bcf4 <_vfiprintf_r+0xc0>
 800bcdc:	465b      	mov	r3, fp
 800bcde:	4622      	mov	r2, r4
 800bce0:	4629      	mov	r1, r5
 800bce2:	4630      	mov	r0, r6
 800bce4:	f7ff ff93 	bl	800bc0e <__sfputs_r>
 800bce8:	3001      	adds	r0, #1
 800bcea:	f000 80aa 	beq.w	800be42 <_vfiprintf_r+0x20e>
 800bcee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bcf0:	445a      	add	r2, fp
 800bcf2:	9209      	str	r2, [sp, #36]	; 0x24
 800bcf4:	f89a 3000 	ldrb.w	r3, [sl]
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	f000 80a2 	beq.w	800be42 <_vfiprintf_r+0x20e>
 800bcfe:	2300      	movs	r3, #0
 800bd00:	f04f 32ff 	mov.w	r2, #4294967295
 800bd04:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bd08:	f10a 0a01 	add.w	sl, sl, #1
 800bd0c:	9304      	str	r3, [sp, #16]
 800bd0e:	9307      	str	r3, [sp, #28]
 800bd10:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bd14:	931a      	str	r3, [sp, #104]	; 0x68
 800bd16:	4654      	mov	r4, sl
 800bd18:	2205      	movs	r2, #5
 800bd1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd1e:	4858      	ldr	r0, [pc, #352]	; (800be80 <_vfiprintf_r+0x24c>)
 800bd20:	f7f4 fa5e 	bl	80001e0 <memchr>
 800bd24:	9a04      	ldr	r2, [sp, #16]
 800bd26:	b9d8      	cbnz	r0, 800bd60 <_vfiprintf_r+0x12c>
 800bd28:	06d1      	lsls	r1, r2, #27
 800bd2a:	bf44      	itt	mi
 800bd2c:	2320      	movmi	r3, #32
 800bd2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bd32:	0713      	lsls	r3, r2, #28
 800bd34:	bf44      	itt	mi
 800bd36:	232b      	movmi	r3, #43	; 0x2b
 800bd38:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bd3c:	f89a 3000 	ldrb.w	r3, [sl]
 800bd40:	2b2a      	cmp	r3, #42	; 0x2a
 800bd42:	d015      	beq.n	800bd70 <_vfiprintf_r+0x13c>
 800bd44:	9a07      	ldr	r2, [sp, #28]
 800bd46:	4654      	mov	r4, sl
 800bd48:	2000      	movs	r0, #0
 800bd4a:	f04f 0c0a 	mov.w	ip, #10
 800bd4e:	4621      	mov	r1, r4
 800bd50:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bd54:	3b30      	subs	r3, #48	; 0x30
 800bd56:	2b09      	cmp	r3, #9
 800bd58:	d94e      	bls.n	800bdf8 <_vfiprintf_r+0x1c4>
 800bd5a:	b1b0      	cbz	r0, 800bd8a <_vfiprintf_r+0x156>
 800bd5c:	9207      	str	r2, [sp, #28]
 800bd5e:	e014      	b.n	800bd8a <_vfiprintf_r+0x156>
 800bd60:	eba0 0308 	sub.w	r3, r0, r8
 800bd64:	fa09 f303 	lsl.w	r3, r9, r3
 800bd68:	4313      	orrs	r3, r2
 800bd6a:	9304      	str	r3, [sp, #16]
 800bd6c:	46a2      	mov	sl, r4
 800bd6e:	e7d2      	b.n	800bd16 <_vfiprintf_r+0xe2>
 800bd70:	9b03      	ldr	r3, [sp, #12]
 800bd72:	1d19      	adds	r1, r3, #4
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	9103      	str	r1, [sp, #12]
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	bfbb      	ittet	lt
 800bd7c:	425b      	neglt	r3, r3
 800bd7e:	f042 0202 	orrlt.w	r2, r2, #2
 800bd82:	9307      	strge	r3, [sp, #28]
 800bd84:	9307      	strlt	r3, [sp, #28]
 800bd86:	bfb8      	it	lt
 800bd88:	9204      	strlt	r2, [sp, #16]
 800bd8a:	7823      	ldrb	r3, [r4, #0]
 800bd8c:	2b2e      	cmp	r3, #46	; 0x2e
 800bd8e:	d10c      	bne.n	800bdaa <_vfiprintf_r+0x176>
 800bd90:	7863      	ldrb	r3, [r4, #1]
 800bd92:	2b2a      	cmp	r3, #42	; 0x2a
 800bd94:	d135      	bne.n	800be02 <_vfiprintf_r+0x1ce>
 800bd96:	9b03      	ldr	r3, [sp, #12]
 800bd98:	1d1a      	adds	r2, r3, #4
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	9203      	str	r2, [sp, #12]
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	bfb8      	it	lt
 800bda2:	f04f 33ff 	movlt.w	r3, #4294967295
 800bda6:	3402      	adds	r4, #2
 800bda8:	9305      	str	r3, [sp, #20]
 800bdaa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800be90 <_vfiprintf_r+0x25c>
 800bdae:	7821      	ldrb	r1, [r4, #0]
 800bdb0:	2203      	movs	r2, #3
 800bdb2:	4650      	mov	r0, sl
 800bdb4:	f7f4 fa14 	bl	80001e0 <memchr>
 800bdb8:	b140      	cbz	r0, 800bdcc <_vfiprintf_r+0x198>
 800bdba:	2340      	movs	r3, #64	; 0x40
 800bdbc:	eba0 000a 	sub.w	r0, r0, sl
 800bdc0:	fa03 f000 	lsl.w	r0, r3, r0
 800bdc4:	9b04      	ldr	r3, [sp, #16]
 800bdc6:	4303      	orrs	r3, r0
 800bdc8:	3401      	adds	r4, #1
 800bdca:	9304      	str	r3, [sp, #16]
 800bdcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bdd0:	482c      	ldr	r0, [pc, #176]	; (800be84 <_vfiprintf_r+0x250>)
 800bdd2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bdd6:	2206      	movs	r2, #6
 800bdd8:	f7f4 fa02 	bl	80001e0 <memchr>
 800bddc:	2800      	cmp	r0, #0
 800bdde:	d03f      	beq.n	800be60 <_vfiprintf_r+0x22c>
 800bde0:	4b29      	ldr	r3, [pc, #164]	; (800be88 <_vfiprintf_r+0x254>)
 800bde2:	bb1b      	cbnz	r3, 800be2c <_vfiprintf_r+0x1f8>
 800bde4:	9b03      	ldr	r3, [sp, #12]
 800bde6:	3307      	adds	r3, #7
 800bde8:	f023 0307 	bic.w	r3, r3, #7
 800bdec:	3308      	adds	r3, #8
 800bdee:	9303      	str	r3, [sp, #12]
 800bdf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bdf2:	443b      	add	r3, r7
 800bdf4:	9309      	str	r3, [sp, #36]	; 0x24
 800bdf6:	e767      	b.n	800bcc8 <_vfiprintf_r+0x94>
 800bdf8:	fb0c 3202 	mla	r2, ip, r2, r3
 800bdfc:	460c      	mov	r4, r1
 800bdfe:	2001      	movs	r0, #1
 800be00:	e7a5      	b.n	800bd4e <_vfiprintf_r+0x11a>
 800be02:	2300      	movs	r3, #0
 800be04:	3401      	adds	r4, #1
 800be06:	9305      	str	r3, [sp, #20]
 800be08:	4619      	mov	r1, r3
 800be0a:	f04f 0c0a 	mov.w	ip, #10
 800be0e:	4620      	mov	r0, r4
 800be10:	f810 2b01 	ldrb.w	r2, [r0], #1
 800be14:	3a30      	subs	r2, #48	; 0x30
 800be16:	2a09      	cmp	r2, #9
 800be18:	d903      	bls.n	800be22 <_vfiprintf_r+0x1ee>
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d0c5      	beq.n	800bdaa <_vfiprintf_r+0x176>
 800be1e:	9105      	str	r1, [sp, #20]
 800be20:	e7c3      	b.n	800bdaa <_vfiprintf_r+0x176>
 800be22:	fb0c 2101 	mla	r1, ip, r1, r2
 800be26:	4604      	mov	r4, r0
 800be28:	2301      	movs	r3, #1
 800be2a:	e7f0      	b.n	800be0e <_vfiprintf_r+0x1da>
 800be2c:	ab03      	add	r3, sp, #12
 800be2e:	9300      	str	r3, [sp, #0]
 800be30:	462a      	mov	r2, r5
 800be32:	4b16      	ldr	r3, [pc, #88]	; (800be8c <_vfiprintf_r+0x258>)
 800be34:	a904      	add	r1, sp, #16
 800be36:	4630      	mov	r0, r6
 800be38:	f7fd fb62 	bl	8009500 <_printf_float>
 800be3c:	4607      	mov	r7, r0
 800be3e:	1c78      	adds	r0, r7, #1
 800be40:	d1d6      	bne.n	800bdf0 <_vfiprintf_r+0x1bc>
 800be42:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800be44:	07d9      	lsls	r1, r3, #31
 800be46:	d405      	bmi.n	800be54 <_vfiprintf_r+0x220>
 800be48:	89ab      	ldrh	r3, [r5, #12]
 800be4a:	059a      	lsls	r2, r3, #22
 800be4c:	d402      	bmi.n	800be54 <_vfiprintf_r+0x220>
 800be4e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800be50:	f7ff f8c4 	bl	800afdc <__retarget_lock_release_recursive>
 800be54:	89ab      	ldrh	r3, [r5, #12]
 800be56:	065b      	lsls	r3, r3, #25
 800be58:	f53f af12 	bmi.w	800bc80 <_vfiprintf_r+0x4c>
 800be5c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800be5e:	e711      	b.n	800bc84 <_vfiprintf_r+0x50>
 800be60:	ab03      	add	r3, sp, #12
 800be62:	9300      	str	r3, [sp, #0]
 800be64:	462a      	mov	r2, r5
 800be66:	4b09      	ldr	r3, [pc, #36]	; (800be8c <_vfiprintf_r+0x258>)
 800be68:	a904      	add	r1, sp, #16
 800be6a:	4630      	mov	r0, r6
 800be6c:	f7fd fdec 	bl	8009a48 <_printf_i>
 800be70:	e7e4      	b.n	800be3c <_vfiprintf_r+0x208>
 800be72:	bf00      	nop
 800be74:	0800df0c 	.word	0x0800df0c
 800be78:	0800df2c 	.word	0x0800df2c
 800be7c:	0800deec 	.word	0x0800deec
 800be80:	0800e0ac 	.word	0x0800e0ac
 800be84:	0800e0b6 	.word	0x0800e0b6
 800be88:	08009501 	.word	0x08009501
 800be8c:	0800bc0f 	.word	0x0800bc0f
 800be90:	0800e0b2 	.word	0x0800e0b2

0800be94 <_sbrk_r>:
 800be94:	b538      	push	{r3, r4, r5, lr}
 800be96:	4d06      	ldr	r5, [pc, #24]	; (800beb0 <_sbrk_r+0x1c>)
 800be98:	2300      	movs	r3, #0
 800be9a:	4604      	mov	r4, r0
 800be9c:	4608      	mov	r0, r1
 800be9e:	602b      	str	r3, [r5, #0]
 800bea0:	f7f7 fef8 	bl	8003c94 <_sbrk>
 800bea4:	1c43      	adds	r3, r0, #1
 800bea6:	d102      	bne.n	800beae <_sbrk_r+0x1a>
 800bea8:	682b      	ldr	r3, [r5, #0]
 800beaa:	b103      	cbz	r3, 800beae <_sbrk_r+0x1a>
 800beac:	6023      	str	r3, [r4, #0]
 800beae:	bd38      	pop	{r3, r4, r5, pc}
 800beb0:	20000b50 	.word	0x20000b50

0800beb4 <__sread>:
 800beb4:	b510      	push	{r4, lr}
 800beb6:	460c      	mov	r4, r1
 800beb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bebc:	f000 f922 	bl	800c104 <_read_r>
 800bec0:	2800      	cmp	r0, #0
 800bec2:	bfab      	itete	ge
 800bec4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bec6:	89a3      	ldrhlt	r3, [r4, #12]
 800bec8:	181b      	addge	r3, r3, r0
 800beca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bece:	bfac      	ite	ge
 800bed0:	6563      	strge	r3, [r4, #84]	; 0x54
 800bed2:	81a3      	strhlt	r3, [r4, #12]
 800bed4:	bd10      	pop	{r4, pc}

0800bed6 <__swrite>:
 800bed6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800beda:	461f      	mov	r7, r3
 800bedc:	898b      	ldrh	r3, [r1, #12]
 800bede:	05db      	lsls	r3, r3, #23
 800bee0:	4605      	mov	r5, r0
 800bee2:	460c      	mov	r4, r1
 800bee4:	4616      	mov	r6, r2
 800bee6:	d505      	bpl.n	800bef4 <__swrite+0x1e>
 800bee8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800beec:	2302      	movs	r3, #2
 800beee:	2200      	movs	r2, #0
 800bef0:	f000 f898 	bl	800c024 <_lseek_r>
 800bef4:	89a3      	ldrh	r3, [r4, #12]
 800bef6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800befa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800befe:	81a3      	strh	r3, [r4, #12]
 800bf00:	4632      	mov	r2, r6
 800bf02:	463b      	mov	r3, r7
 800bf04:	4628      	mov	r0, r5
 800bf06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bf0a:	f000 b817 	b.w	800bf3c <_write_r>

0800bf0e <__sseek>:
 800bf0e:	b510      	push	{r4, lr}
 800bf10:	460c      	mov	r4, r1
 800bf12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf16:	f000 f885 	bl	800c024 <_lseek_r>
 800bf1a:	1c43      	adds	r3, r0, #1
 800bf1c:	89a3      	ldrh	r3, [r4, #12]
 800bf1e:	bf15      	itete	ne
 800bf20:	6560      	strne	r0, [r4, #84]	; 0x54
 800bf22:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bf26:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bf2a:	81a3      	strheq	r3, [r4, #12]
 800bf2c:	bf18      	it	ne
 800bf2e:	81a3      	strhne	r3, [r4, #12]
 800bf30:	bd10      	pop	{r4, pc}

0800bf32 <__sclose>:
 800bf32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf36:	f000 b831 	b.w	800bf9c <_close_r>
	...

0800bf3c <_write_r>:
 800bf3c:	b538      	push	{r3, r4, r5, lr}
 800bf3e:	4d07      	ldr	r5, [pc, #28]	; (800bf5c <_write_r+0x20>)
 800bf40:	4604      	mov	r4, r0
 800bf42:	4608      	mov	r0, r1
 800bf44:	4611      	mov	r1, r2
 800bf46:	2200      	movs	r2, #0
 800bf48:	602a      	str	r2, [r5, #0]
 800bf4a:	461a      	mov	r2, r3
 800bf4c:	f7f7 fe51 	bl	8003bf2 <_write>
 800bf50:	1c43      	adds	r3, r0, #1
 800bf52:	d102      	bne.n	800bf5a <_write_r+0x1e>
 800bf54:	682b      	ldr	r3, [r5, #0]
 800bf56:	b103      	cbz	r3, 800bf5a <_write_r+0x1e>
 800bf58:	6023      	str	r3, [r4, #0]
 800bf5a:	bd38      	pop	{r3, r4, r5, pc}
 800bf5c:	20000b50 	.word	0x20000b50

0800bf60 <__assert_func>:
 800bf60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bf62:	4614      	mov	r4, r2
 800bf64:	461a      	mov	r2, r3
 800bf66:	4b09      	ldr	r3, [pc, #36]	; (800bf8c <__assert_func+0x2c>)
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	4605      	mov	r5, r0
 800bf6c:	68d8      	ldr	r0, [r3, #12]
 800bf6e:	b14c      	cbz	r4, 800bf84 <__assert_func+0x24>
 800bf70:	4b07      	ldr	r3, [pc, #28]	; (800bf90 <__assert_func+0x30>)
 800bf72:	9100      	str	r1, [sp, #0]
 800bf74:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bf78:	4906      	ldr	r1, [pc, #24]	; (800bf94 <__assert_func+0x34>)
 800bf7a:	462b      	mov	r3, r5
 800bf7c:	f000 f81e 	bl	800bfbc <fiprintf>
 800bf80:	f000 f8df 	bl	800c142 <abort>
 800bf84:	4b04      	ldr	r3, [pc, #16]	; (800bf98 <__assert_func+0x38>)
 800bf86:	461c      	mov	r4, r3
 800bf88:	e7f3      	b.n	800bf72 <__assert_func+0x12>
 800bf8a:	bf00      	nop
 800bf8c:	20000018 	.word	0x20000018
 800bf90:	0800e0bd 	.word	0x0800e0bd
 800bf94:	0800e0ca 	.word	0x0800e0ca
 800bf98:	0800e0f8 	.word	0x0800e0f8

0800bf9c <_close_r>:
 800bf9c:	b538      	push	{r3, r4, r5, lr}
 800bf9e:	4d06      	ldr	r5, [pc, #24]	; (800bfb8 <_close_r+0x1c>)
 800bfa0:	2300      	movs	r3, #0
 800bfa2:	4604      	mov	r4, r0
 800bfa4:	4608      	mov	r0, r1
 800bfa6:	602b      	str	r3, [r5, #0]
 800bfa8:	f7f7 fe3f 	bl	8003c2a <_close>
 800bfac:	1c43      	adds	r3, r0, #1
 800bfae:	d102      	bne.n	800bfb6 <_close_r+0x1a>
 800bfb0:	682b      	ldr	r3, [r5, #0]
 800bfb2:	b103      	cbz	r3, 800bfb6 <_close_r+0x1a>
 800bfb4:	6023      	str	r3, [r4, #0]
 800bfb6:	bd38      	pop	{r3, r4, r5, pc}
 800bfb8:	20000b50 	.word	0x20000b50

0800bfbc <fiprintf>:
 800bfbc:	b40e      	push	{r1, r2, r3}
 800bfbe:	b503      	push	{r0, r1, lr}
 800bfc0:	4601      	mov	r1, r0
 800bfc2:	ab03      	add	r3, sp, #12
 800bfc4:	4805      	ldr	r0, [pc, #20]	; (800bfdc <fiprintf+0x20>)
 800bfc6:	f853 2b04 	ldr.w	r2, [r3], #4
 800bfca:	6800      	ldr	r0, [r0, #0]
 800bfcc:	9301      	str	r3, [sp, #4]
 800bfce:	f7ff fe31 	bl	800bc34 <_vfiprintf_r>
 800bfd2:	b002      	add	sp, #8
 800bfd4:	f85d eb04 	ldr.w	lr, [sp], #4
 800bfd8:	b003      	add	sp, #12
 800bfda:	4770      	bx	lr
 800bfdc:	20000018 	.word	0x20000018

0800bfe0 <_fstat_r>:
 800bfe0:	b538      	push	{r3, r4, r5, lr}
 800bfe2:	4d07      	ldr	r5, [pc, #28]	; (800c000 <_fstat_r+0x20>)
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	4604      	mov	r4, r0
 800bfe8:	4608      	mov	r0, r1
 800bfea:	4611      	mov	r1, r2
 800bfec:	602b      	str	r3, [r5, #0]
 800bfee:	f7f7 fe28 	bl	8003c42 <_fstat>
 800bff2:	1c43      	adds	r3, r0, #1
 800bff4:	d102      	bne.n	800bffc <_fstat_r+0x1c>
 800bff6:	682b      	ldr	r3, [r5, #0]
 800bff8:	b103      	cbz	r3, 800bffc <_fstat_r+0x1c>
 800bffa:	6023      	str	r3, [r4, #0]
 800bffc:	bd38      	pop	{r3, r4, r5, pc}
 800bffe:	bf00      	nop
 800c000:	20000b50 	.word	0x20000b50

0800c004 <_isatty_r>:
 800c004:	b538      	push	{r3, r4, r5, lr}
 800c006:	4d06      	ldr	r5, [pc, #24]	; (800c020 <_isatty_r+0x1c>)
 800c008:	2300      	movs	r3, #0
 800c00a:	4604      	mov	r4, r0
 800c00c:	4608      	mov	r0, r1
 800c00e:	602b      	str	r3, [r5, #0]
 800c010:	f7f7 fe27 	bl	8003c62 <_isatty>
 800c014:	1c43      	adds	r3, r0, #1
 800c016:	d102      	bne.n	800c01e <_isatty_r+0x1a>
 800c018:	682b      	ldr	r3, [r5, #0]
 800c01a:	b103      	cbz	r3, 800c01e <_isatty_r+0x1a>
 800c01c:	6023      	str	r3, [r4, #0]
 800c01e:	bd38      	pop	{r3, r4, r5, pc}
 800c020:	20000b50 	.word	0x20000b50

0800c024 <_lseek_r>:
 800c024:	b538      	push	{r3, r4, r5, lr}
 800c026:	4d07      	ldr	r5, [pc, #28]	; (800c044 <_lseek_r+0x20>)
 800c028:	4604      	mov	r4, r0
 800c02a:	4608      	mov	r0, r1
 800c02c:	4611      	mov	r1, r2
 800c02e:	2200      	movs	r2, #0
 800c030:	602a      	str	r2, [r5, #0]
 800c032:	461a      	mov	r2, r3
 800c034:	f7f7 fe20 	bl	8003c78 <_lseek>
 800c038:	1c43      	adds	r3, r0, #1
 800c03a:	d102      	bne.n	800c042 <_lseek_r+0x1e>
 800c03c:	682b      	ldr	r3, [r5, #0]
 800c03e:	b103      	cbz	r3, 800c042 <_lseek_r+0x1e>
 800c040:	6023      	str	r3, [r4, #0]
 800c042:	bd38      	pop	{r3, r4, r5, pc}
 800c044:	20000b50 	.word	0x20000b50

0800c048 <__ascii_mbtowc>:
 800c048:	b082      	sub	sp, #8
 800c04a:	b901      	cbnz	r1, 800c04e <__ascii_mbtowc+0x6>
 800c04c:	a901      	add	r1, sp, #4
 800c04e:	b142      	cbz	r2, 800c062 <__ascii_mbtowc+0x1a>
 800c050:	b14b      	cbz	r3, 800c066 <__ascii_mbtowc+0x1e>
 800c052:	7813      	ldrb	r3, [r2, #0]
 800c054:	600b      	str	r3, [r1, #0]
 800c056:	7812      	ldrb	r2, [r2, #0]
 800c058:	1e10      	subs	r0, r2, #0
 800c05a:	bf18      	it	ne
 800c05c:	2001      	movne	r0, #1
 800c05e:	b002      	add	sp, #8
 800c060:	4770      	bx	lr
 800c062:	4610      	mov	r0, r2
 800c064:	e7fb      	b.n	800c05e <__ascii_mbtowc+0x16>
 800c066:	f06f 0001 	mvn.w	r0, #1
 800c06a:	e7f8      	b.n	800c05e <__ascii_mbtowc+0x16>

0800c06c <memmove>:
 800c06c:	4288      	cmp	r0, r1
 800c06e:	b510      	push	{r4, lr}
 800c070:	eb01 0402 	add.w	r4, r1, r2
 800c074:	d902      	bls.n	800c07c <memmove+0x10>
 800c076:	4284      	cmp	r4, r0
 800c078:	4623      	mov	r3, r4
 800c07a:	d807      	bhi.n	800c08c <memmove+0x20>
 800c07c:	1e43      	subs	r3, r0, #1
 800c07e:	42a1      	cmp	r1, r4
 800c080:	d008      	beq.n	800c094 <memmove+0x28>
 800c082:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c086:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c08a:	e7f8      	b.n	800c07e <memmove+0x12>
 800c08c:	4402      	add	r2, r0
 800c08e:	4601      	mov	r1, r0
 800c090:	428a      	cmp	r2, r1
 800c092:	d100      	bne.n	800c096 <memmove+0x2a>
 800c094:	bd10      	pop	{r4, pc}
 800c096:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c09a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c09e:	e7f7      	b.n	800c090 <memmove+0x24>

0800c0a0 <__malloc_lock>:
 800c0a0:	4801      	ldr	r0, [pc, #4]	; (800c0a8 <__malloc_lock+0x8>)
 800c0a2:	f7fe bf9a 	b.w	800afda <__retarget_lock_acquire_recursive>
 800c0a6:	bf00      	nop
 800c0a8:	20000b48 	.word	0x20000b48

0800c0ac <__malloc_unlock>:
 800c0ac:	4801      	ldr	r0, [pc, #4]	; (800c0b4 <__malloc_unlock+0x8>)
 800c0ae:	f7fe bf95 	b.w	800afdc <__retarget_lock_release_recursive>
 800c0b2:	bf00      	nop
 800c0b4:	20000b48 	.word	0x20000b48

0800c0b8 <_realloc_r>:
 800c0b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0ba:	4607      	mov	r7, r0
 800c0bc:	4614      	mov	r4, r2
 800c0be:	460e      	mov	r6, r1
 800c0c0:	b921      	cbnz	r1, 800c0cc <_realloc_r+0x14>
 800c0c2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c0c6:	4611      	mov	r1, r2
 800c0c8:	f7ff bbd4 	b.w	800b874 <_malloc_r>
 800c0cc:	b922      	cbnz	r2, 800c0d8 <_realloc_r+0x20>
 800c0ce:	f7ff fb81 	bl	800b7d4 <_free_r>
 800c0d2:	4625      	mov	r5, r4
 800c0d4:	4628      	mov	r0, r5
 800c0d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c0d8:	f000 f83a 	bl	800c150 <_malloc_usable_size_r>
 800c0dc:	42a0      	cmp	r0, r4
 800c0de:	d20f      	bcs.n	800c100 <_realloc_r+0x48>
 800c0e0:	4621      	mov	r1, r4
 800c0e2:	4638      	mov	r0, r7
 800c0e4:	f7ff fbc6 	bl	800b874 <_malloc_r>
 800c0e8:	4605      	mov	r5, r0
 800c0ea:	2800      	cmp	r0, #0
 800c0ec:	d0f2      	beq.n	800c0d4 <_realloc_r+0x1c>
 800c0ee:	4631      	mov	r1, r6
 800c0f0:	4622      	mov	r2, r4
 800c0f2:	f7fd f94f 	bl	8009394 <memcpy>
 800c0f6:	4631      	mov	r1, r6
 800c0f8:	4638      	mov	r0, r7
 800c0fa:	f7ff fb6b 	bl	800b7d4 <_free_r>
 800c0fe:	e7e9      	b.n	800c0d4 <_realloc_r+0x1c>
 800c100:	4635      	mov	r5, r6
 800c102:	e7e7      	b.n	800c0d4 <_realloc_r+0x1c>

0800c104 <_read_r>:
 800c104:	b538      	push	{r3, r4, r5, lr}
 800c106:	4d07      	ldr	r5, [pc, #28]	; (800c124 <_read_r+0x20>)
 800c108:	4604      	mov	r4, r0
 800c10a:	4608      	mov	r0, r1
 800c10c:	4611      	mov	r1, r2
 800c10e:	2200      	movs	r2, #0
 800c110:	602a      	str	r2, [r5, #0]
 800c112:	461a      	mov	r2, r3
 800c114:	f7f7 fd50 	bl	8003bb8 <_read>
 800c118:	1c43      	adds	r3, r0, #1
 800c11a:	d102      	bne.n	800c122 <_read_r+0x1e>
 800c11c:	682b      	ldr	r3, [r5, #0]
 800c11e:	b103      	cbz	r3, 800c122 <_read_r+0x1e>
 800c120:	6023      	str	r3, [r4, #0]
 800c122:	bd38      	pop	{r3, r4, r5, pc}
 800c124:	20000b50 	.word	0x20000b50

0800c128 <__ascii_wctomb>:
 800c128:	b149      	cbz	r1, 800c13e <__ascii_wctomb+0x16>
 800c12a:	2aff      	cmp	r2, #255	; 0xff
 800c12c:	bf85      	ittet	hi
 800c12e:	238a      	movhi	r3, #138	; 0x8a
 800c130:	6003      	strhi	r3, [r0, #0]
 800c132:	700a      	strbls	r2, [r1, #0]
 800c134:	f04f 30ff 	movhi.w	r0, #4294967295
 800c138:	bf98      	it	ls
 800c13a:	2001      	movls	r0, #1
 800c13c:	4770      	bx	lr
 800c13e:	4608      	mov	r0, r1
 800c140:	4770      	bx	lr

0800c142 <abort>:
 800c142:	b508      	push	{r3, lr}
 800c144:	2006      	movs	r0, #6
 800c146:	f000 f833 	bl	800c1b0 <raise>
 800c14a:	2001      	movs	r0, #1
 800c14c:	f7f7 fd2a 	bl	8003ba4 <_exit>

0800c150 <_malloc_usable_size_r>:
 800c150:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c154:	1f18      	subs	r0, r3, #4
 800c156:	2b00      	cmp	r3, #0
 800c158:	bfbc      	itt	lt
 800c15a:	580b      	ldrlt	r3, [r1, r0]
 800c15c:	18c0      	addlt	r0, r0, r3
 800c15e:	4770      	bx	lr

0800c160 <_raise_r>:
 800c160:	291f      	cmp	r1, #31
 800c162:	b538      	push	{r3, r4, r5, lr}
 800c164:	4604      	mov	r4, r0
 800c166:	460d      	mov	r5, r1
 800c168:	d904      	bls.n	800c174 <_raise_r+0x14>
 800c16a:	2316      	movs	r3, #22
 800c16c:	6003      	str	r3, [r0, #0]
 800c16e:	f04f 30ff 	mov.w	r0, #4294967295
 800c172:	bd38      	pop	{r3, r4, r5, pc}
 800c174:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c176:	b112      	cbz	r2, 800c17e <_raise_r+0x1e>
 800c178:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c17c:	b94b      	cbnz	r3, 800c192 <_raise_r+0x32>
 800c17e:	4620      	mov	r0, r4
 800c180:	f000 f830 	bl	800c1e4 <_getpid_r>
 800c184:	462a      	mov	r2, r5
 800c186:	4601      	mov	r1, r0
 800c188:	4620      	mov	r0, r4
 800c18a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c18e:	f000 b817 	b.w	800c1c0 <_kill_r>
 800c192:	2b01      	cmp	r3, #1
 800c194:	d00a      	beq.n	800c1ac <_raise_r+0x4c>
 800c196:	1c59      	adds	r1, r3, #1
 800c198:	d103      	bne.n	800c1a2 <_raise_r+0x42>
 800c19a:	2316      	movs	r3, #22
 800c19c:	6003      	str	r3, [r0, #0]
 800c19e:	2001      	movs	r0, #1
 800c1a0:	e7e7      	b.n	800c172 <_raise_r+0x12>
 800c1a2:	2400      	movs	r4, #0
 800c1a4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c1a8:	4628      	mov	r0, r5
 800c1aa:	4798      	blx	r3
 800c1ac:	2000      	movs	r0, #0
 800c1ae:	e7e0      	b.n	800c172 <_raise_r+0x12>

0800c1b0 <raise>:
 800c1b0:	4b02      	ldr	r3, [pc, #8]	; (800c1bc <raise+0xc>)
 800c1b2:	4601      	mov	r1, r0
 800c1b4:	6818      	ldr	r0, [r3, #0]
 800c1b6:	f7ff bfd3 	b.w	800c160 <_raise_r>
 800c1ba:	bf00      	nop
 800c1bc:	20000018 	.word	0x20000018

0800c1c0 <_kill_r>:
 800c1c0:	b538      	push	{r3, r4, r5, lr}
 800c1c2:	4d07      	ldr	r5, [pc, #28]	; (800c1e0 <_kill_r+0x20>)
 800c1c4:	2300      	movs	r3, #0
 800c1c6:	4604      	mov	r4, r0
 800c1c8:	4608      	mov	r0, r1
 800c1ca:	4611      	mov	r1, r2
 800c1cc:	602b      	str	r3, [r5, #0]
 800c1ce:	f7f7 fcd9 	bl	8003b84 <_kill>
 800c1d2:	1c43      	adds	r3, r0, #1
 800c1d4:	d102      	bne.n	800c1dc <_kill_r+0x1c>
 800c1d6:	682b      	ldr	r3, [r5, #0]
 800c1d8:	b103      	cbz	r3, 800c1dc <_kill_r+0x1c>
 800c1da:	6023      	str	r3, [r4, #0]
 800c1dc:	bd38      	pop	{r3, r4, r5, pc}
 800c1de:	bf00      	nop
 800c1e0:	20000b50 	.word	0x20000b50

0800c1e4 <_getpid_r>:
 800c1e4:	f7f7 bcc6 	b.w	8003b74 <_getpid>

0800c1e8 <cos>:
 800c1e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c1ea:	ec53 2b10 	vmov	r2, r3, d0
 800c1ee:	4824      	ldr	r0, [pc, #144]	; (800c280 <cos+0x98>)
 800c1f0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800c1f4:	4281      	cmp	r1, r0
 800c1f6:	dc06      	bgt.n	800c206 <cos+0x1e>
 800c1f8:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 800c278 <cos+0x90>
 800c1fc:	f000 fc44 	bl	800ca88 <__kernel_cos>
 800c200:	ec51 0b10 	vmov	r0, r1, d0
 800c204:	e007      	b.n	800c216 <cos+0x2e>
 800c206:	481f      	ldr	r0, [pc, #124]	; (800c284 <cos+0x9c>)
 800c208:	4281      	cmp	r1, r0
 800c20a:	dd09      	ble.n	800c220 <cos+0x38>
 800c20c:	ee10 0a10 	vmov	r0, s0
 800c210:	4619      	mov	r1, r3
 800c212:	f7f4 f839 	bl	8000288 <__aeabi_dsub>
 800c216:	ec41 0b10 	vmov	d0, r0, r1
 800c21a:	b005      	add	sp, #20
 800c21c:	f85d fb04 	ldr.w	pc, [sp], #4
 800c220:	4668      	mov	r0, sp
 800c222:	f000 f96d 	bl	800c500 <__ieee754_rem_pio2>
 800c226:	f000 0003 	and.w	r0, r0, #3
 800c22a:	2801      	cmp	r0, #1
 800c22c:	d007      	beq.n	800c23e <cos+0x56>
 800c22e:	2802      	cmp	r0, #2
 800c230:	d012      	beq.n	800c258 <cos+0x70>
 800c232:	b9c0      	cbnz	r0, 800c266 <cos+0x7e>
 800c234:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c238:	ed9d 0b00 	vldr	d0, [sp]
 800c23c:	e7de      	b.n	800c1fc <cos+0x14>
 800c23e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c242:	ed9d 0b00 	vldr	d0, [sp]
 800c246:	f001 f827 	bl	800d298 <__kernel_sin>
 800c24a:	ec53 2b10 	vmov	r2, r3, d0
 800c24e:	ee10 0a10 	vmov	r0, s0
 800c252:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c256:	e7de      	b.n	800c216 <cos+0x2e>
 800c258:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c25c:	ed9d 0b00 	vldr	d0, [sp]
 800c260:	f000 fc12 	bl	800ca88 <__kernel_cos>
 800c264:	e7f1      	b.n	800c24a <cos+0x62>
 800c266:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c26a:	ed9d 0b00 	vldr	d0, [sp]
 800c26e:	2001      	movs	r0, #1
 800c270:	f001 f812 	bl	800d298 <__kernel_sin>
 800c274:	e7c4      	b.n	800c200 <cos+0x18>
 800c276:	bf00      	nop
	...
 800c280:	3fe921fb 	.word	0x3fe921fb
 800c284:	7fefffff 	.word	0x7fefffff

0800c288 <fabs>:
 800c288:	ec51 0b10 	vmov	r0, r1, d0
 800c28c:	ee10 2a10 	vmov	r2, s0
 800c290:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c294:	ec43 2b10 	vmov	d0, r2, r3
 800c298:	4770      	bx	lr
 800c29a:	0000      	movs	r0, r0
 800c29c:	0000      	movs	r0, r0
	...

0800c2a0 <floor>:
 800c2a0:	ec51 0b10 	vmov	r0, r1, d0
 800c2a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c2a8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800c2ac:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800c2b0:	2e13      	cmp	r6, #19
 800c2b2:	ee10 5a10 	vmov	r5, s0
 800c2b6:	ee10 8a10 	vmov	r8, s0
 800c2ba:	460c      	mov	r4, r1
 800c2bc:	dc32      	bgt.n	800c324 <floor+0x84>
 800c2be:	2e00      	cmp	r6, #0
 800c2c0:	da14      	bge.n	800c2ec <floor+0x4c>
 800c2c2:	a333      	add	r3, pc, #204	; (adr r3, 800c390 <floor+0xf0>)
 800c2c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2c8:	f7f3 ffe0 	bl	800028c <__adddf3>
 800c2cc:	2200      	movs	r2, #0
 800c2ce:	2300      	movs	r3, #0
 800c2d0:	f7f4 fc22 	bl	8000b18 <__aeabi_dcmpgt>
 800c2d4:	b138      	cbz	r0, 800c2e6 <floor+0x46>
 800c2d6:	2c00      	cmp	r4, #0
 800c2d8:	da57      	bge.n	800c38a <floor+0xea>
 800c2da:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800c2de:	431d      	orrs	r5, r3
 800c2e0:	d001      	beq.n	800c2e6 <floor+0x46>
 800c2e2:	4c2d      	ldr	r4, [pc, #180]	; (800c398 <floor+0xf8>)
 800c2e4:	2500      	movs	r5, #0
 800c2e6:	4621      	mov	r1, r4
 800c2e8:	4628      	mov	r0, r5
 800c2ea:	e025      	b.n	800c338 <floor+0x98>
 800c2ec:	4f2b      	ldr	r7, [pc, #172]	; (800c39c <floor+0xfc>)
 800c2ee:	4137      	asrs	r7, r6
 800c2f0:	ea01 0307 	and.w	r3, r1, r7
 800c2f4:	4303      	orrs	r3, r0
 800c2f6:	d01f      	beq.n	800c338 <floor+0x98>
 800c2f8:	a325      	add	r3, pc, #148	; (adr r3, 800c390 <floor+0xf0>)
 800c2fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2fe:	f7f3 ffc5 	bl	800028c <__adddf3>
 800c302:	2200      	movs	r2, #0
 800c304:	2300      	movs	r3, #0
 800c306:	f7f4 fc07 	bl	8000b18 <__aeabi_dcmpgt>
 800c30a:	2800      	cmp	r0, #0
 800c30c:	d0eb      	beq.n	800c2e6 <floor+0x46>
 800c30e:	2c00      	cmp	r4, #0
 800c310:	bfbe      	ittt	lt
 800c312:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800c316:	fa43 f606 	asrlt.w	r6, r3, r6
 800c31a:	19a4      	addlt	r4, r4, r6
 800c31c:	ea24 0407 	bic.w	r4, r4, r7
 800c320:	2500      	movs	r5, #0
 800c322:	e7e0      	b.n	800c2e6 <floor+0x46>
 800c324:	2e33      	cmp	r6, #51	; 0x33
 800c326:	dd0b      	ble.n	800c340 <floor+0xa0>
 800c328:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800c32c:	d104      	bne.n	800c338 <floor+0x98>
 800c32e:	ee10 2a10 	vmov	r2, s0
 800c332:	460b      	mov	r3, r1
 800c334:	f7f3 ffaa 	bl	800028c <__adddf3>
 800c338:	ec41 0b10 	vmov	d0, r0, r1
 800c33c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c340:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800c344:	f04f 33ff 	mov.w	r3, #4294967295
 800c348:	fa23 f707 	lsr.w	r7, r3, r7
 800c34c:	4207      	tst	r7, r0
 800c34e:	d0f3      	beq.n	800c338 <floor+0x98>
 800c350:	a30f      	add	r3, pc, #60	; (adr r3, 800c390 <floor+0xf0>)
 800c352:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c356:	f7f3 ff99 	bl	800028c <__adddf3>
 800c35a:	2200      	movs	r2, #0
 800c35c:	2300      	movs	r3, #0
 800c35e:	f7f4 fbdb 	bl	8000b18 <__aeabi_dcmpgt>
 800c362:	2800      	cmp	r0, #0
 800c364:	d0bf      	beq.n	800c2e6 <floor+0x46>
 800c366:	2c00      	cmp	r4, #0
 800c368:	da02      	bge.n	800c370 <floor+0xd0>
 800c36a:	2e14      	cmp	r6, #20
 800c36c:	d103      	bne.n	800c376 <floor+0xd6>
 800c36e:	3401      	adds	r4, #1
 800c370:	ea25 0507 	bic.w	r5, r5, r7
 800c374:	e7b7      	b.n	800c2e6 <floor+0x46>
 800c376:	2301      	movs	r3, #1
 800c378:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800c37c:	fa03 f606 	lsl.w	r6, r3, r6
 800c380:	4435      	add	r5, r6
 800c382:	4545      	cmp	r5, r8
 800c384:	bf38      	it	cc
 800c386:	18e4      	addcc	r4, r4, r3
 800c388:	e7f2      	b.n	800c370 <floor+0xd0>
 800c38a:	2500      	movs	r5, #0
 800c38c:	462c      	mov	r4, r5
 800c38e:	e7aa      	b.n	800c2e6 <floor+0x46>
 800c390:	8800759c 	.word	0x8800759c
 800c394:	7e37e43c 	.word	0x7e37e43c
 800c398:	bff00000 	.word	0xbff00000
 800c39c:	000fffff 	.word	0x000fffff

0800c3a0 <sin>:
 800c3a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c3a2:	ec53 2b10 	vmov	r2, r3, d0
 800c3a6:	4826      	ldr	r0, [pc, #152]	; (800c440 <sin+0xa0>)
 800c3a8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800c3ac:	4281      	cmp	r1, r0
 800c3ae:	dc07      	bgt.n	800c3c0 <sin+0x20>
 800c3b0:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800c438 <sin+0x98>
 800c3b4:	2000      	movs	r0, #0
 800c3b6:	f000 ff6f 	bl	800d298 <__kernel_sin>
 800c3ba:	ec51 0b10 	vmov	r0, r1, d0
 800c3be:	e007      	b.n	800c3d0 <sin+0x30>
 800c3c0:	4820      	ldr	r0, [pc, #128]	; (800c444 <sin+0xa4>)
 800c3c2:	4281      	cmp	r1, r0
 800c3c4:	dd09      	ble.n	800c3da <sin+0x3a>
 800c3c6:	ee10 0a10 	vmov	r0, s0
 800c3ca:	4619      	mov	r1, r3
 800c3cc:	f7f3 ff5c 	bl	8000288 <__aeabi_dsub>
 800c3d0:	ec41 0b10 	vmov	d0, r0, r1
 800c3d4:	b005      	add	sp, #20
 800c3d6:	f85d fb04 	ldr.w	pc, [sp], #4
 800c3da:	4668      	mov	r0, sp
 800c3dc:	f000 f890 	bl	800c500 <__ieee754_rem_pio2>
 800c3e0:	f000 0003 	and.w	r0, r0, #3
 800c3e4:	2801      	cmp	r0, #1
 800c3e6:	d008      	beq.n	800c3fa <sin+0x5a>
 800c3e8:	2802      	cmp	r0, #2
 800c3ea:	d00d      	beq.n	800c408 <sin+0x68>
 800c3ec:	b9d0      	cbnz	r0, 800c424 <sin+0x84>
 800c3ee:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c3f2:	ed9d 0b00 	vldr	d0, [sp]
 800c3f6:	2001      	movs	r0, #1
 800c3f8:	e7dd      	b.n	800c3b6 <sin+0x16>
 800c3fa:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c3fe:	ed9d 0b00 	vldr	d0, [sp]
 800c402:	f000 fb41 	bl	800ca88 <__kernel_cos>
 800c406:	e7d8      	b.n	800c3ba <sin+0x1a>
 800c408:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c40c:	ed9d 0b00 	vldr	d0, [sp]
 800c410:	2001      	movs	r0, #1
 800c412:	f000 ff41 	bl	800d298 <__kernel_sin>
 800c416:	ec53 2b10 	vmov	r2, r3, d0
 800c41a:	ee10 0a10 	vmov	r0, s0
 800c41e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c422:	e7d5      	b.n	800c3d0 <sin+0x30>
 800c424:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c428:	ed9d 0b00 	vldr	d0, [sp]
 800c42c:	f000 fb2c 	bl	800ca88 <__kernel_cos>
 800c430:	e7f1      	b.n	800c416 <sin+0x76>
 800c432:	bf00      	nop
 800c434:	f3af 8000 	nop.w
	...
 800c440:	3fe921fb 	.word	0x3fe921fb
 800c444:	7fefffff 	.word	0x7fefffff

0800c448 <sqrt>:
 800c448:	b538      	push	{r3, r4, r5, lr}
 800c44a:	ed2d 8b02 	vpush	{d8}
 800c44e:	ec55 4b10 	vmov	r4, r5, d0
 800c452:	f000 fa5f 	bl	800c914 <__ieee754_sqrt>
 800c456:	4b15      	ldr	r3, [pc, #84]	; (800c4ac <sqrt+0x64>)
 800c458:	eeb0 8a40 	vmov.f32	s16, s0
 800c45c:	eef0 8a60 	vmov.f32	s17, s1
 800c460:	f993 3000 	ldrsb.w	r3, [r3]
 800c464:	3301      	adds	r3, #1
 800c466:	d019      	beq.n	800c49c <sqrt+0x54>
 800c468:	4622      	mov	r2, r4
 800c46a:	462b      	mov	r3, r5
 800c46c:	4620      	mov	r0, r4
 800c46e:	4629      	mov	r1, r5
 800c470:	f7f4 fb5c 	bl	8000b2c <__aeabi_dcmpun>
 800c474:	b990      	cbnz	r0, 800c49c <sqrt+0x54>
 800c476:	2200      	movs	r2, #0
 800c478:	2300      	movs	r3, #0
 800c47a:	4620      	mov	r0, r4
 800c47c:	4629      	mov	r1, r5
 800c47e:	f7f4 fb2d 	bl	8000adc <__aeabi_dcmplt>
 800c482:	b158      	cbz	r0, 800c49c <sqrt+0x54>
 800c484:	f7fc ff5c 	bl	8009340 <__errno>
 800c488:	2321      	movs	r3, #33	; 0x21
 800c48a:	6003      	str	r3, [r0, #0]
 800c48c:	2200      	movs	r2, #0
 800c48e:	2300      	movs	r3, #0
 800c490:	4610      	mov	r0, r2
 800c492:	4619      	mov	r1, r3
 800c494:	f7f4 f9da 	bl	800084c <__aeabi_ddiv>
 800c498:	ec41 0b18 	vmov	d8, r0, r1
 800c49c:	eeb0 0a48 	vmov.f32	s0, s16
 800c4a0:	eef0 0a68 	vmov.f32	s1, s17
 800c4a4:	ecbd 8b02 	vpop	{d8}
 800c4a8:	bd38      	pop	{r3, r4, r5, pc}
 800c4aa:	bf00      	nop
 800c4ac:	200001e8 	.word	0x200001e8

0800c4b0 <sqrtf>:
 800c4b0:	b508      	push	{r3, lr}
 800c4b2:	ed2d 8b02 	vpush	{d8}
 800c4b6:	eeb0 8a40 	vmov.f32	s16, s0
 800c4ba:	f000 fadf 	bl	800ca7c <__ieee754_sqrtf>
 800c4be:	4b0d      	ldr	r3, [pc, #52]	; (800c4f4 <sqrtf+0x44>)
 800c4c0:	f993 3000 	ldrsb.w	r3, [r3]
 800c4c4:	3301      	adds	r3, #1
 800c4c6:	d011      	beq.n	800c4ec <sqrtf+0x3c>
 800c4c8:	eeb4 8a48 	vcmp.f32	s16, s16
 800c4cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4d0:	d60c      	bvs.n	800c4ec <sqrtf+0x3c>
 800c4d2:	eddf 8a09 	vldr	s17, [pc, #36]	; 800c4f8 <sqrtf+0x48>
 800c4d6:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800c4da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4de:	d505      	bpl.n	800c4ec <sqrtf+0x3c>
 800c4e0:	f7fc ff2e 	bl	8009340 <__errno>
 800c4e4:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800c4e8:	2321      	movs	r3, #33	; 0x21
 800c4ea:	6003      	str	r3, [r0, #0]
 800c4ec:	ecbd 8b02 	vpop	{d8}
 800c4f0:	bd08      	pop	{r3, pc}
 800c4f2:	bf00      	nop
 800c4f4:	200001e8 	.word	0x200001e8
	...

0800c500 <__ieee754_rem_pio2>:
 800c500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c504:	ed2d 8b02 	vpush	{d8}
 800c508:	ec55 4b10 	vmov	r4, r5, d0
 800c50c:	4bca      	ldr	r3, [pc, #808]	; (800c838 <__ieee754_rem_pio2+0x338>)
 800c50e:	b08b      	sub	sp, #44	; 0x2c
 800c510:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800c514:	4598      	cmp	r8, r3
 800c516:	4682      	mov	sl, r0
 800c518:	9502      	str	r5, [sp, #8]
 800c51a:	dc08      	bgt.n	800c52e <__ieee754_rem_pio2+0x2e>
 800c51c:	2200      	movs	r2, #0
 800c51e:	2300      	movs	r3, #0
 800c520:	ed80 0b00 	vstr	d0, [r0]
 800c524:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800c528:	f04f 0b00 	mov.w	fp, #0
 800c52c:	e028      	b.n	800c580 <__ieee754_rem_pio2+0x80>
 800c52e:	4bc3      	ldr	r3, [pc, #780]	; (800c83c <__ieee754_rem_pio2+0x33c>)
 800c530:	4598      	cmp	r8, r3
 800c532:	dc78      	bgt.n	800c626 <__ieee754_rem_pio2+0x126>
 800c534:	9b02      	ldr	r3, [sp, #8]
 800c536:	4ec2      	ldr	r6, [pc, #776]	; (800c840 <__ieee754_rem_pio2+0x340>)
 800c538:	2b00      	cmp	r3, #0
 800c53a:	ee10 0a10 	vmov	r0, s0
 800c53e:	a3b0      	add	r3, pc, #704	; (adr r3, 800c800 <__ieee754_rem_pio2+0x300>)
 800c540:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c544:	4629      	mov	r1, r5
 800c546:	dd39      	ble.n	800c5bc <__ieee754_rem_pio2+0xbc>
 800c548:	f7f3 fe9e 	bl	8000288 <__aeabi_dsub>
 800c54c:	45b0      	cmp	r8, r6
 800c54e:	4604      	mov	r4, r0
 800c550:	460d      	mov	r5, r1
 800c552:	d01b      	beq.n	800c58c <__ieee754_rem_pio2+0x8c>
 800c554:	a3ac      	add	r3, pc, #688	; (adr r3, 800c808 <__ieee754_rem_pio2+0x308>)
 800c556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c55a:	f7f3 fe95 	bl	8000288 <__aeabi_dsub>
 800c55e:	4602      	mov	r2, r0
 800c560:	460b      	mov	r3, r1
 800c562:	e9ca 2300 	strd	r2, r3, [sl]
 800c566:	4620      	mov	r0, r4
 800c568:	4629      	mov	r1, r5
 800c56a:	f7f3 fe8d 	bl	8000288 <__aeabi_dsub>
 800c56e:	a3a6      	add	r3, pc, #664	; (adr r3, 800c808 <__ieee754_rem_pio2+0x308>)
 800c570:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c574:	f7f3 fe88 	bl	8000288 <__aeabi_dsub>
 800c578:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c57c:	f04f 0b01 	mov.w	fp, #1
 800c580:	4658      	mov	r0, fp
 800c582:	b00b      	add	sp, #44	; 0x2c
 800c584:	ecbd 8b02 	vpop	{d8}
 800c588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c58c:	a3a0      	add	r3, pc, #640	; (adr r3, 800c810 <__ieee754_rem_pio2+0x310>)
 800c58e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c592:	f7f3 fe79 	bl	8000288 <__aeabi_dsub>
 800c596:	a3a0      	add	r3, pc, #640	; (adr r3, 800c818 <__ieee754_rem_pio2+0x318>)
 800c598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c59c:	4604      	mov	r4, r0
 800c59e:	460d      	mov	r5, r1
 800c5a0:	f7f3 fe72 	bl	8000288 <__aeabi_dsub>
 800c5a4:	4602      	mov	r2, r0
 800c5a6:	460b      	mov	r3, r1
 800c5a8:	e9ca 2300 	strd	r2, r3, [sl]
 800c5ac:	4620      	mov	r0, r4
 800c5ae:	4629      	mov	r1, r5
 800c5b0:	f7f3 fe6a 	bl	8000288 <__aeabi_dsub>
 800c5b4:	a398      	add	r3, pc, #608	; (adr r3, 800c818 <__ieee754_rem_pio2+0x318>)
 800c5b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5ba:	e7db      	b.n	800c574 <__ieee754_rem_pio2+0x74>
 800c5bc:	f7f3 fe66 	bl	800028c <__adddf3>
 800c5c0:	45b0      	cmp	r8, r6
 800c5c2:	4604      	mov	r4, r0
 800c5c4:	460d      	mov	r5, r1
 800c5c6:	d016      	beq.n	800c5f6 <__ieee754_rem_pio2+0xf6>
 800c5c8:	a38f      	add	r3, pc, #572	; (adr r3, 800c808 <__ieee754_rem_pio2+0x308>)
 800c5ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5ce:	f7f3 fe5d 	bl	800028c <__adddf3>
 800c5d2:	4602      	mov	r2, r0
 800c5d4:	460b      	mov	r3, r1
 800c5d6:	e9ca 2300 	strd	r2, r3, [sl]
 800c5da:	4620      	mov	r0, r4
 800c5dc:	4629      	mov	r1, r5
 800c5de:	f7f3 fe53 	bl	8000288 <__aeabi_dsub>
 800c5e2:	a389      	add	r3, pc, #548	; (adr r3, 800c808 <__ieee754_rem_pio2+0x308>)
 800c5e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5e8:	f7f3 fe50 	bl	800028c <__adddf3>
 800c5ec:	f04f 3bff 	mov.w	fp, #4294967295
 800c5f0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c5f4:	e7c4      	b.n	800c580 <__ieee754_rem_pio2+0x80>
 800c5f6:	a386      	add	r3, pc, #536	; (adr r3, 800c810 <__ieee754_rem_pio2+0x310>)
 800c5f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5fc:	f7f3 fe46 	bl	800028c <__adddf3>
 800c600:	a385      	add	r3, pc, #532	; (adr r3, 800c818 <__ieee754_rem_pio2+0x318>)
 800c602:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c606:	4604      	mov	r4, r0
 800c608:	460d      	mov	r5, r1
 800c60a:	f7f3 fe3f 	bl	800028c <__adddf3>
 800c60e:	4602      	mov	r2, r0
 800c610:	460b      	mov	r3, r1
 800c612:	e9ca 2300 	strd	r2, r3, [sl]
 800c616:	4620      	mov	r0, r4
 800c618:	4629      	mov	r1, r5
 800c61a:	f7f3 fe35 	bl	8000288 <__aeabi_dsub>
 800c61e:	a37e      	add	r3, pc, #504	; (adr r3, 800c818 <__ieee754_rem_pio2+0x318>)
 800c620:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c624:	e7e0      	b.n	800c5e8 <__ieee754_rem_pio2+0xe8>
 800c626:	4b87      	ldr	r3, [pc, #540]	; (800c844 <__ieee754_rem_pio2+0x344>)
 800c628:	4598      	cmp	r8, r3
 800c62a:	f300 80d9 	bgt.w	800c7e0 <__ieee754_rem_pio2+0x2e0>
 800c62e:	f7ff fe2b 	bl	800c288 <fabs>
 800c632:	ec55 4b10 	vmov	r4, r5, d0
 800c636:	ee10 0a10 	vmov	r0, s0
 800c63a:	a379      	add	r3, pc, #484	; (adr r3, 800c820 <__ieee754_rem_pio2+0x320>)
 800c63c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c640:	4629      	mov	r1, r5
 800c642:	f7f3 ffd9 	bl	80005f8 <__aeabi_dmul>
 800c646:	4b80      	ldr	r3, [pc, #512]	; (800c848 <__ieee754_rem_pio2+0x348>)
 800c648:	2200      	movs	r2, #0
 800c64a:	f7f3 fe1f 	bl	800028c <__adddf3>
 800c64e:	f7f4 fa83 	bl	8000b58 <__aeabi_d2iz>
 800c652:	4683      	mov	fp, r0
 800c654:	f7f3 ff66 	bl	8000524 <__aeabi_i2d>
 800c658:	4602      	mov	r2, r0
 800c65a:	460b      	mov	r3, r1
 800c65c:	ec43 2b18 	vmov	d8, r2, r3
 800c660:	a367      	add	r3, pc, #412	; (adr r3, 800c800 <__ieee754_rem_pio2+0x300>)
 800c662:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c666:	f7f3 ffc7 	bl	80005f8 <__aeabi_dmul>
 800c66a:	4602      	mov	r2, r0
 800c66c:	460b      	mov	r3, r1
 800c66e:	4620      	mov	r0, r4
 800c670:	4629      	mov	r1, r5
 800c672:	f7f3 fe09 	bl	8000288 <__aeabi_dsub>
 800c676:	a364      	add	r3, pc, #400	; (adr r3, 800c808 <__ieee754_rem_pio2+0x308>)
 800c678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c67c:	4606      	mov	r6, r0
 800c67e:	460f      	mov	r7, r1
 800c680:	ec51 0b18 	vmov	r0, r1, d8
 800c684:	f7f3 ffb8 	bl	80005f8 <__aeabi_dmul>
 800c688:	f1bb 0f1f 	cmp.w	fp, #31
 800c68c:	4604      	mov	r4, r0
 800c68e:	460d      	mov	r5, r1
 800c690:	dc0d      	bgt.n	800c6ae <__ieee754_rem_pio2+0x1ae>
 800c692:	4b6e      	ldr	r3, [pc, #440]	; (800c84c <__ieee754_rem_pio2+0x34c>)
 800c694:	f10b 32ff 	add.w	r2, fp, #4294967295
 800c698:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c69c:	4543      	cmp	r3, r8
 800c69e:	d006      	beq.n	800c6ae <__ieee754_rem_pio2+0x1ae>
 800c6a0:	4622      	mov	r2, r4
 800c6a2:	462b      	mov	r3, r5
 800c6a4:	4630      	mov	r0, r6
 800c6a6:	4639      	mov	r1, r7
 800c6a8:	f7f3 fdee 	bl	8000288 <__aeabi_dsub>
 800c6ac:	e00f      	b.n	800c6ce <__ieee754_rem_pio2+0x1ce>
 800c6ae:	462b      	mov	r3, r5
 800c6b0:	4622      	mov	r2, r4
 800c6b2:	4630      	mov	r0, r6
 800c6b4:	4639      	mov	r1, r7
 800c6b6:	f7f3 fde7 	bl	8000288 <__aeabi_dsub>
 800c6ba:	ea4f 5328 	mov.w	r3, r8, asr #20
 800c6be:	9303      	str	r3, [sp, #12]
 800c6c0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c6c4:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800c6c8:	f1b8 0f10 	cmp.w	r8, #16
 800c6cc:	dc02      	bgt.n	800c6d4 <__ieee754_rem_pio2+0x1d4>
 800c6ce:	e9ca 0100 	strd	r0, r1, [sl]
 800c6d2:	e039      	b.n	800c748 <__ieee754_rem_pio2+0x248>
 800c6d4:	a34e      	add	r3, pc, #312	; (adr r3, 800c810 <__ieee754_rem_pio2+0x310>)
 800c6d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6da:	ec51 0b18 	vmov	r0, r1, d8
 800c6de:	f7f3 ff8b 	bl	80005f8 <__aeabi_dmul>
 800c6e2:	4604      	mov	r4, r0
 800c6e4:	460d      	mov	r5, r1
 800c6e6:	4602      	mov	r2, r0
 800c6e8:	460b      	mov	r3, r1
 800c6ea:	4630      	mov	r0, r6
 800c6ec:	4639      	mov	r1, r7
 800c6ee:	f7f3 fdcb 	bl	8000288 <__aeabi_dsub>
 800c6f2:	4602      	mov	r2, r0
 800c6f4:	460b      	mov	r3, r1
 800c6f6:	4680      	mov	r8, r0
 800c6f8:	4689      	mov	r9, r1
 800c6fa:	4630      	mov	r0, r6
 800c6fc:	4639      	mov	r1, r7
 800c6fe:	f7f3 fdc3 	bl	8000288 <__aeabi_dsub>
 800c702:	4622      	mov	r2, r4
 800c704:	462b      	mov	r3, r5
 800c706:	f7f3 fdbf 	bl	8000288 <__aeabi_dsub>
 800c70a:	a343      	add	r3, pc, #268	; (adr r3, 800c818 <__ieee754_rem_pio2+0x318>)
 800c70c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c710:	4604      	mov	r4, r0
 800c712:	460d      	mov	r5, r1
 800c714:	ec51 0b18 	vmov	r0, r1, d8
 800c718:	f7f3 ff6e 	bl	80005f8 <__aeabi_dmul>
 800c71c:	4622      	mov	r2, r4
 800c71e:	462b      	mov	r3, r5
 800c720:	f7f3 fdb2 	bl	8000288 <__aeabi_dsub>
 800c724:	4602      	mov	r2, r0
 800c726:	460b      	mov	r3, r1
 800c728:	4604      	mov	r4, r0
 800c72a:	460d      	mov	r5, r1
 800c72c:	4640      	mov	r0, r8
 800c72e:	4649      	mov	r1, r9
 800c730:	f7f3 fdaa 	bl	8000288 <__aeabi_dsub>
 800c734:	9a03      	ldr	r2, [sp, #12]
 800c736:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c73a:	1ad3      	subs	r3, r2, r3
 800c73c:	2b31      	cmp	r3, #49	; 0x31
 800c73e:	dc24      	bgt.n	800c78a <__ieee754_rem_pio2+0x28a>
 800c740:	e9ca 0100 	strd	r0, r1, [sl]
 800c744:	4646      	mov	r6, r8
 800c746:	464f      	mov	r7, r9
 800c748:	e9da 8900 	ldrd	r8, r9, [sl]
 800c74c:	4630      	mov	r0, r6
 800c74e:	4642      	mov	r2, r8
 800c750:	464b      	mov	r3, r9
 800c752:	4639      	mov	r1, r7
 800c754:	f7f3 fd98 	bl	8000288 <__aeabi_dsub>
 800c758:	462b      	mov	r3, r5
 800c75a:	4622      	mov	r2, r4
 800c75c:	f7f3 fd94 	bl	8000288 <__aeabi_dsub>
 800c760:	9b02      	ldr	r3, [sp, #8]
 800c762:	2b00      	cmp	r3, #0
 800c764:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c768:	f6bf af0a 	bge.w	800c580 <__ieee754_rem_pio2+0x80>
 800c76c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c770:	f8ca 3004 	str.w	r3, [sl, #4]
 800c774:	f8ca 8000 	str.w	r8, [sl]
 800c778:	f8ca 0008 	str.w	r0, [sl, #8]
 800c77c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c780:	f8ca 300c 	str.w	r3, [sl, #12]
 800c784:	f1cb 0b00 	rsb	fp, fp, #0
 800c788:	e6fa      	b.n	800c580 <__ieee754_rem_pio2+0x80>
 800c78a:	a327      	add	r3, pc, #156	; (adr r3, 800c828 <__ieee754_rem_pio2+0x328>)
 800c78c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c790:	ec51 0b18 	vmov	r0, r1, d8
 800c794:	f7f3 ff30 	bl	80005f8 <__aeabi_dmul>
 800c798:	4604      	mov	r4, r0
 800c79a:	460d      	mov	r5, r1
 800c79c:	4602      	mov	r2, r0
 800c79e:	460b      	mov	r3, r1
 800c7a0:	4640      	mov	r0, r8
 800c7a2:	4649      	mov	r1, r9
 800c7a4:	f7f3 fd70 	bl	8000288 <__aeabi_dsub>
 800c7a8:	4602      	mov	r2, r0
 800c7aa:	460b      	mov	r3, r1
 800c7ac:	4606      	mov	r6, r0
 800c7ae:	460f      	mov	r7, r1
 800c7b0:	4640      	mov	r0, r8
 800c7b2:	4649      	mov	r1, r9
 800c7b4:	f7f3 fd68 	bl	8000288 <__aeabi_dsub>
 800c7b8:	4622      	mov	r2, r4
 800c7ba:	462b      	mov	r3, r5
 800c7bc:	f7f3 fd64 	bl	8000288 <__aeabi_dsub>
 800c7c0:	a31b      	add	r3, pc, #108	; (adr r3, 800c830 <__ieee754_rem_pio2+0x330>)
 800c7c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7c6:	4604      	mov	r4, r0
 800c7c8:	460d      	mov	r5, r1
 800c7ca:	ec51 0b18 	vmov	r0, r1, d8
 800c7ce:	f7f3 ff13 	bl	80005f8 <__aeabi_dmul>
 800c7d2:	4622      	mov	r2, r4
 800c7d4:	462b      	mov	r3, r5
 800c7d6:	f7f3 fd57 	bl	8000288 <__aeabi_dsub>
 800c7da:	4604      	mov	r4, r0
 800c7dc:	460d      	mov	r5, r1
 800c7de:	e75f      	b.n	800c6a0 <__ieee754_rem_pio2+0x1a0>
 800c7e0:	4b1b      	ldr	r3, [pc, #108]	; (800c850 <__ieee754_rem_pio2+0x350>)
 800c7e2:	4598      	cmp	r8, r3
 800c7e4:	dd36      	ble.n	800c854 <__ieee754_rem_pio2+0x354>
 800c7e6:	ee10 2a10 	vmov	r2, s0
 800c7ea:	462b      	mov	r3, r5
 800c7ec:	4620      	mov	r0, r4
 800c7ee:	4629      	mov	r1, r5
 800c7f0:	f7f3 fd4a 	bl	8000288 <__aeabi_dsub>
 800c7f4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c7f8:	e9ca 0100 	strd	r0, r1, [sl]
 800c7fc:	e694      	b.n	800c528 <__ieee754_rem_pio2+0x28>
 800c7fe:	bf00      	nop
 800c800:	54400000 	.word	0x54400000
 800c804:	3ff921fb 	.word	0x3ff921fb
 800c808:	1a626331 	.word	0x1a626331
 800c80c:	3dd0b461 	.word	0x3dd0b461
 800c810:	1a600000 	.word	0x1a600000
 800c814:	3dd0b461 	.word	0x3dd0b461
 800c818:	2e037073 	.word	0x2e037073
 800c81c:	3ba3198a 	.word	0x3ba3198a
 800c820:	6dc9c883 	.word	0x6dc9c883
 800c824:	3fe45f30 	.word	0x3fe45f30
 800c828:	2e000000 	.word	0x2e000000
 800c82c:	3ba3198a 	.word	0x3ba3198a
 800c830:	252049c1 	.word	0x252049c1
 800c834:	397b839a 	.word	0x397b839a
 800c838:	3fe921fb 	.word	0x3fe921fb
 800c83c:	4002d97b 	.word	0x4002d97b
 800c840:	3ff921fb 	.word	0x3ff921fb
 800c844:	413921fb 	.word	0x413921fb
 800c848:	3fe00000 	.word	0x3fe00000
 800c84c:	0800e204 	.word	0x0800e204
 800c850:	7fefffff 	.word	0x7fefffff
 800c854:	ea4f 5428 	mov.w	r4, r8, asr #20
 800c858:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800c85c:	ee10 0a10 	vmov	r0, s0
 800c860:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800c864:	ee10 6a10 	vmov	r6, s0
 800c868:	460f      	mov	r7, r1
 800c86a:	f7f4 f975 	bl	8000b58 <__aeabi_d2iz>
 800c86e:	f7f3 fe59 	bl	8000524 <__aeabi_i2d>
 800c872:	4602      	mov	r2, r0
 800c874:	460b      	mov	r3, r1
 800c876:	4630      	mov	r0, r6
 800c878:	4639      	mov	r1, r7
 800c87a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c87e:	f7f3 fd03 	bl	8000288 <__aeabi_dsub>
 800c882:	4b22      	ldr	r3, [pc, #136]	; (800c90c <__ieee754_rem_pio2+0x40c>)
 800c884:	2200      	movs	r2, #0
 800c886:	f7f3 feb7 	bl	80005f8 <__aeabi_dmul>
 800c88a:	460f      	mov	r7, r1
 800c88c:	4606      	mov	r6, r0
 800c88e:	f7f4 f963 	bl	8000b58 <__aeabi_d2iz>
 800c892:	f7f3 fe47 	bl	8000524 <__aeabi_i2d>
 800c896:	4602      	mov	r2, r0
 800c898:	460b      	mov	r3, r1
 800c89a:	4630      	mov	r0, r6
 800c89c:	4639      	mov	r1, r7
 800c89e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c8a2:	f7f3 fcf1 	bl	8000288 <__aeabi_dsub>
 800c8a6:	4b19      	ldr	r3, [pc, #100]	; (800c90c <__ieee754_rem_pio2+0x40c>)
 800c8a8:	2200      	movs	r2, #0
 800c8aa:	f7f3 fea5 	bl	80005f8 <__aeabi_dmul>
 800c8ae:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c8b2:	ad04      	add	r5, sp, #16
 800c8b4:	f04f 0803 	mov.w	r8, #3
 800c8b8:	46a9      	mov	r9, r5
 800c8ba:	2600      	movs	r6, #0
 800c8bc:	2700      	movs	r7, #0
 800c8be:	4632      	mov	r2, r6
 800c8c0:	463b      	mov	r3, r7
 800c8c2:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800c8c6:	46c3      	mov	fp, r8
 800c8c8:	3d08      	subs	r5, #8
 800c8ca:	f108 38ff 	add.w	r8, r8, #4294967295
 800c8ce:	f7f4 f8fb 	bl	8000ac8 <__aeabi_dcmpeq>
 800c8d2:	2800      	cmp	r0, #0
 800c8d4:	d1f3      	bne.n	800c8be <__ieee754_rem_pio2+0x3be>
 800c8d6:	4b0e      	ldr	r3, [pc, #56]	; (800c910 <__ieee754_rem_pio2+0x410>)
 800c8d8:	9301      	str	r3, [sp, #4]
 800c8da:	2302      	movs	r3, #2
 800c8dc:	9300      	str	r3, [sp, #0]
 800c8de:	4622      	mov	r2, r4
 800c8e0:	465b      	mov	r3, fp
 800c8e2:	4651      	mov	r1, sl
 800c8e4:	4648      	mov	r0, r9
 800c8e6:	f000 f997 	bl	800cc18 <__kernel_rem_pio2>
 800c8ea:	9b02      	ldr	r3, [sp, #8]
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	4683      	mov	fp, r0
 800c8f0:	f6bf ae46 	bge.w	800c580 <__ieee754_rem_pio2+0x80>
 800c8f4:	f8da 3004 	ldr.w	r3, [sl, #4]
 800c8f8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c8fc:	f8ca 3004 	str.w	r3, [sl, #4]
 800c900:	f8da 300c 	ldr.w	r3, [sl, #12]
 800c904:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c908:	e73a      	b.n	800c780 <__ieee754_rem_pio2+0x280>
 800c90a:	bf00      	nop
 800c90c:	41700000 	.word	0x41700000
 800c910:	0800e284 	.word	0x0800e284

0800c914 <__ieee754_sqrt>:
 800c914:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c918:	ec55 4b10 	vmov	r4, r5, d0
 800c91c:	4e56      	ldr	r6, [pc, #344]	; (800ca78 <__ieee754_sqrt+0x164>)
 800c91e:	43ae      	bics	r6, r5
 800c920:	ee10 0a10 	vmov	r0, s0
 800c924:	ee10 3a10 	vmov	r3, s0
 800c928:	4629      	mov	r1, r5
 800c92a:	462a      	mov	r2, r5
 800c92c:	d110      	bne.n	800c950 <__ieee754_sqrt+0x3c>
 800c92e:	ee10 2a10 	vmov	r2, s0
 800c932:	462b      	mov	r3, r5
 800c934:	f7f3 fe60 	bl	80005f8 <__aeabi_dmul>
 800c938:	4602      	mov	r2, r0
 800c93a:	460b      	mov	r3, r1
 800c93c:	4620      	mov	r0, r4
 800c93e:	4629      	mov	r1, r5
 800c940:	f7f3 fca4 	bl	800028c <__adddf3>
 800c944:	4604      	mov	r4, r0
 800c946:	460d      	mov	r5, r1
 800c948:	ec45 4b10 	vmov	d0, r4, r5
 800c94c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c950:	2d00      	cmp	r5, #0
 800c952:	dc10      	bgt.n	800c976 <__ieee754_sqrt+0x62>
 800c954:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c958:	4330      	orrs	r0, r6
 800c95a:	d0f5      	beq.n	800c948 <__ieee754_sqrt+0x34>
 800c95c:	b15d      	cbz	r5, 800c976 <__ieee754_sqrt+0x62>
 800c95e:	ee10 2a10 	vmov	r2, s0
 800c962:	462b      	mov	r3, r5
 800c964:	ee10 0a10 	vmov	r0, s0
 800c968:	f7f3 fc8e 	bl	8000288 <__aeabi_dsub>
 800c96c:	4602      	mov	r2, r0
 800c96e:	460b      	mov	r3, r1
 800c970:	f7f3 ff6c 	bl	800084c <__aeabi_ddiv>
 800c974:	e7e6      	b.n	800c944 <__ieee754_sqrt+0x30>
 800c976:	1509      	asrs	r1, r1, #20
 800c978:	d076      	beq.n	800ca68 <__ieee754_sqrt+0x154>
 800c97a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800c97e:	07ce      	lsls	r6, r1, #31
 800c980:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800c984:	bf5e      	ittt	pl
 800c986:	0fda      	lsrpl	r2, r3, #31
 800c988:	005b      	lslpl	r3, r3, #1
 800c98a:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800c98e:	0fda      	lsrs	r2, r3, #31
 800c990:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800c994:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800c998:	2000      	movs	r0, #0
 800c99a:	106d      	asrs	r5, r5, #1
 800c99c:	005b      	lsls	r3, r3, #1
 800c99e:	f04f 0e16 	mov.w	lr, #22
 800c9a2:	4684      	mov	ip, r0
 800c9a4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c9a8:	eb0c 0401 	add.w	r4, ip, r1
 800c9ac:	4294      	cmp	r4, r2
 800c9ae:	bfde      	ittt	le
 800c9b0:	1b12      	suble	r2, r2, r4
 800c9b2:	eb04 0c01 	addle.w	ip, r4, r1
 800c9b6:	1840      	addle	r0, r0, r1
 800c9b8:	0052      	lsls	r2, r2, #1
 800c9ba:	f1be 0e01 	subs.w	lr, lr, #1
 800c9be:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800c9c2:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800c9c6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c9ca:	d1ed      	bne.n	800c9a8 <__ieee754_sqrt+0x94>
 800c9cc:	4671      	mov	r1, lr
 800c9ce:	2720      	movs	r7, #32
 800c9d0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800c9d4:	4562      	cmp	r2, ip
 800c9d6:	eb04 060e 	add.w	r6, r4, lr
 800c9da:	dc02      	bgt.n	800c9e2 <__ieee754_sqrt+0xce>
 800c9dc:	d113      	bne.n	800ca06 <__ieee754_sqrt+0xf2>
 800c9de:	429e      	cmp	r6, r3
 800c9e0:	d811      	bhi.n	800ca06 <__ieee754_sqrt+0xf2>
 800c9e2:	2e00      	cmp	r6, #0
 800c9e4:	eb06 0e04 	add.w	lr, r6, r4
 800c9e8:	da43      	bge.n	800ca72 <__ieee754_sqrt+0x15e>
 800c9ea:	f1be 0f00 	cmp.w	lr, #0
 800c9ee:	db40      	blt.n	800ca72 <__ieee754_sqrt+0x15e>
 800c9f0:	f10c 0801 	add.w	r8, ip, #1
 800c9f4:	eba2 020c 	sub.w	r2, r2, ip
 800c9f8:	429e      	cmp	r6, r3
 800c9fa:	bf88      	it	hi
 800c9fc:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800ca00:	1b9b      	subs	r3, r3, r6
 800ca02:	4421      	add	r1, r4
 800ca04:	46c4      	mov	ip, r8
 800ca06:	0052      	lsls	r2, r2, #1
 800ca08:	3f01      	subs	r7, #1
 800ca0a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800ca0e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800ca12:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ca16:	d1dd      	bne.n	800c9d4 <__ieee754_sqrt+0xc0>
 800ca18:	4313      	orrs	r3, r2
 800ca1a:	d006      	beq.n	800ca2a <__ieee754_sqrt+0x116>
 800ca1c:	1c4c      	adds	r4, r1, #1
 800ca1e:	bf13      	iteet	ne
 800ca20:	3101      	addne	r1, #1
 800ca22:	3001      	addeq	r0, #1
 800ca24:	4639      	moveq	r1, r7
 800ca26:	f021 0101 	bicne.w	r1, r1, #1
 800ca2a:	1043      	asrs	r3, r0, #1
 800ca2c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800ca30:	0849      	lsrs	r1, r1, #1
 800ca32:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800ca36:	07c2      	lsls	r2, r0, #31
 800ca38:	bf48      	it	mi
 800ca3a:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800ca3e:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800ca42:	460c      	mov	r4, r1
 800ca44:	463d      	mov	r5, r7
 800ca46:	e77f      	b.n	800c948 <__ieee754_sqrt+0x34>
 800ca48:	0ada      	lsrs	r2, r3, #11
 800ca4a:	3815      	subs	r0, #21
 800ca4c:	055b      	lsls	r3, r3, #21
 800ca4e:	2a00      	cmp	r2, #0
 800ca50:	d0fa      	beq.n	800ca48 <__ieee754_sqrt+0x134>
 800ca52:	02d7      	lsls	r7, r2, #11
 800ca54:	d50a      	bpl.n	800ca6c <__ieee754_sqrt+0x158>
 800ca56:	f1c1 0420 	rsb	r4, r1, #32
 800ca5a:	fa23 f404 	lsr.w	r4, r3, r4
 800ca5e:	1e4d      	subs	r5, r1, #1
 800ca60:	408b      	lsls	r3, r1
 800ca62:	4322      	orrs	r2, r4
 800ca64:	1b41      	subs	r1, r0, r5
 800ca66:	e788      	b.n	800c97a <__ieee754_sqrt+0x66>
 800ca68:	4608      	mov	r0, r1
 800ca6a:	e7f0      	b.n	800ca4e <__ieee754_sqrt+0x13a>
 800ca6c:	0052      	lsls	r2, r2, #1
 800ca6e:	3101      	adds	r1, #1
 800ca70:	e7ef      	b.n	800ca52 <__ieee754_sqrt+0x13e>
 800ca72:	46e0      	mov	r8, ip
 800ca74:	e7be      	b.n	800c9f4 <__ieee754_sqrt+0xe0>
 800ca76:	bf00      	nop
 800ca78:	7ff00000 	.word	0x7ff00000

0800ca7c <__ieee754_sqrtf>:
 800ca7c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800ca80:	4770      	bx	lr
 800ca82:	0000      	movs	r0, r0
 800ca84:	0000      	movs	r0, r0
	...

0800ca88 <__kernel_cos>:
 800ca88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca8c:	ec57 6b10 	vmov	r6, r7, d0
 800ca90:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800ca94:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800ca98:	ed8d 1b00 	vstr	d1, [sp]
 800ca9c:	da07      	bge.n	800caae <__kernel_cos+0x26>
 800ca9e:	ee10 0a10 	vmov	r0, s0
 800caa2:	4639      	mov	r1, r7
 800caa4:	f7f4 f858 	bl	8000b58 <__aeabi_d2iz>
 800caa8:	2800      	cmp	r0, #0
 800caaa:	f000 8088 	beq.w	800cbbe <__kernel_cos+0x136>
 800caae:	4632      	mov	r2, r6
 800cab0:	463b      	mov	r3, r7
 800cab2:	4630      	mov	r0, r6
 800cab4:	4639      	mov	r1, r7
 800cab6:	f7f3 fd9f 	bl	80005f8 <__aeabi_dmul>
 800caba:	4b51      	ldr	r3, [pc, #324]	; (800cc00 <__kernel_cos+0x178>)
 800cabc:	2200      	movs	r2, #0
 800cabe:	4604      	mov	r4, r0
 800cac0:	460d      	mov	r5, r1
 800cac2:	f7f3 fd99 	bl	80005f8 <__aeabi_dmul>
 800cac6:	a340      	add	r3, pc, #256	; (adr r3, 800cbc8 <__kernel_cos+0x140>)
 800cac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cacc:	4682      	mov	sl, r0
 800cace:	468b      	mov	fp, r1
 800cad0:	4620      	mov	r0, r4
 800cad2:	4629      	mov	r1, r5
 800cad4:	f7f3 fd90 	bl	80005f8 <__aeabi_dmul>
 800cad8:	a33d      	add	r3, pc, #244	; (adr r3, 800cbd0 <__kernel_cos+0x148>)
 800cada:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cade:	f7f3 fbd5 	bl	800028c <__adddf3>
 800cae2:	4622      	mov	r2, r4
 800cae4:	462b      	mov	r3, r5
 800cae6:	f7f3 fd87 	bl	80005f8 <__aeabi_dmul>
 800caea:	a33b      	add	r3, pc, #236	; (adr r3, 800cbd8 <__kernel_cos+0x150>)
 800caec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caf0:	f7f3 fbca 	bl	8000288 <__aeabi_dsub>
 800caf4:	4622      	mov	r2, r4
 800caf6:	462b      	mov	r3, r5
 800caf8:	f7f3 fd7e 	bl	80005f8 <__aeabi_dmul>
 800cafc:	a338      	add	r3, pc, #224	; (adr r3, 800cbe0 <__kernel_cos+0x158>)
 800cafe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb02:	f7f3 fbc3 	bl	800028c <__adddf3>
 800cb06:	4622      	mov	r2, r4
 800cb08:	462b      	mov	r3, r5
 800cb0a:	f7f3 fd75 	bl	80005f8 <__aeabi_dmul>
 800cb0e:	a336      	add	r3, pc, #216	; (adr r3, 800cbe8 <__kernel_cos+0x160>)
 800cb10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb14:	f7f3 fbb8 	bl	8000288 <__aeabi_dsub>
 800cb18:	4622      	mov	r2, r4
 800cb1a:	462b      	mov	r3, r5
 800cb1c:	f7f3 fd6c 	bl	80005f8 <__aeabi_dmul>
 800cb20:	a333      	add	r3, pc, #204	; (adr r3, 800cbf0 <__kernel_cos+0x168>)
 800cb22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb26:	f7f3 fbb1 	bl	800028c <__adddf3>
 800cb2a:	4622      	mov	r2, r4
 800cb2c:	462b      	mov	r3, r5
 800cb2e:	f7f3 fd63 	bl	80005f8 <__aeabi_dmul>
 800cb32:	4622      	mov	r2, r4
 800cb34:	462b      	mov	r3, r5
 800cb36:	f7f3 fd5f 	bl	80005f8 <__aeabi_dmul>
 800cb3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb3e:	4604      	mov	r4, r0
 800cb40:	460d      	mov	r5, r1
 800cb42:	4630      	mov	r0, r6
 800cb44:	4639      	mov	r1, r7
 800cb46:	f7f3 fd57 	bl	80005f8 <__aeabi_dmul>
 800cb4a:	460b      	mov	r3, r1
 800cb4c:	4602      	mov	r2, r0
 800cb4e:	4629      	mov	r1, r5
 800cb50:	4620      	mov	r0, r4
 800cb52:	f7f3 fb99 	bl	8000288 <__aeabi_dsub>
 800cb56:	4b2b      	ldr	r3, [pc, #172]	; (800cc04 <__kernel_cos+0x17c>)
 800cb58:	4598      	cmp	r8, r3
 800cb5a:	4606      	mov	r6, r0
 800cb5c:	460f      	mov	r7, r1
 800cb5e:	dc10      	bgt.n	800cb82 <__kernel_cos+0xfa>
 800cb60:	4602      	mov	r2, r0
 800cb62:	460b      	mov	r3, r1
 800cb64:	4650      	mov	r0, sl
 800cb66:	4659      	mov	r1, fp
 800cb68:	f7f3 fb8e 	bl	8000288 <__aeabi_dsub>
 800cb6c:	460b      	mov	r3, r1
 800cb6e:	4926      	ldr	r1, [pc, #152]	; (800cc08 <__kernel_cos+0x180>)
 800cb70:	4602      	mov	r2, r0
 800cb72:	2000      	movs	r0, #0
 800cb74:	f7f3 fb88 	bl	8000288 <__aeabi_dsub>
 800cb78:	ec41 0b10 	vmov	d0, r0, r1
 800cb7c:	b003      	add	sp, #12
 800cb7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb82:	4b22      	ldr	r3, [pc, #136]	; (800cc0c <__kernel_cos+0x184>)
 800cb84:	4920      	ldr	r1, [pc, #128]	; (800cc08 <__kernel_cos+0x180>)
 800cb86:	4598      	cmp	r8, r3
 800cb88:	bfcc      	ite	gt
 800cb8a:	4d21      	ldrgt	r5, [pc, #132]	; (800cc10 <__kernel_cos+0x188>)
 800cb8c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800cb90:	2400      	movs	r4, #0
 800cb92:	4622      	mov	r2, r4
 800cb94:	462b      	mov	r3, r5
 800cb96:	2000      	movs	r0, #0
 800cb98:	f7f3 fb76 	bl	8000288 <__aeabi_dsub>
 800cb9c:	4622      	mov	r2, r4
 800cb9e:	4680      	mov	r8, r0
 800cba0:	4689      	mov	r9, r1
 800cba2:	462b      	mov	r3, r5
 800cba4:	4650      	mov	r0, sl
 800cba6:	4659      	mov	r1, fp
 800cba8:	f7f3 fb6e 	bl	8000288 <__aeabi_dsub>
 800cbac:	4632      	mov	r2, r6
 800cbae:	463b      	mov	r3, r7
 800cbb0:	f7f3 fb6a 	bl	8000288 <__aeabi_dsub>
 800cbb4:	4602      	mov	r2, r0
 800cbb6:	460b      	mov	r3, r1
 800cbb8:	4640      	mov	r0, r8
 800cbba:	4649      	mov	r1, r9
 800cbbc:	e7da      	b.n	800cb74 <__kernel_cos+0xec>
 800cbbe:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800cbf8 <__kernel_cos+0x170>
 800cbc2:	e7db      	b.n	800cb7c <__kernel_cos+0xf4>
 800cbc4:	f3af 8000 	nop.w
 800cbc8:	be8838d4 	.word	0xbe8838d4
 800cbcc:	bda8fae9 	.word	0xbda8fae9
 800cbd0:	bdb4b1c4 	.word	0xbdb4b1c4
 800cbd4:	3e21ee9e 	.word	0x3e21ee9e
 800cbd8:	809c52ad 	.word	0x809c52ad
 800cbdc:	3e927e4f 	.word	0x3e927e4f
 800cbe0:	19cb1590 	.word	0x19cb1590
 800cbe4:	3efa01a0 	.word	0x3efa01a0
 800cbe8:	16c15177 	.word	0x16c15177
 800cbec:	3f56c16c 	.word	0x3f56c16c
 800cbf0:	5555554c 	.word	0x5555554c
 800cbf4:	3fa55555 	.word	0x3fa55555
 800cbf8:	00000000 	.word	0x00000000
 800cbfc:	3ff00000 	.word	0x3ff00000
 800cc00:	3fe00000 	.word	0x3fe00000
 800cc04:	3fd33332 	.word	0x3fd33332
 800cc08:	3ff00000 	.word	0x3ff00000
 800cc0c:	3fe90000 	.word	0x3fe90000
 800cc10:	3fd20000 	.word	0x3fd20000
 800cc14:	00000000 	.word	0x00000000

0800cc18 <__kernel_rem_pio2>:
 800cc18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc1c:	ed2d 8b02 	vpush	{d8}
 800cc20:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800cc24:	f112 0f14 	cmn.w	r2, #20
 800cc28:	9308      	str	r3, [sp, #32]
 800cc2a:	9101      	str	r1, [sp, #4]
 800cc2c:	4bc6      	ldr	r3, [pc, #792]	; (800cf48 <__kernel_rem_pio2+0x330>)
 800cc2e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800cc30:	9009      	str	r0, [sp, #36]	; 0x24
 800cc32:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800cc36:	9304      	str	r3, [sp, #16]
 800cc38:	9b08      	ldr	r3, [sp, #32]
 800cc3a:	f103 33ff 	add.w	r3, r3, #4294967295
 800cc3e:	bfa8      	it	ge
 800cc40:	1ed4      	subge	r4, r2, #3
 800cc42:	9306      	str	r3, [sp, #24]
 800cc44:	bfb2      	itee	lt
 800cc46:	2400      	movlt	r4, #0
 800cc48:	2318      	movge	r3, #24
 800cc4a:	fb94 f4f3 	sdivge	r4, r4, r3
 800cc4e:	f06f 0317 	mvn.w	r3, #23
 800cc52:	fb04 3303 	mla	r3, r4, r3, r3
 800cc56:	eb03 0a02 	add.w	sl, r3, r2
 800cc5a:	9b04      	ldr	r3, [sp, #16]
 800cc5c:	9a06      	ldr	r2, [sp, #24]
 800cc5e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800cf38 <__kernel_rem_pio2+0x320>
 800cc62:	eb03 0802 	add.w	r8, r3, r2
 800cc66:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800cc68:	1aa7      	subs	r7, r4, r2
 800cc6a:	ae20      	add	r6, sp, #128	; 0x80
 800cc6c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800cc70:	2500      	movs	r5, #0
 800cc72:	4545      	cmp	r5, r8
 800cc74:	dd18      	ble.n	800cca8 <__kernel_rem_pio2+0x90>
 800cc76:	9b08      	ldr	r3, [sp, #32]
 800cc78:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800cc7c:	aa20      	add	r2, sp, #128	; 0x80
 800cc7e:	ed9f 8bae 	vldr	d8, [pc, #696]	; 800cf38 <__kernel_rem_pio2+0x320>
 800cc82:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800cc86:	f1c3 0301 	rsb	r3, r3, #1
 800cc8a:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800cc8e:	9307      	str	r3, [sp, #28]
 800cc90:	9b07      	ldr	r3, [sp, #28]
 800cc92:	9a04      	ldr	r2, [sp, #16]
 800cc94:	4443      	add	r3, r8
 800cc96:	429a      	cmp	r2, r3
 800cc98:	db2f      	blt.n	800ccfa <__kernel_rem_pio2+0xe2>
 800cc9a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800cc9e:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800cca2:	462f      	mov	r7, r5
 800cca4:	2600      	movs	r6, #0
 800cca6:	e01b      	b.n	800cce0 <__kernel_rem_pio2+0xc8>
 800cca8:	42ef      	cmn	r7, r5
 800ccaa:	d407      	bmi.n	800ccbc <__kernel_rem_pio2+0xa4>
 800ccac:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800ccb0:	f7f3 fc38 	bl	8000524 <__aeabi_i2d>
 800ccb4:	e8e6 0102 	strd	r0, r1, [r6], #8
 800ccb8:	3501      	adds	r5, #1
 800ccba:	e7da      	b.n	800cc72 <__kernel_rem_pio2+0x5a>
 800ccbc:	ec51 0b18 	vmov	r0, r1, d8
 800ccc0:	e7f8      	b.n	800ccb4 <__kernel_rem_pio2+0x9c>
 800ccc2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ccc6:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800ccca:	f7f3 fc95 	bl	80005f8 <__aeabi_dmul>
 800ccce:	4602      	mov	r2, r0
 800ccd0:	460b      	mov	r3, r1
 800ccd2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ccd6:	f7f3 fad9 	bl	800028c <__adddf3>
 800ccda:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ccde:	3601      	adds	r6, #1
 800cce0:	9b06      	ldr	r3, [sp, #24]
 800cce2:	429e      	cmp	r6, r3
 800cce4:	f1a7 0708 	sub.w	r7, r7, #8
 800cce8:	ddeb      	ble.n	800ccc2 <__kernel_rem_pio2+0xaa>
 800ccea:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ccee:	3508      	adds	r5, #8
 800ccf0:	ecab 7b02 	vstmia	fp!, {d7}
 800ccf4:	f108 0801 	add.w	r8, r8, #1
 800ccf8:	e7ca      	b.n	800cc90 <__kernel_rem_pio2+0x78>
 800ccfa:	9b04      	ldr	r3, [sp, #16]
 800ccfc:	aa0c      	add	r2, sp, #48	; 0x30
 800ccfe:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cd02:	930b      	str	r3, [sp, #44]	; 0x2c
 800cd04:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800cd06:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800cd0a:	9c04      	ldr	r4, [sp, #16]
 800cd0c:	930a      	str	r3, [sp, #40]	; 0x28
 800cd0e:	ab98      	add	r3, sp, #608	; 0x260
 800cd10:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cd14:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800cd18:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 800cd1c:	f8cd b008 	str.w	fp, [sp, #8]
 800cd20:	4625      	mov	r5, r4
 800cd22:	2d00      	cmp	r5, #0
 800cd24:	dc78      	bgt.n	800ce18 <__kernel_rem_pio2+0x200>
 800cd26:	ec47 6b10 	vmov	d0, r6, r7
 800cd2a:	4650      	mov	r0, sl
 800cd2c:	f000 fb74 	bl	800d418 <scalbn>
 800cd30:	ec57 6b10 	vmov	r6, r7, d0
 800cd34:	2200      	movs	r2, #0
 800cd36:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800cd3a:	ee10 0a10 	vmov	r0, s0
 800cd3e:	4639      	mov	r1, r7
 800cd40:	f7f3 fc5a 	bl	80005f8 <__aeabi_dmul>
 800cd44:	ec41 0b10 	vmov	d0, r0, r1
 800cd48:	f7ff faaa 	bl	800c2a0 <floor>
 800cd4c:	4b7f      	ldr	r3, [pc, #508]	; (800cf4c <__kernel_rem_pio2+0x334>)
 800cd4e:	ec51 0b10 	vmov	r0, r1, d0
 800cd52:	2200      	movs	r2, #0
 800cd54:	f7f3 fc50 	bl	80005f8 <__aeabi_dmul>
 800cd58:	4602      	mov	r2, r0
 800cd5a:	460b      	mov	r3, r1
 800cd5c:	4630      	mov	r0, r6
 800cd5e:	4639      	mov	r1, r7
 800cd60:	f7f3 fa92 	bl	8000288 <__aeabi_dsub>
 800cd64:	460f      	mov	r7, r1
 800cd66:	4606      	mov	r6, r0
 800cd68:	f7f3 fef6 	bl	8000b58 <__aeabi_d2iz>
 800cd6c:	9007      	str	r0, [sp, #28]
 800cd6e:	f7f3 fbd9 	bl	8000524 <__aeabi_i2d>
 800cd72:	4602      	mov	r2, r0
 800cd74:	460b      	mov	r3, r1
 800cd76:	4630      	mov	r0, r6
 800cd78:	4639      	mov	r1, r7
 800cd7a:	f7f3 fa85 	bl	8000288 <__aeabi_dsub>
 800cd7e:	f1ba 0f00 	cmp.w	sl, #0
 800cd82:	4606      	mov	r6, r0
 800cd84:	460f      	mov	r7, r1
 800cd86:	dd70      	ble.n	800ce6a <__kernel_rem_pio2+0x252>
 800cd88:	1e62      	subs	r2, r4, #1
 800cd8a:	ab0c      	add	r3, sp, #48	; 0x30
 800cd8c:	9d07      	ldr	r5, [sp, #28]
 800cd8e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800cd92:	f1ca 0118 	rsb	r1, sl, #24
 800cd96:	fa40 f301 	asr.w	r3, r0, r1
 800cd9a:	441d      	add	r5, r3
 800cd9c:	408b      	lsls	r3, r1
 800cd9e:	1ac0      	subs	r0, r0, r3
 800cda0:	ab0c      	add	r3, sp, #48	; 0x30
 800cda2:	9507      	str	r5, [sp, #28]
 800cda4:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800cda8:	f1ca 0317 	rsb	r3, sl, #23
 800cdac:	fa40 f303 	asr.w	r3, r0, r3
 800cdb0:	9302      	str	r3, [sp, #8]
 800cdb2:	9b02      	ldr	r3, [sp, #8]
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	dd66      	ble.n	800ce86 <__kernel_rem_pio2+0x26e>
 800cdb8:	9b07      	ldr	r3, [sp, #28]
 800cdba:	2200      	movs	r2, #0
 800cdbc:	3301      	adds	r3, #1
 800cdbe:	9307      	str	r3, [sp, #28]
 800cdc0:	4615      	mov	r5, r2
 800cdc2:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800cdc6:	4294      	cmp	r4, r2
 800cdc8:	f300 8099 	bgt.w	800cefe <__kernel_rem_pio2+0x2e6>
 800cdcc:	f1ba 0f00 	cmp.w	sl, #0
 800cdd0:	dd07      	ble.n	800cde2 <__kernel_rem_pio2+0x1ca>
 800cdd2:	f1ba 0f01 	cmp.w	sl, #1
 800cdd6:	f000 80a5 	beq.w	800cf24 <__kernel_rem_pio2+0x30c>
 800cdda:	f1ba 0f02 	cmp.w	sl, #2
 800cdde:	f000 80c1 	beq.w	800cf64 <__kernel_rem_pio2+0x34c>
 800cde2:	9b02      	ldr	r3, [sp, #8]
 800cde4:	2b02      	cmp	r3, #2
 800cde6:	d14e      	bne.n	800ce86 <__kernel_rem_pio2+0x26e>
 800cde8:	4632      	mov	r2, r6
 800cdea:	463b      	mov	r3, r7
 800cdec:	4958      	ldr	r1, [pc, #352]	; (800cf50 <__kernel_rem_pio2+0x338>)
 800cdee:	2000      	movs	r0, #0
 800cdf0:	f7f3 fa4a 	bl	8000288 <__aeabi_dsub>
 800cdf4:	4606      	mov	r6, r0
 800cdf6:	460f      	mov	r7, r1
 800cdf8:	2d00      	cmp	r5, #0
 800cdfa:	d044      	beq.n	800ce86 <__kernel_rem_pio2+0x26e>
 800cdfc:	4650      	mov	r0, sl
 800cdfe:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800cf40 <__kernel_rem_pio2+0x328>
 800ce02:	f000 fb09 	bl	800d418 <scalbn>
 800ce06:	4630      	mov	r0, r6
 800ce08:	4639      	mov	r1, r7
 800ce0a:	ec53 2b10 	vmov	r2, r3, d0
 800ce0e:	f7f3 fa3b 	bl	8000288 <__aeabi_dsub>
 800ce12:	4606      	mov	r6, r0
 800ce14:	460f      	mov	r7, r1
 800ce16:	e036      	b.n	800ce86 <__kernel_rem_pio2+0x26e>
 800ce18:	4b4e      	ldr	r3, [pc, #312]	; (800cf54 <__kernel_rem_pio2+0x33c>)
 800ce1a:	2200      	movs	r2, #0
 800ce1c:	4630      	mov	r0, r6
 800ce1e:	4639      	mov	r1, r7
 800ce20:	f7f3 fbea 	bl	80005f8 <__aeabi_dmul>
 800ce24:	f7f3 fe98 	bl	8000b58 <__aeabi_d2iz>
 800ce28:	f7f3 fb7c 	bl	8000524 <__aeabi_i2d>
 800ce2c:	4b4a      	ldr	r3, [pc, #296]	; (800cf58 <__kernel_rem_pio2+0x340>)
 800ce2e:	2200      	movs	r2, #0
 800ce30:	4680      	mov	r8, r0
 800ce32:	4689      	mov	r9, r1
 800ce34:	f7f3 fbe0 	bl	80005f8 <__aeabi_dmul>
 800ce38:	4602      	mov	r2, r0
 800ce3a:	460b      	mov	r3, r1
 800ce3c:	4630      	mov	r0, r6
 800ce3e:	4639      	mov	r1, r7
 800ce40:	f7f3 fa22 	bl	8000288 <__aeabi_dsub>
 800ce44:	f7f3 fe88 	bl	8000b58 <__aeabi_d2iz>
 800ce48:	9b02      	ldr	r3, [sp, #8]
 800ce4a:	f843 0b04 	str.w	r0, [r3], #4
 800ce4e:	3d01      	subs	r5, #1
 800ce50:	9302      	str	r3, [sp, #8]
 800ce52:	ab70      	add	r3, sp, #448	; 0x1c0
 800ce54:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800ce58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce5c:	4640      	mov	r0, r8
 800ce5e:	4649      	mov	r1, r9
 800ce60:	f7f3 fa14 	bl	800028c <__adddf3>
 800ce64:	4606      	mov	r6, r0
 800ce66:	460f      	mov	r7, r1
 800ce68:	e75b      	b.n	800cd22 <__kernel_rem_pio2+0x10a>
 800ce6a:	d105      	bne.n	800ce78 <__kernel_rem_pio2+0x260>
 800ce6c:	1e63      	subs	r3, r4, #1
 800ce6e:	aa0c      	add	r2, sp, #48	; 0x30
 800ce70:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800ce74:	15c3      	asrs	r3, r0, #23
 800ce76:	e79b      	b.n	800cdb0 <__kernel_rem_pio2+0x198>
 800ce78:	4b38      	ldr	r3, [pc, #224]	; (800cf5c <__kernel_rem_pio2+0x344>)
 800ce7a:	2200      	movs	r2, #0
 800ce7c:	f7f3 fe42 	bl	8000b04 <__aeabi_dcmpge>
 800ce80:	2800      	cmp	r0, #0
 800ce82:	d139      	bne.n	800cef8 <__kernel_rem_pio2+0x2e0>
 800ce84:	9002      	str	r0, [sp, #8]
 800ce86:	2200      	movs	r2, #0
 800ce88:	2300      	movs	r3, #0
 800ce8a:	4630      	mov	r0, r6
 800ce8c:	4639      	mov	r1, r7
 800ce8e:	f7f3 fe1b 	bl	8000ac8 <__aeabi_dcmpeq>
 800ce92:	2800      	cmp	r0, #0
 800ce94:	f000 80b4 	beq.w	800d000 <__kernel_rem_pio2+0x3e8>
 800ce98:	f104 3bff 	add.w	fp, r4, #4294967295
 800ce9c:	465b      	mov	r3, fp
 800ce9e:	2200      	movs	r2, #0
 800cea0:	9904      	ldr	r1, [sp, #16]
 800cea2:	428b      	cmp	r3, r1
 800cea4:	da65      	bge.n	800cf72 <__kernel_rem_pio2+0x35a>
 800cea6:	2a00      	cmp	r2, #0
 800cea8:	d07b      	beq.n	800cfa2 <__kernel_rem_pio2+0x38a>
 800ceaa:	ab0c      	add	r3, sp, #48	; 0x30
 800ceac:	f1aa 0a18 	sub.w	sl, sl, #24
 800ceb0:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	f000 80a0 	beq.w	800cffa <__kernel_rem_pio2+0x3e2>
 800ceba:	ed9f 0b21 	vldr	d0, [pc, #132]	; 800cf40 <__kernel_rem_pio2+0x328>
 800cebe:	4650      	mov	r0, sl
 800cec0:	f000 faaa 	bl	800d418 <scalbn>
 800cec4:	4f23      	ldr	r7, [pc, #140]	; (800cf54 <__kernel_rem_pio2+0x33c>)
 800cec6:	ec55 4b10 	vmov	r4, r5, d0
 800ceca:	46d8      	mov	r8, fp
 800cecc:	2600      	movs	r6, #0
 800cece:	f1b8 0f00 	cmp.w	r8, #0
 800ced2:	f280 80cf 	bge.w	800d074 <__kernel_rem_pio2+0x45c>
 800ced6:	ed9f 8b18 	vldr	d8, [pc, #96]	; 800cf38 <__kernel_rem_pio2+0x320>
 800ceda:	465f      	mov	r7, fp
 800cedc:	f04f 0800 	mov.w	r8, #0
 800cee0:	2f00      	cmp	r7, #0
 800cee2:	f2c0 80fd 	blt.w	800d0e0 <__kernel_rem_pio2+0x4c8>
 800cee6:	ab70      	add	r3, sp, #448	; 0x1c0
 800cee8:	f8df a074 	ldr.w	sl, [pc, #116]	; 800cf60 <__kernel_rem_pio2+0x348>
 800ceec:	ec55 4b18 	vmov	r4, r5, d8
 800cef0:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 800cef4:	2600      	movs	r6, #0
 800cef6:	e0e5      	b.n	800d0c4 <__kernel_rem_pio2+0x4ac>
 800cef8:	2302      	movs	r3, #2
 800cefa:	9302      	str	r3, [sp, #8]
 800cefc:	e75c      	b.n	800cdb8 <__kernel_rem_pio2+0x1a0>
 800cefe:	f8db 3000 	ldr.w	r3, [fp]
 800cf02:	b955      	cbnz	r5, 800cf1a <__kernel_rem_pio2+0x302>
 800cf04:	b123      	cbz	r3, 800cf10 <__kernel_rem_pio2+0x2f8>
 800cf06:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800cf0a:	f8cb 3000 	str.w	r3, [fp]
 800cf0e:	2301      	movs	r3, #1
 800cf10:	3201      	adds	r2, #1
 800cf12:	f10b 0b04 	add.w	fp, fp, #4
 800cf16:	461d      	mov	r5, r3
 800cf18:	e755      	b.n	800cdc6 <__kernel_rem_pio2+0x1ae>
 800cf1a:	1acb      	subs	r3, r1, r3
 800cf1c:	f8cb 3000 	str.w	r3, [fp]
 800cf20:	462b      	mov	r3, r5
 800cf22:	e7f5      	b.n	800cf10 <__kernel_rem_pio2+0x2f8>
 800cf24:	1e62      	subs	r2, r4, #1
 800cf26:	ab0c      	add	r3, sp, #48	; 0x30
 800cf28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf2c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800cf30:	a90c      	add	r1, sp, #48	; 0x30
 800cf32:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800cf36:	e754      	b.n	800cde2 <__kernel_rem_pio2+0x1ca>
	...
 800cf44:	3ff00000 	.word	0x3ff00000
 800cf48:	0800e3d0 	.word	0x0800e3d0
 800cf4c:	40200000 	.word	0x40200000
 800cf50:	3ff00000 	.word	0x3ff00000
 800cf54:	3e700000 	.word	0x3e700000
 800cf58:	41700000 	.word	0x41700000
 800cf5c:	3fe00000 	.word	0x3fe00000
 800cf60:	0800e390 	.word	0x0800e390
 800cf64:	1e62      	subs	r2, r4, #1
 800cf66:	ab0c      	add	r3, sp, #48	; 0x30
 800cf68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf6c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800cf70:	e7de      	b.n	800cf30 <__kernel_rem_pio2+0x318>
 800cf72:	a90c      	add	r1, sp, #48	; 0x30
 800cf74:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800cf78:	3b01      	subs	r3, #1
 800cf7a:	430a      	orrs	r2, r1
 800cf7c:	e790      	b.n	800cea0 <__kernel_rem_pio2+0x288>
 800cf7e:	3301      	adds	r3, #1
 800cf80:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800cf84:	2900      	cmp	r1, #0
 800cf86:	d0fa      	beq.n	800cf7e <__kernel_rem_pio2+0x366>
 800cf88:	9a08      	ldr	r2, [sp, #32]
 800cf8a:	18e3      	adds	r3, r4, r3
 800cf8c:	18a6      	adds	r6, r4, r2
 800cf8e:	aa20      	add	r2, sp, #128	; 0x80
 800cf90:	1c65      	adds	r5, r4, #1
 800cf92:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800cf96:	9302      	str	r3, [sp, #8]
 800cf98:	9b02      	ldr	r3, [sp, #8]
 800cf9a:	42ab      	cmp	r3, r5
 800cf9c:	da04      	bge.n	800cfa8 <__kernel_rem_pio2+0x390>
 800cf9e:	461c      	mov	r4, r3
 800cfa0:	e6b5      	b.n	800cd0e <__kernel_rem_pio2+0xf6>
 800cfa2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cfa4:	2301      	movs	r3, #1
 800cfa6:	e7eb      	b.n	800cf80 <__kernel_rem_pio2+0x368>
 800cfa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cfaa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cfae:	f7f3 fab9 	bl	8000524 <__aeabi_i2d>
 800cfb2:	e8e6 0102 	strd	r0, r1, [r6], #8
 800cfb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cfb8:	46b3      	mov	fp, r6
 800cfba:	461c      	mov	r4, r3
 800cfbc:	2700      	movs	r7, #0
 800cfbe:	f04f 0800 	mov.w	r8, #0
 800cfc2:	f04f 0900 	mov.w	r9, #0
 800cfc6:	9b06      	ldr	r3, [sp, #24]
 800cfc8:	429f      	cmp	r7, r3
 800cfca:	dd06      	ble.n	800cfda <__kernel_rem_pio2+0x3c2>
 800cfcc:	ab70      	add	r3, sp, #448	; 0x1c0
 800cfce:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800cfd2:	e9c3 8900 	strd	r8, r9, [r3]
 800cfd6:	3501      	adds	r5, #1
 800cfd8:	e7de      	b.n	800cf98 <__kernel_rem_pio2+0x380>
 800cfda:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800cfde:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800cfe2:	f7f3 fb09 	bl	80005f8 <__aeabi_dmul>
 800cfe6:	4602      	mov	r2, r0
 800cfe8:	460b      	mov	r3, r1
 800cfea:	4640      	mov	r0, r8
 800cfec:	4649      	mov	r1, r9
 800cfee:	f7f3 f94d 	bl	800028c <__adddf3>
 800cff2:	3701      	adds	r7, #1
 800cff4:	4680      	mov	r8, r0
 800cff6:	4689      	mov	r9, r1
 800cff8:	e7e5      	b.n	800cfc6 <__kernel_rem_pio2+0x3ae>
 800cffa:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cffe:	e754      	b.n	800ceaa <__kernel_rem_pio2+0x292>
 800d000:	ec47 6b10 	vmov	d0, r6, r7
 800d004:	f1ca 0000 	rsb	r0, sl, #0
 800d008:	f000 fa06 	bl	800d418 <scalbn>
 800d00c:	ec57 6b10 	vmov	r6, r7, d0
 800d010:	4b9f      	ldr	r3, [pc, #636]	; (800d290 <__kernel_rem_pio2+0x678>)
 800d012:	ee10 0a10 	vmov	r0, s0
 800d016:	2200      	movs	r2, #0
 800d018:	4639      	mov	r1, r7
 800d01a:	f7f3 fd73 	bl	8000b04 <__aeabi_dcmpge>
 800d01e:	b300      	cbz	r0, 800d062 <__kernel_rem_pio2+0x44a>
 800d020:	4b9c      	ldr	r3, [pc, #624]	; (800d294 <__kernel_rem_pio2+0x67c>)
 800d022:	2200      	movs	r2, #0
 800d024:	4630      	mov	r0, r6
 800d026:	4639      	mov	r1, r7
 800d028:	f7f3 fae6 	bl	80005f8 <__aeabi_dmul>
 800d02c:	f7f3 fd94 	bl	8000b58 <__aeabi_d2iz>
 800d030:	4605      	mov	r5, r0
 800d032:	f7f3 fa77 	bl	8000524 <__aeabi_i2d>
 800d036:	4b96      	ldr	r3, [pc, #600]	; (800d290 <__kernel_rem_pio2+0x678>)
 800d038:	2200      	movs	r2, #0
 800d03a:	f7f3 fadd 	bl	80005f8 <__aeabi_dmul>
 800d03e:	460b      	mov	r3, r1
 800d040:	4602      	mov	r2, r0
 800d042:	4639      	mov	r1, r7
 800d044:	4630      	mov	r0, r6
 800d046:	f7f3 f91f 	bl	8000288 <__aeabi_dsub>
 800d04a:	f7f3 fd85 	bl	8000b58 <__aeabi_d2iz>
 800d04e:	f104 0b01 	add.w	fp, r4, #1
 800d052:	ab0c      	add	r3, sp, #48	; 0x30
 800d054:	f10a 0a18 	add.w	sl, sl, #24
 800d058:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800d05c:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 800d060:	e72b      	b.n	800ceba <__kernel_rem_pio2+0x2a2>
 800d062:	4630      	mov	r0, r6
 800d064:	4639      	mov	r1, r7
 800d066:	f7f3 fd77 	bl	8000b58 <__aeabi_d2iz>
 800d06a:	ab0c      	add	r3, sp, #48	; 0x30
 800d06c:	46a3      	mov	fp, r4
 800d06e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800d072:	e722      	b.n	800ceba <__kernel_rem_pio2+0x2a2>
 800d074:	ab70      	add	r3, sp, #448	; 0x1c0
 800d076:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 800d07a:	ab0c      	add	r3, sp, #48	; 0x30
 800d07c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800d080:	f7f3 fa50 	bl	8000524 <__aeabi_i2d>
 800d084:	4622      	mov	r2, r4
 800d086:	462b      	mov	r3, r5
 800d088:	f7f3 fab6 	bl	80005f8 <__aeabi_dmul>
 800d08c:	4632      	mov	r2, r6
 800d08e:	e9c9 0100 	strd	r0, r1, [r9]
 800d092:	463b      	mov	r3, r7
 800d094:	4620      	mov	r0, r4
 800d096:	4629      	mov	r1, r5
 800d098:	f7f3 faae 	bl	80005f8 <__aeabi_dmul>
 800d09c:	f108 38ff 	add.w	r8, r8, #4294967295
 800d0a0:	4604      	mov	r4, r0
 800d0a2:	460d      	mov	r5, r1
 800d0a4:	e713      	b.n	800cece <__kernel_rem_pio2+0x2b6>
 800d0a6:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800d0aa:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800d0ae:	f7f3 faa3 	bl	80005f8 <__aeabi_dmul>
 800d0b2:	4602      	mov	r2, r0
 800d0b4:	460b      	mov	r3, r1
 800d0b6:	4620      	mov	r0, r4
 800d0b8:	4629      	mov	r1, r5
 800d0ba:	f7f3 f8e7 	bl	800028c <__adddf3>
 800d0be:	3601      	adds	r6, #1
 800d0c0:	4604      	mov	r4, r0
 800d0c2:	460d      	mov	r5, r1
 800d0c4:	9b04      	ldr	r3, [sp, #16]
 800d0c6:	429e      	cmp	r6, r3
 800d0c8:	dc01      	bgt.n	800d0ce <__kernel_rem_pio2+0x4b6>
 800d0ca:	45b0      	cmp	r8, r6
 800d0cc:	daeb      	bge.n	800d0a6 <__kernel_rem_pio2+0x48e>
 800d0ce:	ab48      	add	r3, sp, #288	; 0x120
 800d0d0:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800d0d4:	e9c3 4500 	strd	r4, r5, [r3]
 800d0d8:	3f01      	subs	r7, #1
 800d0da:	f108 0801 	add.w	r8, r8, #1
 800d0de:	e6ff      	b.n	800cee0 <__kernel_rem_pio2+0x2c8>
 800d0e0:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800d0e2:	2b02      	cmp	r3, #2
 800d0e4:	dc0b      	bgt.n	800d0fe <__kernel_rem_pio2+0x4e6>
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	dc6e      	bgt.n	800d1c8 <__kernel_rem_pio2+0x5b0>
 800d0ea:	d045      	beq.n	800d178 <__kernel_rem_pio2+0x560>
 800d0ec:	9b07      	ldr	r3, [sp, #28]
 800d0ee:	f003 0007 	and.w	r0, r3, #7
 800d0f2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800d0f6:	ecbd 8b02 	vpop	{d8}
 800d0fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0fe:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800d100:	2b03      	cmp	r3, #3
 800d102:	d1f3      	bne.n	800d0ec <__kernel_rem_pio2+0x4d4>
 800d104:	ab48      	add	r3, sp, #288	; 0x120
 800d106:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 800d10a:	46d0      	mov	r8, sl
 800d10c:	46d9      	mov	r9, fp
 800d10e:	f1b9 0f00 	cmp.w	r9, #0
 800d112:	f1a8 0808 	sub.w	r8, r8, #8
 800d116:	dc64      	bgt.n	800d1e2 <__kernel_rem_pio2+0x5ca>
 800d118:	465c      	mov	r4, fp
 800d11a:	2c01      	cmp	r4, #1
 800d11c:	f1aa 0a08 	sub.w	sl, sl, #8
 800d120:	dc7e      	bgt.n	800d220 <__kernel_rem_pio2+0x608>
 800d122:	2000      	movs	r0, #0
 800d124:	2100      	movs	r1, #0
 800d126:	f1bb 0f01 	cmp.w	fp, #1
 800d12a:	f300 8097 	bgt.w	800d25c <__kernel_rem_pio2+0x644>
 800d12e:	9b02      	ldr	r3, [sp, #8]
 800d130:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 800d134:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800d138:	2b00      	cmp	r3, #0
 800d13a:	f040 8099 	bne.w	800d270 <__kernel_rem_pio2+0x658>
 800d13e:	9b01      	ldr	r3, [sp, #4]
 800d140:	e9c3 5600 	strd	r5, r6, [r3]
 800d144:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800d148:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800d14c:	e7ce      	b.n	800d0ec <__kernel_rem_pio2+0x4d4>
 800d14e:	ab48      	add	r3, sp, #288	; 0x120
 800d150:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800d154:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d158:	f7f3 f898 	bl	800028c <__adddf3>
 800d15c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d160:	f1bb 0f00 	cmp.w	fp, #0
 800d164:	daf3      	bge.n	800d14e <__kernel_rem_pio2+0x536>
 800d166:	9b02      	ldr	r3, [sp, #8]
 800d168:	b113      	cbz	r3, 800d170 <__kernel_rem_pio2+0x558>
 800d16a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d16e:	4619      	mov	r1, r3
 800d170:	9b01      	ldr	r3, [sp, #4]
 800d172:	e9c3 0100 	strd	r0, r1, [r3]
 800d176:	e7b9      	b.n	800d0ec <__kernel_rem_pio2+0x4d4>
 800d178:	2000      	movs	r0, #0
 800d17a:	2100      	movs	r1, #0
 800d17c:	e7f0      	b.n	800d160 <__kernel_rem_pio2+0x548>
 800d17e:	ab48      	add	r3, sp, #288	; 0x120
 800d180:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d184:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d188:	f7f3 f880 	bl	800028c <__adddf3>
 800d18c:	3c01      	subs	r4, #1
 800d18e:	2c00      	cmp	r4, #0
 800d190:	daf5      	bge.n	800d17e <__kernel_rem_pio2+0x566>
 800d192:	9b02      	ldr	r3, [sp, #8]
 800d194:	b1e3      	cbz	r3, 800d1d0 <__kernel_rem_pio2+0x5b8>
 800d196:	4602      	mov	r2, r0
 800d198:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d19c:	9c01      	ldr	r4, [sp, #4]
 800d19e:	e9c4 2300 	strd	r2, r3, [r4]
 800d1a2:	4602      	mov	r2, r0
 800d1a4:	460b      	mov	r3, r1
 800d1a6:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800d1aa:	f7f3 f86d 	bl	8000288 <__aeabi_dsub>
 800d1ae:	ad4a      	add	r5, sp, #296	; 0x128
 800d1b0:	2401      	movs	r4, #1
 800d1b2:	45a3      	cmp	fp, r4
 800d1b4:	da0f      	bge.n	800d1d6 <__kernel_rem_pio2+0x5be>
 800d1b6:	9b02      	ldr	r3, [sp, #8]
 800d1b8:	b113      	cbz	r3, 800d1c0 <__kernel_rem_pio2+0x5a8>
 800d1ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d1be:	4619      	mov	r1, r3
 800d1c0:	9b01      	ldr	r3, [sp, #4]
 800d1c2:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800d1c6:	e791      	b.n	800d0ec <__kernel_rem_pio2+0x4d4>
 800d1c8:	465c      	mov	r4, fp
 800d1ca:	2000      	movs	r0, #0
 800d1cc:	2100      	movs	r1, #0
 800d1ce:	e7de      	b.n	800d18e <__kernel_rem_pio2+0x576>
 800d1d0:	4602      	mov	r2, r0
 800d1d2:	460b      	mov	r3, r1
 800d1d4:	e7e2      	b.n	800d19c <__kernel_rem_pio2+0x584>
 800d1d6:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800d1da:	f7f3 f857 	bl	800028c <__adddf3>
 800d1de:	3401      	adds	r4, #1
 800d1e0:	e7e7      	b.n	800d1b2 <__kernel_rem_pio2+0x59a>
 800d1e2:	e9d8 4500 	ldrd	r4, r5, [r8]
 800d1e6:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 800d1ea:	4620      	mov	r0, r4
 800d1ec:	4632      	mov	r2, r6
 800d1ee:	463b      	mov	r3, r7
 800d1f0:	4629      	mov	r1, r5
 800d1f2:	f7f3 f84b 	bl	800028c <__adddf3>
 800d1f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d1fa:	4602      	mov	r2, r0
 800d1fc:	460b      	mov	r3, r1
 800d1fe:	4620      	mov	r0, r4
 800d200:	4629      	mov	r1, r5
 800d202:	f7f3 f841 	bl	8000288 <__aeabi_dsub>
 800d206:	4632      	mov	r2, r6
 800d208:	463b      	mov	r3, r7
 800d20a:	f7f3 f83f 	bl	800028c <__adddf3>
 800d20e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d212:	e9c8 0102 	strd	r0, r1, [r8, #8]
 800d216:	ed88 7b00 	vstr	d7, [r8]
 800d21a:	f109 39ff 	add.w	r9, r9, #4294967295
 800d21e:	e776      	b.n	800d10e <__kernel_rem_pio2+0x4f6>
 800d220:	e9da 8900 	ldrd	r8, r9, [sl]
 800d224:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800d228:	4640      	mov	r0, r8
 800d22a:	4632      	mov	r2, r6
 800d22c:	463b      	mov	r3, r7
 800d22e:	4649      	mov	r1, r9
 800d230:	f7f3 f82c 	bl	800028c <__adddf3>
 800d234:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d238:	4602      	mov	r2, r0
 800d23a:	460b      	mov	r3, r1
 800d23c:	4640      	mov	r0, r8
 800d23e:	4649      	mov	r1, r9
 800d240:	f7f3 f822 	bl	8000288 <__aeabi_dsub>
 800d244:	4632      	mov	r2, r6
 800d246:	463b      	mov	r3, r7
 800d248:	f7f3 f820 	bl	800028c <__adddf3>
 800d24c:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d250:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d254:	ed8a 7b00 	vstr	d7, [sl]
 800d258:	3c01      	subs	r4, #1
 800d25a:	e75e      	b.n	800d11a <__kernel_rem_pio2+0x502>
 800d25c:	ab48      	add	r3, sp, #288	; 0x120
 800d25e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800d262:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d266:	f7f3 f811 	bl	800028c <__adddf3>
 800d26a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d26e:	e75a      	b.n	800d126 <__kernel_rem_pio2+0x50e>
 800d270:	9b01      	ldr	r3, [sp, #4]
 800d272:	9a01      	ldr	r2, [sp, #4]
 800d274:	601d      	str	r5, [r3, #0]
 800d276:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800d27a:	605c      	str	r4, [r3, #4]
 800d27c:	609f      	str	r7, [r3, #8]
 800d27e:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800d282:	60d3      	str	r3, [r2, #12]
 800d284:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d288:	6110      	str	r0, [r2, #16]
 800d28a:	6153      	str	r3, [r2, #20]
 800d28c:	e72e      	b.n	800d0ec <__kernel_rem_pio2+0x4d4>
 800d28e:	bf00      	nop
 800d290:	41700000 	.word	0x41700000
 800d294:	3e700000 	.word	0x3e700000

0800d298 <__kernel_sin>:
 800d298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d29c:	ed2d 8b04 	vpush	{d8-d9}
 800d2a0:	eeb0 8a41 	vmov.f32	s16, s2
 800d2a4:	eef0 8a61 	vmov.f32	s17, s3
 800d2a8:	ec55 4b10 	vmov	r4, r5, d0
 800d2ac:	b083      	sub	sp, #12
 800d2ae:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d2b2:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800d2b6:	9001      	str	r0, [sp, #4]
 800d2b8:	da06      	bge.n	800d2c8 <__kernel_sin+0x30>
 800d2ba:	ee10 0a10 	vmov	r0, s0
 800d2be:	4629      	mov	r1, r5
 800d2c0:	f7f3 fc4a 	bl	8000b58 <__aeabi_d2iz>
 800d2c4:	2800      	cmp	r0, #0
 800d2c6:	d051      	beq.n	800d36c <__kernel_sin+0xd4>
 800d2c8:	4622      	mov	r2, r4
 800d2ca:	462b      	mov	r3, r5
 800d2cc:	4620      	mov	r0, r4
 800d2ce:	4629      	mov	r1, r5
 800d2d0:	f7f3 f992 	bl	80005f8 <__aeabi_dmul>
 800d2d4:	4682      	mov	sl, r0
 800d2d6:	468b      	mov	fp, r1
 800d2d8:	4602      	mov	r2, r0
 800d2da:	460b      	mov	r3, r1
 800d2dc:	4620      	mov	r0, r4
 800d2de:	4629      	mov	r1, r5
 800d2e0:	f7f3 f98a 	bl	80005f8 <__aeabi_dmul>
 800d2e4:	a341      	add	r3, pc, #260	; (adr r3, 800d3ec <__kernel_sin+0x154>)
 800d2e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2ea:	4680      	mov	r8, r0
 800d2ec:	4689      	mov	r9, r1
 800d2ee:	4650      	mov	r0, sl
 800d2f0:	4659      	mov	r1, fp
 800d2f2:	f7f3 f981 	bl	80005f8 <__aeabi_dmul>
 800d2f6:	a33f      	add	r3, pc, #252	; (adr r3, 800d3f4 <__kernel_sin+0x15c>)
 800d2f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2fc:	f7f2 ffc4 	bl	8000288 <__aeabi_dsub>
 800d300:	4652      	mov	r2, sl
 800d302:	465b      	mov	r3, fp
 800d304:	f7f3 f978 	bl	80005f8 <__aeabi_dmul>
 800d308:	a33c      	add	r3, pc, #240	; (adr r3, 800d3fc <__kernel_sin+0x164>)
 800d30a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d30e:	f7f2 ffbd 	bl	800028c <__adddf3>
 800d312:	4652      	mov	r2, sl
 800d314:	465b      	mov	r3, fp
 800d316:	f7f3 f96f 	bl	80005f8 <__aeabi_dmul>
 800d31a:	a33a      	add	r3, pc, #232	; (adr r3, 800d404 <__kernel_sin+0x16c>)
 800d31c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d320:	f7f2 ffb2 	bl	8000288 <__aeabi_dsub>
 800d324:	4652      	mov	r2, sl
 800d326:	465b      	mov	r3, fp
 800d328:	f7f3 f966 	bl	80005f8 <__aeabi_dmul>
 800d32c:	a337      	add	r3, pc, #220	; (adr r3, 800d40c <__kernel_sin+0x174>)
 800d32e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d332:	f7f2 ffab 	bl	800028c <__adddf3>
 800d336:	9b01      	ldr	r3, [sp, #4]
 800d338:	4606      	mov	r6, r0
 800d33a:	460f      	mov	r7, r1
 800d33c:	b9eb      	cbnz	r3, 800d37a <__kernel_sin+0xe2>
 800d33e:	4602      	mov	r2, r0
 800d340:	460b      	mov	r3, r1
 800d342:	4650      	mov	r0, sl
 800d344:	4659      	mov	r1, fp
 800d346:	f7f3 f957 	bl	80005f8 <__aeabi_dmul>
 800d34a:	a325      	add	r3, pc, #148	; (adr r3, 800d3e0 <__kernel_sin+0x148>)
 800d34c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d350:	f7f2 ff9a 	bl	8000288 <__aeabi_dsub>
 800d354:	4642      	mov	r2, r8
 800d356:	464b      	mov	r3, r9
 800d358:	f7f3 f94e 	bl	80005f8 <__aeabi_dmul>
 800d35c:	4602      	mov	r2, r0
 800d35e:	460b      	mov	r3, r1
 800d360:	4620      	mov	r0, r4
 800d362:	4629      	mov	r1, r5
 800d364:	f7f2 ff92 	bl	800028c <__adddf3>
 800d368:	4604      	mov	r4, r0
 800d36a:	460d      	mov	r5, r1
 800d36c:	ec45 4b10 	vmov	d0, r4, r5
 800d370:	b003      	add	sp, #12
 800d372:	ecbd 8b04 	vpop	{d8-d9}
 800d376:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d37a:	4b1b      	ldr	r3, [pc, #108]	; (800d3e8 <__kernel_sin+0x150>)
 800d37c:	ec51 0b18 	vmov	r0, r1, d8
 800d380:	2200      	movs	r2, #0
 800d382:	f7f3 f939 	bl	80005f8 <__aeabi_dmul>
 800d386:	4632      	mov	r2, r6
 800d388:	ec41 0b19 	vmov	d9, r0, r1
 800d38c:	463b      	mov	r3, r7
 800d38e:	4640      	mov	r0, r8
 800d390:	4649      	mov	r1, r9
 800d392:	f7f3 f931 	bl	80005f8 <__aeabi_dmul>
 800d396:	4602      	mov	r2, r0
 800d398:	460b      	mov	r3, r1
 800d39a:	ec51 0b19 	vmov	r0, r1, d9
 800d39e:	f7f2 ff73 	bl	8000288 <__aeabi_dsub>
 800d3a2:	4652      	mov	r2, sl
 800d3a4:	465b      	mov	r3, fp
 800d3a6:	f7f3 f927 	bl	80005f8 <__aeabi_dmul>
 800d3aa:	ec53 2b18 	vmov	r2, r3, d8
 800d3ae:	f7f2 ff6b 	bl	8000288 <__aeabi_dsub>
 800d3b2:	a30b      	add	r3, pc, #44	; (adr r3, 800d3e0 <__kernel_sin+0x148>)
 800d3b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3b8:	4606      	mov	r6, r0
 800d3ba:	460f      	mov	r7, r1
 800d3bc:	4640      	mov	r0, r8
 800d3be:	4649      	mov	r1, r9
 800d3c0:	f7f3 f91a 	bl	80005f8 <__aeabi_dmul>
 800d3c4:	4602      	mov	r2, r0
 800d3c6:	460b      	mov	r3, r1
 800d3c8:	4630      	mov	r0, r6
 800d3ca:	4639      	mov	r1, r7
 800d3cc:	f7f2 ff5e 	bl	800028c <__adddf3>
 800d3d0:	4602      	mov	r2, r0
 800d3d2:	460b      	mov	r3, r1
 800d3d4:	4620      	mov	r0, r4
 800d3d6:	4629      	mov	r1, r5
 800d3d8:	f7f2 ff56 	bl	8000288 <__aeabi_dsub>
 800d3dc:	e7c4      	b.n	800d368 <__kernel_sin+0xd0>
 800d3de:	bf00      	nop
 800d3e0:	55555549 	.word	0x55555549
 800d3e4:	3fc55555 	.word	0x3fc55555
 800d3e8:	3fe00000 	.word	0x3fe00000
 800d3ec:	5acfd57c 	.word	0x5acfd57c
 800d3f0:	3de5d93a 	.word	0x3de5d93a
 800d3f4:	8a2b9ceb 	.word	0x8a2b9ceb
 800d3f8:	3e5ae5e6 	.word	0x3e5ae5e6
 800d3fc:	57b1fe7d 	.word	0x57b1fe7d
 800d400:	3ec71de3 	.word	0x3ec71de3
 800d404:	19c161d5 	.word	0x19c161d5
 800d408:	3f2a01a0 	.word	0x3f2a01a0
 800d40c:	1110f8a6 	.word	0x1110f8a6
 800d410:	3f811111 	.word	0x3f811111
 800d414:	00000000 	.word	0x00000000

0800d418 <scalbn>:
 800d418:	b570      	push	{r4, r5, r6, lr}
 800d41a:	ec55 4b10 	vmov	r4, r5, d0
 800d41e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800d422:	4606      	mov	r6, r0
 800d424:	462b      	mov	r3, r5
 800d426:	b99a      	cbnz	r2, 800d450 <scalbn+0x38>
 800d428:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d42c:	4323      	orrs	r3, r4
 800d42e:	d036      	beq.n	800d49e <scalbn+0x86>
 800d430:	4b39      	ldr	r3, [pc, #228]	; (800d518 <scalbn+0x100>)
 800d432:	4629      	mov	r1, r5
 800d434:	ee10 0a10 	vmov	r0, s0
 800d438:	2200      	movs	r2, #0
 800d43a:	f7f3 f8dd 	bl	80005f8 <__aeabi_dmul>
 800d43e:	4b37      	ldr	r3, [pc, #220]	; (800d51c <scalbn+0x104>)
 800d440:	429e      	cmp	r6, r3
 800d442:	4604      	mov	r4, r0
 800d444:	460d      	mov	r5, r1
 800d446:	da10      	bge.n	800d46a <scalbn+0x52>
 800d448:	a32b      	add	r3, pc, #172	; (adr r3, 800d4f8 <scalbn+0xe0>)
 800d44a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d44e:	e03a      	b.n	800d4c6 <scalbn+0xae>
 800d450:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800d454:	428a      	cmp	r2, r1
 800d456:	d10c      	bne.n	800d472 <scalbn+0x5a>
 800d458:	ee10 2a10 	vmov	r2, s0
 800d45c:	4620      	mov	r0, r4
 800d45e:	4629      	mov	r1, r5
 800d460:	f7f2 ff14 	bl	800028c <__adddf3>
 800d464:	4604      	mov	r4, r0
 800d466:	460d      	mov	r5, r1
 800d468:	e019      	b.n	800d49e <scalbn+0x86>
 800d46a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800d46e:	460b      	mov	r3, r1
 800d470:	3a36      	subs	r2, #54	; 0x36
 800d472:	4432      	add	r2, r6
 800d474:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800d478:	428a      	cmp	r2, r1
 800d47a:	dd08      	ble.n	800d48e <scalbn+0x76>
 800d47c:	2d00      	cmp	r5, #0
 800d47e:	a120      	add	r1, pc, #128	; (adr r1, 800d500 <scalbn+0xe8>)
 800d480:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d484:	da1c      	bge.n	800d4c0 <scalbn+0xa8>
 800d486:	a120      	add	r1, pc, #128	; (adr r1, 800d508 <scalbn+0xf0>)
 800d488:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d48c:	e018      	b.n	800d4c0 <scalbn+0xa8>
 800d48e:	2a00      	cmp	r2, #0
 800d490:	dd08      	ble.n	800d4a4 <scalbn+0x8c>
 800d492:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d496:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d49a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d49e:	ec45 4b10 	vmov	d0, r4, r5
 800d4a2:	bd70      	pop	{r4, r5, r6, pc}
 800d4a4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800d4a8:	da19      	bge.n	800d4de <scalbn+0xc6>
 800d4aa:	f24c 3350 	movw	r3, #50000	; 0xc350
 800d4ae:	429e      	cmp	r6, r3
 800d4b0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800d4b4:	dd0a      	ble.n	800d4cc <scalbn+0xb4>
 800d4b6:	a112      	add	r1, pc, #72	; (adr r1, 800d500 <scalbn+0xe8>)
 800d4b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d1e2      	bne.n	800d486 <scalbn+0x6e>
 800d4c0:	a30f      	add	r3, pc, #60	; (adr r3, 800d500 <scalbn+0xe8>)
 800d4c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4c6:	f7f3 f897 	bl	80005f8 <__aeabi_dmul>
 800d4ca:	e7cb      	b.n	800d464 <scalbn+0x4c>
 800d4cc:	a10a      	add	r1, pc, #40	; (adr r1, 800d4f8 <scalbn+0xe0>)
 800d4ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d0b8      	beq.n	800d448 <scalbn+0x30>
 800d4d6:	a10e      	add	r1, pc, #56	; (adr r1, 800d510 <scalbn+0xf8>)
 800d4d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d4dc:	e7b4      	b.n	800d448 <scalbn+0x30>
 800d4de:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d4e2:	3236      	adds	r2, #54	; 0x36
 800d4e4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d4e8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800d4ec:	4620      	mov	r0, r4
 800d4ee:	4b0c      	ldr	r3, [pc, #48]	; (800d520 <scalbn+0x108>)
 800d4f0:	2200      	movs	r2, #0
 800d4f2:	e7e8      	b.n	800d4c6 <scalbn+0xae>
 800d4f4:	f3af 8000 	nop.w
 800d4f8:	c2f8f359 	.word	0xc2f8f359
 800d4fc:	01a56e1f 	.word	0x01a56e1f
 800d500:	8800759c 	.word	0x8800759c
 800d504:	7e37e43c 	.word	0x7e37e43c
 800d508:	8800759c 	.word	0x8800759c
 800d50c:	fe37e43c 	.word	0xfe37e43c
 800d510:	c2f8f359 	.word	0xc2f8f359
 800d514:	81a56e1f 	.word	0x81a56e1f
 800d518:	43500000 	.word	0x43500000
 800d51c:	ffff3cb0 	.word	0xffff3cb0
 800d520:	3c900000 	.word	0x3c900000

0800d524 <_init>:
 800d524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d526:	bf00      	nop
 800d528:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d52a:	bc08      	pop	{r3}
 800d52c:	469e      	mov	lr, r3
 800d52e:	4770      	bx	lr

0800d530 <_fini>:
 800d530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d532:	bf00      	nop
 800d534:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d536:	bc08      	pop	{r3}
 800d538:	469e      	mov	lr, r3
 800d53a:	4770      	bx	lr
