{"vcs1":{"timestamp_begin":1769603613.243540687, "rt":6.85, "ut":6.53, "st":0.21}}
{"vcselab":{"timestamp_begin":1769603620.147981872, "rt":0.29, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769603620.476180018, "rt":0.23, "ut":0.15, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769603612.984333763}
{"VCS_COMP_START_TIME": 1769603612.984333763}
{"VCS_COMP_END_TIME": 1769603620.746996247}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 354200}}
{"vcselab": {"peak_mem": 173708}}
