[+] Hysteresis passed!
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_hyst_top glbl -prj hyst.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --lib ieee_proposed=./ieee_proposed -s hyst 
Multi-threading is on. Using 22 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/sim/verilog/hyst.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_hyst_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/sim/verilog/AESL_automem_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/sim/verilog/AESL_automem_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/sim/verilog/hyst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hyst
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hyst
Compiling module xil_defaultlib.AESL_automem_data
Compiling module xil_defaultlib.AESL_automem_out_r
Compiling module xil_defaultlib.apatb_hyst_top
Compiling module work.glbl
Built simulation snapshot hyst

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/sim/verilog/xsim.dir/hyst/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 10 20:59:01 2023...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/hyst/xsim_script.tcl
# xsim {hyst} -autoloadwcfg -tclbatch {hyst.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source hyst.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "356000"
// RTL Simulation : 1 / 1 [100.00%] @ "167404000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 167413750 ps : File "/home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/sim/verilog/hyst.autotb.v" Line 266
## quit
INFO: [Common 17-206] Exiting xsim at Sun Dec 10 20:59:12 2023...
[+] Hysteresis passed!
