radeon_crtc_fb_gamma_get	,	F_30
unpin_work	,	V_85
drm_vblank_put	,	F_51
dce5_crtc_load_lut	,	F_7
radeon_fbdev_init	,	F_139
pll_out_min	,	V_226
RADEON_DAC_CNTL2	,	V_58
radeon_fence_signaled	,	F_46
dev	,	V_5
"flip-ioctl() cur_fbo = %p, cur_bbo = %p\n"	,	L_5
CIK_ALPHA_CONTROL	,	V_55
gem_base	,	V_76
load_detect_property	,	V_294
RADEON_PLL_IS_LCD	,	V_224
NI_GRPH_REGAMMA_MODE	,	F_18
new_radeon_fb	,	V_100
DRM_MODE_CONNECTOR_DisplayPort	,	V_204
drm_framebuffer_init	,	F_111
radeon_user_framebuffer_create_handle	,	F_107
ARRAY_SIZE	,	F_120
dfixed_div	,	F_154
unlikely	,	F_40
ddc_valid	,	V_170
adapter	,	V_203
radeon_afmt_fini	,	F_131
vbl_end	,	V_373
devices	,	V_155
AVIVO_DC_LUTA_CONTROL	,	V_11
active	,	V_130
fb_base	,	V_333
ddc_mux_control_pin	,	V_171
AVIVO_D1GRPH_LUT_SEL	,	V_27
page_flip_flags	,	V_97
cursor_width	,	V_146
radeon_div	,	F_102
radeon_audio_enum_list	,	V_301
size	,	V_68
audio_property	,	V_302
crtc_offset	,	V_12
en_clk_reg	,	V_165
dp_i2c_bus	,	V_201
rbo	,	V_104
radeon_connector_encoder_get_dp_bridge_encoder_id	,	F_94
in_vbl	,	V_375
"    CRT2: %s\n"	,	L_20
min_feed_div	,	V_267
radeon_crtc_init	,	F_76
bios	,	V_196
hdisplay	,	V_343
radeon_modeset_create_props	,	F_118
"PLL freq %llu %u %u\n"	,	L_31
ref_div_p	,	V_235
ASIC_IS_AVIVO	,	F_28
RREG32	,	F_24
pm_runtime_mark_last_busy	,	F_74
cd_valid	,	V_173
EBUSY	,	V_113
radeon_hpd_fini	,	F_146
reference_freq	,	V_218
radeon_crtc_scaling_mode_fixup	,	F_150
"tmds_pll"	,	L_36
"  Clock/Data Router 0x%x/0x%x\n"	,	L_16
drm_crtc	,	V_1
bdev	,	V_110
hpd	,	V_156
drm_vblank_get	,	F_68
RADEON_CRTC_STATUS	,	V_387
INIT_WORK	,	F_63
a	,	V_362
b	,	V_363
set	,	V_129
NI_OUTPUT_CSC_OVL_MODE	,	F_21
d	,	V_244
"    DFP5: %s\n"	,	L_26
bios_hardcoded_edid	,	V_339
RADEON_PALETTE_INDEX	,	V_60
i	,	V_9
ENOENT	,	V_289
radeon_get_atom_connector_info_from_supported_devices_table	,	F_87
n	,	V_243
r	,	V_74
"underscan hborder"	,	L_40
blue	,	V_65
drm_kms_helper_poll_init	,	F_140
avivo_get_post_div	,	F_100
"flip queue: crtc already busy\n"	,	L_4
x	,	V_125
"    DFP1: %s\n"	,	L_22
y	,	V_124
radeon_i2c_fini	,	F_148
RADEON_TILING_MACRO	,	V_121
DRM_DEBUG_KMS	,	F_3
ASIC_IS_DCE2	,	F_130
ASIC_IS_DCE3	,	F_129
EVERGREEN_CRTC3_REGISTER_OFFSET	,	V_315
ktime_get	,	F_155
en_data_reg	,	V_166
dig	,	V_199
drm_crtc_cleanup	,	F_33
EVERGREEN_CRTC0_REGISTER_OFFSET	,	V_312
radeon_get_connector_for_encoder	,	F_151
"No GEM object associated to handle 0x%08X, "	,	L_33
to_radeon_framebuffer	,	F_57
RADEON_CRTC2_VLINE_CRNT_VLINE	,	V_389
red	,	V_63
NI_INPUT_GAMMA_USE_LUT	,	V_46
rec	,	V_160
drm_gem_object	,	V_101
native_mode	,	V_354
NI_INPUT_CSC_CONTROL	,	V_39
pll_in	,	V_257
ASIC_IS_DCE8	,	F_22
RADEON_HPD_NONE	,	V_157
ATOM_DEVICE_DFP3_SUPPORT	,	V_190
ASIC_IS_DCE6	,	F_126
drm_mode_set	,	V_128
ASIC_IS_DCE4	,	F_27
RADEON_PLL_PREFER_LOW_POST_DIV	,	V_277
ASIC_IS_DCE5	,	F_26
ret	,	V_131
afmt	,	V_310
"    DFP2: %s\n"	,	L_23
"failed to pin new rbo buffer before flip\n"	,	L_7
AVIVO_D1CRTC_V_BLANK_START_END	,	V_378
DRM_MODE_CONNECTOR_LVDS	,	V_209
radeon_connector	,	V_151
target_clock	,	V_212
rfb	,	V_283
spin_unlock_irqrestore	,	F_47
dp_sink_type	,	V_206
DRM_ERROR	,	F_41
hsc	,	V_366
fb	,	V_95
crtcs	,	V_78
work_struct	,	V_70
RADEON_GEM_DOMAIN_VRAM	,	V_116
drm_helper_mode_fill_fb_struct	,	F_110
AVIVO_DC_LUTA_BLACK_OFFSET_GREEN	,	V_14
avivo_get_fb_div	,	F_99
is_atom_bios	,	V_148
radeon_i2c_init	,	F_134
drm_gem_object_reference	,	F_58
drm_kms_helper_poll_fini	,	F_145
radeon_afmt	,	V_319
v_border	,	V_351
DRM_CALLED_FROM_VBLIRQ	,	V_394
end	,	V_69
frac_feedback_div	,	V_271
hpos	,	V_82
CURSOR_HEIGHT	,	V_144
DRM_MODE_CONNECTOR_HDMIB	,	V_182
DRM_MODE_CONNECTOR_HDMIA	,	V_181
radeon_get_crtc_scanoutpos	,	F_49
ASIC_IS_DCE41	,	F_127
RADEONFB_CONN_LIMIT	,	V_134
spin_unlock	,	F_62
prefer_shadow	,	V_332
RADEON_PLL_USE_FRAC_FB_DIV	,	V_240
cd_mux_state	,	V_175
NI_GRPH_DEGAMMA_MODE	,	F_12
dev_private	,	V_8
best_vco_diff	,	V_255
obj	,	V_102
radeon_bo_pin_restricted	,	F_65
NI_DEGAMMA_CONTROL	,	V_47
CONNECTOR_OBJECT_ID_DISPLAYPORT	,	V_207
AVIVO_DC_LUTA_BLACK_OFFSET_BLUE	,	V_13
family	,	V_137
ATOM_DEVICE_LCD1_SUPPORT	,	V_187
radeon_fbdev_fini	,	F_144
ENOMEM	,	V_108
"  DDC: no ddc bus - possible BIOS bug - please report to xorg-driver-ati@lists.x.org\n"	,	L_17
radeon_framebuffer_init	,	F_109
ATOM_DEVICE_CRT1_SUPPORT	,	V_183
radeon_pm_late_init	,	F_141
legacy_crtc_load_lut	,	F_23
bits_per_pixel	,	V_120
ATOM_DEVICE_DFP1_SUPPORT	,	V_188
"%lld %d, pll dividers - fb: %d.%d ref: %d, post %d\n"	,	L_32
max_width	,	V_329
NI_GRPH_INPUT_GAMMA_MODE	,	F_10
have_disp_power_ref	,	V_132
tmp	,	V_217
event_lock	,	V_84
ASIC_IS_NODCE	,	F_125
id	,	V_320
sync_obj	,	V_112
RADEON_CRTC_V_DISP_SHIFT	,	V_384
max_frac_feed_div	,	V_270
ddev	,	V_83
likely	,	F_38
mode_config	,	V_145
new_crtc_base	,	V_88
index	,	V_133
max_feedback_div	,	V_219
RADEON_PLL_USE_POST_DIV	,	V_222
handle	,	V_282
radeon_bo_get_tiling_flags	,	F_66
encoder	,	V_153
fb_div	,	V_215
connector	,	V_150
"    LCD1: %s\n"	,	L_21
min_post_div	,	V_230
AVIVO_DC_LUTA_WHITE_OFFSET_GREEN	,	V_17
"failed to reserve new rbo in error path\n"	,	L_9
radeon_crtc_funcs	,	V_136
hpd_names	,	V_158
DRM_INFO	,	F_82
y_data_reg	,	V_168
vsc	,	V_365
EVERGREEN_DC_LUT_WRITE_EN_MASK	,	V_36
"  %s\n"	,	L_13
ATOM_DEVICE_DFP6_SUPPORT	,	V_193
radeon_fb	,	V_279
post_div	,	V_213
crtc_vtotal	,	V_392
drm_property_create_enum	,	F_121
fb_div_p	,	V_233
underscan_hborder	,	V_359
radeon_crtc_gamma_set	,	F_31
UNDERSCAN_ON	,	V_357
dpm_enabled	,	V_338
u16	,	T_2
radeon_output_poll_changed	,	F_116
AVIVO_D2CRTC_V_BLANK_START_END	,	V_380
avivo_crtc_load_lut	,	F_1
NI_OUTPUT_CSC_GRPH_MODE	,	F_20
radeon_crtc_load_lut	,	F_25
etime	,	V_368
stat_crtc	,	V_369
"can't create framebuffer\n"	,	L_34
NI_ICON_DEGAMMA_MODE	,	F_14
"  DDC: 0x%x 0x%x 0x%x 0x%x 0x%x 0x%x 0x%x 0x%x\n"	,	L_14
radeon_disp_priority	,	V_305
drm_mode_create_scaling_mode_property	,	F_122
__work	,	V_71
radeon_crtc_destroy	,	F_32
radeon_crtc_set_config	,	F_70
"failed to unpin buffer after flip\n"	,	L_2
"failed to unpin new rbo in error path\n"	,	L_10
max_ref_div	,	V_241
RADEON_PLL_NO_ODD_POST_DIV	,	V_262
RADEON_DAC2_PALETTE_ACC_CTL	,	V_59
mode	,	V_341
pdev	,	V_288
drm_encoder	,	V_152
NI_INPUT_CSC_OVL_MODE	,	F_9
u32	,	T_3
h_border	,	V_350
DCE3_HDMI_OFFSET1	,	V_322
mc	,	V_334
DCE3_HDMI_OFFSET0	,	V_321
pitches	,	V_119
radeon_pm_compute_clocks	,	F_142
tiling_flags	,	V_105
radeon_user_framebuffer_create	,	F_112
radeon_crtc	,	V_3
EVERGREEN_DC_LUT_WHITE_OFFSET_BLUE	,	V_32
RMX_OFF	,	V_353
best_post_div	,	V_249
DCE2_HDMI_OFFSET0	,	V_323
radeon_get_legacy_connector_info_from_bios	,	F_89
DCE2_HDMI_OFFSET1	,	V_325
encoder_id	,	V_185
fence_lock	,	V_111
RADEON_CRTC2_STATUS	,	V_390
pflip_cleanup1	,	V_127
spin_lock_irqsave	,	F_45
position	,	V_371
CIK_CURSOR_ALPHA_BLND_ENA	,	V_56
DRM_MODE_CONNECTOR_eDP	,	V_205
list_for_each_entry	,	F_73
DRM_MODE_CONNECTOR_VGA	,	V_177
MAX_TOLERANCE	,	V_242
pitch_pixels	,	V_106
CHIP_BONAIRE	,	V_138
dac2_cntl	,	V_57
dst_v	,	V_347
drm_get_connector_name	,	F_84
ATOM_DEVICE_CRT2_SUPPORT	,	V_186
radeon_mode_funcs	,	V_328
RADEON_PLL_PREFER_LOW_REF_DIV	,	V_273
"dither"	,	L_43
EVERGREEN_DC_LUT_RW_MODE	,	V_35
drm_framebuffer	,	V_94
to_radeon_connector	,	F_83
EVERGREEN_CRTC5_REGISTER_OFFSET	,	V_317
edid	,	V_202
EVERGREEN_CRTC2_REGISTER_OFFSET	,	V_314
underscan_type	,	V_356
dst_h	,	V_349
radeon_crtc_handle_flip	,	F_44
AVIVO_DC_LUT_RW_INDEX	,	V_22
"radeon_pm_late_init failed, disabling dpm\n"	,	L_44
ddc_mux_state	,	V_172
radeon_hpd_init	,	F_138
"    DFP3: %s\n"	,	L_24
radeon_framebuffer	,	V_98
feedback_div	,	V_264
radeon_bios_get_hardcoded_edid	,	F_96
pll	,	V_211
container_of	,	F_36
u64	,	T_4
EVERGREEN_DC_LUT_RW_INDEX	,	V_37
min_frac_feedback_div	,	V_260
AVIVO_DC_LUTA_WHITE_OFFSET_RED	,	V_18
drm_file	,	V_280
fence	,	V_86
pm	,	V_337
handles	,	V_287
NI_OUTPUT_CSC_BYPASS	,	V_54
ATOM_DEVICE_DFP5_SUPPORT	,	V_192
DRM_MODE_CONNECTOR_DVII	,	V_178
best_frac_feedback_div	,	V_252
ATOM_DEVICE_CV_SUPPORT	,	V_195
pm_runtime_put_autosuspend	,	F_75
ddc_bus	,	V_159
unlock_free	,	V_114
radeon_print_display_setup	,	F_81
radeon_setup_encoder_clones	,	F_91
rmx_type	,	V_352
radeon_pre_page_flip	,	F_69
file_priv	,	V_281
"underscan"	,	L_39
"Scaling not consistent across encoder.\n"	,	L_45
NI_INPUT_GAMMA_CONTROL	,	V_45
vpos	,	V_81
radeon_user_framebuffer_destroy	,	F_105
adjusted_mode	,	V_344
DRM_MODE_CONNECTOR_DVIA	,	V_180
do_div	,	F_103
mode_config_initialized	,	V_326
radeon_fb_output_poll_changed	,	F_117
drm_mode_config_init	,	F_133
DRM_MODE_CONNECTOR_DVID	,	V_179
AVIVO_DC_LUT_RW_MODE	,	V_20
max_fractional_feed_div	,	V_247
radeon_r4xx_atom	,	V_149
RADEON_PLL_PREFER_HIGH_REF_DIV	,	V_274
best_feedback_div	,	V_251
NI_REGAMMA_BYPASS	,	V_52
GFP_KERNEL	,	V_107
con_priv	,	V_200
src_h	,	V_348
ATOM_DEVICE_DFP2_SUPPORT	,	V_189
freq	,	V_231
mid	,	V_256
ref_div	,	V_214
drm_get_edid	,	F_95
src_v	,	V_346
"  Encoders:\n"	,	L_18
rdev	,	V_7
drm_add_edid_modes	,	F_98
to_radeon_encoder	,	F_85
NI_GAMUT_REMAP_BYPASS	,	V_50
"failed to reserve new rbo buffer before flip\n"	,	L_6
CIK_CURSOR_HEIGHT	,	V_142
sz	,	V_290
uint32_t	,	T_1
"  DDC Router 0x%x/0x%x\n"	,	L_15
EVERGREEN_DC_LUT_BLACK_OFFSET_BLUE	,	V_29
pm_runtime_get_sync	,	F_71
RADEON_MAX_AFMT_BLOCKS	,	V_309
drm_mode_crtc_set_gamma_size	,	F_78
drm_gem_object_unreference_unlocked	,	F_43
"coherent"	,	L_35
AVIVO_DC_LUT_WRITE_EN_MASK	,	V_21
gem_to_radeon_bo	,	F_59
disp_priority	,	V_308
radeon_atom_encoder_init	,	F_136
cursor_height	,	V_147
y_clk_reg	,	V_167
drm_property_create_range	,	F_119
radeon_modeset_fini	,	F_143
ERR_PTR	,	F_115
EVERGREEN_DC_LUT_30_COLOR	,	V_38
radeon_device	,	V_6
min_feedback_div	,	V_220
EVERGREEN_DC_LUT_WHITE_OFFSET_RED	,	V_34
CONNECTOR_OBJECT_ID_eDP	,	V_208
underscan_property	,	V_298
EVERGREEN_DC_LUT_BLACK_OFFSET_GREEN	,	V_30
NI_OVL_PRESCALE_BYPASS	,	V_44
"%d\n"	,	L_1
RADEON_PLL_LEGACY	,	V_263
RADEON_PALETTE_30_DATA	,	V_61
best_error	,	V_254
tv_std_property	,	V_296
connector_type	,	V_176
drm_display_mode	,	V_340
radeon_tv_std_enum_list	,	V_295
drm_crtc_init	,	F_77
"    DFP4: %s\n"	,	L_25
AVIVO_DC_LUTA_WHITE_OFFSET_BLUE	,	V_16
byteshift	,	V_122
RADEON_PLL_PREFER_LOW_FB_DIV	,	V_275
max_post_div	,	V_229
underscan_vborder	,	V_360
RADEON_PLL_PREFER_HIGH_POST_DIV	,	V_278
pll_in_max	,	V_259
mode_info	,	V_77
radeon_bo_unpin	,	F_39
radeon_fb_funcs	,	V_286
ENCODER_OBJECT_ID_NONE	,	V_197
NI_PRESCALE_GRPH_CONTROL	,	V_41
full	,	V_364
"    CRT1: %s\n"	,	L_19
"failed to get vblank before flip\n"	,	L_8
radeon_tmds_pll_enum_list	,	V_292
WREG32	,	F_4
CHIP_RV515	,	V_306
BUG_ON	,	F_128
num_afmt	,	V_318
NI_OVL_DEGAMMA_MODE	,	F_13
RADEON_CRTC_V_TOTAL	,	V_386
AVIVO_DC_LUT_30_COLOR	,	V_23
dev_err	,	F_114
min_fractional_feed_div	,	V_246
lcd_pll_out_min	,	V_225
kzalloc	,	F_56
RADEON_PLL_PREFER_MINM_OVER_MAXP	,	V_223
radeon_router_select_ddc_port	,	F_93
RADEON_IS_IGP	,	V_307
radeon_get_atom_connector_info_from_object_table	,	F_88
AVIVO_D1CRTC_STATUS_POSITION	,	V_379
EVERGREEN_CRTC_STATUS_POSITION	,	V_377
radeon_bo	,	V_103
green	,	V_64
vdisplay	,	V_342
"failed to reserve buffer after flip\n"	,	L_3
NI_INPUT_CSC_BYPASS	,	V_40
start	,	V_67
radeon_crtc_page_flip	,	F_55
radeon_combios_check_hardcoded_edid	,	F_135
"Connector %d:\n"	,	L_12
RADEON_CRTC_V_DISP	,	V_383
reference_div	,	V_239
"underscan vborder"	,	L_41
drm_mode_fb_cmd2	,	V_284
NI_INPUT_CSC_GRPH_MODE	,	F_8
RMX_FULL	,	V_361
radeon_underscan_enum_list	,	V_297
current_freq	,	V_265
base	,	V_90
best_ref_div	,	V_250
"%d, pll dividers - fb: %d.%d ref: %d, post %d\n"	,	L_30
mod	,	V_245
DRM_MODE_FLAG_INTERLACE	,	V_355
pflip_cleanup	,	V_115
uint64_t	,	T_5
lut_b	,	V_26
radeon_unpin_work_func	,	F_35
hwmode	,	V_91
max_height	,	V_330
radeon_page_flip	,	F_48
radeon_crtc_fb_gamma_set	,	F_29
drm_device	,	V_4
radeon_modeset_init	,	F_132
CURSOR_WIDTH	,	V_143
lut_r	,	V_24
CIK_CURSOR_WIDTH	,	V_140
"audio"	,	L_42
frac_fb_div	,	V_216
max_cursor_width	,	V_139
lut_g	,	V_25
DRM_DEBUG_DRIVER	,	F_64
regno	,	V_66
best_freq	,	V_253
coherent_mode_property	,	V_291
vbl_start	,	V_372
work	,	V_73
pll_out_max	,	V_228
cd_mux_control_pin	,	V_174
radeon_setup_enc_conn	,	F_86
aper_base	,	V_335
crtc_vdisplay	,	V_92
crtc	,	V_2
ATOM_DEVICE_TV1_SUPPORT	,	V_194
radeon_fence_unref	,	F_52
AVIVO_D2CRTC_STATUS_POSITION	,	V_381
radeon_connector_atom_dig	,	V_198
tmds_pll_property	,	V_293
EVERGREEN_CRTC_V_BLANK_START_END	,	V_376
ASIC_IS_R300	,	F_67
NI_OVL_INPUT_GAMMA_MODE	,	F_11
NI_CURSOR_DEGAMMA_MODE	,	F_15
EVERGREEN_CRTC1_REGISTER_OFFSET	,	V_313
EVERGREEN_CRTC4_REGISTER_OFFSET	,	V_316
vbl	,	V_370
kfree	,	F_34
flags	,	V_79
drm_gem_handle_create	,	F_108
stime	,	V_367
DRM_SCANOUTPOS_INVBL	,	V_393
enabled	,	V_62
best_vco	,	V_248
num_crtc	,	V_336
radeon_update_display_priority	,	F_123
AVIVO_DC_LUT_RW_SELECT	,	V_19
is_hdtv_mode	,	F_149
deferred_flip_completion	,	V_87
max_feed_div	,	V_268
underscan_vborder_property	,	V_300
event	,	V_93
frac_fb_div_p	,	V_234
EVERGREEN_DC_LUT_CONTROL	,	V_28
min_frac_feed_div	,	V_269
vco	,	V_221
eg_offsets	,	V_311
vco_diff	,	V_266
underscan_hborder_property	,	V_299
"    CV: %s\n"	,	L_29
drm_send_vblank_event	,	F_50
AVIVO_DC_LUTA_BLACK_OFFSET_RED	,	V_15
EINVAL	,	V_117
drm_framebuffer_cleanup	,	F_106
RADEON_CRTC_VLINE_CRNT_VLINE	,	V_385
RADEON_PLL_PREFER_HIGH_FB_DIV	,	V_276
NI_REGAMMA_CONTROL	,	V_51
radeon_afmt_init	,	F_124
mask_clk_reg	,	V_161
a_data_reg	,	V_164
vtotal	,	V_374
first	,	V_345
radeon_ddc_get_modes	,	F_92
UNDERSCAN_AUTO	,	V_358
mode_cmd	,	V_285
ktime_t	,	T_7
radeon_get_legacy_connector_info_from_table	,	F_90
radeon_dither_enum_list	,	V_303
NI_GRPH_PRESCALE_BYPASS	,	V_42
router	,	V_169
radeon_pll	,	V_210
RADEON_PLL_USE_REF_DIV	,	V_238
radeon_compute_pll_avivo	,	F_101
dither_property	,	V_304
NI_OVL_GAMUT_REMAP_MODE	,	F_17
EVERGREEN_DC_LUT_WHITE_OFFSET_GREEN	,	V_33
max_cursor_height	,	V_141
radeon_atombios_init_crtc	,	F_79
"load detection"	,	L_37
RADEON_PLL_PREFER_CLOSEST_LOWER	,	V_272
NI_OUTPUT_CSC_CONTROL	,	V_53
drm_crtc_helper_set_config	,	F_72
to_radeon_crtc	,	F_2
tile_addr	,	V_123
DRM_SCANOUTPOS_VALID	,	V_89
offset	,	V_126
RADEON_CRTC_V_TOTAL_DISP	,	V_382
drm_pending_vblank_event	,	V_96
radeon_encoder	,	V_154
encoder_names	,	V_184
radeon_atom_disp_eng_pll_init	,	F_137
"    DFP6: %s\n"	,	L_27
NI_PRESCALE_OVL_CONTROL	,	V_43
old_radeon_fb	,	V_99
max_frac_feedback_div	,	V_261
RADEON_CRTC2_V_TOTAL_DISP	,	V_388
drm_mode_config_cleanup	,	F_147
pll_in_min	,	V_258
dce4_crtc_load_lut	,	F_6
radeon_unpin_work	,	V_72
preferred_depth	,	V_331
"    TV1: %s\n"	,	L_28
dfixed_const	,	F_153
radeon_fence_ref	,	F_61
NI_GRPH_GAMUT_REMAP_MODE	,	F_16
schedule_work	,	F_54
DRM_SCANOUTPOS_ACCURATE	,	V_391
tbo	,	V_109
"Radeon Display Connectors\n"	,	L_11
ATOM_DEVICE_DFP4_SUPPORT	,	V_191
lcd_pll_out_max	,	V_227
update_pending	,	V_80
drm_mode_connector_update_edid_property	,	F_97
legacy_display_base_addr	,	V_118
NI_OVL_REGAMMA_MODE	,	F_19
drm_connector	,	V_135
drm_gem_object_lookup	,	F_113
radeon_post_page_flip	,	F_53
dot_clock_p	,	V_232
min_ref_div	,	V_237
radeon_compute_pll_legacy	,	F_104
radeon_bo_reserve	,	F_37
spin_lock	,	F_60
drm_detect_hdmi_monitor	,	F_152
EVERGREEN_DC_LUT_BLACK_OFFSET_RED	,	V_31
mask_data_reg	,	V_162
old_rbo	,	V_75
WREG8	,	F_5
"tv standard"	,	L_38
NI_DEGAMMA_BYPASS	,	V_48
radeon_bo_unreserve	,	F_42
post_div_p	,	V_236
a_clk_reg	,	V_163
funcs	,	V_327
fixed20_12	,	T_6
crtc_id	,	V_10
NI_GAMUT_REMAP_CONTROL	,	V_49
radeon_legacy_init_crtc	,	F_80
CHIP_R600	,	V_324
