# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do Topmodule_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying e:/intelfpga/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU {C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/Topmodule.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:38:49 on May 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU" C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/Topmodule.sv 
# -- Compiling module Topmodule
# 
# Top level modules:
# 	Topmodule
# End time: 08:38:49 on May 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU {C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/and_op.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:38:49 on May 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU" C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/and_op.sv 
# -- Compiling module and_op
# 
# Top level modules:
# 	and_op
# End time: 08:38:49 on May 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU {C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/xor_op.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:38:49 on May 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU" C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/xor_op.sv 
# -- Compiling module xor_op
# 
# Top level modules:
# 	xor_op
# End time: 08:38:49 on May 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU {C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/sub_op.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:38:49 on May 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU" C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/sub_op.sv 
# -- Compiling module sub_op
# 
# Top level modules:
# 	sub_op
# End time: 08:38:50 on May 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU {C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/mul_op.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:38:50 on May 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU" C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/mul_op.sv 
# -- Compiling module mul_op
# 
# Top level modules:
# 	mul_op
# End time: 08:38:50 on May 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU {C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/mux4_1.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:38:50 on May 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU" C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 08:38:50 on May 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU {C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/alu.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:38:50 on May 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU" C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 08:38:50 on May 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU {C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/HEX_SevenSeg.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:38:50 on May 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU" C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/HEX_SevenSeg.sv 
# -- Compiling module HEX_SevenSeg
# 
# Top level modules:
# 	HEX_SevenSeg
# End time: 08:38:50 on May 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU {C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/UART.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:38:50 on May 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU" C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/UART.sv 
# -- Compiling module UART
# 
# Top level modules:
# 	UART
# End time: 08:38:50 on May 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU {C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/pwm_controller.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:38:50 on May 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU" C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/pwm_controller.sv 
# -- Compiling module pwm_controller
# 
# Top level modules:
# 	pwm_controller
# End time: 08:38:51 on May 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU {C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/contador4bit.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:38:51 on May 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU" C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/contador4bit.sv 
# -- Compiling module contador4bit
# 
# Top level modules:
# 	contador4bit
# End time: 08:38:51 on May 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU {C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/comparador_menor.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:38:51 on May 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU" C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/comparador_menor.sv 
# -- Compiling module comparador_menor
# 
# Top level modules:
# 	comparador_menor
# End time: 08:38:51 on May 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU {C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/clk_div_50M_to_10K.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:38:51 on May 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU" C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/clk_div_50M_to_10K.sv 
# -- Compiling module clk_div_50M_to_10K
# 
# Top level modules:
# 	clk_div_50M_to_10K
# End time: 08:38:51 on May 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU {C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/UART_FSM.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:38:51 on May 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU" C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/UART_FSM.sv 
# -- Compiling module UART_FSM
# -- Compiling module State_Transition
# -- Compiling module Output_Logic
# 
# Top level modules:
# 	UART_FSM
# End time: 08:38:51 on May 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU {C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/mux2_1.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:38:51 on May 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU" C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 08:38:51 on May 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU {C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/reg_n.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:38:52 on May 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU" C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/reg_n.sv 
# -- Compiling module reg_n
# 
# Top level modules:
# 	reg_n
# End time: 08:38:52 on May 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU {C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/shift_reg_8.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:38:52 on May 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU" C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/shift_reg_8.sv 
# -- Compiling module shift_reg_8
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	shift_reg_8
# End time: 08:38:52 on May 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU {C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/Enco_Four_Two.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:38:52 on May 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU" C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/Enco_Four_Two.sv 
# -- Compiling module Enco_Four_Two
# 
# Top level modules:
# 	Enco_Four_Two
# End time: 08:38:52 on May 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU {C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/Flip_Flop_D.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:38:52 on May 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU" C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/Flip_Flop_D.sv 
# -- Compiling module Flip_Flop_D
# 
# Top level modules:
# 	Flip_Flop_D
# End time: 08:38:52 on May 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU {C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/mux2_1_n.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:38:52 on May 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU" C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/mux2_1_n.sv 
# -- Compiling module mux2_1_n
# 
# Top level modules:
# 	mux2_1_n
# End time: 08:38:52 on May 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU {C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/tb_UART_FSM.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:38:52 on May 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU" C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/tb_UART_FSM.sv 
# -- Compiling module tb_UART_FSM
# 
# Top level modules:
# 	tb_UART_FSM
# End time: 08:38:53 on May 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_UART_FSM
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_UART_FSM 
# Start time: 08:38:53 on May 18,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb_UART_FSM(fast)
# Loading work.UART_FSM(fast)
# Loading work.State_Transition(fast)
# Loading work.Output_Logic(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# TEST PASSED: No se detectaron errores.
# ** Note: $finish    : C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/tb_UART_FSM.sv(144)
#    Time: 186 ns  Iteration: 0  Instance: /tb_UART_FSM
# 1
# Break in Module tb_UART_FSM at C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/tb_UART_FSM.sv line 144
vlog -reportprogress 300 -work work C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/alu_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:40:23 on May 18,2025
# vlog -reportprogress 300 -work work C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/alu_tb.sv 
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 08:40:23 on May 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=\"+acc\" rtl_work.alu_tb
# End time: 08:42:15 on May 18,2025, Elapsed time: 0:03:22
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" rtl_work.alu_tb 
# Start time: 08:42:15 on May 18,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.alu_tb(fast)
# Loading work.alu(fast)
# Loading work.and_op(fast)
# Loading work.xor_op(fast)
# Loading work.sub_op(fast)
# Loading work.mul_op(fast)
# Loading work.mux4_1(fast)
# Load canceled
vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=\"+acc\" rtl_work.alu_tb
# End time: 08:43:12 on May 18,2025, Elapsed time: 0:00:57
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" rtl_work.alu_tb 
# Start time: 08:43:12 on May 18,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.alu_tb(fast)
# Loading work.alu(fast)
# Loading work.and_op(fast)
# Loading work.xor_op(fast)
# Loading work.sub_op(fast)
# Loading work.mul_op(fast)
# Loading work.mux4_1(fast)
# End time: 08:44:25 on May 18,2025, Elapsed time: 0:01:13
# Errors: 0, Warnings: 0
