// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Loop_Row_DCT_Loop_pr_HH_
#define _Loop_Row_DCT_Loop_pr_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dct_mul_mul_15s_1jbC.h"
#include "dct_mac_muladd_14kbM.h"
#include "dct_mac_muladd_15lbW.h"
#include "dct_mac_muladd_15mb6.h"
#include "Loop_Row_DCT_Loopbkb.h"
#include "Loop_Row_DCT_Loopcud.h"
#include "Loop_Row_DCT_LoopdEe.h"
#include "Loop_Row_DCT_LoopeOg.h"
#include "Loop_Row_DCT_LoopfYi.h"
#include "Loop_Row_DCT_Loopg8j.h"
#include "Loop_Row_DCT_Loophbi.h"
#include "Loop_Row_DCT_Loopibs.h"

namespace ap_rtl {

struct Loop_Row_DCT_Loop_pr : public sc_module {
    // Port declarations 35
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<3> > buf_2d_in_0_address0;
    sc_out< sc_logic > buf_2d_in_0_ce0;
    sc_in< sc_lv<16> > buf_2d_in_0_q0;
    sc_out< sc_lv<3> > buf_2d_in_1_address0;
    sc_out< sc_logic > buf_2d_in_1_ce0;
    sc_in< sc_lv<16> > buf_2d_in_1_q0;
    sc_out< sc_lv<3> > buf_2d_in_2_address0;
    sc_out< sc_logic > buf_2d_in_2_ce0;
    sc_in< sc_lv<16> > buf_2d_in_2_q0;
    sc_out< sc_lv<3> > buf_2d_in_3_address0;
    sc_out< sc_logic > buf_2d_in_3_ce0;
    sc_in< sc_lv<16> > buf_2d_in_3_q0;
    sc_out< sc_lv<3> > buf_2d_in_4_address0;
    sc_out< sc_logic > buf_2d_in_4_ce0;
    sc_in< sc_lv<16> > buf_2d_in_4_q0;
    sc_out< sc_lv<3> > buf_2d_in_5_address0;
    sc_out< sc_logic > buf_2d_in_5_ce0;
    sc_in< sc_lv<16> > buf_2d_in_5_q0;
    sc_out< sc_lv<3> > buf_2d_in_6_address0;
    sc_out< sc_logic > buf_2d_in_6_ce0;
    sc_in< sc_lv<16> > buf_2d_in_6_q0;
    sc_out< sc_lv<3> > buf_2d_in_7_address0;
    sc_out< sc_logic > buf_2d_in_7_ce0;
    sc_in< sc_lv<16> > buf_2d_in_7_q0;
    sc_out< sc_lv<6> > row_outbuf_i_address0;
    sc_out< sc_logic > row_outbuf_i_ce0;
    sc_out< sc_logic > row_outbuf_i_we0;
    sc_out< sc_lv<16> > row_outbuf_i_d0;


    // Module declarations
    Loop_Row_DCT_Loop_pr(sc_module_name name);
    SC_HAS_PROCESS(Loop_Row_DCT_Loop_pr);

    ~Loop_Row_DCT_Loop_pr();

    sc_trace_file* mVcdFile;

    Loop_Row_DCT_Loopbkb* dct_coeff_table_0_U;
    Loop_Row_DCT_Loopcud* dct_coeff_table_1_U;
    Loop_Row_DCT_LoopdEe* dct_coeff_table_2_U;
    Loop_Row_DCT_LoopeOg* dct_coeff_table_3_U;
    Loop_Row_DCT_LoopfYi* dct_coeff_table_4_U;
    Loop_Row_DCT_Loopg8j* dct_coeff_table_5_U;
    Loop_Row_DCT_Loophbi* dct_coeff_table_6_U;
    Loop_Row_DCT_Loopibs* dct_coeff_table_7_U;
    dct_mul_mul_15s_1jbC<1,1,15,16,29>* dct_mul_mul_15s_1jbC_U10;
    dct_mul_mul_15s_1jbC<1,1,15,16,29>* dct_mul_mul_15s_1jbC_U11;
    dct_mul_mul_15s_1jbC<1,1,15,16,29>* dct_mul_mul_15s_1jbC_U12;
    dct_mac_muladd_14kbM<1,1,14,16,29,29>* dct_mac_muladd_14kbM_U13;
    dct_mac_muladd_15lbW<1,1,15,16,29,29>* dct_mac_muladd_15lbW_U14;
    dct_mac_muladd_15lbW<1,1,15,16,29,29>* dct_mac_muladd_15lbW_U15;
    dct_mac_muladd_15lbW<1,1,15,16,29,29>* dct_mac_muladd_15lbW_U16;
    dct_mac_muladd_15mb6<1,1,15,16,14,29>* dct_mac_muladd_15mb6_U17;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > dct_coeff_table_0_address0;
    sc_signal< sc_logic > dct_coeff_table_0_ce0;
    sc_signal< sc_lv<14> > dct_coeff_table_0_q0;
    sc_signal< sc_lv<3> > dct_coeff_table_1_address0;
    sc_signal< sc_logic > dct_coeff_table_1_ce0;
    sc_signal< sc_lv<15> > dct_coeff_table_1_q0;
    sc_signal< sc_lv<3> > dct_coeff_table_2_address0;
    sc_signal< sc_logic > dct_coeff_table_2_ce0;
    sc_signal< sc_lv<15> > dct_coeff_table_2_q0;
    sc_signal< sc_lv<3> > dct_coeff_table_3_address0;
    sc_signal< sc_logic > dct_coeff_table_3_ce0;
    sc_signal< sc_lv<15> > dct_coeff_table_3_q0;
    sc_signal< sc_lv<3> > dct_coeff_table_4_address0;
    sc_signal< sc_logic > dct_coeff_table_4_ce0;
    sc_signal< sc_lv<15> > dct_coeff_table_4_q0;
    sc_signal< sc_lv<3> > dct_coeff_table_5_address0;
    sc_signal< sc_logic > dct_coeff_table_5_ce0;
    sc_signal< sc_lv<15> > dct_coeff_table_5_q0;
    sc_signal< sc_lv<3> > dct_coeff_table_6_address0;
    sc_signal< sc_logic > dct_coeff_table_6_ce0;
    sc_signal< sc_lv<15> > dct_coeff_table_6_q0;
    sc_signal< sc_lv<3> > dct_coeff_table_7_address0;
    sc_signal< sc_logic > dct_coeff_table_7_ce0;
    sc_signal< sc_lv<15> > dct_coeff_table_7_q0;
    sc_signal< sc_lv<4> > k_i_reg_285;
    sc_signal< sc_lv<1> > tmp_fu_296_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<4> > i_fu_302_p2;
    sc_signal< sc_lv<4> > i_reg_496;
    sc_signal< sc_lv<8> > tmp_16_cast_fu_328_p1;
    sc_signal< sc_lv<8> > tmp_16_cast_reg_501;
    sc_signal< sc_lv<3> > buf_2d_in_0_addr_reg_506;
    sc_signal< sc_lv<3> > buf_2d_in_1_addr_reg_511;
    sc_signal< sc_lv<3> > buf_2d_in_2_addr_reg_516;
    sc_signal< sc_lv<3> > buf_2d_in_3_addr_reg_521;
    sc_signal< sc_lv<3> > buf_2d_in_4_addr_reg_526;
    sc_signal< sc_lv<3> > buf_2d_in_5_addr_reg_531;
    sc_signal< sc_lv<3> > buf_2d_in_6_addr_reg_536;
    sc_signal< sc_lv<3> > buf_2d_in_7_addr_reg_541;
    sc_signal< sc_lv<1> > tmp_i_fu_332_p2;
    sc_signal< sc_lv<1> > tmp_i_reg_546;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter5;
    sc_signal< bool > ap_block_pp0_stage0_flag00011001;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_tmp_i_reg_546;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_tmp_i_reg_546;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_tmp_i_reg_546;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_tmp_i_reg_546;
    sc_signal< sc_lv<4> > k_fu_338_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > tmp_i_17_fu_344_p1;
    sc_signal< sc_lv<64> > tmp_i_17_reg_555;
    sc_signal< sc_lv<8> > tmp_5_fu_355_p2;
    sc_signal< sc_lv<8> > tmp_5_reg_564;
    sc_signal< sc_lv<8> > ap_reg_pp0_iter1_tmp_5_reg_564;
    sc_signal< sc_lv<8> > ap_reg_pp0_iter2_tmp_5_reg_564;
    sc_signal< sc_lv<8> > ap_reg_pp0_iter3_tmp_5_reg_564;
    sc_signal< sc_lv<8> > ap_reg_pp0_iter4_tmp_5_reg_564;
    sc_signal< sc_lv<15> > dct_coeff_table_1_lo_reg_589;
    sc_signal< sc_lv<16> > buf_2d_in_1_load_reg_594;
    sc_signal< sc_lv<15> > dct_coeff_table_3_lo_reg_604;
    sc_signal< sc_lv<16> > buf_2d_in_3_load_reg_609;
    sc_signal< sc_lv<15> > dct_coeff_table_5_lo_reg_619;
    sc_signal< sc_lv<16> > buf_2d_in_5_load_reg_624;
    sc_signal< sc_lv<14> > dct_coeff_table_0_lo_reg_639;
    sc_signal< sc_lv<16> > buf_2d_in_0_load_reg_644;
    sc_signal< sc_lv<29> > tmp_8_1_i_fu_435_p2;
    sc_signal< sc_lv<29> > tmp_8_1_i_reg_649;
    sc_signal< sc_lv<15> > dct_coeff_table_2_lo_reg_654;
    sc_signal< sc_lv<16> > buf_2d_in_2_load_reg_659;
    sc_signal< sc_lv<29> > tmp_8_3_i_fu_441_p2;
    sc_signal< sc_lv<29> > tmp_8_3_i_reg_664;
    sc_signal< sc_lv<15> > dct_coeff_table_4_lo_reg_669;
    sc_signal< sc_lv<16> > buf_2d_in_4_load_reg_674;
    sc_signal< sc_lv<29> > tmp_8_5_i_fu_447_p2;
    sc_signal< sc_lv<29> > tmp_8_5_i_reg_679;
    sc_signal< sc_lv<15> > dct_coeff_table_6_lo_reg_684;
    sc_signal< sc_lv<16> > buf_2d_in_6_load_reg_689;
    sc_signal< sc_lv<15> > dct_coeff_table_7_lo_reg_694;
    sc_signal< sc_lv<16> > buf_2d_in_7_load_reg_699;
    sc_signal< sc_lv<29> > tmp1_fu_408_p2;
    sc_signal< sc_lv<29> > tmp1_reg_704;
    sc_signal< sc_lv<29> > grp_fu_469_p3;
    sc_signal< sc_lv<29> > tmp5_reg_709;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<29> > grp_fu_476_p3;
    sc_signal< sc_lv<29> > tmp6_reg_714;
    sc_signal< sc_lv<16> > tmp_5_i_reg_719;
    sc_signal< bool > ap_block_pp0_stage0_flag00011011;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<4> > i_0_i_reg_274;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<64> > tmp_141_cast_i_fu_308_p1;
    sc_signal< bool > ap_block_pp0_stage0_flag00000000;
    sc_signal< sc_lv<64> > tmp_17_cast_fu_431_p1;
    sc_signal< sc_lv<7> > tmp_s_fu_320_p3;
    sc_signal< sc_lv<8> > tmp_i_cast_fu_351_p1;
    sc_signal< sc_lv<29> > grp_fu_453_p3;
    sc_signal< sc_lv<29> > grp_fu_461_p3;
    sc_signal< sc_lv<29> > tmp4_fu_412_p2;
    sc_signal< sc_lv<29> > tmp_3_i_fu_416_p2;
    sc_signal< sc_lv<14> > grp_fu_453_p0;
    sc_signal< sc_lv<29> > grp_fu_483_p3;
    sc_signal< sc_lv<14> > grp_fu_483_p2;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<29> > grp_fu_453_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state9;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<29> ap_const_lv29_1000;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0_flag00000000();
    void thread_ap_block_pp0_stage0_flag00011001();
    void thread_ap_block_pp0_stage0_flag00011011();
    void thread_ap_block_state1();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state6_pp0_stage0_iter3();
    void thread_ap_block_state7_pp0_stage0_iter4();
    void thread_ap_block_state8_pp0_stage0_iter5();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_buf_2d_in_0_address0();
    void thread_buf_2d_in_0_ce0();
    void thread_buf_2d_in_1_address0();
    void thread_buf_2d_in_1_ce0();
    void thread_buf_2d_in_2_address0();
    void thread_buf_2d_in_2_ce0();
    void thread_buf_2d_in_3_address0();
    void thread_buf_2d_in_3_ce0();
    void thread_buf_2d_in_4_address0();
    void thread_buf_2d_in_4_ce0();
    void thread_buf_2d_in_5_address0();
    void thread_buf_2d_in_5_ce0();
    void thread_buf_2d_in_6_address0();
    void thread_buf_2d_in_6_ce0();
    void thread_buf_2d_in_7_address0();
    void thread_buf_2d_in_7_ce0();
    void thread_dct_coeff_table_0_address0();
    void thread_dct_coeff_table_0_ce0();
    void thread_dct_coeff_table_1_address0();
    void thread_dct_coeff_table_1_ce0();
    void thread_dct_coeff_table_2_address0();
    void thread_dct_coeff_table_2_ce0();
    void thread_dct_coeff_table_3_address0();
    void thread_dct_coeff_table_3_ce0();
    void thread_dct_coeff_table_4_address0();
    void thread_dct_coeff_table_4_ce0();
    void thread_dct_coeff_table_5_address0();
    void thread_dct_coeff_table_5_ce0();
    void thread_dct_coeff_table_6_address0();
    void thread_dct_coeff_table_6_ce0();
    void thread_dct_coeff_table_7_address0();
    void thread_dct_coeff_table_7_ce0();
    void thread_grp_fu_453_p0();
    void thread_grp_fu_453_p00();
    void thread_grp_fu_483_p2();
    void thread_i_fu_302_p2();
    void thread_k_fu_338_p2();
    void thread_row_outbuf_i_address0();
    void thread_row_outbuf_i_ce0();
    void thread_row_outbuf_i_d0();
    void thread_row_outbuf_i_we0();
    void thread_tmp1_fu_408_p2();
    void thread_tmp4_fu_412_p2();
    void thread_tmp_141_cast_i_fu_308_p1();
    void thread_tmp_16_cast_fu_328_p1();
    void thread_tmp_17_cast_fu_431_p1();
    void thread_tmp_3_i_fu_416_p2();
    void thread_tmp_5_fu_355_p2();
    void thread_tmp_fu_296_p2();
    void thread_tmp_i_17_fu_344_p1();
    void thread_tmp_i_cast_fu_351_p1();
    void thread_tmp_i_fu_332_p2();
    void thread_tmp_s_fu_320_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
