{
    "code": "module TopModule(\n    input wire a,\n    input wire b,\n    input wire c,\n    input wire d,\n    output wire out\n);\n\n    assign out = (~a & ~b & c & ~d) | \n                 (~a & b & ~c & d) | \n                 (a & ~b & c & ~d) | \n                 (a & b & ~c & d);\n\nendmodule",
    "test_results": {
        "num_mismatch": 119,
        "passfail": "R"
    }
}