
*** Running vivado
    with args -log Image_Demo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Image_Demo.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Image_Demo.tcl -notrace
Command: synth_design -top Image_Demo -part xc7s15ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 67888 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 455.957 ; gain = 103.441
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Image_Demo' [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/Image_Demo.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.runs/synth_1/.Xil/Vivado-69056-DESKTOP-DU9F0PS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.runs/synth_1/.Xil/Vivado-69056-DESKTOP-DU9F0PS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.runs/synth_1/.Xil/Vivado-69056-DESKTOP-DU9F0PS/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (2#1) [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.runs/synth_1/.Xil/Vivado-69056-DESKTOP-DU9F0PS/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (3#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'Driver_MIPI' [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/Driver_MIPI.v:23]
INFO: [Synth 8-6157] synthesizing module 'csi2_d_phy_rx_0' [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.runs/synth_1/.Xil/Vivado-69056-DESKTOP-DU9F0PS/realtime/csi2_d_phy_rx_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'csi2_d_phy_rx_0' (4#1) [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.runs/synth_1/.Xil/Vivado-69056-DESKTOP-DU9F0PS/realtime/csi2_d_phy_rx_0_stub.v:6]
WARNING: [Synth 8-350] instance 'Data_Read' of module 'csi2_d_phy_rx_0' requires 33 connections, but only 25 given [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/Driver_MIPI.v:72]
INFO: [Synth 8-6157] synthesizing module 'csi_to_axis_0' [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.runs/synth_1/.Xil/Vivado-69056-DESKTOP-DU9F0PS/realtime/csi_to_axis_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'csi_to_axis_0' (5#1) [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.runs/synth_1/.Xil/Vivado-69056-DESKTOP-DU9F0PS/realtime/csi_to_axis_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Driver_Csi_To_Dvp' [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/Driver_Csi_To_Dvp.v:23]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter HSIZE bound to: 1280 - type: integer 
	Parameter HFP bound to: 1390 - type: integer 
	Parameter HSP bound to: 1430 - type: integer 
	Parameter HMAX bound to: 1650 - type: integer 
	Parameter VSIZE bound to: 720 - type: integer 
	Parameter VFP bound to: 725 - type: integer 
	Parameter VSP bound to: 730 - type: integer 
	Parameter VMAX bound to: 750 - type: integer 
	Parameter HSPP bound to: 0 - type: integer 
	Parameter VSPP bound to: 0 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/Driver_Csi_To_Dvp.v:106]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.runs/synth_1/.Xil/Vivado-69056-DESKTOP-DU9F0PS/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (6#1) [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.runs/synth_1/.Xil/Vivado-69056-DESKTOP-DU9F0PS/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Driver_Csi_To_Dvp' (7#1) [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/Driver_Csi_To_Dvp.v:23]
INFO: [Synth 8-6157] synthesizing module 'Driver_Bayer_To_RGB' [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/Driver_Bayer_To_RGB.v:23]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter HSIZE bound to: 1280 - type: integer 
	Parameter HFP bound to: 1390 - type: integer 
	Parameter HSP bound to: 1430 - type: integer 
	Parameter HMAX bound to: 1650 - type: integer 
	Parameter VSIZE bound to: 720 - type: integer 
	Parameter VFP bound to: 725 - type: integer 
	Parameter VSP bound to: 730 - type: integer 
	Parameter VMAX bound to: 750 - type: integer 
	Parameter HSPP bound to: 0 - type: integer 
	Parameter VSPP bound to: 0 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter IDLE_BG bound to: 1 - type: integer 
	Parameter PATTERN0 bound to: 2 - type: integer 
	Parameter PATTERN1 bound to: 3 - type: integer 
	Parameter IDLE_GR bound to: 4 - type: integer 
	Parameter PATTERN2 bound to: 5 - type: integer 
	Parameter PATTERN3 bound to: 6 - type: integer 
	Parameter DELAY_LINE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.runs/synth_1/.Xil/Vivado-69056-DESKTOP-DU9F0PS/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (8#1) [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.runs/synth_1/.Xil/Vivado-69056-DESKTOP-DU9F0PS/realtime/blk_mem_gen_1_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element col_cnt_reg was removed.  [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/Driver_Bayer_To_RGB.v:214]
WARNING: [Synth 8-3936] Found unconnected internal register 'de_delay_r_reg' and it is trimmed from '8' to '7' bits. [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/Driver_Bayer_To_RGB.v:287]
WARNING: [Synth 8-3936] Found unconnected internal register 'hsync_delay_r_reg' and it is trimmed from '8' to '7' bits. [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/Driver_Bayer_To_RGB.v:285]
WARNING: [Synth 8-3936] Found unconnected internal register 'vsync_delay_r_reg' and it is trimmed from '8' to '7' bits. [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/Driver_Bayer_To_RGB.v:286]
INFO: [Synth 8-6155] done synthesizing module 'Driver_Bayer_To_RGB' (9#1) [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/Driver_Bayer_To_RGB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Driver_MIPI' (10#1) [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/Driver_MIPI.v:23]
INFO: [Synth 8-6157] synthesizing module 'Image_Process' [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/Image_Process.v:23]
	Parameter RGB2Gray_Accuracy_N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RGB_To_HSV' [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/RGB_To_HSV.v:23]
	Parameter RGB2HSV_Delay_Clk bound to: 4 - type: integer 
WARNING: [Synth 8-5788] Register Sign_Flag_reg in module RGB_To_HSV is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/RGB_To_HSV.v:147]
WARNING: [Synth 8-5788] Register HSV_Data_Tmp_H_reg in module RGB_To_HSV is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/RGB_To_HSV.v:152]
INFO: [Synth 8-6155] done synthesizing module 'RGB_To_HSV' (11#1) [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/RGB_To_HSV.v:23]
INFO: [Synth 8-6157] synthesizing module 'HSV_To_RGB' [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/HSV_To_RGB.v:23]
	Parameter HSV2RGB_Delay_Clk bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HSV_To_RGB' (12#1) [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/HSV_To_RGB.v:23]
INFO: [Synth 8-6157] synthesizing module 'RGB_To_Gray' [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/RGB_To_Gray.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'Out_Data_reg' and it is trimmed from '33' to '8' bits. [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/RGB_To_Gray.v:33]
INFO: [Synth 8-6155] done synthesizing module 'RGB_To_Gray' (13#1) [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/RGB_To_Gray.v:23]
INFO: [Synth 8-6157] synthesizing module 'Delay_Signal' [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/Delay_Signal.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Delay_Signal' (14#1) [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/Delay_Signal.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Image_Process' (15#1) [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/Image_Process.v:23]
INFO: [Synth 8-6157] synthesizing module 'rgb2dvi_0' [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.runs/synth_1/.Xil/Vivado-69056-DESKTOP-DU9F0PS/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rgb2dvi_0' (16#1) [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.runs/synth_1/.Xil/Vivado-69056-DESKTOP-DU9F0PS/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Driver_IIC' [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/Driver_IIC.v:22]
	Parameter SCL_SUM bound to: 13'b0001111101000 
	Parameter IDLE bound to: 5'b00000 
	Parameter START0 bound to: 5'b00001 
	Parameter WRSADDR0 bound to: 5'b00010 
	Parameter ACK0 bound to: 5'b00011 
	Parameter WRRADDR bound to: 5'b00100 
	Parameter ACK1 bound to: 5'b00101 
	Parameter WRDATA bound to: 5'b00110 
	Parameter ACK2 bound to: 5'b00111 
	Parameter STOP bound to: 5'b01000 
	Parameter START1 bound to: 5'b01001 
	Parameter WRSADDR1 bound to: 5'b01010 
	Parameter ACK3 bound to: 5'b01011 
	Parameter RDDATA bound to: 5'b01100 
	Parameter NOACK bound to: 5'b01101 
	Parameter WRRADDR_H bound to: 5'b01110 
	Parameter ACK4 bound to: 5'b01111 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/Driver_IIC.v:333]
WARNING: [Synth 8-5788] Register IIC_Read_Data_reg in module Driver_IIC is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/Driver_IIC.v:401]
INFO: [Synth 8-6155] done synthesizing module 'Driver_IIC' (17#1) [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/Driver_IIC.v:22]
INFO: [Synth 8-6157] synthesizing module 'OV5647_Init' [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/OV5647_Init.v:23]
WARNING: [Synth 8-6014] Unused sequential element Write_Req_reg was removed.  [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/OV5647_Init.v:55]
INFO: [Synth 8-6155] done synthesizing module 'OV5647_Init' (18#1) [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/OV5647_Init.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Image_Demo' (19#1) [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/Image_Demo.v:23]
WARNING: [Synth 8-3331] design Driver_Bayer_To_RGB has unconnected port hsync_in
WARNING: [Synth 8-3331] design Image_Demo has unconnected port Key[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 511.547 ; gain = 159.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 511.547 ; gain = 159.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 511.547 ; gain = 159.031
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'Driver_MIPI0/Driver_Csi_To_Dvp0/bram0'
Finished Parsing XDC File [c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'Driver_MIPI0/Driver_Csi_To_Dvp0/bram0'
Parsing XDC File [c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'Driver_MIPI0/Driver_Bayer_To_RGB0/bram0'
Finished Parsing XDC File [c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'Driver_MIPI0/Driver_Bayer_To_RGB0/bram0'
Parsing XDC File [c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'Driver_MIPI0/Driver_Bayer_To_RGB0/bram1'
Finished Parsing XDC File [c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'Driver_MIPI0/Driver_Bayer_To_RGB0/bram1'
Parsing XDC File [c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'Driver_MIPI0/Driver_Bayer_To_RGB0/bram2'
Finished Parsing XDC File [c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'Driver_MIPI0/Driver_Bayer_To_RGB0/bram2'
Parsing XDC File [c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc] for cell 'Driver_MIPI0/Data_Read'
Finished Parsing XDC File [c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc] for cell 'Driver_MIPI0/Data_Read'
Parsing XDC File [c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/csi_to_axis_0/csi_to_axis_0/csi_to_axis_0_in_context.xdc] for cell 'Driver_MIPI0/Data_To_Csi'
Finished Parsing XDC File [c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/csi_to_axis_0/csi_to_axis_0/csi_to_axis_0_in_context.xdc] for cell 'Driver_MIPI0/Data_To_Csi'
Parsing XDC File [c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_10'
Finished Parsing XDC File [c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_10'
Parsing XDC File [c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'clk_4'
Finished Parsing XDC File [c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'clk_4'
Parsing XDC File [c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'rgb2dvi'
Finished Parsing XDC File [c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'rgb2dvi'
Parsing XDC File [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/constrs_1/new/system.xdc]
WARNING: [Vivado 12-508] No pins matched 'Image_Process_Edge/RGB_To_HSV0/HSV_Data_S_reg[2]/C'. [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/constrs_1/new/system.xdc:45]
WARNING: [Vivado 12-508] No pins matched 'Image_Process_Edge/RGB_To_HSV0/HSV_Data_S_reg[2]/C'. [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/constrs_1/new/system.xdc:46]
WARNING: [Vivado 12-508] No pins matched 'Image_Process_Edge/RGB_To_HSV0/HSV_Data_S_reg[2]/C'. [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/constrs_1/new/system.xdc:47]
WARNING: [Vivado 12-508] No pins matched 'Image_Process_Edge/RGB_To_HSV0/HSV_Data_S_reg[2]/C'. [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/constrs_1/new/system.xdc:48]
WARNING: [Vivado 12-508] No pins matched 'Image_Process_Edge/RGB_To_HSV0/HSV_Data_S_reg[2]/C'. [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/constrs_1/new/system.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'Image_Process_Edge/RGB_To_HSV0/HSV_Data_S_reg[2]/C'. [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/constrs_1/new/system.xdc:50]
WARNING: [Vivado 12-508] No pins matched 'Image_Process_Edge/RGB_To_HSV0/HSV_Data_S_reg[2]/C'. [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/constrs_1/new/system.xdc:51]
WARNING: [Vivado 12-508] No pins matched 'Image_Process_Edge/RGB_To_HSV0/HSV_Data_S_reg[2]/C'. [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/constrs_1/new/system.xdc:52]
Finished Parsing XDC File [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/constrs_1/new/system.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/constrs_1/new/system.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Image_Demo_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Image_Demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Image_Demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 825.102 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '6.060' specified during out-of-context synthesis of instance 'rgb2dvi' at clock pin 'PixelClk' is different from the actual clock period '4.761', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Driver_MIPI0/Driver_Bayer_To_RGB0/bram0' at clock pin 'clka' is different from the actual clock period '4.761', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Driver_MIPI0/Driver_Bayer_To_RGB0/bram1' at clock pin 'clka' is different from the actual clock period '4.761', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Driver_MIPI0/Driver_Bayer_To_RGB0/bram2' at clock pin 'clka' is different from the actual clock period '4.761', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Driver_MIPI0/Driver_Csi_To_Dvp0/bram0' at clock pin 'clka' is different from the actual clock period '4.761', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 825.102 ; gain = 472.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 825.102 ; gain = 472.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for Clk_Rx_Data_N. (constraint file  c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk_Rx_Data_N. (constraint file  c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for Clk_Rx_Data_P. (constraint file  c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk_Rx_Data_P. (constraint file  c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for Rx_Data_N[0]. (constraint file  c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Rx_Data_N[0]. (constraint file  c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for Rx_Data_N[1]. (constraint file  c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Rx_Data_N[1]. (constraint file  c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for Rx_Data_P[0]. (constraint file  c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Rx_Data_P[0]. (constraint file  c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for Rx_Data_P[1]. (constraint file  c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Rx_Data_P[1]. (constraint file  c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Clk_N. (constraint file  c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Clk_N. (constraint file  c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Clk_P. (constraint file  c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Clk_P. (constraint file  c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[0]. (constraint file  c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[0]. (constraint file  c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[1]. (constraint file  c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[1]. (constraint file  c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[2]. (constraint file  c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[2]. (constraint file  c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[0]. (constraint file  c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[0]. (constraint file  c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[1]. (constraint file  c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[1]. (constraint file  c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[2]. (constraint file  c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[2]. (constraint file  c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 17).
Applied set_property DONT_TOUCH = true for Driver_MIPI0/Driver_Csi_To_Dvp0/bram0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Driver_MIPI0/Driver_Bayer_To_RGB0/bram0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Driver_MIPI0/Driver_Bayer_To_RGB0/bram1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Driver_MIPI0/Driver_Bayer_To_RGB0/bram2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Driver_MIPI0/Data_Read. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Driver_MIPI0/Data_To_Csi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rgb2dvi. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 825.102 ; gain = 472.586
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unpack_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'de_delay_r_reg' and it is trimmed from '7' to '6' bits. [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/Driver_Bayer_To_RGB.v:287]
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'Driver_Bayer_To_RGB'
INFO: [Synth 8-5544] ROM "color_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/RGB_To_HSV.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/RGB_To_HSV.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/RGB_To_HSV.v:183]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/RGB_To_HSV.v:183]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/RGB_To_HSV.v:175]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/RGB_To_HSV.v:175]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/RGB_To_HSV.v:162]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/RGB_To_HSV.v:162]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/RGB_To_HSV.v:155]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/RGB_To_HSV.v:155]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/RGB_To_HSV.v:88]
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'Driver_IIC'
INFO: [Synth 8-5546] ROM "SDA_Dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'Ctrl_IIC_reg' into 'Enable_reg' [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/OV5647_Init.v:168]
WARNING: [Synth 8-6014] Unused sequential element Ctrl_IIC_reg was removed.  [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/OV5647_Init.v:168]
INFO: [Synth 8-802] inferred FSM for state register 'Write_State_reg' in module 'OV5647_Init'
INFO: [Synth 8-5546] ROM "Reg_Addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Enable" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                 IDLE_BG |                              001 |                             0001
                PATTERN0 |                              010 |                             0010
                PATTERN1 |                              011 |                             0011
                 IDLE_GR |                              100 |                             0100
                PATTERN2 |                              101 |                             0101
                PATTERN3 |                              110 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'sequential' in module 'Driver_Bayer_To_RGB'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                            00000
                  START0 |                             0001 |                            00001
                WRSADDR0 |                             0010 |                            00010
                    ACK0 |                             0011 |                            00011
               WRRADDR_H |                             0100 |                            01110
                    ACK4 |                             0101 |                            01111
                 WRRADDR |                             0110 |                            00100
                    ACK1 |                             0111 |                            00101
                  WRDATA |                             1000 |                            00110
                    ACK2 |                             1001 |                            00111
                  START1 |                             1010 |                            01001
                WRSADDR1 |                             1011 |                            01010
                    ACK3 |                             1100 |                            01011
                  RDDATA |                             1101 |                            01100
                   NOACK |                             1110 |                            01101
                    STOP |                             1111 |                            01000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'Driver_IIC'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE59 |                          0000000 |                        000000000
                iSTATE58 |                          0000001 |                        000000001
                iSTATE54 |                          0000010 |                        000000010
                iSTATE52 |                          0000011 |                        000000011
                iSTATE43 |                          0000100 |                        000000100
                iSTATE42 |                          0000101 |                        000000101
                iSTATE39 |                          0000110 |                        000000110
                iSTATE37 |                          0000111 |                        000000111
                 iSTATE0 |                          0001000 |                        000001000
                  iSTATE |                          0001001 |                        000001001
                iSTATE85 |                          0001010 |                        000001010
                iSTATE84 |                          0001011 |                        000001011
                iSTATE77 |                          0001100 |                        000001100
                iSTATE76 |                          0001101 |                        000001101
                iSTATE72 |                          0001110 |                        000001110
                iSTATE69 |                          0001111 |                        000001111
                 iSTATE2 |                          0010000 |                        000010000
                 iSTATE1 |                          0010001 |                        000010001
                iSTATE87 |                          0010010 |                        000010010
                iSTATE86 |                          0010011 |                        000010011
                iSTATE79 |                          0010100 |                        000010100
                iSTATE78 |                          0010101 |                        000010101
                iSTATE75 |                          0010110 |                        000010110
                iSTATE74 |                          0010111 |                        000010111
                iSTATE27 |                          0011000 |                        000011000
                iSTATE26 |                          0011001 |                        000011001
                iSTATE25 |                          0011010 |                        000011010
                iSTATE24 |                          0011011 |                        000011011
                iSTATE11 |                          0011100 |                        000011100
                iSTATE10 |                          0011101 |                        000011101
                 iSTATE9 |                          0011110 |                        000011110
                 iSTATE8 |                          0011111 |                        000011111
                 iSTATE6 |                          0100000 |                        000100000
                 iSTATE5 |                          0100001 |                        000100001
                 iSTATE4 |                          0100010 |                        000100010
                 iSTATE3 |                          0100011 |                        000100011
                iSTATE83 |                          0100100 |                        000100100
                iSTATE82 |                          0100101 |                        000100101
                iSTATE81 |                          0100110 |                        000100110
                iSTATE80 |                          0100111 |                        000100111
                iSTATE38 |                          0101000 |                        000101000
                iSTATE36 |                          0101001 |                        000101001
                iSTATE31 |                          0101010 |                        000101010
                iSTATE30 |                          0101011 |                        000101011
                iSTATE21 |                          0101100 |                        000101100
                iSTATE20 |                          0101101 |                        000101101
                iSTATE15 |                          0101110 |                        000101110
                iSTATE14 |                          0101111 |                        000101111
                iSTATE41 |                          0110000 |                        000110000
                iSTATE40 |                          0110001 |                        000110001
                iSTATE34 |                          0110010 |                        000110010
                iSTATE32 |                          0110011 |                        000110011
                iSTATE23 |                          0110100 |                        000110100
                iSTATE22 |                          0110101 |                        000110101
                iSTATE18 |                          0110110 |                        000110110
                iSTATE16 |                          0110111 |                        000110111
                iSTATE73 |                          0111000 |                        000111000
                iSTATE71 |                          0111001 |                        000111001
                iSTATE66 |                          0111010 |                        000111010
                iSTATE64 |                          0111011 |                        000111011
                iSTATE57 |                          0111100 |                        000111100
                iSTATE56 |                          0111101 |                        000111101
                iSTATE50 |                          0111110 |                        000111110
                iSTATE48 |                          0111111 |                        000111111
                iSTATE35 |                          1000000 |                        001000000
                iSTATE33 |                          1000001 |                        001000001
                iSTATE29 |                          1000010 |                        001000010
                iSTATE28 |                          1000011 |                        001000011
                iSTATE19 |                          1000100 |                        001000100
                iSTATE17 |                          1000101 |                        001000101
                iSTATE13 |                          1000110 |                        001000110
                iSTATE12 |                          1000111 |                        001000111
                iSTATE67 |                          1001000 |                        001001000
                iSTATE65 |                          1001001 |                        001001001
                iSTATE61 |                          1001010 |                        001001010
                iSTATE60 |                          1001011 |                        001001011
                iSTATE51 |                          1001100 |                        001001100
                iSTATE49 |                          1001101 |                        001001101
                iSTATE45 |                          1001110 |                        001001110
                iSTATE44 |                          1001111 |                        001001111
                iSTATE70 |                          1010000 |                        001010000
                iSTATE68 |                          1010001 |                        001010001
                iSTATE63 |                          1010010 |                        001010010
                iSTATE62 |                          1010011 |                        001010011
                iSTATE55 |                          1010100 |                        001010100
                iSTATE53 |                          1010101 |                        001010101
                iSTATE47 |                          1010110 |                        001010110
                iSTATE46 |                          1010111 |                        001010111
                 iSTATE7 |                          1011000 |                        001011000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Write_State_reg' using encoding 'sequential' in module 'OV5647_Init'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 825.102 ; gain = 472.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 5     
	   4 Input     10 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 26    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	  89 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 1     
	   7 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 20    
	  13 Input      8 Bit        Muxes := 1     
	  89 Input      8 Bit        Muxes := 1     
	  88 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 38    
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 25    
	   7 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 2     
	  89 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Driver_Csi_To_Dvp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Driver_Bayer_To_RGB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   7 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
Module RGB_To_HSV 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 3     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 8     
Module HSV_To_RGB 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
Module Delay_Signal 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Image_Process 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module Driver_IIC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  13 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 35    
	  16 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 2     
Module OV5647_Init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  89 Input     16 Bit        Muxes := 1     
	  89 Input      8 Bit        Muxes := 1     
	  88 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  89 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "Driver_Csi_To_Dvp0/vdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Driver_Csi_To_Dvp0/unpack_cnt" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP HSV_Dividend_H0, operation Mode is: A*(B:0x3c).
DSP Report: operator HSV_Dividend_H0 is absorbed into DSP HSV_Dividend_H0.
DSP Report: Generating DSP HSV_Dividend_S0, operation Mode is: A*(B:0xff).
DSP Report: operator HSV_Dividend_S0 is absorbed into DSP HSV_Dividend_S0.
DSP Report: Generating DSP Out_Data2, operation Mode is: (A:0x259)*B.
DSP Report: operator Out_Data2 is absorbed into DSP Out_Data2.
DSP Report: Generating DSP Out_Data2, operation Mode is: (A:0x4b2)*B.
DSP Report: operator Out_Data2 is absorbed into DSP Out_Data2.
DSP Report: Generating DSP Out_Data1, operation Mode is: PCIN+(A:0x264)*B.
DSP Report: operator Out_Data1 is absorbed into DSP Out_Data1.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data1.
DSP Report: Generating DSP Out_Data2, operation Mode is: (A:0x965)*B.
DSP Report: operator Out_Data2 is absorbed into DSP Out_Data2.
DSP Report: Generating DSP Out_Data1, operation Mode is: PCIN+(A:0x4c8)*B.
DSP Report: operator Out_Data1 is absorbed into DSP Out_Data1.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data1.
DSP Report: Generating DSP Out_Data2, operation Mode is: (A:0x12c9)*B.
DSP Report: operator Out_Data2 is absorbed into DSP Out_Data2.
DSP Report: Generating DSP Out_Data1, operation Mode is: PCIN+(A:0x991)*B.
DSP Report: operator Out_Data1 is absorbed into DSP Out_Data1.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data1.
DSP Report: Generating DSP Out_Data1, operation Mode is: PCIN+(A:0x3a6)*B.
DSP Report: operator Out_Data1 is absorbed into DSP Out_Data1.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data1.
DSP Report: Generating DSP Out_Data2, operation Mode is: (A:0x2592)*B.
DSP Report: operator Out_Data2 is absorbed into DSP Out_Data2.
DSP Report: Generating DSP Out_Data1, operation Mode is: PCIN+(A:0x1322)*B.
DSP Report: operator Out_Data1 is absorbed into DSP Out_Data1.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data1.
DSP Report: Generating DSP Out_Data1, operation Mode is: PCIN+(A:0x74c)*B.
DSP Report: operator Out_Data1 is absorbed into DSP Out_Data1.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data1.
DSP Report: Generating DSP Out_Data2, operation Mode is: (A:0x4b23)*B.
DSP Report: operator Out_Data2 is absorbed into DSP Out_Data2.
DSP Report: Generating DSP Out_Data1, operation Mode is: PCIN+(A:0x2645)*B.
DSP Report: operator Out_Data1 is absorbed into DSP Out_Data1.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data1.
DSP Report: Generating DSP Out_Data1, operation Mode is: PCIN+(A:0xe98)*B.
DSP Report: operator Out_Data1 is absorbed into DSP Out_Data1.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data1.
DSP Report: Generating DSP Out_Data2, operation Mode is: (A:0x9645)*B.
DSP Report: operator Out_Data2 is absorbed into DSP Out_Data2.
DSP Report: Generating DSP Out_Data1, operation Mode is: PCIN+(A:0x4c8b)*B.
DSP Report: operator Out_Data1 is absorbed into DSP Out_Data1.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data1.
DSP Report: Generating DSP Out_Data1, operation Mode is: PCIN+(A:0x1d30)*B.
DSP Report: operator Out_Data1 is absorbed into DSP Out_Data1.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data1.
DSP Report: Generating DSP Out_Data2, operation Mode is: (A:0x12c8b)*B.
DSP Report: operator Out_Data2 is absorbed into DSP Out_Data2.
DSP Report: Generating DSP Out_Data1, operation Mode is: PCIN+(A:0x9916)*B.
DSP Report: operator Out_Data1 is absorbed into DSP Out_Data1.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data1.
DSP Report: Generating DSP Out_Data1, operation Mode is: PCIN+(A:0x3a5f)*B.
DSP Report: operator Out_Data1 is absorbed into DSP Out_Data1.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data1.
DSP Report: Generating DSP Out_Data2, operation Mode is: (A:0x25916)*B.
DSP Report: operator Out_Data2 is absorbed into DSP Out_Data2.
DSP Report: Generating DSP Out_Data1, operation Mode is: PCIN+(A:0x1322d)*B.
DSP Report: operator Out_Data1 is absorbed into DSP Out_Data1.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data1.
DSP Report: Generating DSP Out_Data1, operation Mode is: PCIN+(A:0x74bd)*B.
DSP Report: operator Out_Data1 is absorbed into DSP Out_Data1.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data1.
DSP Report: Generating DSP Out_Data2, operation Mode is: (A:0x4b22d)*B.
DSP Report: operator Out_Data2 is absorbed into DSP Out_Data2.
DSP Report: Generating DSP Out_Data1, operation Mode is: PCIN+(A:0x2645a)*B.
DSP Report: operator Out_Data1 is absorbed into DSP Out_Data1.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data1.
DSP Report: Generating DSP Out_Data1, operation Mode is: PCIN+(A:0xe979)*B.
DSP Report: operator Out_Data1 is absorbed into DSP Out_Data1.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data1.
DSP Report: Generating DSP Out_Data2, operation Mode is: (A:0x9645a)*B.
DSP Report: operator Out_Data2 is absorbed into DSP Out_Data2.
DSP Report: Generating DSP Out_Data1, operation Mode is: PCIN+(A:0x4c8b4)*B.
DSP Report: operator Out_Data1 is absorbed into DSP Out_Data1.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data1.
DSP Report: Generating DSP Out_Data1, operation Mode is: PCIN+(A:0x1d2f2)*B.
DSP Report: operator Out_Data1 is absorbed into DSP Out_Data1.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data1.
WARNING: [Synth 8-6014] Unused sequential element Reg_Addr_reg was removed.  [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/OV5647_Init.v:80]
WARNING: [Synth 8-6014] Unused sequential element Reg_Data_reg was removed.  [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.srcs/sources_1/new/OV5647_Init.v:80]
WARNING: [Synth 8-3331] design Image_Demo has unconnected port Key[1]
INFO: [Synth 8-3886] merging instance 'Image_Process_Edge/RGB_To_HSV0/HSV_Data_Tmp_H_reg[0]' (FDE) to 'Image_Process_Edge/RGB_To_HSV0/HSV_Data_Tmp_H_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Driver_IIC0/iic_rd_en_r0_reg)
INFO: [Synth 8-3886] merging instance 'Driver_IIC0/iic_rd_en_r1_reg' (FDC) to 'Driver_IIC0/iic_rd_en_r0_reg'
INFO: [Synth 8-3886] merging instance 'Image_Process_Edge/RGB_To_HSV0/HSV_Data_Tmp_H_reg[1]' (FDE) to 'Image_Process_Edge/RGB_To_HSV0/HSV_Data_Tmp_H_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Image_Process_Edge/\RGB_To_HSV0/HSV_Data_Tmp_H_reg[2] )
INFO: [Synth 8-3886] merging instance 'Image_Process_Edge/RGB_To_HSV0/HSV_Data_Tmp_H_reg[5]' (FDE) to 'Image_Process_Edge/RGB_To_HSV0/HSV_Data_Tmp_H_reg[6]'
INFO: [Synth 8-3886] merging instance 'Driver_IIC0/scl_cnt_reg[12]' (FDC) to 'Driver_IIC0/scl_cnt_reg[10]'
INFO: [Synth 8-3886] merging instance 'Driver_IIC0/scl_cnt_reg[13]' (FDC) to 'Driver_IIC0/scl_cnt_reg[10]'
INFO: [Synth 8-3886] merging instance 'Driver_IIC0/scl_cnt_reg[11]' (FDC) to 'Driver_IIC0/scl_cnt_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Driver_IIC0/\scl_cnt_reg[10] )
WARNING: [Synth 8-3332] Sequential element (Driver_Bayer_To_RGB0/hsync_delay_r_reg[6]) is unused and will be removed from module Driver_MIPI.
WARNING: [Synth 8-3332] Sequential element (Driver_Bayer_To_RGB0/vsync_delay_r_reg[6]) is unused and will be removed from module Driver_MIPI.
WARNING: [Synth 8-3332] Sequential element (Driver_Bayer_To_RGB0/color_g_reg[1]) is unused and will be removed from module Driver_MIPI.
WARNING: [Synth 8-3332] Sequential element (Driver_Bayer_To_RGB0/color_g_reg[0]) is unused and will be removed from module Driver_MIPI.
WARNING: [Synth 8-3332] Sequential element (Driver_Bayer_To_RGB0/color_b_reg[1]) is unused and will be removed from module Driver_MIPI.
WARNING: [Synth 8-3332] Sequential element (Driver_Bayer_To_RGB0/color_b_reg[0]) is unused and will be removed from module Driver_MIPI.
WARNING: [Synth 8-3332] Sequential element (Driver_Bayer_To_RGB0/color_r_reg[1]) is unused and will be removed from module Driver_MIPI.
WARNING: [Synth 8-3332] Sequential element (Driver_Bayer_To_RGB0/color_r_reg[0]) is unused and will be removed from module Driver_MIPI.
WARNING: [Synth 8-3332] Sequential element (RGB_To_HSV0/HSV_Data_Tmp_H_reg[2]) is unused and will be removed from module Image_Process.
WARNING: [Synth 8-3332] Sequential element (Delay_HSync/Signal_Buffer_reg[7]) is unused and will be removed from module Image_Process.
WARNING: [Synth 8-3332] Sequential element (Delay_VSync/Signal_Buffer_reg[7]) is unused and will be removed from module Image_Process.
WARNING: [Synth 8-3332] Sequential element (Delay_De/Signal_Buffer_reg[7]) is unused and will be removed from module Image_Process.
WARNING: [Synth 8-3332] Sequential element (scl_cnt_reg[10]) is unused and will be removed from module Driver_IIC.
WARNING: [Synth 8-3332] Sequential element (iicrd_req_reg) is unused and will be removed from module Driver_IIC.
WARNING: [Synth 8-3332] Sequential element (IIC_Read_Data_reg[7]) is unused and will be removed from module Driver_IIC.
WARNING: [Synth 8-3332] Sequential element (IIC_Read_Data_reg[6]) is unused and will be removed from module Driver_IIC.
WARNING: [Synth 8-3332] Sequential element (IIC_Read_Data_reg[5]) is unused and will be removed from module Driver_IIC.
WARNING: [Synth 8-3332] Sequential element (IIC_Read_Data_reg[4]) is unused and will be removed from module Driver_IIC.
WARNING: [Synth 8-3332] Sequential element (IIC_Read_Data_reg[3]) is unused and will be removed from module Driver_IIC.
WARNING: [Synth 8-3332] Sequential element (IIC_Read_Data_reg[2]) is unused and will be removed from module Driver_IIC.
WARNING: [Synth 8-3332] Sequential element (IIC_Read_Data_reg[1]) is unused and will be removed from module Driver_IIC.
WARNING: [Synth 8-3332] Sequential element (IIC_Read_Data_reg[0]) is unused and will be removed from module Driver_IIC.
WARNING: [Synth 8-3332] Sequential element (iic_rd_en_r0_reg) is unused and will be removed from module Driver_IIC.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 825.102 ; gain = 472.586
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 31, Available = 20. Use report_utilization command for details.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------+---------------+----------------+
|Module Name | RTL Object   | Depth x Width | Implemented As | 
+------------+--------------+---------------+----------------+
|OV5647_Init | Reg_Addr_reg | 128x16        | Block RAM      | 
|OV5647_Init | Reg_Data_reg | 128x8         | Block RAM      | 
+------------+--------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|RGB_To_HSV  | A*(B:0x3c)         | 15     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_HSV  | A*(B:0xff)         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x259)*B        | 8      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x4b2)*B        | 8      | 11     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | PCIN+(A:0x264)*B   | 10     | 8      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x965)*B        | 8      | 12     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | PCIN+(A:0x4c8)*B   | 11     | 8      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x12c9)*B       | 8      | 13     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | PCIN+(A:0x991)*B   | 12     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | PCIN+(A:0x3a6)*B   | 10     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x2592)*B       | 8      | 14     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | PCIN+(A:0x1322)*B  | 13     | 8      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | PCIN+(A:0x74c)*B   | 11     | 8      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x4b23)*B       | 8      | 15     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | PCIN+(A:0x2645)*B  | 14     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | PCIN+(A:0xe98)*B   | 12     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x9645)*B       | 8      | 16     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | PCIN+(A:0x4c8b)*B  | 15     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | PCIN+(A:0x1d30)*B  | 13     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x12c8b)*B      | 8      | 17     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | PCIN+(A:0x9916)*B  | 16     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | PCIN+(A:0x3a5f)*B  | 14     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x25916)*B      | 18     | 8      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | PCIN+(A:0x1322d)*B | 17     | 8      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | PCIN+(A:0x74bd)*B  | 15     | 8      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x4b22d)*B      | 19     | 8      | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | PCIN+(A:0x2645a)*B | 18     | 8      | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | PCIN+(A:0xe979)*B  | 16     | 8      | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x9645a)*B      | 20     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | PCIN+(A:0x4c8b4)*B | 19     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | PCIN+(A:0x1d2f2)*B | 17     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance Diver_OV5647_Init/i_0/Reg_Addr_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Diver_OV5647_Init/i_1/Reg_Data_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_10/clk_out1' to pin 'clk_10/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_10/clk_out2' to pin 'clk_10/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_10/clk_out3' to pin 'clk_10/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_4/clk_in1' to pin 'Driver_MIPI0/Data_Read/bbstub_rxbyteclkhs/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_4/clk_out1' to pin 'clk_4/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_4/clk_in1' to 'Driver_MIPI0/i_2/Driver_Csi_To_Dvp0/addrb_r_reg[10]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'rgb2dvi/SerialClk' to pin 'clk_4/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'rgb2dvi/PixelClk' to 'Driver_MIPI0/i_2/Driver_Csi_To_Dvp0/addrb_r_reg[10]/C'
INFO: [Synth 8-5819] Moved 7 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 825.102 ; gain = 472.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 834.000 ; gain = 481.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance Diver_OV5647_Init/Reg_Addr_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Diver_OV5647_Init/Reg_Data_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 855.664 ; gain = 503.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop Driver_IIC0/SDA_Dir_reg is being inverted and renamed to Driver_IIC0/SDA_Dir_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 855.664 ; gain = 503.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 855.664 ; gain = 503.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 855.664 ; gain = 503.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 855.664 ; gain = 503.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 855.664 ; gain = 503.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 855.664 ; gain = 503.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Image_Demo  | Driver_MIPI0/Driver_Bayer_To_RGB0/de_pos_r2_reg     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Image_Demo  | Driver_MIPI0/Driver_Bayer_To_RGB0/line2_reg[0][7]   | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|Image_Demo  | Image_Process_Edge/Delay_HSync/Signal_Buffer_reg[6] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Image_Demo  | Image_Process_Edge/Delay_HSync/Signal_Buffer_reg[0] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Image_Demo  | Image_Process_Edge/Delay_VSync/Signal_Buffer_reg[6] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Image_Demo  | Image_Process_Edge/Delay_VSync/Signal_Buffer_reg[0] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Image_Demo  | Image_Process_Edge/Delay_De/Signal_Buffer_reg[6]    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Image_Demo  | Image_Process_Edge/Delay_De/Signal_Buffer_reg[0]    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |clk_wiz_0       |         1|
|2     |clk_wiz_1       |         1|
|3     |rgb2dvi_0       |         1|
|4     |csi2_d_phy_rx_0 |         1|
|5     |csi_to_axis_0   |         1|
|6     |blk_mem_gen_1   |         3|
|7     |blk_mem_gen_0   |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |blk_mem_gen_0    |     1|
|2     |blk_mem_gen_1    |     1|
|3     |blk_mem_gen_1__1 |     1|
|4     |blk_mem_gen_1__2 |     1|
|5     |clk_wiz_0        |     1|
|6     |clk_wiz_1        |     1|
|7     |csi2_d_phy_rx_0  |     1|
|8     |csi_to_axis_0    |     1|
|9     |rgb2dvi_0        |     1|
|10    |CARRY4           |   179|
|11    |LUT1             |    23|
|12    |LUT2             |   233|
|13    |LUT3             |   365|
|14    |LUT4             |   200|
|15    |LUT5             |   184|
|16    |LUT6             |   227|
|17    |RAMB18E1         |     1|
|18    |RAMB18E1_1       |     1|
|19    |SRL16E           |    15|
|20    |FDCE             |    21|
|21    |FDE_1            |     7|
|22    |FDPE             |     1|
|23    |FDRE             |   362|
|24    |IBUF             |     3|
|25    |IOBUF            |     1|
|26    |OBUF             |     2|
+------+-----------------+------+

Report Instance Areas: 
+------+-------------------------+--------------------+------+
|      |Instance                 |Module              |Cells |
+------+-------------------------+--------------------+------+
|1     |top                      |                    |  1940|
|2     |  Diver_OV5647_Init      |OV5647_Init         |    40|
|3     |  Driver_IIC0            |Driver_IIC          |    79|
|4     |  Driver_MIPI0           |Driver_MIPI         |   582|
|5     |    Driver_Bayer_To_RGB0 |Driver_Bayer_To_RGB |   377|
|6     |    Driver_Csi_To_Dvp0   |Driver_Csi_To_Dvp   |   134|
|7     |  Image_Process_Edge     |Image_Process       |  1206|
|8     |    Delay_De             |Delay_Signal        |     4|
|9     |    Delay_HSync          |Delay_Signal_0      |     4|
|10    |    Delay_VSync          |Delay_Signal_1      |     4|
|11    |    HSV_To_RGB0          |HSV_To_RGB          |   240|
|12    |    RGB_To_HSV0          |RGB_To_HSV          |   954|
+------+-------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 855.664 ; gain = 503.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 855.664 ; gain = 189.594
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 855.664 ; gain = 503.148
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 192 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 7 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
124 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 855.664 ; gain = 515.188
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/Image-Demo/Image_Demo/Image_Demo.runs/synth_1/Image_Demo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Image_Demo_utilization_synth.rpt -pb Image_Demo_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 855.664 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 13 15:26:41 2019...
