

================================================================
== Vivado HLS Report for 'output_result_1'
================================================================
* Date:           Sun Apr 28 16:07:40 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.675|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        | + Loop 1.2  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     244|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     158|    -|
|Register         |        -|      -|     196|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     196|     402|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_fu_248_p2                |     +    |      0|  0|  38|          31|           1|
    |sum_i_i_fu_224_p2          |     +    |      0|  0|  41|          34|          34|
    |tmp_39_i_i_fu_216_p2       |     +    |      0|  0|  40|          33|          33|
    |tmp_84_i_i_i_fu_192_p2     |     -    |      0|  0|  39|           3|          32|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_io         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_410           |    and   |      0|  0|   2|           1|           1|
    |tmp_85_i_i_i_fu_206_p2     |   icmp   |      0|  0|  20|          32|           9|
    |tmp_87_i_i_i_fu_243_p2     |   icmp   |      0|  0|  20|          32|          32|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |ap_block_state12           |    or    |      0|  0|   2|           1|           1|
    |mLoops_fu_198_p3           |  select  |      0|  0|  32|           1|           3|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 244|         174|         152|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  53|         12|    1|         12|
    |ap_done                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |  15|          3|    1|          3|
    |ap_sig_ioackin_m_axi_outputs_AWREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_outputs_WREADY   |   9|          2|    1|          2|
    |cntl_V_blk_n                          |   9|          2|    1|          2|
    |i_0_i_i_i_i_reg_157                   |   9|          2|   31|         62|
    |outputs_blk_n_AW                      |   9|          2|    1|          2|
    |outputs_blk_n_B                       |   9|          2|    1|          2|
    |outputs_blk_n_W                       |   9|          2|    1|          2|
    |outputs_offset_blk_n                  |   9|          2|    1|          2|
    |outputs_offset_c_blk_n                |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 158|         35|   42|         95|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  11|   0|   11|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_outputs_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_outputs_WREADY   |   1|   0|    1|          0|
    |i_0_i_i_i_i_reg_157                   |  31|   0|   31|          0|
    |mLoops_reg_275                        |  32|   0|   32|          0|
    |outputs_addr_reg_290                  |  32|   0|   32|          0|
    |outputs_offset_cast_s_reg_262         |   3|   0|   33|         30|
    |sext_cast_i_i_reg_267                 |  31|   0|   34|          3|
    |tmp_276_reg_305                       |  16|   0|   16|          0|
    |tmp_39_i_i_reg_285                    |  33|   0|   33|          0|
    |tmp_85_i_i_i_reg_281                  |   1|   0|    1|          0|
    |tmp_87_i_i_i_reg_296                  |   1|   0|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 196|   0|  229|         33|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |  output_result.1 | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |  output_result.1 | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |  output_result.1 | return value |
|ap_done                   | out |    1| ap_ctrl_hs |  output_result.1 | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |  output_result.1 | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |  output_result.1 | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |  output_result.1 | return value |
|m_axi_outputs_AWVALID     | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWREADY     |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWADDR      | out |   32|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWID        | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWLEN       | out |   32|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWSIZE      | out |    3|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWBURST     | out |    2|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWLOCK      | out |    2|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWCACHE     | out |    4|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWPROT      | out |    3|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWQOS       | out |    4|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWREGION    | out |    4|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWUSER      | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_WVALID      | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_WREADY      |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_WDATA       | out |   16|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_WSTRB       | out |    2|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_WLAST       | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_WID         | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_WUSER       | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARVALID     | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARREADY     |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARADDR      | out |   32|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARID        | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARLEN       | out |   32|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARSIZE      | out |    3|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARBURST     | out |    2|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARLOCK      | out |    2|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARCACHE     | out |    4|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARPROT      | out |    3|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARQOS       | out |    4|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARREGION    | out |    4|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARUSER      | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_RVALID      |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_RREADY      | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_RDATA       |  in |   16|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_RLAST       |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_RID         |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_RUSER       |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_RRESP       |  in |    2|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_BVALID      |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_BREADY      | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_BRESP       |  in |    2|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_BID         |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_BUSER       |  in |    1|    m_axi   |      outputs     |    pointer   |
|outputs_offset_dout       |  in |   31|   ap_fifo  |  outputs_offset  |    pointer   |
|outputs_offset_empty_n    |  in |    1|   ap_fifo  |  outputs_offset  |    pointer   |
|outputs_offset_read       | out |    1|   ap_fifo  |  outputs_offset  |    pointer   |
|outputs_offset_c_dout     |  in |    3|   ap_fifo  | outputs_offset_c |    pointer   |
|outputs_offset_c_empty_n  |  in |    1|   ap_fifo  | outputs_offset_c |    pointer   |
|outputs_offset_c_read     | out |    1|   ap_fifo  | outputs_offset_c |    pointer   |
|output_buffer_V_dout      |  in |   16|   ap_fifo  |  output_buffer_V |    pointer   |
|output_buffer_V_empty_n   |  in |    1|   ap_fifo  |  output_buffer_V |    pointer   |
|output_buffer_V_read      | out |    1|   ap_fifo  |  output_buffer_V |    pointer   |
|result_buffer_V_dout      |  in |    1|   ap_fifo  |  result_buffer_V |    pointer   |
|result_buffer_V_empty_n   |  in |    1|   ap_fifo  |  result_buffer_V |    pointer   |
|result_buffer_V_read      | out |    1|   ap_fifo  |  result_buffer_V |    pointer   |
|result_m_V_dout           |  in |   32|   ap_fifo  |    result_m_V    |    pointer   |
|result_m_V_empty_n        |  in |    1|   ap_fifo  |    result_m_V    |    pointer   |
|result_m_V_read           | out |    1|   ap_fifo  |    result_m_V    |    pointer   |
|result_n_V_dout           |  in |   32|   ap_fifo  |    result_n_V    |    pointer   |
|result_n_V_empty_n        |  in |    1|   ap_fifo  |    result_n_V    |    pointer   |
|result_n_V_read           | out |    1|   ap_fifo  |    result_n_V    |    pointer   |
|cntl_V_din                | out |    1|   ap_fifo  |      cntl_V      |    pointer   |
|cntl_V_full_n             |  in |    1|   ap_fifo  |      cntl_V      |    pointer   |
|cntl_V_write              | out |    1|   ap_fifo  |      cntl_V      |    pointer   |
+--------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	3  / (!tmp)
	4  / (tmp & tmp_85_i_i_i)
	12  / (tmp & !tmp_85_i_i_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	8  / (!tmp_87_i_i_i)
	7  / (tmp_87_i_i_i)
7 --> 
	6  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	2  / (tmp_277)

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 8, [7 x i8]* @p_str32, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 8, [7 x i8]* @p_str32, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i3* %outputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %result_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i31* %outputs_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.83ns)   --->   "%outputs_offset_read = call i31 @_ssdm_op_Read.ap_fifo.i31P(i31* %outputs_offset)"   --->   Operation 22 'read' 'outputs_offset_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %result_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 8, [7 x i8]* @p_str32, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i3* %outputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.83ns)   --->   "%outputs_offset_c_rea = call i3 @_ssdm_op_Read.ap_fifo.i3P(i3* %outputs_offset_c)"   --->   Operation 30 'read' 'outputs_offset_c_rea' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %output_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 8, [7 x i8]* @p_str32, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%outputs_offset_cast_s = zext i3 %outputs_offset_c_rea to i33" [mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 33 'zext' 'outputs_offset_cast_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_cast_i_i = zext i31 %outputs_offset_read to i34" [mobile_net_hls_v1/conv.hpp:1442->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 34 'zext' 'sext_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "br label %0" [mobile_net_hls_v1/conv.hpp:1442->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_88_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str72)" [mobile_net_hls_v1/conv.hpp:1443->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 36 'specregionbegin' 'tmp_88_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.i.i" [mobile_net_hls_v1/conv.hpp:1445->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.40>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P(i1* %result_buffer_V, i32 1)" [mobile_net_hls_v1/conv.hpp:1446->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 38 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge.i.i.i" [mobile_net_hls_v1/conv.hpp:1446->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.83ns)   --->   "%result_m_V_read = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %result_m_V)" [mobile_net_hls_v1/conv.hpp:1449->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 40 'nbread' 'result_m_V_read' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_274 = extractvalue { i1, i32 } %result_m_V_read, 1" [mobile_net_hls_v1/conv.hpp:1449->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 41 'extractvalue' 'tmp_274' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.83ns)   --->   "%result_n_V_read = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %result_n_V)" [mobile_net_hls_v1/conv.hpp:1450->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 42 'nbread' 'result_n_V_read' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_85_i_i_i)   --->   "%tmp_275 = extractvalue { i1, i32 } %result_n_V_read, 1" [mobile_net_hls_v1/conv.hpp:1450->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 43 'extractvalue' 'tmp_275' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_271 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_274, i32 31)" [mobile_net_hls_v1/conv.hpp:1452->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 44 'bitselect' 'tmp_271' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.01ns)   --->   "%tmp_84_i_i_i = sub nsw i32 4, %tmp_274" [mobile_net_hls_v1/conv.hpp:1452->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 45 'sub' 'tmp_84_i_i_i' <Predicate = (tmp)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.44ns)   --->   "%mLoops = select i1 %tmp_271, i32 4, i32 %tmp_84_i_i_i" [mobile_net_hls_v1/conv.hpp:1452->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 46 'select' 'mLoops' <Predicate = (tmp)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_85_i_i_i = icmp sgt i32 %tmp_275, 479" [mobile_net_hls_v1/conv.hpp:1454->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 47 'icmp' 'tmp_85_i_i_i' <Predicate = (tmp)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %tmp_85_i_i_i, label %2, label %._crit_edge1.i.i.i" [mobile_net_hls_v1/conv.hpp:1454->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 48 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_cast_i_i = sext i32 %tmp_274 to i33" [mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 49 'sext' 'tmp_cast_i_i' <Predicate = (tmp & tmp_85_i_i_i)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.01ns)   --->   "%tmp_39_i_i = add i33 %outputs_offset_cast_s, %tmp_cast_i_i" [mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 50 'add' 'tmp_39_i_i' <Predicate = (tmp & tmp_85_i_i_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.01>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_39_cast_i_i = sext i33 %tmp_39_i_i to i34" [mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 51 'sext' 'tmp_39_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.01ns)   --->   "%sum_i_i = add i34 %sext_cast_i_i, %tmp_39_cast_i_i" [mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 52 'add' 'sum_i_i' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%sum_cast_i_i = sext i34 %sum_i_i to i64" [mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 53 'sext' 'sum_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%outputs_addr = getelementptr half* %outputs, i64 %sum_cast_i_i" [mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 54 'getelementptr' 'outputs_addr' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.67>
ST_5 : Operation 55 [1/1] (3.67ns)   --->   "%outputs_addr_12_i_i_s = call i1 @_ssdm_op_WriteReq.m_axi.halfP(half* %outputs_addr, i32 %mLoops)" [mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 55 'writereq' 'outputs_addr_12_i_i_s' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 56 [1/1] (0.65ns)   --->   "br label %3" [mobile_net_hls_v1/conv.hpp:1422->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.65>

State 6 <SV = 5> <Delay = 1.63>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%i_0_i_i_i_i = phi i31 [ 0, %2 ], [ %i, %4 ]"   --->   Operation 57 'phi' 'i_0_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%i_0_i_cast_i_i_i = zext i31 %i_0_i_i_i_i to i32" [mobile_net_hls_v1/conv.hpp:1422->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 58 'zext' 'i_0_i_cast_i_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.99ns)   --->   "%tmp_87_i_i_i = icmp slt i32 %i_0_i_cast_i_i_i, %mLoops" [mobile_net_hls_v1/conv.hpp:1422->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 59 'icmp' 'tmp_87_i_i_i' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (1.00ns)   --->   "%i = add i31 %i_0_i_i_i_i, 1" [mobile_net_hls_v1/conv.hpp:1422->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 60 'add' 'i' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %tmp_87_i_i_i, label %4, label %._crit_edge1.i.loopexit.i.i" [mobile_net_hls_v1/conv.hpp:1422->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.63ns)   --->   "%output_buffer_V_read = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_V)" [mobile_net_hls_v1/conv.hpp:1426->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 62 'nbread' 'output_buffer_V_read' <Predicate = (tmp_87_i_i_i)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 16> <FIFO>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_276 = extractvalue { i1, half } %output_buffer_V_read, 1" [mobile_net_hls_v1/conv.hpp:1426->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 63 'extractvalue' 'tmp_276' <Predicate = (tmp_87_i_i_i)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.67>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:1424->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 64 'specpipeline' <Predicate = (tmp_87_i_i_i)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (3.67ns)   --->   "call void @_ssdm_op_Write.m_axi.halfP(half* %outputs_addr, half %tmp_276, i2 -1)" [mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 65 'write' <Predicate = (tmp_87_i_i_i)> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "br label %3" [mobile_net_hls_v1/conv.hpp:1422->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 66 'br' <Predicate = (tmp_87_i_i_i)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 3.67>
ST_8 : Operation 67 [5/5] (3.67ns)   --->   "%outputs_addr_12_i_i_1 = call i1 @_ssdm_op_WriteResp.m_axi.halfP(half* %outputs_addr)" [mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 67 'writeresp' 'outputs_addr_12_i_i_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 7> <Delay = 3.67>
ST_9 : Operation 68 [4/5] (3.67ns)   --->   "%outputs_addr_12_i_i_1 = call i1 @_ssdm_op_WriteResp.m_axi.halfP(half* %outputs_addr)" [mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 68 'writeresp' 'outputs_addr_12_i_i_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 8> <Delay = 3.67>
ST_10 : Operation 69 [3/5] (3.67ns)   --->   "%outputs_addr_12_i_i_1 = call i1 @_ssdm_op_WriteResp.m_axi.halfP(half* %outputs_addr)" [mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 69 'writeresp' 'outputs_addr_12_i_i_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 9> <Delay = 3.67>
ST_11 : Operation 70 [2/5] (3.67ns)   --->   "%outputs_addr_12_i_i_1 = call i1 @_ssdm_op_WriteResp.m_axi.halfP(half* %outputs_addr)" [mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 70 'writeresp' 'outputs_addr_12_i_i_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 10> <Delay = 3.67>
ST_12 : Operation 71 [1/5] (3.67ns)   --->   "%outputs_addr_12_i_i_1 = call i1 @_ssdm_op_WriteResp.m_axi.halfP(half* %outputs_addr)" [mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 71 'writeresp' 'outputs_addr_12_i_i_1' <Predicate = (tmp_85_i_i_i)> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "br label %._crit_edge1.i.i.i"   --->   Operation 72 'br' <Predicate = (tmp_85_i_i_i)> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (1.83ns)   --->   "%result_buffer_V_read = call { i1, i1 } @_ssdm_op_NbRead.ap_fifo.volatile.i1P(i1* %result_buffer_V)" [mobile_net_hls_v1/conv.hpp:1459->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 73 'nbread' 'result_buffer_V_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_277 = extractvalue { i1, i1 } %result_buffer_V_read, 1" [mobile_net_hls_v1/conv.hpp:1459->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 74 'extractvalue' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %tmp_277, label %5, label %.exit" [mobile_net_hls_v1/conv.hpp:1460->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str72, i32 %tmp_88_i_i_i)" [mobile_net_hls_v1/conv.hpp:1465->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 76 'specregionend' 'empty' <Predicate = (tmp_277)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "br label %0" [mobile_net_hls_v1/conv.hpp:1465->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 77 'br' <Predicate = (tmp_277)> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* %cntl_V, i1 undef)" [mobile_net_hls_v1/conv.hpp:1462->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 78 'write' <Predicate = (!tmp_277)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 79 'ret' <Predicate = (!tmp_277)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ outputs_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputs_offset_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ result_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ result_m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ result_n_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cntl_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_13           (specinterface  ) [ 0000000000000]
StgValue_14           (specinterface  ) [ 0000000000000]
StgValue_15           (specinterface  ) [ 0000000000000]
StgValue_16           (specinterface  ) [ 0000000000000]
StgValue_17           (specinterface  ) [ 0000000000000]
StgValue_18           (specinterface  ) [ 0000000000000]
StgValue_19           (specinterface  ) [ 0000000000000]
StgValue_20           (specinterface  ) [ 0000000000000]
StgValue_21           (specinterface  ) [ 0000000000000]
outputs_offset_read   (read           ) [ 0000000000000]
StgValue_23           (specinterface  ) [ 0000000000000]
StgValue_24           (specinterface  ) [ 0000000000000]
StgValue_25           (specinterface  ) [ 0000000000000]
StgValue_26           (specinterface  ) [ 0000000000000]
StgValue_27           (specinterface  ) [ 0000000000000]
StgValue_28           (specinterface  ) [ 0000000000000]
StgValue_29           (specinterface  ) [ 0000000000000]
outputs_offset_c_rea  (read           ) [ 0000000000000]
StgValue_31           (specmemcore    ) [ 0000000000000]
StgValue_32           (specinterface  ) [ 0000000000000]
outputs_offset_cast_s (zext           ) [ 0011111111111]
sext_cast_i_i         (zext           ) [ 0011111111111]
StgValue_35           (br             ) [ 0000000000000]
tmp_88_i_i_i          (specregionbegin) [ 0001111111111]
StgValue_37           (br             ) [ 0000000000000]
tmp                   (nbreadreq      ) [ 0011111111111]
StgValue_39           (br             ) [ 0000000000000]
result_m_V_read       (nbread         ) [ 0000000000000]
tmp_274               (extractvalue   ) [ 0000000000000]
result_n_V_read       (nbread         ) [ 0000000000000]
tmp_275               (extractvalue   ) [ 0000000000000]
tmp_271               (bitselect      ) [ 0000000000000]
tmp_84_i_i_i          (sub            ) [ 0000000000000]
mLoops                (select         ) [ 0000111100000]
tmp_85_i_i_i          (icmp           ) [ 0011111111111]
StgValue_48           (br             ) [ 0000000000000]
tmp_cast_i_i          (sext           ) [ 0000000000000]
tmp_39_i_i            (add            ) [ 0000100000000]
tmp_39_cast_i_i       (sext           ) [ 0000000000000]
sum_i_i               (add            ) [ 0000000000000]
sum_cast_i_i          (sext           ) [ 0000000000000]
outputs_addr          (getelementptr  ) [ 0011011111111]
outputs_addr_12_i_i_s (writereq       ) [ 0000000000000]
StgValue_56           (br             ) [ 0011111111111]
i_0_i_i_i_i           (phi            ) [ 0000001000000]
i_0_i_cast_i_i_i      (zext           ) [ 0000000000000]
tmp_87_i_i_i          (icmp           ) [ 0011111111111]
i                     (add            ) [ 0011111111111]
StgValue_61           (br             ) [ 0000000000000]
output_buffer_V_read  (nbread         ) [ 0000000000000]
tmp_276               (extractvalue   ) [ 0000001100000]
StgValue_64           (specpipeline   ) [ 0000000000000]
StgValue_65           (write          ) [ 0000000000000]
StgValue_66           (br             ) [ 0011111111111]
outputs_addr_12_i_i_1 (writeresp      ) [ 0000000000000]
StgValue_72           (br             ) [ 0000000000000]
result_buffer_V_read  (nbread         ) [ 0000000000000]
tmp_277               (extractvalue   ) [ 0011111111111]
StgValue_75           (br             ) [ 0000000000000]
empty                 (specregionend  ) [ 0000000000000]
StgValue_77           (br             ) [ 0000000000000]
StgValue_78           (write          ) [ 0000000000000]
StgValue_79           (ret            ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outputs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outputs_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outputs_offset_c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset_c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_buffer_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="result_buffer_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_buffer_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="result_m_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_m_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="result_n_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_n_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="cntl_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cntl_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i31P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i3P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str72"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.halfP"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.ap_fifo.volatile.halfP"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.halfP"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.halfP"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="outputs_offset_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="31" slack="0"/>
<pin id="92" dir="0" index="1" bw="31" slack="0"/>
<pin id="93" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_offset_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="outputs_offset_c_rea_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="0"/>
<pin id="98" dir="0" index="1" bw="3" slack="0"/>
<pin id="99" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_offset_c_rea/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_nbreadreq_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="result_m_V_read_nbread_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="33" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="result_m_V_read/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="result_n_V_read_nbread_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="33" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="result_n_V_read/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_writeresp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="1"/>
<pin id="125" dir="0" index="2" bw="32" slack="2"/>
<pin id="126" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="outputs_addr_12_i_i_s/5 outputs_addr_12_i_i_1/8 "/>
</bind>
</comp>

<comp id="128" class="1004" name="output_buffer_V_read_nbread_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="17" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_V_read/6 "/>
</bind>
</comp>

<comp id="134" class="1004" name="StgValue_65_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="3"/>
<pin id="137" dir="0" index="2" bw="16" slack="1"/>
<pin id="138" dir="0" index="3" bw="1" slack="0"/>
<pin id="139" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_65/7 "/>
</bind>
</comp>

<comp id="143" class="1004" name="result_buffer_V_read_nbread_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="result_buffer_V_read/12 "/>
</bind>
</comp>

<comp id="149" class="1004" name="StgValue_78_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_78/12 "/>
</bind>
</comp>

<comp id="157" class="1005" name="i_0_i_i_i_i_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="31" slack="1"/>
<pin id="159" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_0_i_i_i_i_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="31" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i_i_i/6 "/>
</bind>
</comp>

<comp id="168" class="1004" name="outputs_offset_cast_s_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="0"/>
<pin id="170" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="outputs_offset_cast_s/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sext_cast_i_i_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="31" slack="0"/>
<pin id="174" dir="1" index="1" bw="34" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext_cast_i_i/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_274_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="33" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_274/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_275_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="33" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_275/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_271_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="6" slack="0"/>
<pin id="188" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_271/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_84_i_i_i_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_84_i_i_i/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="mLoops_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="32" slack="0"/>
<pin id="202" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mLoops/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_85_i_i_i_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_85_i_i_i/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_cast_i_i_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast_i_i/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_39_i_i_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="2"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_39_i_i/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_39_cast_i_i_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="33" slack="1"/>
<pin id="223" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_39_cast_i_i/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sum_i_i_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="31" slack="3"/>
<pin id="226" dir="0" index="1" bw="33" slack="0"/>
<pin id="227" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i_i/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sum_cast_i_i_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="34" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum_cast_i_i/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="outputs_addr_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputs_addr/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="i_0_i_cast_i_i_i_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="31" slack="0"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_0_i_cast_i_i_i/6 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_87_i_i_i_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="3"/>
<pin id="246" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_87_i_i_i/6 "/>
</bind>
</comp>

<comp id="248" class="1004" name="i_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="31" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_276_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="17" slack="0"/>
<pin id="256" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_276/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_277_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="2" slack="0"/>
<pin id="260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_277/12 "/>
</bind>
</comp>

<comp id="262" class="1005" name="outputs_offset_cast_s_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="33" slack="2"/>
<pin id="264" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="outputs_offset_cast_s "/>
</bind>
</comp>

<comp id="267" class="1005" name="sext_cast_i_i_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="34" slack="3"/>
<pin id="269" dir="1" index="1" bw="34" slack="3"/>
</pin_list>
<bind>
<opset="sext_cast_i_i "/>
</bind>
</comp>

<comp id="275" class="1005" name="mLoops_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="2"/>
<pin id="277" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mLoops "/>
</bind>
</comp>

<comp id="281" class="1005" name="tmp_85_i_i_i_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="8"/>
<pin id="283" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_85_i_i_i "/>
</bind>
</comp>

<comp id="285" class="1005" name="tmp_39_i_i_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="33" slack="1"/>
<pin id="287" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39_i_i "/>
</bind>
</comp>

<comp id="290" class="1005" name="outputs_addr_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="1"/>
<pin id="292" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="outputs_addr "/>
</bind>
</comp>

<comp id="296" class="1005" name="tmp_87_i_i_i_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_87_i_i_i "/>
</bind>
</comp>

<comp id="300" class="1005" name="i_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="31" slack="0"/>
<pin id="302" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="305" class="1005" name="tmp_276_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="1"/>
<pin id="307" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_276 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="38" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="40" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="52" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="54" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="114"><net_src comp="56" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="56" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="66" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="72" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="76" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="78" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="142"><net_src comp="80" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="147"><net_src comp="82" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="86" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="88" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="160"><net_src comp="68" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="96" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="90" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="110" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="116" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="58" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="176" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="60" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="62" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="176" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="184" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="62" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="192" pin="2"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="180" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="64" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="176" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="212" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="221" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="224" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="0" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="229" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="161" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="161" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="70" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="128" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="143" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="168" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="270"><net_src comp="172" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="278"><net_src comp="198" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="284"><net_src comp="206" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="216" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="293"><net_src comp="233" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="299"><net_src comp="243" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="248" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="308"><net_src comp="254" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="134" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outputs | {5 7 8 9 10 11 12 }
	Port: cntl_V | {12 }
 - Input state : 
	Port: output_result.1 : outputs | {}
	Port: output_result.1 : outputs_offset | {1 }
	Port: output_result.1 : outputs_offset_c | {1 }
	Port: output_result.1 : output_buffer_V | {6 }
	Port: output_result.1 : result_buffer_V | {3 12 }
	Port: output_result.1 : result_m_V | {3 }
	Port: output_result.1 : result_n_V | {3 }
	Port: output_result.1 : cntl_V | {}
  - Chain level:
	State 1
	State 2
	State 3
		tmp_271 : 1
		tmp_84_i_i_i : 1
		mLoops : 2
		tmp_85_i_i_i : 1
		StgValue_48 : 2
		tmp_cast_i_i : 1
		tmp_39_i_i : 2
	State 4
		sum_i_i : 1
		sum_cast_i_i : 2
		outputs_addr : 3
	State 5
	State 6
		i_0_i_cast_i_i_i : 1
		tmp_87_i_i_i : 2
		i : 1
		StgValue_61 : 3
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		StgValue_75 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |          tmp_39_i_i_fu_216         |    0    |    39   |
|    add   |           sum_i_i_fu_224           |    0    |    40   |
|          |              i_fu_248              |    0    |    38   |
|----------|------------------------------------|---------|---------|
|   icmp   |         tmp_85_i_i_i_fu_206        |    0    |    20   |
|          |         tmp_87_i_i_i_fu_243        |    0    |    20   |
|----------|------------------------------------|---------|---------|
|    sub   |         tmp_84_i_i_i_fu_192        |    0    |    39   |
|----------|------------------------------------|---------|---------|
|  select  |            mLoops_fu_198           |    0    |    32   |
|----------|------------------------------------|---------|---------|
|   read   |   outputs_offset_read_read_fu_90   |    0    |    0    |
|          |   outputs_offset_c_rea_read_fu_96  |    0    |    0    |
|----------|------------------------------------|---------|---------|
| nbreadreq|        tmp_nbreadreq_fu_102        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |    result_m_V_read_nbread_fu_110   |    0    |    0    |
|  nbread  |    result_n_V_read_nbread_fu_116   |    0    |    0    |
|          | output_buffer_V_read_nbread_fu_128 |    0    |    0    |
|          | result_buffer_V_read_nbread_fu_143 |    0    |    0    |
|----------|------------------------------------|---------|---------|
| writeresp|        grp_writeresp_fu_122        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |      StgValue_65_write_fu_134      |    0    |    0    |
|          |      StgValue_78_write_fu_149      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |    outputs_offset_cast_s_fu_168    |    0    |    0    |
|   zext   |        sext_cast_i_i_fu_172        |    0    |    0    |
|          |       i_0_i_cast_i_i_i_fu_239      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |           tmp_274_fu_176           |    0    |    0    |
|extractvalue|           tmp_275_fu_180           |    0    |    0    |
|          |           tmp_276_fu_254           |    0    |    0    |
|          |           tmp_277_fu_258           |    0    |    0    |
|----------|------------------------------------|---------|---------|
| bitselect|           tmp_271_fu_184           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |         tmp_cast_i_i_fu_212        |    0    |    0    |
|   sext   |       tmp_39_cast_i_i_fu_221       |    0    |    0    |
|          |         sum_cast_i_i_fu_229        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   228   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     i_0_i_i_i_i_reg_157     |   31   |
|          i_reg_300          |   31   |
|        mLoops_reg_275       |   32   |
|     outputs_addr_reg_290    |   16   |
|outputs_offset_cast_s_reg_262|   33   |
|    sext_cast_i_i_reg_267    |   34   |
|       tmp_276_reg_305       |   16   |
|      tmp_39_i_i_reg_285     |   33   |
|     tmp_85_i_i_i_reg_281    |    1   |
|     tmp_87_i_i_i_reg_296    |    1   |
+-----------------------------+--------+
|            Total            |   228  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| grp_writeresp_fu_122 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    2   ||  0.656  |
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   228  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    -   |
|  Register |    -   |   228  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   228  |   228  |
+-----------+--------+--------+--------+
