<!doctype html>
<html lang="en">

	<head>
		<meta charset="utf-8">

		<title>reveal.js â€“ The HTML Presentation Framework</title>

		<meta name="description" content="A framework for easily creating beautiful presentations using HTML">
		<meta name="author" content="Hakim El Hattab">

		<meta name="apple-mobile-web-app-capable" content="yes">
		<meta name="apple-mobile-web-app-status-bar-style" content="black-translucent">

		<meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no, minimal-ui">

		<link rel="stylesheet" href="reveal/css/reveal.css">
		<link rel="stylesheet" href="reveal/css/theme/night.css" id="theme">

		<!-- Code syntax highlighting -->
		<link rel="stylesheet" href="reveal/lib/css/zenburn.css">

    <link rel="stylesheet" href="style.css">

		<!-- Printing and PDF exports -->
		<script>
			var link = document.createElement( 'link' );
			link.rel = 'stylesheet';
			link.type = 'text/css';
			link.href = window.location.search.match( /print-pdf/gi ) ? 'reveal/css/print/pdf.css' : 'reveal/css/print/paper.css';
			document.getElementsByTagName( 'head' )[0].appendChild( link );
		</script>

		<!--[if lt IE 9]>
		<script src="lib/js/html5shiv.js"></script>
		<![endif]-->
	</head>

	<body>

		<div class="reveal">

			<!-- Any section element inside of this container is displayed as a slide -->
			<div class="slides">

        <section>
          <h1>DCLAB Final Presentation</h1>
        </section>

        <section>
          <section>
            <h3>Our project</h3>
            <img width="80%" src="fig/fig0.png"/>
          </section>

          <section>
            <h3>Outline</h3>
            <ul>
              <li>Chisel</li>
              <li>MyHDL</li>
              <li>Our C like compiler</li>
            </ul>
          </section>
        </section>

        <!-- Chisel  -->
        <section>
          <section>
            <h2>Chisel</h2>
          </section>
          <section>
            <h3>Profile</h3>
            <ul>
              <li>High-level Design</li>
              <li>Embedded within Scala</li>
            </ul>
          </section>

          <section>
            <h3>Scala</h3>
            <ul>
              <li>Run on JVM</li>
              <li>Object-Oriented</li>
              <li>Functional</li>
            </ul>
          </section>
          <section>
            <h3>Data Types</h3>
            <ul>
              <li><code>UInt</code></li>
              <li><code>SInt</code></li>
              <li><code>Bool</code></li>
            </ul>
          </section>

          <section>
            <h3>Analog to Verilog</h3>
          </section>
          <section>
            <h4>Wire</h4>
            <pre class="xx"><code data-trim class="verilog">
wire [3:0] a;
wire [3:0] b;
wire [3:0] c;
assign c = a | b;
            </code></pre>
            <pre class="xx"><code data-trim class="scala chisel">
val a = UInt(width=4)
val b = UInt(width=4)
val c = UInt(width=4)
c := a | b
            </code></pre>
          </section>
          <section>
            <h4>Register</h4>
            <pre class="xx"><code data-trim class="verilog">
reg [3:0] v;
// ...
always @(posedge clk) begin
  if (condition) begin
    v &lt;= data;
  end else if (condition2) begin
    // do something ...
  end else begin
    // do something ...
  end
end
            </code></pre>
            <pre class="xx"><code data-trim class="scala chisel">
val v = Reg(UInt(width=4))
// ...
when (condition) {
  v := data
} .elsewhen (condition2) {
  // do something ...
} .otherwise {
  // do something ...
}
            </code></pre>
          </section>
          <section>
            <h4>Module</h4>
            <pre class="xx"><code data-trim class="verilog">
module Foo(
    input [3:0] a,
    input [3:0] b,
    output [3:0] out,
);
// ...
            </code></pre>
            <pre class="xx"><code data-trim class="scala chisel">
class Foo extends Module {
  val io = new Bundle {
    val a = UInt(INPUT, 4),
    val b = UInt(INPUT, 4),
    val out = UInt(OUTPUT, 4)
  }
  // ...
}
            </code></pre>
          </section>
          <section>
            <h4>Clock & Reset</h4>
            <pre class="xx"><code data-trim class="verilog">
reg foo;
always_ff @(posedge i_clk or posedge i_rst) begin
  if (i_rst) begin
    foo &lt;= INIT_VALUE;
  end else begin
    // do something ...
  end
end
            </code></pre>
            <pre class="xx"><code data-trim class="scala chisel">
val foo = Reg(Bool(), init=INIT_VALUE)
            </code></pre>
          </section>

          <section>
            <h3>Power of Chisel</h3>
          </section>
          <section>
            <h4>Encapsulation</h4>
            <pre class="xx"><code data-trim class="scala chisel">
class SomeIO(BIT: Int) extends Bundle {
  val ready = Bool()
  val data  = UInt(width=BIT)
  // ...
}
class Foo extends Module {
  val inData = new SomeIO(32).asInput // 32 bit
  val outData = new SomeIO(32).asOutput // 32 bit
  // ...
}
            </code></pre>
          </section>
          <section>
            <h4>Object-Oriented</h4>
            <pre class="xx x2"><code data-trim class="scala chisel">
class Button(init: Boolean)
    extends Bundle {
  val io = Reg(Bool(init))
  when (io) {
    io := Bool(init)
  }
  def push() = {
    io := Bool(!init)
  }
}
            </code></pre>
            <pre class="xx x2"><code data-trim class="scala chisel">
class Foo extends Module {
  val button = new Button(false)
  // ...
  when (condition) {
    b.push()
  }
}
            </code></pre>
          </section>
          <section>
            <h4>Testing</h4>
            <pre class="xx"><code data-trim class="scala chisel">
class CoreTest(c: MyModule) extends Tester(c) {
  val ans = SOME_NUMBER
  poke(c.io.start, 1)
  step(1)
  poke(c.io.start, 0)
  while (!peek(c.io.done)) {
    step(1)
    peek(c.io.out)
  }
  expect(c.io.out, ans)
}
            </code></pre>
          </section>
          <section>
            <h4>A lot of Built-in !</h4>
            <p>
              Too much to list here...
            </p>
          </section>

          <section>
            <h3>Cons of Chisel</h3>
          </section>
          <section>
            <h4>Awful Enum</h4>
            <pre class="xx"><code data-trim class="scala chisel">
val s_done :: s_start :: s_calc :: Nil = Enum(UInt(), 3)
//                              ^^^^^^        ^^^^^^^^^
// If you have more states... What The ____?
            </code></pre>
          </section>
        </section>
        <!-- myHDL  -->
        <section>
          <section>
            <h2>MyHDL</h2>
          </section>
          <section>
            <h3>Profile</h3>
            <ul>
              <li>Python Library</li>
              <li>Focus on high-level modeling</li>
              <li>A lot of restriction for converting to verilog</li>
            </ul>
          </section>
          <section>
            <h3>Data Types</h3>
            <ul>
              <li>Python built-in: <code>int, bool</code></li>
              <li><code>intbv</code> (mutable)</li>
              <li><code>modbv</code> (mutable)</li>
            </ul>
          </section>
          <section>
            <h3>Analog to (System)Verilog</h3>
          </section>
          <section>
            <h4>Wire & Reg</h4>
            <p>
              Both <code>wire, reg</code> are represented by
              <code>Signal</code> in MyHDL.
            </p>
            <pre class="xx x2"><code data-trim class="verilog">
wire [3:0] a;
reg  [3:0] b;
wire c;
            </code></pre>
            <pre class="xx x2"><code data-trim class="python myhdl">
a = Signal(intbv(0)[4:])
b = Signal(intbv(0)[4:])
c = Signal(False)
# can't tell which one is reg...
            </code></pre>
          </section>
          <section>
            <h4>Basic Structure</h4>
            <pre class="xx"><code data-trim class="python myhdl">
def MyModule(a, b, out, clk):
    """
    All parameter are Signals
    """
    BIT = 8
    internal = Signal(intbv(0)[BIT:])
    @always_comb
    def logic():
        internal.next = a if a &lt; b else b

    @always(clk.posedge)
    def calc():
        out.next = interal * a

    return logic, calc
            </code></pre>
            <p>
              Write code just like using SystemVerilog.
            </p>
          </section>
          <section>
            <h4>Object-Oriented Modeling</h4>
            <pre class="xx"><code data-trim class="python myhdl">
from myhdl import *

def trigger(event):
    event.next = not event

class queue:
    def __init__(self):
       self.l = []
       self.sync = Signal(0)
       self.item = None
    def put(self, item):
       self.l.append(item)
       trigger(self.sync)
    def get(self):
       if not self.l:
          yield self.sync
       self.item = self.l.pop(0)
            </code></pre>
            <p>But this code can't be converted to Verilog. T_T</p>
          </section>
          <section>
            <h4>Testing</h4>
            <pre class="xx"><code data-trim class="python myhdl">
PERIOD = ...
def bench():
    # define some variables ...
    dut = MyModule(...)
    # dut = toVerilog(MyModule, ...)
    @always(delay(PERIOD // 2))
    def clkgen():
        clk.next = not clk

    @instance
    def stimulus():
        # do something ...
        yield clk.posedge # wait for posedge
        raise StopSimulation

def test_bench():
    sim = Simulation(bench())
    sim.run()
            </code></pre>
          </section>
          <section>
            <h3>Cons of MyHDL</h3>
            <ul class="fragment">
              <li>No <code>assign</code> outside <code>@always_comb</code></li>
              <li>Can't distinguish between wire and reg</li>
              <li>Can't convert High level modeling to Verilog</li>
            </ul>
          </section>
        </section>

        <section>
          <section>
            <h2>Comparison</h2>
          </section>
          <section>
            <h3>About Programming</h3>
            <ul>
              <li>Chisel: Better for large design, make testing much easier.</li>
              <li>MyHDL: Suit to demonstrating and verifying concepts.</li>
            </ul>
          </section>
          <section>
            <h3>About Performance</h3>
            <ul>
              <li>Chisel: Can be compared to writing verilog.</li>
            </ul>
          </section>
        </section>

        <!-- C to verilog  -->
        <section>
          <section>
            <h2>C-like Code to Verilog</h2>
          </section>

          <section>
            <ul>
              <li>C-like syntax, logic.</li>
              <li>High level synthesis.</li>
            </ul>
          </section>

          <section>
            <h2>Example</h2>
            <pre class="xx" style="width:50%"><code data-trim> 
int f(int a, int b) {
  if (a > b)
    return a;
  else
    return b;
}
            </code></pre>
          </section>
          <section>
            <pre class="xx x2"><code class="verilog" data-trim> 
module f(clk, reset, start,
result, done, a, b);

reg [31:0] state;
input wire clk;
input wire reset;
...
always @(posedge clk) begin
  if (reset) begin
    state <= 0;
    result <= 0;
    ...
            </code></pre>
            <pre class="xx x2"><code class="verilog">    0: begin
      state <= (start) ? (1) : (0);
      done <= (start) ? (0) : (1);
    end
    1: begin
      _a <= a;
      _b <= b;
      ...
  end
endmodule
            </code></pre>
          </section>

          <section>
            <h3>Why not pure C?</h3>
            <p>There are already some C-to-Verilog tools</p>
          </section>

          <section>
            <h3>Main procedure</h3>
            <img src="fig/fig1.svg" width="25%">
          </section>

          <section>
            <h3>State Machine</h3>
            <pre class="xx x2"><code class="cpp" data-trim> 
if ( #1 ) {
  #2
}
#3
            </code></pre>
            <img src="fig/fig2.svg" width="20%">
          </section>

          <section>
            <h3>State Machine</h3>
            <pre class="xx x2"><code class="cpp" data-trim> 
while ( #1 ) {
  #2
}
#3
            </code></pre>
            <img src="fig/fig3.svg" width="20%">
          </section>

          <section>
            <h3>Function Call</h3>
            <img src="fig/fig4.svg" width="60%">
          </section>

          <section>
            <h3>Tests - RSA256</h3>
            <p>Given $a, d, n$, calculate $a^d \bmod{n}$.</p>
            <p>Our lab homework 2.</p>
          </section>

          <section>
            <h3>Result</h3>
            <table>
              <tr>
                <td></td>
                <td>Clock cycle</td>
                <td>Code size (line).</td>
              </tr>
              <tr>
                <td> Verilog </td>
                <td> $ 3.1 \times 10^5 $</td>
                <td> $205$ lines</td>
              </tr>
              <tr>
                <td> C-like</td>
                <td> $ 7.2 \times 10^5 $</td>
                <td> $33$ lines</td>
              </tr>
            </table>
          </section>

          <section>
            <h3>Async Function</h3>
            <pre><code data-trim data-noescape>
<font color="#4488FF">async</font> gdone, gres = g(a=a, b=temp, m=m) -&gt; bits[260];

...

<font color="#4488FF">await</font> gdone;
a = gres;

...
            </code></pre>
          </section>

          <section>
            <h3>Result with async</h3>
            <table>
              <tr>
                <td></td>
                <td>Clock cycle</td>
                <td>Code size (line).</td>
              </tr>
              <tr>
                <td> Verilog </td>
                <td> $ 3.1 \times 10^5 $</td>
                <td> $205$ lines</td>
              </tr>
              <tr>
                <td> No Async </td>
                <td> $ 7.2 \times 10^5 $</td>
                <td> $33$ lines</td>
              </tr>
              <tr>
                <td> Async </td>
                <td> $ 3.5 \times 10^5 $</td>
                <td> $38$ lines</td>
              </tr>
            </table>
          </section>

          <section>
            <h2>Future work</h2>
          </section>

          <section>
            <h3>State Compression</h3>
            <p>Remove duplicate states.</p>
          </section>

          <section>
            <h3>Modulize</h3>
            <pre class="xx"><code class="cpp" data-trim> 
module AvalonMaster(avm_read, avm_write, ... ) {
  int read(int addr) {
    avm_read, avm_address = 1, addr;
    await (!wait_request);
    ...
  }
  void write(int addr, int value) {
    avm_write, avm_address, avm_write_data = 1, addr, value;
    await (!wait_request);
    ...
  }
}
            </code></pre>

            <pre class="xx"><code class="cpp" data-trim> 
void RSAWrapper(avm_read, avm_write, ... ) : AvalonMaster {
  ...
  read(addr);
  ...
  write(addr, val);
}
            </code></pre>
          </section>

          <section>
            <h2>Simulation</h2>
          </section>
          
          <section>
            <h3> Difficulties </h3>
            <p>Hard to achieve precise clock controls</p>
          </section>

          <section>
            <h3> Advantages </h3>
            <ul>
              <li>Less code</li>
              <li>Cooperate</li>
            </ul>
          </section>
        </section>

			</div>

		</div>

		<script src="reveal/lib/js/head.min.js"></script>
		<script src="reveal/js/reveal.js"></script>

		<script>

			// Full list of configuration options available at:
			// https://github.com/hakimel/reveal.js#configuration
			Reveal.initialize({
				controls: true,
				progress: true,
				history: true,
				center: true,

				transition: 'slide', // none/fade/slide/convex/concave/zoom

				// Optional reveal.js plugins
				dependencies: [
					{ src: 'reveal/lib/js/classList.js', condition: function() { return !document.body.classList; } },
					{ src: 'reveal/plugin/markdown/marked.js', condition: function() { return !!document.querySelector( '[data-markdown]' ); } },
					{ src: 'reveal/plugin/markdown/markdown.js', condition: function() { return !!document.querySelector( '[data-markdown]' ); } },
					{ src: 'reveal/plugin/highlight/highlight.js', async: true, callback: function() { hljs.initHighlightingOnLoad(); } },
					{ src: 'reveal/plugin/zoom-js/zoom.js', async: true },
					{ src: 'reveal/plugin/notes/notes.js', async: true },
					{ src: 'reveal/plugin/math/math.js', async: true }
				]
			});

		</script>

	</body>
</html>
