// Seed: 1573065326
module module_0 (
    output supply0 id_0,
    output logic   id_1
);
  always_latch begin : LABEL_0
    id_1 <= id_3;
  end
  wire id_4;
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    input tri id_2,
    input wor id_3,
    input tri1 id_4,
    output supply0 id_5,
    input wand id_6,
    output logic id_7,
    output wire id_8,
    input wand id_9,
    input supply0 id_10,
    output tri0 id_11,
    input wand id_12,
    input tri0 id_13,
    input tri id_14,
    input wire id_15,
    input wire id_16,
    input wire id_17
);
  wire id_19;
  wire id_20;
  wire id_21;
  wire id_22;
  assign id_11 = -1;
  initial id_7 <= -1;
  module_0 modCall_1 (
      id_8,
      id_7
  );
  assign modCall_1.id_0 = 0;
endmodule
