0.6
2019.1
May 24 2019
15:06:07
C:/Users/Simon/Desktop/CSE100/Lab2/sfcCSE100Lab2.xpr/sfcCSE100Lab2/sfcCSE100Lab2.sim/sim_1/behav/xsim/glbl.v,1603233248,verilog,,,,glbl,,,,,,,,
C:/Users/Simon/Desktop/CSE100/Lab2/sfcCSE100Lab2.xpr/sfcCSE100Lab2/sfcCSE100Lab2.srcs/sim_1/imports/Verilog_Sources/lab2_7seg_testbench.v,1603233249,verilog,,,,lab2_7Seg_testbench;show_7segDisplay,,,,,,,,
C:/Users/Simon/Desktop/CSE100/Lab2/sfcCSE100Lab2.xpr/sfcCSE100Lab2/sfcCSE100Lab2.srcs/sources_1/new/4-Bit_Adder.v,1603233249,verilog,,C:/Users/Simon/Desktop/CSE100/Lab2/sfcCSE100Lab2.xpr/sfcCSE100Lab2/sfcCSE100Lab2.srcs/sources_1/new/Converter.v,,Four_Bit_Adder,,,,,,,,
C:/Users/Simon/Desktop/CSE100/Lab2/sfcCSE100Lab2.xpr/sfcCSE100Lab2/sfcCSE100Lab2.srcs/sources_1/new/Converter.v,1603233249,verilog,,C:/Users/Simon/Desktop/CSE100/Lab2/sfcCSE100Lab2.xpr/sfcCSE100Lab2/sfcCSE100Lab2.srcs/sources_1/new/Full_Adder.v,,Converter,,,,,,,,
C:/Users/Simon/Desktop/CSE100/Lab2/sfcCSE100Lab2.xpr/sfcCSE100Lab2/sfcCSE100Lab2.srcs/sources_1/new/Full_Adder.v,1603233249,verilog,,C:/Users/Simon/Desktop/CSE100/Lab2/sfcCSE100Lab2.xpr/sfcCSE100Lab2/sfcCSE100Lab2.srcs/sources_1/new/Main.v,,Full_Adder,,,,,,,,
C:/Users/Simon/Desktop/CSE100/Lab2/sfcCSE100Lab2.xpr/sfcCSE100Lab2/sfcCSE100Lab2.srcs/sources_1/new/Main.v,1603233249,verilog,,C:/Users/Simon/Desktop/CSE100/Lab2/sfcCSE100Lab2.xpr/sfcCSE100Lab2/sfcCSE100Lab2.srcs/sim_1/imports/Verilog_Sources/lab2_7seg_testbench.v,,Main,,,,,,,,
