C_M_AXI_ADDR_WIDTH
C_M_AXI_DATA_WIDTH
C_S_CTRL_AXI
C_S_CTRL_AXI_ADDR_WIDTH
r_burst_len_wire
w_burst_len_wire
LOG_MAX_OUTS_TRAN
r_num_trans_wire
w_num_trans_wire
C_M_AXI_BURST_LEN
MAX_OUTS_TRANS
ADDR_LSB
C_LOG_BUS_SIZE_BYTE
M_AXI_ARSIZE_wire
M_AXI_AWSIZE_wire
C_M_AXI_ARUSER_WIDTH
C_M_AXI_AWUSER_WIDTH
C_M_AXI_BUSER_WIDTH
C_M_AXI_ID_WIDTH
C_M_AXI_RUSER_WIDTH
C_M_AXI_WUSER_WIDTH
M_AXI_ARBURST_wire
M_AXI_ARREADY
M_AXI_AWBURST_wire
M_AXI_AWREADY
M_AXI_BREADY_wire
M_AXI_WREADY
M_AXI_WREADY_wire
S_AXI_CTRL_BREADY
S_AXI_CTRL_RREADY
data_val_wire
r_displ_wire
r_phase_wire
w_displ_wire
w_phase_wire
INTR_LINE_R
INTR_LINE_W
M_AXI_ARID_wire
M_AXI_ARLOCK_wire
M_AXI_ARPROT_wire
M_AXI_ARQOS_wire
M_AXI_ARUSER_wire
M_AXI_AWID_wire
M_AXI_AWLOCK_wire
M_AXI_AWPROT_wire
M_AXI_AWQOS_wire
M_AXI_AWUSER_wire
M_AXI_BID
M_AXI_BID_wire
M_AXI_BRESP
M_AXI_BUSER
M_AXI_BUSER_wire
M_AXI_RID
M_AXI_RID_wire
M_AXI_RRESP
M_AXI_RUSER
M_AXI_RUSER_wire
M_AXI_WUSER
M_AXI_WUSER_wire
S_AXI_CTRL_ARADDR
S_AXI_CTRL_ARPROT
S_AXI_CTRL_ARREADY
S_AXI_CTRL_ARVALID
S_AXI_CTRL_AWPROT
axi_arready
r_misb_clk_cycle_wire
regXX_rden
w_misb_clk_cycle_wire
S_AXI_CTRL_WREADY
axi_awready
axi_wready
regXX_wren
M_AXI_ARID_INT
M_AXI_ARLOCK
M_AXI_ARLOCK_INT
M_AXI_ARPROT
M_AXI_ARPROT_INT
M_AXI_ARQOS
M_AXI_ARQOS_INT
M_AXI_ARUSER
M_AXI_ARUSER_INT
M_AXI_AWID
M_AXI_AWID_INT
M_AXI_AWLOCK
M_AXI_AWLOCK_INT
M_AXI_AWPROT
M_AXI_AWPROT_INT
M_AXI_AWQOS
M_AXI_AWQOS_INT
M_AXI_AWUSER
M_AXI_AWUSER_INT
S_AXI_CTRL_BRESP
S_AXI_CTRL_RDATA
S_AXI_CTRL_RRESP
S_AXI_CTRL_RVALID
axi_araddr
axi_bresp
axi_rdata
axi_rresp
axi_rvalid
reg07_r_config
reg08_r_config
reg09_r_config
reg11_r_config
reg12_r_config
reg13_r_config
reg14_r_config
reg15_r_config
reg16_r_config
reg17_r_config
reg18_r_config
reg19_r_config
reg20_r_config
reg21_r_config
reg23_w_config
reg24_w_config
reg26_w_config
reg27_w_config
reg28_w_config
reg29_w_config
reg30_w_config
reg31_w_config
reg32_w_config
reg33_w_config
reg34_w_config
reg35_w_config
reg36_w_config
reg37_w_config
axi_bvalid
M_AXI_AWADDR_INT
M_AXI_AWLEN_INT
M_AXI_AWSIZE_INT
M_AXI_AWBURST_INT
M_AXI_AWCACHE_INT
M_AXI_ARADDR_INT
M_AXI_ARLEN_INT
M_AXI_ARSIZE_INT
M_AXI_ARBURST_INT
M_AXI_ARCACHE_INT
M_AXI_RDATA_wire
M_AXI_AWLEN_wire
M_AXI_ARCACHE_wire
M_AXI_AWCACHE_wire
r_max_outs_wire
w_max_outs_wire
OPT_MEM_ADDR_BITS
M_AXI_WSTRB_wire
S_AXI_CTRL_AWPROT
shadow_S_AXI_CTRL_RVALID
shadow_S_AXI_CTRL_WSTRB
shadow_S_AXI_CTRL_ARVALID
S_AXI_CTRL_AWADDR
S_AXI_CTRL_BRESP
S_AXI_CTRL_ARADDR
shadow_S_AXI_CTRL_WREADY
shadow_S_AXI_CTRL_ARPROT
S_AXI_CTRL_WVALID
S_AXI_CTRL_RVALID
shadow_S_AXI_CTRL_BREADY
S_AXI_CTRL_WSTRB
S_AXI_CTRL_ARPROT
S_AXI_CTRL_RRESP
shadow_S_AXI_CTRL_ARREADY
S_AXI_CTRL_BVALID
shadow_S_AXI_CTRL_WVALID
S_AXI_CTRL_RDATA
shadow_S_AXI_CTRL_RDATA
S_AXI_CTRL_BREADY
S_AXI_CTRL_AWREADY
S_AXI_CTRL_AWVALID
S_AXI_CTRL_ARREADY
shadow_S_AXI_CTRL_AWADDR
shadow_S_AXI_CTRL_RREADY
shadow_S_AXI_CTRL_RRESP
shadow_S_AXI_CTRL_ARADDR
shadow_S_AXI_CTRL_WDATA
S_AXI_CTRL_RREADY
S_AXI_CTRL_WREADY
shadow_S_AXI_CTRL_AWPROT
shadow_S_AXI_CTRL_BRESP
S_AXI_CTRL_ARVALID
shadow_S_AXI_CTRL_BVALID
shadow_S_AXI_CTRL_AWVALID
S_AXI_CTRL_WDATA
shadow_S_AXI_CTRL_AWREADY
ACLK
