[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"ibex_core$States",
    "definition":{
      "Idel":0,
      "Load_input":1,
      "Compute_Dot":2,
      "Compute_ADD":3,
      "Read_Output":4
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ibex_core.ibex_core.state",
    "enumTypeName":"ibex_core$States"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ibex_core|ibex_core>io_Input_GB_data_write",
    "sources":[
      "~ibex_core|ibex_core>io_DQ"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ibex_core|ibex_core>io_DQ_out",
    "sources":[
      "~ibex_core|ibex_core>io_Output_GB_data_read"
    ]
  }
]