{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "07", "@year": "2020", "@timestamp": "2020-01-07T05:07:07.000007-05:00", "@month": "01"}, "ait:date-sort": {"@day": "01", "@year": "2017", "@month": "01"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding": [{"xocs:funding-agency-matched-string": "Estonian Association of Information Technology"}, {"xocs:funding-agency-matched-string": "Estonian Association of Information Technology, and Telecommunications and Portuguese National Funds"}, {"xocs:funding-agency-matched-string": "Estonian Academy of Sciences", "xocs:funding-agency": "Eesti Teaduste Akadeemia", "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/100008610", "xocs:funding-agency-country": "http://sws.geonames.org/453733/"}, {"xocs:funding-agency-acronym": "H2020", "xocs:funding-agency": "Horizon 2020 Framework Programme", "xocs:funding-id": "692152", "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/100010661", "xocs:funding-agency-country": "http://sws.geonames.org/6695072/"}, {"xocs:funding-agency-matched-string": "FCT", "xocs:funding-agency-acronym": "FCT", "xocs:funding-agency": "Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia", "xocs:funding-id": "UID/CEC/00127/2013", "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/501100001871", "xocs:funding-agency-country": "http://sws.geonames.org/2264397/"}, {"xocs:funding-agency-matched-string": "Estonian Ministry of Education and Research", "xocs:funding-agency": "Haridus- ja Teadusministeerium", "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/501100003510", "xocs:funding-agency-country": "http://sws.geonames.org/453733/"}, {"xocs:funding-agency-matched-string": "Foundation for Science and Technology", "xocs:funding-agency-acronym": "FST", "xocs:funding-agency": "Foundation for Science and Technology", "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/501100019370", "xocs:funding-agency-country": "http://sws.geonames.org/2635167/"}], "xocs:funding-addon-generated-timestamp": "2021-02-03T20:16:09.331617Z", "xocs:funding-text": [{"$": "This research was supported by the institutional research funding IUT 19-1 of the Estonian Ministry of Education and Research, the Study IT in Estonia Programme, Estonian Association of Information Technology, and Telecommunications and Portuguese National Funds through FCT ? Foundation for Science and Technology, in the context of the project UID/CEC/00127/2013. The publication costs of this article were covered by the Estonian Academy of Sciences."}, {"$": "This research was supported by the institutional research funding IUT 19-1 of the Estonian Ministry of Education and Research, the Study IT in Estonia Programme, Estonian Association of Information Technology, and Telecommunications and Portuguese National Funds through FCT \u2013 Foundation for Science and Technology, in the context of the project UID/CEC/00127/2013. The publication costs of this article were covered by the Estonian Academy of Sciences."}], "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"country": "Portugal", "address-part": "Campus Universit\u00e1rio de Santiago", "postal-code": "3810-193", "@afid": "60079336", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics/IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "113005820"}, {"@afid": "60024825"}], "@dptid": "113005820"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, {"affiliation": {"country": "Estonia", "address-part": "Akadeemia tee 15A", "postal-code": "12618", "@afid": "60068861", "@country": "est", "city": "Tallinn", "organization": [{"$": "Department of Computer Systems"}, {"$": "School of Information Technologies"}, {"$": "Tallinn University of Technology"}], "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"ce:given-name": "Artjom", "preferred-name": {"ce:given-name": "Artjom", "ce:initials": "A.", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, "@seq": "3", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Rjabov", "@auid": "56018519400", "ce:indexed-name": "Rjabov A."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}], "citation-title": "Fast iterative circuits and RAM-based mergers to accelerate data sort in software/hardware systemsKiired iteratiivsed ahelad ja RAM-i baasil \u00fchendajad, kiirendamaks andmete sortimist riist- ning tarkvara s\u00fcsteemides", "abstracts": "\u00a9 2017 Authors.The paper suggests and describes two architectures for parallel data sort. The first architecture is applicable to large data sets and it combines three stages of data processing: data sorting in hardware (in a Field-Programmable Gate Arrays \u2013 FPGA), merging preliminary sorted blocks in hardware (in the FPGA), and merging large subsets received from the FPGA in general-purpose software. Data exchange between the FPGA and a general-purpose computer is organized through a fast Peripheral Component Interconnect (PCI) express bus. The second architecture is applicable to small data sets and it enables sorting to be done at the time of data acquisition, i.e. as soon as the last data item is received, the sorted items can be transferred immediately. The results of experiments clearly demonstrate the advantages of the proposed architectures that permit the reduction of the required hardware resources and increasing throughput compared to the results reported in publications and software functions targeted to data sorting.", "correspondence": {"affiliation": {"country": "Estonia", "address-part": "Akadeemia tee 15A", "postal-code": "12618", "@country": "est", "city": "Tallinn", "organization": [{"$": "Department of Computer Systems"}, {"$": "School of Information Technologies"}, {"$": "Tallinn University of Technology"}]}, "person": {"ce:given-name": "Artjom", "ce:initials": "A.", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "Communication-time processing", "@xml:lang": "eng"}, {"$": "Field-programmable gate array (FPGA)", "@xml:lang": "eng"}, {"$": "Iterative networks", "@xml:lang": "eng"}, {"$": "Merging", "@xml:lang": "eng"}, {"$": "Parallel data processing", "@xml:lang": "eng"}, {"$": "Peripheral component interconnect (PCI) express bus", "@xml:lang": "eng"}]}, "citation-type": {"@code": "ar"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": [{"@language": "English", "@xml:lang": "eng"}, {"@language": "Estonian", "@xml:lang": "est"}]}, "source": {"sourcetitle-abbrev": "Proc. Est. Acad. Sci.", "website": {"ce:e-address": {"$": "http://www.kirj.ee/public/proceedings_pdf/2017/issue_3/proc-2017-3-323-335.pdf", "@type": "email"}}, "@country": "est", "translated-sourcetitle": {"$": "Proceedings of the Estonian Academy of Sciences", "@xml:lang": "eng"}, "issn": [{"$": "17367530", "@type": "electronic"}, {"$": "17366046", "@type": "print"}], "volisspag": {"voliss": {"@volume": "66", "@issue": "3"}, "pagerange": {"@first": "323", "@last": "335"}}, "@type": "j", "publicationyear": {"@first": "2017"}, "publisher": {"affiliation": {"address-part": "Kohtu 6", "postal-code": "10130", "@country": "est", "city": "Tallinn"}, "publishername": "Estonian Academy Publishers", "ce:e-address": {"$": "niine@kirj.ee", "@type": "email"}}, "sourcetitle": "Proceedings of the Estonian Academy of Sciences", "@srcid": "11500153303", "publicationdate": {"year": "2017", "date-text": {"@xfab-added": "true", "$": "2017"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "701.1", "classification-description": "Electricity, Basic Concepts and Phenomena"}, {"classification-code": "713.4", "classification-description": "Pulse Circuits"}, {"classification-code": "721.2", "classification-description": "Logic Elements"}, {"classification-code": "722", "classification-description": "Computer Hardware"}, {"classification-code": "722.2", "classification-description": "Computer Peripheral Equipment"}, {"classification-code": "723.2", "classification-description": "Data Processing"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "ASJC", "classification": "2200"}, {"@type": "SUBJABBR", "classification": "ENGI"}]}}, "grantlist": {"@complete": "y", "grant-text": {"$": "This research was supported by the institutional research funding IUT 19-1 of the Estonian Ministry of Education and Research, the Study IT in Estonia Programme, Estonian Association of Information Technology, and Telecommunications and Portuguese National Funds through FCT \u2013 Foundation for Science and Technology, in the context of the project UID/CEC/00127/2013. The publication costs of this article were covered by the Estonian Academy of Sciences.", "@xml:lang": "eng"}, "grant": {"grant-id": "UID/CEC/00127/2013", "grant-acronym": "FCT", "grant-agency": {"@iso-code": "prt", "$": "Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia"}, "grant-agency-id": "501100001871"}}}, "item-info": {"copyright": {"$": "Copyright 2017 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "REAXYSCAR"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "30", "@year": "2017", "@timestamp": "BST 06:33:39", "@month": "08"}}, "itemidlist": {"itemid": [{"$": "618011852", "@idtype": "PUI"}, {"$": "667439021", "@idtype": "CAR-ID"}, {"$": "20173504095666", "@idtype": "CPX"}, {"$": "20171514249", "@idtype": "REAXYSCAR"}, {"$": "20170285639", "@idtype": "SCOPUS"}, {"$": "85028310572", "@idtype": "SCP"}, {"$": "85028310572", "@idtype": "SGR"}], "ce:doi": "10.3176/proc.2017.3.07"}}, "tail": {"bibliography": {"@refcount": "26", "reference": [{"ref-fulltext": "Knuth, D. E. The Art of Computer Programming. Sorting and Searching, Vol. III. Addison-Wesley, 2011.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "0003657590", "@idtype": "SGR"}}, "ref-text": "Sorting and Searching, Vol. III. Addison-Wesley", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}, "ref-sourcetitle": "The Art of Computer Programming"}}, {"ref-fulltext": "Sklyarov, V. and Skliarova, I. High-performance implementation of regular and easily scalable sorting networks on an FPGA. Microprocess. Microsyst., 2014, 38(5), 470\u2013484.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "High-performance implementation of regular and easily scalable sorting networks on an FPGA"}, "refd-itemidlist": {"itemid": {"$": "84903318125", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "38", "@issue": "5"}, "pagerange": {"@first": "470", "@last": "484"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Microprocess. Microsyst."}}, {"ref-fulltext": "Mueller, R., Teubner, J., and Alonso, G. Sorting networks on FPGAs. Int. J. Very Large Data Bases, 2012, 21(1), 1\u201323.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Sorting networks on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84855866519", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "23"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "Int. J. Very Large Data Bases"}}, {"ref-fulltext": "Ortiz, J. and Andrews, D. A configurable high-throughput linear sorter system. In Proceedings of the 2010 IEEE International Symposium on Parallel & Distributed Processing. IEEE, 2010, 1\u20138.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Configurable high-throughput linear sorter system"}, "refd-itemidlist": {"itemid": {"$": "77954039034", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1", "@last": "8"}}, "ref-text": "IEEE", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Ortiz", "ce:indexed-name": "Ortiz J."}, {"@seq": "2", "ce:initials": "D.A.", "@_fa": "true", "ce:surname": "Andrews", "ce:indexed-name": "Andrews D.A."}]}, "ref-sourcetitle": "Proceedings of the 2010 IEEE International Symposium on Parallel & Distributed Processing"}}, {"ref-fulltext": "Zuluaga, M., Milder, P., and Puschel, M. Computer generation of streaming sorting networks. In Proceedings of the 49th Design Automation Conference. ACM, New York, 2012, 1245\u20131253.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Computer generation of streaming sorting networks"}, "refd-itemidlist": {"itemid": {"$": "84863541922", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1245", "@last": "1253"}}, "ref-text": "ACM, New York", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Zuluaga", "ce:indexed-name": "Zuluaga M."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Milder", "ce:indexed-name": "Milder P."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Puschel", "ce:indexed-name": "Puschel M."}]}, "ref-sourcetitle": "Proceedings of the 49Th Design Automation Conference"}}, {"ref-fulltext": "Singh, S. and Greaves, D. J. Kiwi: synthesis of FPGA circuits from parallel programs. In Proceedings of the 16th IEEE International Symposium on Field-Programmable Custom Computing Machines. IEEE, 2008, 3\u201312.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Kiwi: Synthesis of FPGA circuits from parallel programs"}, "refd-itemidlist": {"itemid": {"$": "60349115275", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "3", "@last": "12"}}, "ref-text": "IEEE", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Singh", "ce:indexed-name": "Singh S."}, {"@seq": "2", "ce:initials": "D.J.", "@_fa": "true", "ce:surname": "Greaves", "ce:indexed-name": "Greaves D.J."}]}, "ref-sourcetitle": "Proceedings of the 16Th IEEE International Symposium on Field-Programmable Custom Computing Machines"}}, {"ref-fulltext": "Che, S., Li, J., Sheaffer, J. W., Skadron, K., and Lach, J. Accelerating compute-intensive applications with GPUs and FPGAs. In Proceedings of the 2008 Symposium on Application Specific Processors. IEEE, 2008, 101\u2013107.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Accelerating compute-intensive applications with GPUs and FPGAs"}, "refd-itemidlist": {"itemid": {"$": "52349084750", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "101", "@last": "107"}}, "ref-text": "IEEE", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Che", "ce:indexed-name": "Che S."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Li", "ce:indexed-name": "Li J."}, {"@seq": "3", "ce:initials": "J.W.", "@_fa": "true", "ce:surname": "Sheaffer", "ce:indexed-name": "Sheaffer J.W."}, {"@seq": "4", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Skadron", "ce:indexed-name": "Skadron K."}, {"@seq": "5", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Lach", "ce:indexed-name": "Lach J."}]}, "ref-sourcetitle": "Proceedings of the 2008 Symposium on Application Specific Processors"}}, {"ref-fulltext": "Chamberlain, R. D. and Ganesan, N. Sorting on architecturally diverse computer systems. In Proceedings of the 3rd International Workshop on High-Performance Reconfigurable Computing Technology and Applications. ACM, New York, 2009, 39\u201346.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Sorting on architecturally diverse computer systems"}, "refd-itemidlist": {"itemid": {"$": "74049156403", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "39", "@last": "46"}}, "ref-text": "ACM, New York", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.D.", "@_fa": "true", "ce:surname": "Chamberlain", "ce:indexed-name": "Chamberlain R.D."}, {"@seq": "2", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Ganesan", "ce:indexed-name": "Ganesan N."}]}, "ref-sourcetitle": "Proceedings of the 3Rd International Workshop on High-Performance Reconfigurable Computing Technology and Applications"}}, {"ref-fulltext": "Mueller, R. Data Stream Processing on Embedded Devices. Ph.D. thesis, ETH, Zurich, 2010.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "refd-itemidlist": {"itemid": {"$": "80052793432", "@idtype": "SGR"}}, "ref-text": "Ph.D. thesis, ETH, Zurich", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}]}, "ref-sourcetitle": "Data Stream Processing on Embedded Devices"}}, {"ref-fulltext": "Koch, D. and Torresen, J. FPGASort: a high performance sorting architecture exploiting run-time reconfiguration on FPGAs for large problem sorting. In Proceedings of the 19th ACM/SIGDA International Symposium on Field Programmable Gate Arrays. ACM, New York, 2011, 45\u201354.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "FPGASort: A high performance sorting architecture exploiting run-time reconfiguration on FPGAs for large problem sorting"}, "refd-itemidlist": {"itemid": {"$": "79952912515", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "45", "@last": "54"}}, "ref-text": "ACM, New York", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Koch", "ce:indexed-name": "Koch D."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Torresen", "ce:indexed-name": "Torresen J."}]}, "ref-sourcetitle": "Proceedings of the 19Th ACM/SIGDA International Symposium on Field Programmable Gate Arrays"}}, {"ref-fulltext": "Sklyarov, V., Skliarova, I., Mihhailov, D., and Sudnitson, A. Implementation in FPGA of address-based data sorting. In Proceedings of the 21st International Conference on Field-Programmable Logic and Applications. IEEE, 2011, 405\u2013410.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Implementation in FPGA of address-based data sorting"}, "refd-itemidlist": {"itemid": {"$": "80455168388", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "405", "@last": "410"}}, "ref-text": "IEEE", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proceedings of the 21St International Conference on Field-Programmable Logic and Applications"}}, {"ref-fulltext": "Kipfer, P. and Westermann, R. GPU Gems 2, Improved GPU Sorting. http://http.developer.nvidia.com/GPUGems2/gpugems2_chapter46.html, 2005 (accessed 08.06.2016).", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-website": {"ce:e-address": {"$": "http://http.developer.nvidia.com/GPUGems2/gpugems2_chapter46.html", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85028343792", "@idtype": "SGR"}}, "ref-text": "(accessed 08.06.2016)", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Kipfer", "ce:indexed-name": "Kipfer P."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Westermann", "ce:indexed-name": "Westermann R."}]}, "ref-sourcetitle": "GPU Gems 2, Improved GPU Sorting"}}, {"ref-fulltext": "Gapannini, G., Silvestri, F., and Baraglia, R. Sorting on GPU for large scale datasets: a thorough comparison. Inf. Process. Manage, 2012, 48(5), 903\u2013917.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Sorting on GPU for large scale datasets: A thorough comparison"}, "refd-itemidlist": {"itemid": {"$": "84864283922", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "48", "@issue": "5"}, "pagerange": {"@first": "903", "@last": "917"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Gapannini", "ce:indexed-name": "Gapannini G."}, {"@seq": "2", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Silvestri", "ce:indexed-name": "Silvestri F."}, {"@seq": "3", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Baraglia", "ce:indexed-name": "Baraglia R."}]}, "ref-sourcetitle": "Inf. Process. Manage"}}, {"ref-fulltext": "Ye, X., Fan, D., Lin, W., Yuan, N., and Ienne, P. High performance comparison-based sorting algorithm on many-core GPUs. In Proceedings of the 2010 IEEE International Symposium on Parallel & Distributed Processing. IEEE, 2010, 1\u201310.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "High performance comparison-based sorting algorithm on many-core GPUs"}, "refd-itemidlist": {"itemid": {"$": "77953975468", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1", "@last": "10"}}, "ref-text": "IEEE", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "X.", "@_fa": "true", "ce:surname": "Ye", "ce:indexed-name": "Ye X."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Fan", "ce:indexed-name": "Fan D."}, {"@seq": "3", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Lin", "ce:indexed-name": "Lin W."}, {"@seq": "4", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Yuan", "ce:indexed-name": "Yuan N."}, {"@seq": "5", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Ienne", "ce:indexed-name": "Ienne P."}]}, "ref-sourcetitle": "Proceedings of the 2010 IEEE International Symposium on Parallel & Distributed Processing"}}, {"ref-fulltext": "Satish, N., Harris, M., and Garland, M. Designing efficient sorting algorithms for manycore GPUs. In Proceedings of the 2009 IEEE International Symposium on Parallel & Distributed Processing. IEEE, 2009, 1\u201310.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Designing efficient sorting algorithms for manycore GPUs"}, "refd-itemidlist": {"itemid": {"$": "70450077484", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1", "@last": "10"}}, "ref-text": "IEEE", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Satish", "ce:indexed-name": "Satish N."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Harris", "ce:indexed-name": "Harris M."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Garland", "ce:indexed-name": "Garland M."}]}, "ref-sourcetitle": "Proceedings of the 2009 IEEE International Symposium on Parallel & Distributed Processing"}}, {"ref-fulltext": "Cederman, D. and Tsigas, P. A practical quicksort algorithm for graphics processors. In Proceedings of the 16th Annual European Symposium on Algorithms. Springer-Verlag, Berlin, Heidelberg, 2008, 246\u2013258.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Practical quicksort algorithm for graphics processors"}, "refd-itemidlist": {"itemid": {"$": "57749169896", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "246", "@last": "258"}}, "ref-text": "Springer-Verlag, Berlin, Heidelberg", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Cederman", "ce:indexed-name": "Cederman D."}, {"@seq": "2", "ce:initials": "P.A.", "@_fa": "true", "ce:surname": "Tsigas", "ce:indexed-name": "Tsigas P.A."}]}, "ref-sourcetitle": "Proceedings of the 16Th Annual European Symposium on Algorithms"}}, {"ref-fulltext": "Grozea, C., Bankovic, Z., and Laskov, P. FPGA vs. multi-core CPUs vs. GPUs: hands-on experience with a sorting application. In Facing the Multicore-Challenge (Keller, R., Kramer, D., and Weiss, J. P., eds). Springer-Verlag, Berlin, Heidelberg, 2010, 105\u2013117.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "FPGA vs. Multi-core CPUs vs. GPUs: Hands-on experience with a sorting application"}, "refd-itemidlist": {"itemid": {"$": "78449289740", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "105", "@last": "117"}}, "ref-text": "Keller, R., Kramer, D., and Weiss, J. P., eds). Springer-Verlag, Berlin, Heidelberg", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Grozea", "ce:indexed-name": "Grozea C."}, {"@seq": "2", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Bankovic", "ce:indexed-name": "Bankovic Z."}, {"@seq": "3", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Laskov", "ce:indexed-name": "Laskov P."}]}, "ref-sourcetitle": "Facing the Multicore-Challenge"}}, {"ref-fulltext": "Edahiro, M. Parallelizing fundamental algorithms such as sorting on multi-core processors for EDA acceleration. In Proceedings of the 2009 Asia and South Pacific Design Automation Conference. IEEE, 2009, 230\u2013233.", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Parallelizing fundamental algorithms such as sorting on multi-core processors for EDA acceleration"}, "refd-itemidlist": {"itemid": {"$": "64549087560", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "230", "@last": "233"}}, "ref-text": "IEEE", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Edahiro", "ce:indexed-name": "Edahiro M."}]}, "ref-sourcetitle": "Proceedings of the 2009 Asia and South Pacific Design Automation Conference"}}, {"ref-fulltext": "Aj-Haj Baddar, S. W. and Batcher, K. E. Designing Sorting Networks. A New Paradigm. Springer, 2011.", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "84876816600", "@idtype": "SGR"}}, "ref-text": "A New Paradigm. Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.W.", "@_fa": "true", "ce:surname": "Aj-Haj Baddar", "ce:indexed-name": "Aj-Haj Baddar S.W."}, {"@seq": "2", "ce:initials": "K.E.", "@_fa": "true", "ce:surname": "Batcher", "ce:indexed-name": "Batcher K.E."}]}, "ref-sourcetitle": "Designing Sorting Networks"}}, {"ref-fulltext": "Marcelino, R., Neto, H. C., and Cardoso, J. M. P. A comparison of three representative hardware sorting units. In Proceedings of the 35th Annual IEEE Conference on Industrial Electronics. IEEE, 2009, 2805\u20132810.", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Comparison of three representative hardware sorting units"}, "refd-itemidlist": {"itemid": {"$": "77951543319", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "2805", "@last": "2810"}}, "ref-text": "IEEE", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Marcelino", "ce:indexed-name": "Marcelino R."}, {"@seq": "2", "ce:initials": "H.C.", "@_fa": "true", "ce:surname": "Neto", "ce:indexed-name": "Neto H.C."}, {"@seq": "3", "ce:initials": "J.M.P.A.", "@_fa": "true", "ce:surname": "Cardoso", "ce:indexed-name": "Cardoso J.M.P.A."}]}, "ref-sourcetitle": "Proceedings of the 35Th Annual IEEE Conference on Industrial Electronics"}}, {"ref-fulltext": "Batcher, K. E. Sorting networks and their applications. In Proceedings of the AFIPS Spring Joint Computer Conference. ACM, New York, 1968, 307\u2013314.", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "1968"}, "ref-title": {"ref-titletext": "Sorting networks and their applications"}, "refd-itemidlist": {"itemid": {"$": "0000773795", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "307", "@last": "314"}}, "ref-text": "ACM, New York", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.E.", "@_fa": "true", "ce:surname": "Batcher", "ce:indexed-name": "Batcher K.E."}]}, "ref-sourcetitle": "In Proceedings of the AFIPS Spring Joint Computer Conference"}}, {"ref-fulltext": "Lacey, S. and Box, R. A fast, easy sort: a novel enhancement makes a bubble sort into one of the fastest sorting routines. Byte, 1991, 16(4), 315\u2013320.", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "1991"}, "ref-title": {"ref-titletext": "Fast, easy sort: A novel enhancement makes a bubble sort into one of the fastest sorting routines"}, "refd-itemidlist": {"itemid": {"$": "33645408374", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "16", "@issue": "4"}, "pagerange": {"@first": "315", "@last": "320"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Lacey", "ce:indexed-name": "Lacey S."}, {"@seq": "2", "ce:initials": "R.A.", "@_fa": "true", "ce:surname": "Box", "ce:indexed-name": "Box R.A."}]}, "ref-sourcetitle": "Byte"}}, {"ref-fulltext": "Sklyarov, V. and Skliarova, I. Fast regular circuits for network-based parallel data processing. Adv. Electr. Comput. Eng., 2013, 13(4), 47\u201350.", "@id": "23", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Fast regular circuits for network-based parallel data processing"}, "refd-itemidlist": {"itemid": {"$": "84890199222", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "13", "@issue": "4"}, "pagerange": {"@first": "47", "@last": "50"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Adv. Electr. Comput. Eng."}}, {"ref-fulltext": "Xilinx, Inc. Zynq-7000 all programmable SoC. Technical Reference Manual. https://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf, 2016 (accessed 01.02.2017).", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "refd-itemidlist": {"itemid": {"$": "85028362308", "@idtype": "SGR"}}, "ref-text": "(accessed 01.02.2017)", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Xilinx, Inc", "ce:indexed-name": "Xilinx, Inc"}}, "ref-sourcetitle": "Zynq-7000 All Programmable Soc. Technical Reference Manual. Https://Www.Xilinx.Com/Support/Documentation/User_Guides/Ug585-Zynq-7000-Trm.Pdf"}}, {"ref-fulltext": "Xilinx, Inc. VC707 Evaluation Board for the Virtex-7 FPGA User Guide. https://www.xilinx.com/support/documentation/boards_and_kits/vc707/ug885_VC707_Eval_Bd.pdf, 2016 (accessed 01.02.2017).", "@id": "25", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "refd-itemidlist": {"itemid": {"$": "85028309746", "@idtype": "SGR"}}, "ref-text": "(accessed 01.02.2017)", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Xilinx, Inc.", "ce:indexed-name": "Xilinx, Inc."}}, "ref-sourcetitle": "VC707 Evaluation Board for the Virtex-7 FPGA User Guide. Https://Www.Xilinx.Com/Support/Documentation/Boards_And_Kits/Vc707/Ug885_Vc707_Eval_Bd.Pdf"}}, {"ref-fulltext": "Digilent, Inc. Nexys4 DDR FPGA Board Reference Manual. https://reference.digilentinc.com/_media/nexys4-ddr: nexys4ddr_rm.pdf, 2016 (accessed 08.06.2016).", "@id": "26", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "refd-itemidlist": {"itemid": {"$": "85028334138", "@idtype": "SGR"}}, "ref-text": "(accessed 08.06.2016)", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Digilent, Inc.", "ce:indexed-name": "Digilent, Inc."}}, "ref-sourcetitle": "Nexys4 DDR FPGA Board Reference Manual. Https://Reference.Digilentinc.Com/_Media/Nexys4-Ddr: Nexys4ddr_Rm.Pdf"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "j", "eid": "2-s2.0-85028310572", "dc:description": "\u00a9 2017 Authors.The paper suggests and describes two architectures for parallel data sort. The first architecture is applicable to large data sets and it combines three stages of data processing: data sorting in hardware (in a Field-Programmable Gate Arrays \u2013 FPGA), merging preliminary sorted blocks in hardware (in the FPGA), and merging large subsets received from the FPGA in general-purpose software. Data exchange between the FPGA and a general-purpose computer is organized through a fast Peripheral Component Interconnect (PCI) express bus. The second architecture is applicable to small data sets and it enables sorting to be done at the time of data acquisition, i.e. as soon as the last data item is received, the sorted items can be transferred immediately. The results of experiments clearly demonstrate the advantages of the proposed architectures that permit the reduction of the required hardware resources and increasing throughput compared to the results reported in publications and software functions targeted to data sorting.", "prism:coverDate": "2017-01-01", "prism:aggregationType": "Journal", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85028310572", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85028310572"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85028310572&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85028310572&origin=inward"}], "source-id": "11500153303", "citedby-count": "4", "prism:volume": "66", "subtype": "ar", "dc:title": "Fast iterative circuits and RAM-based mergers to accelerate data sort in software/hardware systems Kiired iteratiivsed ahelad ja RAM-i baasil \u00fchendajad, kiirendamaks andmete sortimist riist- ning tarkvara s\u00fcsteemides", "openaccess": "1", "prism:issn": "17367530 17366046", "prism:issueIdentifier": "3", "subtypeDescription": "Article", "prism:publicationName": "Proceedings of the Estonian Academy of Sciences", "prism:pageRange": "323-335", "prism:endingPage": "335", "openaccessFlag": "true", "prism:doi": "10.3176/proc.2017.3.07", "prism:startingPage": "323", "dc:identifier": "SCOPUS_ID:85028310572", "dc:publisher": "Estonian Academy PublishersKohtu 6Tallinn10130niine@kirj.ee"}, "idxterms": {"mainterm": [{"$": "Communication time", "@weight": "b", "@candidate": "n"}, {"$": "General purpose software", "@weight": "b", "@candidate": "n"}, {"$": "Hardware resources", "@weight": "b", "@candidate": "n"}, {"$": "Iterative networks", "@weight": "b", "@candidate": "n"}, {"$": "Parallel data processing", "@weight": "b", "@candidate": "n"}, {"$": "Peripheral component interconnect Express bus", "@weight": "b", "@candidate": "n"}, {"$": "Proposed architectures", "@weight": "b", "@candidate": "n"}, {"$": "Software functions", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "est"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Communication-time processing"}, {"@_fa": "true", "$": "Field-programmable gate array (FPGA)"}, {"@_fa": "true", "$": "Iterative networks"}, {"@_fa": "true", "$": "Merging"}, {"@_fa": "true", "$": "Parallel data processing"}, {"@_fa": "true", "$": "Peripheral component interconnect (PCI) express bus"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Engineering (all)", "@code": "2200", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Artjom", "preferred-name": {"ce:given-name": "Artjom", "ce:initials": "A.", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, "@seq": "3", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Rjabov", "@auid": "56018519400", "author-url": "https://api.elsevier.com/content/author/author_id/56018519400", "ce:indexed-name": "Rjabov A."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}]}}