PPA Report for Synchronous Binary Decoder
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 6
FF Count: 16
IO Count: 21
Cell Count: 58

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 300.75 MHz
Reg-to-Reg Critical Path Delay: 2.625 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
