
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -294.44

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.37

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.37

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[402]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3489.07    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.86    1.52    1.96 ^ gen_regfile_ff.register_file_i.rf_reg_q[402]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.96   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[402]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.51    2.51   library removal time
                                  2.51   data required time
-----------------------------------------------------------------------------
                                  2.51   data required time
                                 -1.96   data arrival time
-----------------------------------------------------------------------------
                                 -0.55   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.02    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    5.18    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[402]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3489.07    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.86    1.52    1.96 ^ gen_regfile_ff.register_file_i.rf_reg_q[402]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.96   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[402]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.39    1.81   library recovery time
                                  1.81   data required time
-----------------------------------------------------------------------------
                                  1.81   data required time
                                 -1.96   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[607]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.46    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   27.66    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   42.29    0.02    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.01    0.18 ^ _16526_/A (BUF_X2)
    10   32.81    0.04    0.06    0.23 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.04    0.01    0.24 ^ _16527_/A (BUF_X2)
    19   56.58    0.06    0.09    0.33 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.01    0.34 ^ _18242_/A (BUF_X2)
    10   18.82    0.02    0.05    0.39 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.39 ^ _18263_/A (BUF_X2)
    10   36.12    0.04    0.06    0.45 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.46 ^ _18344_/A (BUF_X2)
    10   27.73    0.03    0.06    0.51 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.03    0.00    0.52 ^ _18468_/S (MUX2_X1)
     1    1.23    0.01    0.06    0.58 v _18468_/Z (MUX2_X1)
                                         _12577_ (net)
                  0.01    0.00    0.58 v _18469_/B (MUX2_X1)
     1    2.21    0.01    0.06    0.64 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.64 v _18470_/B (MUX2_X1)
     1    2.41    0.01    0.06    0.70 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.70 v _18471_/B1 (AOI21_X1)
     8   39.34    0.18    0.20    0.90 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.19    0.02    0.92 ^ _20600_/A (MUX2_X1)
     7   17.76    0.04    0.10    1.02 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    1.03 ^ _20998_/A (BUF_X1)
    10   23.08    0.05    0.08    1.11 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.11 ^ _21067_/A2 (NAND2_X1)
     1    3.53    0.02    0.03    1.13 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.13 v _30197_/B (FA_X1)
     1    3.92    0.02    0.13    1.26 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.26 ^ _30199_/A (FA_X1)
     1    3.75    0.02    0.09    1.35 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.35 v _30202_/B (FA_X1)
     1    4.11    0.02    0.13    1.48 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.48 ^ _30207_/A (FA_X1)
     1    4.44    0.02    0.09    1.57 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.57 v _30211_/A (FA_X1)
     1    3.92    0.02    0.12    1.69 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.69 ^ _30212_/A (FA_X1)
     1    1.86    0.01    0.09    1.78 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.78 v _21502_/A (INV_X1)
     1    3.34    0.01    0.02    1.80 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.80 ^ _30538_/A (HA_X1)
     1    1.06    0.02    0.04    1.84 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.84 ^ _23588_/A (BUF_X1)
     5    8.72    0.02    0.04    1.89 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.89 ^ _23632_/A2 (NAND3_X1)
     1    1.71    0.02    0.02    1.91 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.91 v _23633_/A3 (NOR3_X1)
     2    4.41    0.04    0.07    1.98 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.98 ^ _23682_/A2 (NOR2_X1)
     1    3.08    0.01    0.02    2.00 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    2.00 v _23683_/B2 (AOI21_X2)
     5   11.43    0.04    0.05    2.06 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.06 ^ _23908_/A3 (AND4_X1)
     2    3.84    0.02    0.07    2.13 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.13 ^ _23966_/A1 (NOR2_X1)
     1    3.31    0.01    0.01    2.14 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.14 v _23969_/B2 (AOI221_X2)
     2    4.57    0.05    0.08    2.22 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.22 ^ _23970_/B (XNOR2_X1)
     1    3.12    0.02    0.05    2.27 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.02    0.00    2.27 ^ _23971_/B (MUX2_X1)
     2    6.32    0.02    0.05    2.33 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.33 ^ _23972_/B2 (AOI221_X2)
     1    8.95    0.03    0.03    2.36 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.36 v _23981_/A1 (NOR4_X2)
     4   11.01    0.08    0.09    2.45 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.45 ^ _24666_/A (BUF_X2)
    10   20.53    0.03    0.05    2.51 ^ _24666_/Z (BUF_X2)
                                         _06841_ (net)
                  0.03    0.00    2.51 ^ _24995_/B2 (OAI21_X1)
     1    1.44    0.01    0.02    2.53 v _24995_/ZN (OAI21_X1)
                                         _01843_ (net)
                  0.01    0.00    2.53 v gen_regfile_ff.register_file_i.rf_reg_q[607]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.53   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[607]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.53   data arrival time
-----------------------------------------------------------------------------
                                 -0.37   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[402]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3489.07    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.86    1.52    1.96 ^ gen_regfile_ff.register_file_i.rf_reg_q[402]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.96   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[402]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.39    1.81   library recovery time
                                  1.81   data required time
-----------------------------------------------------------------------------
                                  1.81   data required time
                                 -1.96   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[607]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.46    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   27.66    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   42.29    0.02    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.01    0.18 ^ _16526_/A (BUF_X2)
    10   32.81    0.04    0.06    0.23 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.04    0.01    0.24 ^ _16527_/A (BUF_X2)
    19   56.58    0.06    0.09    0.33 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.01    0.34 ^ _18242_/A (BUF_X2)
    10   18.82    0.02    0.05    0.39 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.39 ^ _18263_/A (BUF_X2)
    10   36.12    0.04    0.06    0.45 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.46 ^ _18344_/A (BUF_X2)
    10   27.73    0.03    0.06    0.51 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.03    0.00    0.52 ^ _18468_/S (MUX2_X1)
     1    1.23    0.01    0.06    0.58 v _18468_/Z (MUX2_X1)
                                         _12577_ (net)
                  0.01    0.00    0.58 v _18469_/B (MUX2_X1)
     1    2.21    0.01    0.06    0.64 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.64 v _18470_/B (MUX2_X1)
     1    2.41    0.01    0.06    0.70 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.70 v _18471_/B1 (AOI21_X1)
     8   39.34    0.18    0.20    0.90 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.19    0.02    0.92 ^ _20600_/A (MUX2_X1)
     7   17.76    0.04    0.10    1.02 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    1.03 ^ _20998_/A (BUF_X1)
    10   23.08    0.05    0.08    1.11 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.11 ^ _21067_/A2 (NAND2_X1)
     1    3.53    0.02    0.03    1.13 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.13 v _30197_/B (FA_X1)
     1    3.92    0.02    0.13    1.26 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.26 ^ _30199_/A (FA_X1)
     1    3.75    0.02    0.09    1.35 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.35 v _30202_/B (FA_X1)
     1    4.11    0.02    0.13    1.48 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.48 ^ _30207_/A (FA_X1)
     1    4.44    0.02    0.09    1.57 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.57 v _30211_/A (FA_X1)
     1    3.92    0.02    0.12    1.69 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.69 ^ _30212_/A (FA_X1)
     1    1.86    0.01    0.09    1.78 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.78 v _21502_/A (INV_X1)
     1    3.34    0.01    0.02    1.80 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.80 ^ _30538_/A (HA_X1)
     1    1.06    0.02    0.04    1.84 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.84 ^ _23588_/A (BUF_X1)
     5    8.72    0.02    0.04    1.89 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.89 ^ _23632_/A2 (NAND3_X1)
     1    1.71    0.02    0.02    1.91 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.91 v _23633_/A3 (NOR3_X1)
     2    4.41    0.04    0.07    1.98 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.98 ^ _23682_/A2 (NOR2_X1)
     1    3.08    0.01    0.02    2.00 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    2.00 v _23683_/B2 (AOI21_X2)
     5   11.43    0.04    0.05    2.06 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.06 ^ _23908_/A3 (AND4_X1)
     2    3.84    0.02    0.07    2.13 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.13 ^ _23966_/A1 (NOR2_X1)
     1    3.31    0.01    0.01    2.14 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.14 v _23969_/B2 (AOI221_X2)
     2    4.57    0.05    0.08    2.22 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.22 ^ _23970_/B (XNOR2_X1)
     1    3.12    0.02    0.05    2.27 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.02    0.00    2.27 ^ _23971_/B (MUX2_X1)
     2    6.32    0.02    0.05    2.33 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.33 ^ _23972_/B2 (AOI221_X2)
     1    8.95    0.03    0.03    2.36 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.36 v _23981_/A1 (NOR4_X2)
     4   11.01    0.08    0.09    2.45 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.45 ^ _24666_/A (BUF_X2)
    10   20.53    0.03    0.05    2.51 ^ _24666_/Z (BUF_X2)
                                         _06841_ (net)
                  0.03    0.00    2.51 ^ _24995_/B2 (OAI21_X1)
     1    1.44    0.01    0.02    2.53 v _24995_/ZN (OAI21_X1)
                                         _01843_ (net)
                  0.01    0.00    2.53 v gen_regfile_ff.register_file_i.rf_reg_q[607]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.53   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[607]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.53   data arrival time
-----------------------------------------------------------------------------
                                 -0.37   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.29   -0.09 (VIOLATED)
_24776_/ZN                              0.20    0.23   -0.03 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_20440_/ZN                             10.47   29.05  -18.58 (VIOLATED)
_24776_/ZN                             16.02   31.19  -15.16 (VIOLATED)
_22176_/ZN                             23.23   37.76  -14.53 (VIOLATED)
_18471_/ZN                             25.33   39.34  -14.01 (VIOLATED)
_17048_/Z                              25.33   38.73  -13.40 (VIOLATED)
_22344_/ZN                             23.23   36.61  -13.37 (VIOLATED)
_18358_/ZN                             25.33   38.49  -13.16 (VIOLATED)
_27512_/ZN                             23.23   36.11  -12.88 (VIOLATED)
_20319_/Z                              25.33   36.02  -10.69 (VIOLATED)
_22217_/ZN                             23.23   33.75  -10.52 (VIOLATED)
_20318_/Z                              25.33   35.79  -10.46 (VIOLATED)
_19183_/ZN                             26.70   36.60   -9.89 (VIOLATED)
_20328_/ZN                             16.02   25.75   -9.73 (VIOLATED)
_22284_/ZN                             23.23   32.80   -9.57 (VIOLATED)
_18303_/ZN                             25.33   34.67   -9.34 (VIOLATED)
_27504_/ZN                             23.23   32.46   -9.23 (VIOLATED)
_17534_/ZN                             13.81   22.92   -9.11 (VIOLATED)
_22089_/ZN                             23.23   31.76   -8.53 (VIOLATED)
_19553_/ZN                             26.02   34.42   -8.41 (VIOLATED)
_19731_/ZN                             26.02   34.38   -8.37 (VIOLATED)
_18055_/ZN                             28.99   36.94   -7.95 (VIOLATED)
_22073_/ZN                             23.23   31.13   -7.90 (VIOLATED)
_18977_/ZN                             26.02   33.71   -7.69 (VIOLATED)
_22911_/ZN                             10.47   18.10   -7.63 (VIOLATED)
_20147_/ZN                             10.47   17.89   -7.42 (VIOLATED)
_25831_/ZN                             10.47   17.84   -7.37 (VIOLATED)
_18417_/ZN                             26.02   33.32   -7.31 (VIOLATED)
_19370_/ZN                             26.02   32.69   -6.67 (VIOLATED)
_18225_/ZN                             26.02   32.60   -6.59 (VIOLATED)
_27522_/ZN                             23.23   29.81   -6.58 (VIOLATED)
_20890_/ZN                             16.02   21.93   -5.91 (VIOLATED)
_22363_/ZN                             26.05   31.89   -5.83 (VIOLATED)
_18429_/ZN                             26.02   31.75   -5.73 (VIOLATED)
_22052_/ZN                             23.23   28.69   -5.46 (VIOLATED)
_22301_/ZN                             10.47   15.85   -5.38 (VIOLATED)
_23322_/ZN                             10.47   15.45   -4.98 (VIOLATED)
_18615_/ZN                             28.99   33.94   -4.95 (VIOLATED)
_23513_/ZN                             13.81   18.38   -4.57 (VIOLATED)
_20148_/ZN                             10.47   14.48   -4.01 (VIOLATED)
_18028_/ZN                             26.02   29.94   -3.92 (VIOLATED)
_17917_/ZN                             25.33   28.94   -3.61 (VIOLATED)
_19863_/ZN                             25.33   28.62   -3.29 (VIOLATED)
_19965_/ZN                             25.33   28.62   -3.29 (VIOLATED)
_20352_/ZN                             16.02   19.21   -3.19 (VIOLATED)
_17872_/ZN                             25.33   28.33   -3.00 (VIOLATED)
_17600_/ZN                             16.02   18.96   -2.94 (VIOLATED)
_18215_/ZN                             26.02   28.82   -2.81 (VIOLATED)
_19924_/ZN                             25.33   28.12   -2.79 (VIOLATED)
_22831_/ZN                             10.47   12.78   -2.31 (VIOLATED)
_24996_/ZN                             26.70   28.93   -2.22 (VIOLATED)
_19681_/ZN                             25.33   27.36   -2.03 (VIOLATED)
_22133_/ZN                             23.23   25.17   -1.94 (VIOLATED)
_19781_/ZN                             25.33   27.25   -1.92 (VIOLATED)
_22195_/ZN                             16.02   17.92   -1.90 (VIOLATED)
_19421_/ZN                             25.33   27.04   -1.71 (VIOLATED)
_17619_/ZN                             16.02   17.63   -1.61 (VIOLATED)
_22360_/ZN                             10.47   11.95   -1.48 (VIOLATED)
_21844_/ZN                             10.47   11.75   -1.28 (VIOLATED)
_21793_/ZN                             10.47   11.75   -1.28 (VIOLATED)
_22868_/ZN                             10.47   11.63   -1.16 (VIOLATED)
_23147_/ZN                             25.33   26.45   -1.12 (VIOLATED)
_17829_/ZN                             26.05   27.04   -0.98 (VIOLATED)
_23367_/ZN                             16.02   16.70   -0.68 (VIOLATED)
_27740_/ZN                             10.47   11.09   -0.62 (VIOLATED)
_19384_/ZN                             26.70   27.25   -0.55 (VIOLATED)
_22107_/ZN                             16.02   16.57   -0.55 (VIOLATED)
_28321_/ZN                             16.02   16.50   -0.47 (VIOLATED)
_18603_/ZN                             26.02   26.44   -0.42 (VIOLATED)
_17229_/ZN                             16.02   16.43   -0.41 (VIOLATED)
_20612_/ZN                             25.33   25.73   -0.40 (VIOLATED)
_21836_/ZN                             10.47   10.84   -0.37 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.09123677015304565

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.4596

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-18.579078674316406

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-1.7743

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 2

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 71

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 2022

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1616

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[607]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16524_/Z (BUF_X4)
   0.04    0.16 ^ _16525_/Z (BUF_X4)
   0.07    0.23 ^ _16526_/Z (BUF_X2)
   0.10    0.33 ^ _16527_/Z (BUF_X2)
   0.06    0.39 ^ _18242_/Z (BUF_X2)
   0.06    0.45 ^ _18263_/Z (BUF_X2)
   0.06    0.51 ^ _18344_/Z (BUF_X2)
   0.06    0.58 v _18468_/Z (MUX2_X1)
   0.06    0.64 v _18469_/Z (MUX2_X1)
   0.06    0.70 v _18470_/Z (MUX2_X1)
   0.20    0.90 ^ _18471_/ZN (AOI21_X1)
   0.12    1.02 ^ _20600_/Z (MUX2_X1)
   0.08    1.11 ^ _20998_/Z (BUF_X1)
   0.03    1.13 v _21067_/ZN (NAND2_X1)
   0.13    1.26 ^ _30197_/S (FA_X1)
   0.09    1.35 v _30199_/S (FA_X1)
   0.13    1.48 ^ _30202_/S (FA_X1)
   0.09    1.57 v _30207_/S (FA_X1)
   0.12    1.69 ^ _30211_/S (FA_X1)
   0.09    1.78 v _30212_/S (FA_X1)
   0.02    1.80 ^ _21502_/ZN (INV_X1)
   0.04    1.84 ^ _30538_/S (HA_X1)
   0.04    1.89 ^ _23588_/Z (BUF_X1)
   0.02    1.91 v _23632_/ZN (NAND3_X1)
   0.07    1.98 ^ _23633_/ZN (NOR3_X1)
   0.02    2.00 v _23682_/ZN (NOR2_X1)
   0.05    2.06 ^ _23683_/ZN (AOI21_X2)
   0.07    2.13 ^ _23908_/ZN (AND4_X1)
   0.01    2.14 v _23966_/ZN (NOR2_X1)
   0.08    2.22 ^ _23969_/ZN (AOI221_X2)
   0.05    2.27 ^ _23970_/ZN (XNOR2_X1)
   0.05    2.33 ^ _23971_/Z (MUX2_X1)
   0.03    2.36 v _23972_/ZN (AOI221_X2)
   0.09    2.45 ^ _23981_/ZN (NOR4_X2)
   0.05    2.51 ^ _24666_/Z (BUF_X2)
   0.02    2.53 v _24995_/ZN (OAI21_X1)
   0.00    2.53 v gen_regfile_ff.register_file_i.rf_reg_q[607]$_DFFE_PN0P_/D (DFFR_X1)
           2.53   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[607]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.53   data arrival time
---------------------------------------------------------
          -0.37   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _20134_/ZN (NOR3_X1)
   0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5280

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3697

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-14.624209

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.14e-02   1.46e-03   1.56e-04   1.30e-02  16.6%
Combinational          2.99e-02   3.49e-02   4.29e-04   6.52e-02  82.9%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.13e-02   3.67e-02   5.85e-04   7.86e-02 100.0%
                          52.5%      46.7%       0.7%
