// Seed: 3723344349
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always_latch @(posedge id_4 or posedge 1) begin
    id_1 = id_4;
  end
  generate
    wire id_5;
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  integer id_8;
  module_0(
      id_8, id_1, id_6, id_2
  );
  wire id_9;
endmodule
