{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1766088418668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766088418668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 14:06:58 2025 " "Processing started: Thu Dec 18 14:06:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766088418668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766088418668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FloatingPointAdderSubtactor -c FloatingPointAdderSubtactor " "Command: quartus_map --read_settings_files=on --write_settings_files=off FloatingPointAdderSubtactor -c FloatingPointAdderSubtactor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766088418668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1766088419095 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1766088419095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfprecisionasfiles/ripplesubtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file halfprecisionasfiles/ripplesubtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripplesubtractor " "Found entity 1: ripplesubtractor" {  } { { "HalfPrecisionASFiles/ripplesubtractor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/ripplesubtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766088425097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766088425097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfprecisionasfiles/mux2to1ls.sv 1 1 " "Found 1 design units, including 1 entities, in source file halfprecisionasfiles/mux2to1ls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1LS " "Found entity 1: mux2to1LS" {  } { { "HalfPrecisionASFiles/mux2to1LS.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/mux2to1LS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766088425098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766088425098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfprecisionasfiles/mux2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file halfprecisionasfiles/mux2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "HalfPrecisionASFiles/mux2to1.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/mux2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766088425099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766088425099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfprecisionasfiles/leftbarrelshifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file halfprecisionasfiles/leftbarrelshifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 leftbarrelshifter " "Found entity 1: leftbarrelshifter" {  } { { "HalfPrecisionASFiles/leftbarrelshifter.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/leftbarrelshifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766088425100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766088425100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdisplayfiles/nbitregistersv.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxdisplayfiles/nbitregistersv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NbitRegisterSV " "Found entity 1: NbitRegisterSV" {  } { { "MuxDisplayFiles/NbitRegisterSV.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/MuxDisplayFiles/NbitRegisterSV.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766088425101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766088425101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdisplayfiles/mux7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxdisplayfiles/mux7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux7seg " "Found entity 1: mux7seg" {  } { { "MuxDisplayFiles/mux7seg.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/MuxDisplayFiles/mux7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766088425102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766088425102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdisplayfiles/hex2seven.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxdisplayfiles/hex2seven.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex2seven " "Found entity 1: hex2seven" {  } { { "MuxDisplayFiles/hex2seven.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/MuxDisplayFiles/hex2seven.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766088425103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766088425103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdisplayfiles/fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxdisplayfiles/fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "MuxDisplayFiles/FSM.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/MuxDisplayFiles/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766088425104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766088425104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdisplayfiles/four2one.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxdisplayfiles/four2one.sv" { { "Info" "ISGN_ENTITY_NAME" "1 four2one " "Found entity 1: four2one" {  } { { "MuxDisplayFiles/four2one.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/MuxDisplayFiles/four2one.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766088425105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766088425105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdisplayfiles/clockladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxdisplayfiles/clockladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockLadder " "Found entity 1: ClockLadder" {  } { { "MuxDisplayFiles/ClockLadder.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/MuxDisplayFiles/ClockLadder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766088425106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766088425106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadfiles/shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypadfiles/shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "KeypadFiles/shift_reg.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/KeypadFiles/shift_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766088425107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766088425107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadfiles/keypad_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypadfiles/keypad_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_input " "Found entity 1: keypad_input" {  } { { "KeypadFiles/keypad_input.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/KeypadFiles/keypad_input.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766088425108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766088425108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadfiles/keypad_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypadfiles/keypad_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_fsm " "Found entity 1: keypad_fsm" {  } { { "KeypadFiles/keypad_fsm.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/KeypadFiles/keypad_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766088425109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766088425109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadfiles/keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypadfiles/keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_decoder " "Found entity 1: keypad_decoder" {  } { { "KeypadFiles/keypad_decoder.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/KeypadFiles/keypad_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766088425110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766088425110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadfiles/keypad_base.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypadfiles/keypad_base.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_base " "Found entity 1: keypad_base" {  } { { "KeypadFiles/keypad_base.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/KeypadFiles/keypad_base.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766088425111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766088425111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadfiles/clock_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypadfiles/clock_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "KeypadFiles/clock_div.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/KeypadFiles/clock_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766088425112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766088425112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfprecisionasfiles/rightbarrelshifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file halfprecisionasfiles/rightbarrelshifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rightbarrelshifter " "Found entity 1: rightbarrelshifter" {  } { { "HalfPrecisionASFiles/rightbarrelshifter.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/rightbarrelshifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766088425114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766088425114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfprecisionasfiles/rcaparam.sv 1 1 " "Found 1 design units, including 1 entities, in source file halfprecisionasfiles/rcaparam.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RCAparam " "Found entity 1: RCAparam" {  } { { "HalfPrecisionASFiles/RCAparam.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/RCAparam.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766088425115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766088425115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfprecisionasfiles/nbitmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file halfprecisionasfiles/nbitmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NbitMUX " "Found entity 1: NbitMUX" {  } { { "HalfPrecisionASFiles/NbitMUX.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/NbitMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766088425116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766088425116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfprecisionasfiles/modularexponentsubtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file halfprecisionasfiles/modularexponentsubtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modularexponentsubtractor " "Found entity 1: modularexponentsubtractor" {  } { { "HalfPrecisionASFiles/modularexponentsubtractor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/modularexponentsubtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766088425117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766088425117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfprecisionasfiles/mantissanormalizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file halfprecisionasfiles/mantissanormalizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mantissanormalizer " "Found entity 1: mantissanormalizer" {  } { { "HalfPrecisionASFiles/mantissanormalizer.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/mantissanormalizer.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766088425118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766088425118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfprecisionasfiles/halfprecisionfpas.sv 1 1 " "Found 1 design units, including 1 entities, in source file halfprecisionasfiles/halfprecisionfpas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 halfprecisionFPAS " "Found entity 1: halfprecisionFPAS" {  } { { "HalfPrecisionASFiles/halfprecisionFPAS.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/halfprecisionFPAS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766088425119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766088425119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfprecisionasfiles/fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file halfprecisionasfiles/fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "HalfPrecisionASFiles/fulladder.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/fulladder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766088425120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766088425120 ""}
{ "Warning" "WSGN_SEARCH_FILE" "floatingpointaddersubtactor.sv 1 1 " "Using design file floatingpointaddersubtactor.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 floatingPointAdderSubtactor " "Found entity 1: floatingPointAdderSubtactor" {  } { { "floatingpointaddersubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/floatingpointaddersubtactor.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766088425176 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1766088425176 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "floatingPointAdderSubtactor " "Elaborating entity \"floatingPointAdderSubtactor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1766088425176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_input keypad_input:keypad_input_inst " "Elaborating entity \"keypad_input\" for hierarchy \"keypad_input:keypad_input_inst\"" {  } { { "FloatingPointAdderSubtactor.sv" "keypad_input_inst" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766088425177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_base keypad_input:keypad_input_inst\|keypad_base:keypad_base " "Elaborating entity \"keypad_base\" for hierarchy \"keypad_input:keypad_input_inst\|keypad_base:keypad_base\"" {  } { { "KeypadFiles/keypad_input.sv" "keypad_base" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/KeypadFiles/keypad_input.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766088425178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider " "Elaborating entity \"clock_div\" for hierarchy \"keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\"" {  } { { "KeypadFiles/keypad_base.sv" "keypad_clock_divider" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/KeypadFiles/keypad_base.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766088425179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_fsm keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm " "Elaborating entity \"keypad_fsm\" for hierarchy \"keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm\"" {  } { { "KeypadFiles/keypad_base.sv" "keypad_fsm" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/KeypadFiles/keypad_base.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766088425180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_decoder keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder " "Elaborating entity \"keypad_decoder\" for hierarchy \"keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\"" {  } { { "KeypadFiles/keypad_base.sv" "keypad_key_decoder" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/KeypadFiles/keypad_base.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766088425181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg keypad_input:keypad_input_inst\|shift_reg:shift_reg " "Elaborating entity \"shift_reg\" for hierarchy \"keypad_input:keypad_input_inst\|shift_reg:shift_reg\"" {  } { { "KeypadFiles/keypad_input.sv" "shift_reg" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/KeypadFiles/keypad_input.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766088425182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockLadder ClockLadder:DisplayClockLadder " "Elaborating entity \"ClockLadder\" for hierarchy \"ClockLadder:DisplayClockLadder\"" {  } { { "FloatingPointAdderSubtactor.sv" "DisplayClockLadder" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766088425183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfprecisionFPAS halfprecisionFPAS:halfprecisionFPAS_inst " "Elaborating entity \"halfprecisionFPAS\" for hierarchy \"halfprecisionFPAS:halfprecisionFPAS_inst\"" {  } { { "FloatingPointAdderSubtactor.sv" "halfprecisionFPAS_inst" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766088425184 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 halfprecisionFPAS.sv(75) " "Verilog HDL assignment warning at halfprecisionFPAS.sv(75): truncated value with size 32 to match size of target (1)" {  } { { "HalfPrecisionASFiles/halfprecisionFPAS.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/halfprecisionFPAS.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766088425185 "|floatingPointAdderSubtactor|halfprecisionFPAS:halfprecisionFPAS_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ExponentInc halfprecisionFPAS.sv(6) " "Output port \"ExponentInc\" at halfprecisionFPAS.sv(6) has no driver" {  } { { "HalfPrecisionASFiles/halfprecisionFPAS.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/halfprecisionFPAS.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1766088425185 "|floatingPointAdderSubtactor|halfprecisionFPAS:halfprecisionFPAS_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modularexponentsubtractor halfprecisionFPAS:halfprecisionFPAS_inst\|modularexponentsubtractor:ModularExponentSub " "Elaborating entity \"modularexponentsubtractor\" for hierarchy \"halfprecisionFPAS:halfprecisionFPAS_inst\|modularexponentsubtractor:ModularExponentSub\"" {  } { { "HalfPrecisionASFiles/halfprecisionFPAS.sv" "ModularExponentSub" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/halfprecisionFPAS.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766088425185 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 modularexponentsubtractor.sv(20) " "Verilog HDL assignment warning at modularexponentsubtractor.sv(20): truncated value with size 32 to match size of target (5)" {  } { { "HalfPrecisionASFiles/modularexponentsubtractor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/modularexponentsubtractor.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766088425185 "|floatingPointAdderSubtactor|halfprecisionFPAS:halfprecisionFPAS_inst|modularexponentsubtractor:ModularExponentSub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripplesubtractor halfprecisionFPAS:halfprecisionFPAS_inst\|modularexponentsubtractor:ModularExponentSub\|ripplesubtractor:ripplesubtractor_inst " "Elaborating entity \"ripplesubtractor\" for hierarchy \"halfprecisionFPAS:halfprecisionFPAS_inst\|modularexponentsubtractor:ModularExponentSub\|ripplesubtractor:ripplesubtractor_inst\"" {  } { { "HalfPrecisionASFiles/modularexponentsubtractor.sv" "ripplesubtractor_inst" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/modularexponentsubtractor.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766088425186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder halfprecisionFPAS:halfprecisionFPAS_inst\|modularexponentsubtractor:ModularExponentSub\|ripplesubtractor:ripplesubtractor_inst\|fulladder:FulladdersBlock\[0\].fulladder_inst " "Elaborating entity \"fulladder\" for hierarchy \"halfprecisionFPAS:halfprecisionFPAS_inst\|modularexponentsubtractor:ModularExponentSub\|ripplesubtractor:ripplesubtractor_inst\|fulladder:FulladdersBlock\[0\].fulladder_inst\"" {  } { { "HalfPrecisionASFiles/ripplesubtractor.sv" "FulladdersBlock\[0\].fulladder_inst" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/ripplesubtractor.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766088425213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NbitMUX halfprecisionFPAS:halfprecisionFPAS_inst\|NbitMUX:MantissaShifterMUX " "Elaborating entity \"NbitMUX\" for hierarchy \"halfprecisionFPAS:halfprecisionFPAS_inst\|NbitMUX:MantissaShifterMUX\"" {  } { { "HalfPrecisionASFiles/halfprecisionFPAS.sv" "MantissaShifterMUX" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/halfprecisionFPAS.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766088425215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rightbarrelshifter halfprecisionFPAS:halfprecisionFPAS_inst\|rightbarrelshifter:MantissaRightShifter " "Elaborating entity \"rightbarrelshifter\" for hierarchy \"halfprecisionFPAS:halfprecisionFPAS_inst\|rightbarrelshifter:MantissaRightShifter\"" {  } { { "HalfPrecisionASFiles/halfprecisionFPAS.sv" "MantissaRightShifter" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/halfprecisionFPAS.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766088425216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 halfprecisionFPAS:halfprecisionFPAS_inst\|rightbarrelshifter:MantissaRightShifter\|mux2to1:inst00 " "Elaborating entity \"mux2to1\" for hierarchy \"halfprecisionFPAS:halfprecisionFPAS_inst\|rightbarrelshifter:MantissaRightShifter\|mux2to1:inst00\"" {  } { { "HalfPrecisionASFiles/rightbarrelshifter.sv" "inst00" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/rightbarrelshifter.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766088425218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NbitMUX halfprecisionFPAS:halfprecisionFPAS_inst\|NbitMUX:ExponentINCMUX " "Elaborating entity \"NbitMUX\" for hierarchy \"halfprecisionFPAS:halfprecisionFPAS_inst\|NbitMUX:ExponentINCMUX\"" {  } { { "HalfPrecisionASFiles/halfprecisionFPAS.sv" "ExponentINCMUX" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/halfprecisionFPAS.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766088425252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCAparam halfprecisionFPAS:halfprecisionFPAS_inst\|RCAparam:Adder " "Elaborating entity \"RCAparam\" for hierarchy \"halfprecisionFPAS:halfprecisionFPAS_inst\|RCAparam:Adder\"" {  } { { "HalfPrecisionASFiles/halfprecisionFPAS.sv" "Adder" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/halfprecisionFPAS.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766088425253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mantissanormalizer halfprecisionFPAS:halfprecisionFPAS_inst\|mantissanormalizer:mantissanormalizer_inst " "Elaborating entity \"mantissanormalizer\" for hierarchy \"halfprecisionFPAS:halfprecisionFPAS_inst\|mantissanormalizer:mantissanormalizer_inst\"" {  } { { "HalfPrecisionASFiles/halfprecisionFPAS.sv" "mantissanormalizer_inst" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/halfprecisionFPAS.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766088425257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mantissanormalizer.sv(28) " "Verilog HDL assignment warning at mantissanormalizer.sv(28): truncated value with size 32 to match size of target (5)" {  } { { "HalfPrecisionASFiles/mantissanormalizer.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/mantissanormalizer.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766088425258 "|floatingPointAdderSubtactor|halfprecisionFPAS:halfprecisionFPAS_inst|mantissanormalizer:mantissanormalizer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mantissanormalizer.sv(39) " "Verilog HDL assignment warning at mantissanormalizer.sv(39): truncated value with size 32 to match size of target (4)" {  } { { "HalfPrecisionASFiles/mantissanormalizer.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/mantissanormalizer.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766088425258 "|floatingPointAdderSubtactor|halfprecisionFPAS:halfprecisionFPAS_inst|mantissanormalizer:mantissanormalizer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux7seg mux7seg:mux7seg_inst " "Elaborating entity \"mux7seg\" for hierarchy \"mux7seg:mux7seg_inst\"" {  } { { "FloatingPointAdderSubtactor.sv" "mux7seg_inst" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766088425258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM mux7seg:mux7seg_inst\|FSM:FSM_inst " "Elaborating entity \"FSM\" for hierarchy \"mux7seg:mux7seg_inst\|FSM:FSM_inst\"" {  } { { "MuxDisplayFiles/mux7seg.sv" "FSM_inst" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/MuxDisplayFiles/mux7seg.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766088425259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four2one mux7seg:mux7seg_inst\|four2one:four2one_inst " "Elaborating entity \"four2one\" for hierarchy \"mux7seg:mux7seg_inst\|four2one:four2one_inst\"" {  } { { "MuxDisplayFiles/mux7seg.sv" "four2one_inst" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/MuxDisplayFiles/mux7seg.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766088425260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2seven mux7seg:mux7seg_inst\|hex2seven:hex2seven_inst " "Elaborating entity \"hex2seven\" for hierarchy \"mux7seg:mux7seg_inst\|hex2seven:hex2seven_inst\"" {  } { { "MuxDisplayFiles/mux7seg.sv" "hex2seven_inst" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/MuxDisplayFiles/mux7seg.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766088425261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NbitRegisterSV mux7seg:mux7seg_inst\|NbitRegisterSV:NbitRegisterSV_inst " "Elaborating entity \"NbitRegisterSV\" for hierarchy \"mux7seg:mux7seg_inst\|NbitRegisterSV:NbitRegisterSV_inst\"" {  } { { "MuxDisplayFiles/mux7seg.sv" "NbitRegisterSV_inst" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/MuxDisplayFiles/mux7seg.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766088425262 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0 " "Found clock multiplexer keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0" {  } { { "KeypadFiles/keypad_decoder.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/KeypadFiles/keypad_decoder.sv" 42 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1766088428124 "|floatingPointAdderSubtactor|keypad_input:keypad_input_inst|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|WideOr4~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1766088428124 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "37 " "37 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1766088428317 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 15 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1766088428329 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1766088428329 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[15\] reg_A\[15\]~_emulated reg_A\[15\]~1 " "Register \"reg_A\[15\]\" is converted into an equivalent circuit using register \"reg_A\[15\]~_emulated\" and latch \"reg_A\[15\]~1\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_A[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[15\] reg_B\[15\]~_emulated reg_B\[15\]~1 " "Register \"reg_B\[15\]\" is converted into an equivalent circuit using register \"reg_B\[15\]~_emulated\" and latch \"reg_B\[15\]~1\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_B[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[13\] reg_A\[13\]~_emulated reg_A\[13\]~5 " "Register \"reg_A\[13\]\" is converted into an equivalent circuit using register \"reg_A\[13\]~_emulated\" and latch \"reg_A\[13\]~5\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_A[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[13\] reg_B\[13\]~_emulated reg_B\[13\]~5 " "Register \"reg_B\[13\]\" is converted into an equivalent circuit using register \"reg_B\[13\]~_emulated\" and latch \"reg_B\[13\]~5\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_B[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[12\] reg_B\[12\]~_emulated reg_B\[12\]~9 " "Register \"reg_B\[12\]\" is converted into an equivalent circuit using register \"reg_B\[12\]~_emulated\" and latch \"reg_B\[12\]~9\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_B[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[11\] reg_B\[11\]~_emulated reg_B\[11\]~13 " "Register \"reg_B\[11\]\" is converted into an equivalent circuit using register \"reg_B\[11\]~_emulated\" and latch \"reg_B\[11\]~13\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_B[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[10\] reg_B\[10\]~_emulated reg_B\[10\]~17 " "Register \"reg_B\[10\]\" is converted into an equivalent circuit using register \"reg_B\[10\]~_emulated\" and latch \"reg_B\[10\]~17\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_B[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[10\] reg_A\[10\]~_emulated reg_A\[10\]~9 " "Register \"reg_A\[10\]\" is converted into an equivalent circuit using register \"reg_A\[10\]~_emulated\" and latch \"reg_A\[10\]~9\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_A[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[11\] reg_A\[11\]~_emulated reg_A\[11\]~13 " "Register \"reg_A\[11\]\" is converted into an equivalent circuit using register \"reg_A\[11\]~_emulated\" and latch \"reg_A\[11\]~13\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_A[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[12\] reg_A\[12\]~_emulated reg_A\[12\]~17 " "Register \"reg_A\[12\]\" is converted into an equivalent circuit using register \"reg_A\[12\]~_emulated\" and latch \"reg_A\[12\]~17\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_A[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[14\] reg_B\[14\]~_emulated reg_B\[14\]~21 " "Register \"reg_B\[14\]\" is converted into an equivalent circuit using register \"reg_B\[14\]~_emulated\" and latch \"reg_B\[14\]~21\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_B[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[14\] reg_A\[14\]~_emulated reg_A\[14\]~21 " "Register \"reg_A\[14\]\" is converted into an equivalent circuit using register \"reg_A\[14\]~_emulated\" and latch \"reg_A\[14\]~21\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_A[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[9\] reg_A\[9\]~_emulated reg_A\[9\]~25 " "Register \"reg_A\[9\]\" is converted into an equivalent circuit using register \"reg_A\[9\]~_emulated\" and latch \"reg_A\[9\]~25\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_A[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[9\] reg_B\[9\]~_emulated reg_B\[9\]~25 " "Register \"reg_B\[9\]\" is converted into an equivalent circuit using register \"reg_B\[9\]~_emulated\" and latch \"reg_B\[9\]~25\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_B[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[8\] reg_A\[8\]~_emulated reg_A\[8\]~29 " "Register \"reg_A\[8\]\" is converted into an equivalent circuit using register \"reg_A\[8\]~_emulated\" and latch \"reg_A\[8\]~29\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_A[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[8\] reg_B\[8\]~_emulated reg_B\[8\]~29 " "Register \"reg_B\[8\]\" is converted into an equivalent circuit using register \"reg_B\[8\]~_emulated\" and latch \"reg_B\[8\]~29\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_B[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[7\] reg_A\[7\]~_emulated reg_A\[7\]~33 " "Register \"reg_A\[7\]\" is converted into an equivalent circuit using register \"reg_A\[7\]~_emulated\" and latch \"reg_A\[7\]~33\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_A[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[7\] reg_B\[7\]~_emulated reg_B\[7\]~33 " "Register \"reg_B\[7\]\" is converted into an equivalent circuit using register \"reg_B\[7\]~_emulated\" and latch \"reg_B\[7\]~33\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_B[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[6\] reg_A\[6\]~_emulated reg_A\[6\]~37 " "Register \"reg_A\[6\]\" is converted into an equivalent circuit using register \"reg_A\[6\]~_emulated\" and latch \"reg_A\[6\]~37\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_A[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[6\] reg_B\[6\]~_emulated reg_B\[6\]~37 " "Register \"reg_B\[6\]\" is converted into an equivalent circuit using register \"reg_B\[6\]~_emulated\" and latch \"reg_B\[6\]~37\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_B[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[5\] reg_A\[5\]~_emulated reg_A\[5\]~41 " "Register \"reg_A\[5\]\" is converted into an equivalent circuit using register \"reg_A\[5\]~_emulated\" and latch \"reg_A\[5\]~41\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_A[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[5\] reg_B\[5\]~_emulated reg_B\[5\]~41 " "Register \"reg_B\[5\]\" is converted into an equivalent circuit using register \"reg_B\[5\]~_emulated\" and latch \"reg_B\[5\]~41\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_B[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[4\] reg_A\[4\]~_emulated reg_A\[4\]~45 " "Register \"reg_A\[4\]\" is converted into an equivalent circuit using register \"reg_A\[4\]~_emulated\" and latch \"reg_A\[4\]~45\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_A[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[4\] reg_B\[4\]~_emulated reg_B\[4\]~45 " "Register \"reg_B\[4\]\" is converted into an equivalent circuit using register \"reg_B\[4\]~_emulated\" and latch \"reg_B\[4\]~45\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_B[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[3\] reg_A\[3\]~_emulated reg_A\[3\]~49 " "Register \"reg_A\[3\]\" is converted into an equivalent circuit using register \"reg_A\[3\]~_emulated\" and latch \"reg_A\[3\]~49\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_A[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[3\] reg_B\[3\]~_emulated reg_B\[3\]~49 " "Register \"reg_B\[3\]\" is converted into an equivalent circuit using register \"reg_B\[3\]~_emulated\" and latch \"reg_B\[3\]~49\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_B[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[2\] reg_A\[2\]~_emulated reg_A\[2\]~53 " "Register \"reg_A\[2\]\" is converted into an equivalent circuit using register \"reg_A\[2\]~_emulated\" and latch \"reg_A\[2\]~53\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_A[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[2\] reg_B\[2\]~_emulated reg_B\[2\]~53 " "Register \"reg_B\[2\]\" is converted into an equivalent circuit using register \"reg_B\[2\]~_emulated\" and latch \"reg_B\[2\]~53\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_B[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[1\] reg_A\[1\]~_emulated reg_A\[1\]~57 " "Register \"reg_A\[1\]\" is converted into an equivalent circuit using register \"reg_A\[1\]~_emulated\" and latch \"reg_A\[1\]~57\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_A[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[1\] reg_B\[1\]~_emulated reg_B\[1\]~57 " "Register \"reg_B\[1\]\" is converted into an equivalent circuit using register \"reg_B\[1\]~_emulated\" and latch \"reg_B\[1\]~57\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_B[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[0\] reg_A\[0\]~_emulated reg_A\[0\]~61 " "Register \"reg_A\[0\]\" is converted into an equivalent circuit using register \"reg_A\[0\]~_emulated\" and latch \"reg_A\[0\]~61\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_A[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[0\] reg_B\[0\]~_emulated reg_B\[0\]~61 " "Register \"reg_B\[0\]\" is converted into an equivalent circuit using register \"reg_B\[0\]~_emulated\" and latch \"reg_B\[0\]~61\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766088428330 "|floatingPointAdderSubtactor|reg_B[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1766088428330 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1766088428727 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1766088429353 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1766088431906 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766088431906 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "615 " "Implemented 615 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1766088433859 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1766088433859 ""} { "Info" "ICUT_CUT_TM_LCELLS" "590 " "Implemented 590 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1766088433859 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1766088433859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766088435111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 18 14:07:15 2025 " "Processing ended: Thu Dec 18 14:07:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766088435111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766088435111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766088435111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1766088435111 ""}
