var group___a_r_m_c_mx___s_p_e_c_i_f_i_c =
[
    [ "LPC11xx Specific Parameters", "group___a_r_m_c_mx___l_p_c11xx.html", "group___a_r_m_c_mx___l_p_c11xx" ],
    [ "LPC11xx Interrupt Vectors", "group___a_r_m_c_mx___l_p_c11xx___v_e_c_t_o_r_s.html", "group___a_r_m_c_mx___l_p_c11xx___v_e_c_t_o_r_s" ],
    [ "LPC122x Specific Parameters", "group___a_r_m_c_mx___l_p_c122x.html", "group___a_r_m_c_mx___l_p_c122x" ],
    [ "LPC122x Interrupt Vectors", "group___a_r_m_c_mx___l_p_c122x___v_e_c_t_o_r_s.html", "group___a_r_m_c_mx___l_p_c122x___v_e_c_t_o_r_s" ],
    [ "LPC13xx Specific Parameters", "group___a_r_m_c_mx___l_p_c13xx.html", "group___a_r_m_c_mx___l_p_c13xx" ],
    [ "LPC13xx Interrupt Vectors", "group___a_r_m_c_mx___l_p_c13xx___v_e_c_t_o_r_s.html", "group___a_r_m_c_mx___l_p_c13xx___v_e_c_t_o_r_s" ],
    [ "LPC8xx Specific Parameters", "group___a_r_m_c_mx___l_p_c8xx.html", "group___a_r_m_c_mx___l_p_c8xx" ],
    [ "LPC8xx Interrupt Vectors", "group___a_r_m_c_mx___l_p_c8xx___v_e_c_t_o_r_s.html", "group___a_r_m_c_mx___l_p_c8xx___v_e_c_t_o_r_s" ],
    [ "ATSAM4L Specific Parameters", "group___a_r_m_c_mx___s_a_m4_l.html", "group___a_r_m_c_mx___s_a_m4_l" ],
    [ "ATSAM4L Interrupt Vectors", "group___a_r_m_c_mx___s_a_m4_l___v_e_c_t_o_r_s.html", "group___a_r_m_c_mx___s_a_m4_l___v_e_c_t_o_r_s" ],
    [ "STM32F0xx Specific Parameters", "group___a_r_m_c_mx___s_t_m32_f0xx.html", "group___a_r_m_c_mx___s_t_m32_f0xx" ],
    [ "STM32F0xx Interrupt Vectors", "group___a_r_m_c_mx___s_t_m32_f0xx___v_e_c_t_o_r_s.html", "group___a_r_m_c_mx___s_t_m32_f0xx___v_e_c_t_o_r_s" ],
    [ "STM32F1xx Specific Parameters", "group___a_r_m_c_mx___s_t_m32_f1xx.html", "group___a_r_m_c_mx___s_t_m32_f1xx" ],
    [ "STM32F1xx Interrupt Vectors", "group___a_r_m_c_mx___s_t_m32_f1xx___v_e_c_t_o_r_s.html", "group___a_r_m_c_mx___s_t_m32_f1xx___v_e_c_t_o_r_s" ],
    [ "STM32F2xx Specific Parameters", "group___a_r_m_c_mx___s_t_m32_f2xx.html", "group___a_r_m_c_mx___s_t_m32_f2xx" ],
    [ "STM32F2xx Interrupt Vectors", "group___a_r_m_c_mx___s_t_m32_f2xx___v_e_c_t_o_r_s.html", "group___a_r_m_c_mx___s_t_m32_f2xx___v_e_c_t_o_r_s" ],
    [ "STM32F3xx Specific Parameters", "group___a_r_m_c_mx___s_t_m32_f3xx.html", "group___a_r_m_c_mx___s_t_m32_f3xx" ],
    [ "STM32F3xx Interrupt Vectors", "group___a_r_m_c_mx___s_t_m32_f3xx___v_e_c_t_o_r_s.html", "group___a_r_m_c_mx___s_t_m32_f3xx___v_e_c_t_o_r_s" ],
    [ "STM32F4xx Specific Parameters", "group___a_r_m_c_mx___s_t_m32_f4xx.html", "group___a_r_m_c_mx___s_t_m32_f4xx" ],
    [ "STM32F4xx Interrupt Vectors", "group___a_r_m_c_mx___s_t_m32_f4xx___v_e_c_t_o_r_s.html", "group___a_r_m_c_mx___s_t_m32_f4xx___v_e_c_t_o_r_s" ],
    [ "STM32L1xx Specific Parameters", "group___a_r_m_c_mx___s_t_m32_l1xx.html", "group___a_r_m_c_mx___s_t_m32_l1xx" ],
    [ "STM32L1xx Interrupt Vectors", "group___a_r_m_c_mx___s_t_m32_l1xx___v_e_c_t_o_r_s.html", "group___a_r_m_c_mx___s_t_m32_l1xx___v_e_c_t_o_r_s" ]
];