$date
	Sat Jun  7 18:37:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in_seq $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # in_seq $end
$var wire 1 $ rst $end
$var parameter 3 % idle $end
$var parameter 3 & s1 $end
$var parameter 3 ' s11 $end
$var parameter 3 ( s110 $end
$var reg 3 ) ns [2:0] $end
$var reg 1 ! out $end
$var reg 3 * ps [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
bx *
bx )
0$
x#
0"
x!
$end
#5
0!
b0 )
b0 *
1"
#10
0"
#13
b1 )
1#
1$
#15
b10 )
b1 *
1"
#20
0"
#25
b10 *
1"
#30
0"
#33
b11 )
0#
#35
b0 )
b11 *
1"
#40
0"
#45
b0 *
1"
#50
0"
#55
1"
#60
0"
#63
