Cadence Genus(TM) Synthesis Solution.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[13:22:20.503633] Configured Lic search path (22.01-s003): 5280@ip-10-55-110-204.il-central-1.compute.internal

Version: 22.16-s078_1, built Mon Jun 10 07:32:57 PDT 2024
Options: 
Date:    Wed Jun 18 13:22:20 2025
Host:    ip-10-55-73-201.il-central-1.compute.internal (x86_64 w/Linux 4.18.0-553.22.1.el8_10.x86_64) (1core*2cpus*1physical cpu*Intel(R) Xeon(R) Platinum 8375C CPU @ 2.90GHz 55296KB) (7716944KB)
PID:     26755
OS:      Rocky Linux release 8.10 (Green Obsidian)

Checking out license: Genus_Synthesis
[13:22:20.355209] Periodic Lic check successful
[13:22:20.355216] Feature usage summary:
[13:22:20.355217] Genus_Synthesis



***********************************************************************************************************
***********************************************************************************************************



Finished executable startup (2 seconds elapsed).

Loading tool scripts...
Finished loading tool scripts (14 seconds elapsed).

WARNING: This version of the tool is 372 days old.
@genus:root: 1> source all.tcl
Sourcing './all.tcl' (Wed Jun 18 13:22:54 UTC 2025)...
#@ Begin verbose source ./all.tcl
@file(all.tcl) 21: ::legacy::set_attribute common_ui false 
  Setting attribute of root '/': 'common_ui' = false
model name	: Intel(R) Xeon(R) Platinum 8375C CPU @ 2.90GHz
model name	: Intel(R) Xeon(R) Platinum 8375C CPU @ 2.90GHz
cpu MHz		: 3435.104
cpu MHz		: 3436.293
Hostname : 192.168.122.1
Creating directory logs_Jun18-13:22:54
Creating directory outputs_Jun18-13:22:54
Creating directory reports_Jun18-13:22:54
  Setting attribute of root '/': 'init_lib_search_path' = . 
  Setting attribute of root '/': 'init_hdl_search_path' = . ../rtl
  Setting attribute of root '/': 'max_cpus_per_server' = 4
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'hdl_unconnected_input_port_value', object type: 'root'
        : permitted values: { none 0 1 x X }
Info    : Using the (old) attribute value(s) for driving unconnected input/ undriven signal or output to set the value of new variable "hdl_unconnected_value". [ELABUTL-134]
        : Using attribute "hdl_unconnected_input_port" value '0' to set the attribute "hdl_unconnected_value".
        : To revert to old behaviour set the value of the attribute "hdl_use_new_undriven_handling" to 0.
  Setting attribute of root '/': 'hdl_unconnected_input_port_value' = 0
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'hdl_undriven_output_port_value', object type: 'root'
        : permitted values: { none 0 1 x X }
Info    : Using the (old) attribute value(s) for driving unconnected input/ undriven signal or output to set the value of new variable "hdl_unconnected_value". [ELABUTL-134]
        : Using attribute "hdl_undriven_output_port" value '0' to set the attribute "hdl_unconnected_value".
  Setting attribute of root '/': 'hdl_undriven_output_port_value' = 0
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'hdl_undriven_signal_value', object type: 'root'
        : permitted values: { none 0 1 x X }
Info    : Using the (old) attribute value(s) for driving unconnected input/ undriven signal or output to set the value of new variable "hdl_unconnected_value". [ELABUTL-134]
        : Using attribute "hdl_undriven_signal_value" value '0' to set the attribute "hdl_unconnected_value".
  Setting attribute of root '/': 'hdl_undriven_signal_value' = 0
  Setting attribute of root '/': 'hdl_unconnected_value' = 0
  Setting attribute of root '/': 'syn_generic_effort' = medium
  Setting attribute of root '/': 'syn_map_effort' = medium
  Setting attribute of root '/': 'syn_opt_effort' = medium
  Setting attribute of root '/': 'design_power_effort' = low
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'leakage_power_effort', object type: 'root'
        : This attribute is obsolete. Use design_power_effort attribute instead.
  Setting attribute of root '/': 'leakage_power_effort' = medium
  Setting attribute of root '/': 'information_level' = 9
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72v125c.lib, Line 71)
        : Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Z' for the cell 'BHDBWP16P90'. (File /tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72v125c.lib, Line 356196)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90lvt_100a/tcbn16ffcllbwp16p90lvtssgnp0p72v125c.lib, Line 71)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Z' for the cell 'BHDBWP16P90LVT'. (File /tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90lvt_100a/tcbn16ffcllbwp16p90lvtssgnp0p72v125c.lib, Line 356196)

  Message Summary for Library both libraries:
  *******************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 2
  An unsupported construct was detected in this library. [LBR-40]: 2
  *******************************************
 
            Reading file '/tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72v125c.lib'
            Reading file '/tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90lvt_100a/tcbn16ffcllbwp16p90lvtssgnp0p72v125c.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.720000, 125.000000) in library 'tcbn16ffcllbwp16p90ssgnp0p72v125c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.720000, 125.000000) in library 'tcbn16ffcllbwp16p90lvtssgnp0p72v125c.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP16P90LVT' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP16P90LVT' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'BHDBWP16P90LVT/Z' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_LEFTBWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_LEFTBWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NCORNERBWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NCORNERBWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW1BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW1BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW2BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW2BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW3BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW3BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW4BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW4BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NTAPBWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NTAPBWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NTAPBWP16P90LVT_VPP_VBB' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NTAPBWP16P90LVT_VPP_VBB' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NTAPBWP16P90LVT_VPP_VSS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NTAPBWP16P90LVT_VPP_VSS' must have an output pin.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-9'.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20BWP16P90LVT'
        : To make the cell usable, change the value of 'dont_use' attribute to false.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24BWP16P90LVT'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20BWP16P90LVT'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24BWP16P90LVT'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQOPTBBD20BWP16P90LVT'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQOPTBBD24BWP16P90LVT'
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'BHDBWP16P90/Z' has no function.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20BWP16P90'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24BWP16P90'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20BWP16P90'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24BWP16P90'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQOPTBBD20BWP16P90'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQOPTBBD24BWP16P90'
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD0BWP16P90/Q' is ignored.
        : Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD0BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD1BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD1BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD2BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD2BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD4BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD4BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD0BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD0BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD0BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD0BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'DFKCSNQD0BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'DFKCSNQD0BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD1BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD1BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD1BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD1BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'DFKCSNQD1BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'DFKCSNQD1BWP16P90/Q' is ignored.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-170'.
Info    : Set default library domain. [LBR-109]
        : The default library domain is 'library_domain:timing'.
  Setting attribute of library_domain 'timing': 'library' = 
	/tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72v125c.lib
	/tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90lvt_100a/tcbn16ffcllbwp16p90lvtssgnp0p72v125c.lib

            Reading file '/tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72v125c.lib'
            Reading file '/tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90lvt_100a/tcbn16ffcllbwp16p90lvtssgnp0p72v125c.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.720000, 125.000000) in library 'tcbn16ffcllbwp16p90ssgnp0p72v125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.720000, 125.000000) in library 'tcbn16ffcllbwp16p90lvtssgnp0p72v125c.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP16P90LVT' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'BHDBWP16P90LVT/Z' has no function.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_LEFTBWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_LEFTBWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NCORNERBWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NCORNERBWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW1BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW1BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW2BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW2BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW3BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW3BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW4BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW4BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NTAPBWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NTAPBWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NTAPBWP16P90LVT_VPP_VBB' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NTAPBWP16P90LVT_VPP_VBB' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NTAPBWP16P90LVT_VPP_VSS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NTAPBWP16P90LVT_VPP_VSS' must have an output pin.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20BWP16P90LVT'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24BWP16P90LVT'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20BWP16P90LVT'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24BWP16P90LVT'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQOPTBBD20BWP16P90LVT'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQOPTBBD24BWP16P90LVT'
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'BHDBWP16P90/Z' has no function.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20BWP16P90'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24BWP16P90'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20BWP16P90'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24BWP16P90'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQOPTBBD20BWP16P90'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQOPTBBD24BWP16P90'
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD0BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD0BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD1BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD1BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD2BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD2BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD4BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD4BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD0BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD0BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD0BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD0BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'DFKCSNQD0BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'DFKCSNQD0BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD1BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD1BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD1BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD1BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'DFKCSNQD1BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'DFKCSNQD1BWP16P90/Q' is ignored.
  Setting attribute of library_domain 'power': 'library' = 
	/tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72v125c.lib
	/tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90lvt_100a/tcbn16ffcllbwp16p90lvtssgnp0p72v125c.lib

  Setting attribute of library_domain 'timing': 'power_library' = library_domain:power
  Setting attribute of library_domain 'timing': 'default' = true
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA01_square' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA01_slot' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA01_slotV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_square' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_slot' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_slotV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_1cut_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_1cut' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_1cut_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_1cut_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_1cut_HH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_1cut_HH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_1cut_VV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_1cut_VV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_1cut_AS' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_1cut_W1A' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_1cut_W1A_H' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_1cut_W1A_V' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_2cut_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_2cut_W' has no resistance value.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-129'.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'core' read already, this site in file '/tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Back_End/lef/tcbn16ffcllbwp16p90lvt_100a/lef/tcbn16ffcllbwp16p90lvt.lef' is ignored.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'gacore' read already, this site in file '/tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Back_End/lef/tcbn16ffcllbwp16p90lvt_100a/lef/tcbn16ffcllbwp16p90lvt.lef' is ignored.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M1' [line 478 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
        : Check the wire parameter in LEF technology files.
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M2' [line 740 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M3' [line 1010 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M4' [line 1307 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M5' [line 1597 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M6' [line 1887 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M7' [line 2178 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M8' [line 2270 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M9' [line 2382 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'AP' [line 2443 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M1' [line 478 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M2' [line 740 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M3' [line 1010 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M4' [line 1307 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M5' [line 1597 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M6' [line 1887 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M7' [line 2178 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M8' [line 2270 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M9' [line 2382 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'AP' [line 2443 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-15'.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.032, 1.8) of 'WIDTH' for layers 'M2' and 'AP' is too large.
        : Check the consistency of the parameters, and see if you can ignore this message or you're using different LEF file with wrong parameters.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.064, 3.6) of 'PITCH' for layers 'M2' and 'AP' is too large.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.032, 1.8) of 'MINSPACING' for layers 'M1' and 'AP' is too large.
  Setting attribute of root '/': 'lef_library' = /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef /tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Back_End/lef/tcbn16ffcllbwp16p90_100a/lef/tcbn16ffcllbwp16p90.lef /tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Back_End/lef/tcbn16ffcllbwp16p90lvt_100a/lef/tcbn16ffcllbwp16p90lvt.lef
  Setting attribute of root '/': 'hdl_array_naming_style' = %s[%d]
Sourcing './load_core.tcl' (Wed Jun 18 13:23:05 UTC 2025)...
  Setting attribute of root '/': 'init_hdl_search_path' = /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/include
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_cast_multi.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/include/common_cells/registers.svh'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_classifier.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_divsqrt_multi.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/include/common_cells/registers.svh'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_fma.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/include/common_cells/registers.svh'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_fma_multi.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/include/common_cells/registers.svh'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_noncomp.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/include/common_cells/registers.svh'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_opgroup_block.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_opgroup_fmt_slice.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_opgroup_multifmt_slice.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/include/common_cells/registers.svh'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_rounding.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_top.sv'
  Setting attribute of root '/': 'init_hdl_search_path' = /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/include
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/include/apu_core_package.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/include/riscv_defines.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/include/riscv_tracer_defines.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu_basic.sv'
%DLS-E-AuxAttrExists, DeclarationList node already has auxiliary
	attribute NODE_BASE_FILE_INFO; in AddAttribute.
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu_div.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv'
%DLS-E-AuxAttrExists, DeclarationList node already has auxiliary
	attribute NODE_BASE_FILE_INFO; in AddAttribute.
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_controller.sv'
%DLS-E-AuxAttrExists, DeclarationList node already has auxiliary
	attribute NODE_BASE_FILE_INFO; in AddAttribute.
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv'
%DLS-E-AuxAttrExists, DeclarationList node already has auxiliary
	attribute NODE_BASE_FILE_INFO; in AddAttribute.
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/include/apu_macros.sv'
%DLS-E-AuxAttrExists, DeclarationList node already has auxiliary
	attribute NODE_BASE_FILE_INFO; in AddAttribute.
%DLS-E-AuxAttrExists, DeclarationList node already has auxiliary
	attribute NODE_BASE_FILE_INFO; in AddAttribute.
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_int_controller.sv'
%DLS-E-AuxAttrExists, DeclarationList node already has auxiliary
	attribute NODE_BASE_FILE_INFO; in AddAttribute.
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_ex_stage.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/include/apu_macros.sv'
%DLS-E-AuxAttrExists, DeclarationList node already has auxiliary
	attribute NODE_BASE_FILE_INFO; in AddAttribute.
%DLS-E-AuxAttrExists, DeclarationList node already has auxiliary
	attribute NODE_BASE_FILE_INFO; in AddAttribute.
%DLS-E-AuxAttrExists, DeclarationList node already has auxiliary
	attribute NODE_BASE_FILE_INFO; in AddAttribute.
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_hwloop_controller.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_hwloop_regs.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/register_file_test_wrap.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv'
%DLS-E-AuxAttrExists, DeclarationList node already has auxiliary
	attribute NODE_BASE_FILE_INFO; in AddAttribute.
%DLS-E-AuxAttrExists, DeclarationList node already has auxiliary
	attribute NODE_BASE_FILE_INFO; in AddAttribute.
      @(posedge clk) (branch_in_ex_o) |-> (branch_decision_i !== 1'bx) ) else begin $display("%t, Branch decision is X in module %m", $time); $stop; end
                                                                                                                                                   |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Call to system task '$stop' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 1631, column 148.
        : For example, the following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
    property p_branch_taken_ex;
                             |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Property declaration in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 1639, column 30.
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv'
%DLS-E-AuxAttrExists, DeclarationList node already has auxiliary
	attribute NODE_BASE_FILE_INFO; in AddAttribute.
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_load_store_unit.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_mult.sv'
%DLS-E-AuxAttrExists, DeclarationList node already has auxiliary
	attribute NODE_BASE_FILE_INFO; in AddAttribute.
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_L0_buffer.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_core.sv'
%DLS-E-AuxAttrExists, DeclarationList node already has auxiliary
	attribute NODE_BASE_FILE_INFO; in AddAttribute.
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/include/riscv_config.sv'
%DLS-E-AuxAttrExists, DeclarationList node already has auxiliary
	attribute NODE_BASE_FILE_INFO; in AddAttribute.
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_apu_disp.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/include/apu_macros.sv'
%DLS-E-AuxAttrExists, DeclarationList node already has auxiliary
	attribute NODE_BASE_FILE_INFO; in AddAttribute.
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_L0_buffer.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv'
%DLS-E-AuxAttrExists, DeclarationList node already has auxiliary
	attribute NODE_BASE_FILE_INFO; in AddAttribute.
  Setting attribute of root '/': 'init_hdl_search_path' = /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/include
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv'
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D1BWP16P90'.
        : Setting the 'timing_sense' to non_unate.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D2BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D4BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D8BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D1BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D1BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D2BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D2BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D4BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D4BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D8BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D8BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA1D0BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA1D0BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FA1D0BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA1D1BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA1D1BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FA1D1BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA1D2BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA1D2BWP16P90'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-162'.
  Libraries have 1674 usable logic and 202 usable sequential lib-cells.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'LBR-415' truncated to length 4096 from 4661
        : By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However, this may dramatically increase the size of the log file.
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'tcbn16ffcllbwp16p90ssgnp0p72v125c.lib', Total cells: 1221, Unusable cells: 245.
	List of unusable cells: 'ANTENNABWP16P90 BHDBWP16P90 BOUNDARY_LEFTBWP16P90 BOUNDARY_NCORNERBWP16P90 BOUNDARY_NROW1BWP16P90 BOUNDARY_NROW2BWP16P90 BOUNDARY_NROW3BWP16P90 BOUNDARY_NROW4BWP16P90 BOUNDARY_NTAPBWP16P90 BOUNDARY_NTAPBWP16P90_VPP_VBB BOUNDARY_NTAPBWP16P90_VPP_VSS BOUNDARY_PCORNERBWP16P90 BOUNDARY_PROW1BWP16P90 BOUNDARY_PROW2BWP16P90 BOUNDARY_PROW3BWP16P90 BOUNDARY_PROW4BWP16P90 BOUNDARY_PTAPBWP16P90 BOUNDARY_PTAPBWP16P90_VPP_VBB BOUNDARY_PTAPBWP16P90_VPP_VSS BOUNDARY_RIGHTBWP16P90 BUFFD20BWP16P90 BUFFD24BWP16P90 BUFFSKND20BWP16P90 BUFFSKND24BWP16P90 BUFFSKPD20BWP16P90 BUFFSKPD24BWP16P90 BUFTD20BWP16P90 BUFTD24BWP16P90 CKBD20BWP16P90 CKBD24BWP16P90 CKLHQD20BWP16P90 CKLHQD24BWP16P90 CKLNQD20BWP16P90 CKLNQD24BWP16P90 CKLNQOPTBBD20BWP16P90 CKLNQOPTBBD24BWP16P90 CKND20BWP16P90 CKND24BWP16P90 DCAP16BWP16P90 DCAP32BWP16P90 DCAP4BWP16P90 DCAP64BWP16P90 DCAP8BWP16P90 DCCKBD20BWP16P90 DCCKBD24BWP16P90 DCCKND20BWP16P90 DCCKND24BWP16P90 FILL16BWP16P90 FILL1BWP16P90 FILL2BWP16P90 FILL32BWP16P90 FILL3BWP16P90 FILL4BWP16P90 FILL64BWP16P90 FILL8BWP16P90 GAN2MCOD1BWP16P90 GAN2MCOD2BWP16P90 GAOI21MCOD1BWP16P90 GAOI21MCOD2BWP16P90 GAOI22MCOD1BWP16P90 GAOI22MCOD2BWP16P90 GBUFFMCOD1BWP16P90 GBUFFMCOD2BWP16P90 GBUFFMCOD3BWP16P90 GBUFFMCOD4BWP16P90 GBUFFMCOD8BWP16P90 GDCAP10MCOBWP16P90 GDCAP11MCOBWP16P90 GDCAP12MCOBWP16P90 GDCAP1MCOBWP16P90 GDCAP2MCOBWP16P90 GDCAP3MCOBWP16P90 GDCAP4MCOBWP16P90 GDCAP5MCOBWP16P90 GDCAP6MCOBWP16P90 GDCAP8MCOBWP16P90 GDCAP9MCOBWP16P90 GDFCNQMCOD1BWP16P90 GDFQMCOD1BWP16P90 GFILL10MCOBWP16P90 GFILL11MCOBWP16P90 GFILL12MCOBWP16P90 GFILL1MCOBWP16P90 GFILL2MCOBWP16P90 GFILL3MCOBWP16P90 GFILL4MCOBWP16P90 GFILL5MCOBWP16P90 GFILL6MCOBWP16P90 GFILL8MCOBWP16P90 GFILL9MCOBWP16P90 GINVMCOD1BWP16P90 GINVMCOD2BWP16P90 GINVMCOD3BWP16P90 GINVMCOD4BWP16P90 GINVMCOD8BWP16P90 GMUX2MCOD1BWP16P90 GMUX2MCOD2BWP16P90 GMUX2NMCOD1BWP16P90 GMUX2NMCOD2BWP16P90 GND2MCOD1BWP16P90 GND2MCOD2BWP16P90 GND3MCOD1BWP16P90 GND3MCOD2BWP16P90 GNR2MCOD1BWP16P90 GNR2MCOD2BWP16P90 GNR3MCOD1BWP16P90 GNR3MCOD2BWP16P90 GOAI21MCOD1BWP16P90 GOAI21MCOD2BWP16P90 GOR2MCOD1BWP16P90 GOR2MCOD2BWP16P90 GSDFCNQMCOD1BWP16P90 GSDFQMCOD1BWP16P90 GTIEHMCOBWP16P90 GTIELMCOBWP16P90 GXNR2MCOD1BWP16P90 GXNR2MCOD2BWP16P90 GXOR2MCOD1BWP16P90 GXOR2MCOD2BWP16P90 INVD20BWP16P90 INVD24BWP16P90 INVSKND20BWP16P90 INVSKND24BWP16P90 INVSKPD20BWP16P90 INVSKPD24BWP16P90 ND2D20BWP16P90 ND2D24BWP16P90 ND2SKNBD20BWP16P90 ND2SKNBD24BWP16P90 ND2SKND20BWP16P90 ND2SKND24BWP16P90 NR2D20BWP16P90 NR2D24BWP16P90 NR2SKPBD20BWP16P90 NR2SKPBD24BWP16P90 NR2SKPD20BWP16P90 NR2SKPD24BWP16P90 SDFCNQD0BWP16P90 SDFCNQD1BWP16P90 SDFCNQD2BWP16P90 SDFCNQD4BWP16P90 SDFCNQND0BWP16P90 SDFCNQND1BWP16P90 SDFCNQND2BWP16P90 SDFCNQNOPTBBD1BWP16P90 SDFCNQNOPTBBD2BWP16P90 SDFCNQNOPTBBD4BWP16P90 SDFCNQOPTBBD1BWP16P90 SDFCNQOPTBBD2BWP16P90 SDFCNQOPTBBD4BWP16P90 SDFCNQOPTBBD8BWP16P90 SDFCSNQD0BWP16P90 SDFCSNQD1BWP16P90 SDFCSNQD2BWP16P90 SDFCSNQD4BWP16P90 SDFKCNQD0BWP16P90 SDFKCNQD1BWP16P90 SDFKCNQD2BWP16P90 SDFKCNQD4BWP16P90 SDFKCSNQD0BWP16P90 SDFKCSNQD1BWP16P90 SDFKCSNQD2BWP16P90 SDFKCSNQD4BWP16P90 SDFKSNQD0BWP16P90 SDFKSNQD1BWP16P90 SDFKSNQD2BWP16P90 SDFKSNQD4BWP16P90 SDFMQD0BWP16P90 SDFMQD1BWP16P90 SDFMQD2BWP16P90 SDFMQD4BWP16P90 SDFNCNQD0BWP16P90 SDFNCNQD1BWP16P90 SDFNCNQD2BWP16P90 SDFNCNQD4BWP16P90 SDFNCNQND0BWP16P90 SDFNCNQND1BWP16P90 SDFNCNQND2BWP16P90 SDFNCSNQD0BWP16P90 SDFNCSNQD1BWP16P90 SDFNCSNQD2BWP16P90 SDFNCSNQD4BWP16P90 SDFNQD0BWP16P90 SDFNQD1BWP16P90 SDFNQD2BWP16P90 SDFNQD4BWP16P90 SDFNQND0BWP16P90 SDFNQND1BWP16P90 SDFNQND2BWP16P90 SDFNQND4BWP16P90 SDFNSNQD0BWP16P90 SDFNSNQD1BWP16P90 SDFNSNQD2BWP16P90 SDFNSNQD4BWP16P90 SDFNSNQND0BWP16P90 SDFNSNQND1BWP16P90 SDFNSNQND2BWP16P90 SDFQD0BWP16P90 SDFQD1BWP16P90 SDFQD2BWP16P90 SDFQD4BWP16P90 SDFQND0BWP16P90 SDFQND1BWP16P90 SDFQND2BWP16P90 SDFQND4BWP16P90 SDFQNOPTBBD1BWP16P90 SDFQNOPTBBD2BWP16P90 SDFQNOPTBBD4BWP16P90 SDFQOPTBBD1BWP16P90 SDFQOPTBBD2BWP16P90 SDFQOPTBBD4BWP16P90 SDFQOPTBBD8BWP16P90 SDFSNQD0BWP16P90 SDFSNQD1BWP16P90 SDFSNQD2BWP16P90 SDFSNQD4BWP16P90 SDFSN
        : For  more  information, refer to 'Cells Identified as Unusable' in the 'User Guide'. To know the reason why a cell is considered as unusable, check 'unusable_reason' libcell attribute.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'LBR-415' truncated to length 4096 from 5399
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'tcbn16ffcllbwp16p90lvtssgnp0p72v125c.lib', Total cells: 1221, Unusable cells: 245.
	List of unusable cells: 'ANTENNABWP16P90LVT BHDBWP16P90LVT BOUNDARY_LEFTBWP16P90LVT BOUNDARY_NCORNERBWP16P90LVT BOUNDARY_NROW1BWP16P90LVT BOUNDARY_NROW2BWP16P90LVT BOUNDARY_NROW3BWP16P90LVT BOUNDARY_NROW4BWP16P90LVT BOUNDARY_NTAPBWP16P90LVT BOUNDARY_NTAPBWP16P90LVT_VPP_VBB BOUNDARY_NTAPBWP16P90LVT_VPP_VSS BOUNDARY_PCORNERBWP16P90LVT BOUNDARY_PROW1BWP16P90LVT BOUNDARY_PROW2BWP16P90LVT BOUNDARY_PROW3BWP16P90LVT BOUNDARY_PROW4BWP16P90LVT BOUNDARY_PTAPBWP16P90LVT BOUNDARY_PTAPBWP16P90LVT_VPP_VBB BOUNDARY_PTAPBWP16P90LVT_VPP_VSS BOUNDARY_RIGHTBWP16P90LVT BUFFD20BWP16P90LVT BUFFD24BWP16P90LVT BUFFSKND20BWP16P90LVT BUFFSKND24BWP16P90LVT BUFFSKPD20BWP16P90LVT BUFFSKPD24BWP16P90LVT BUFTD20BWP16P90LVT BUFTD24BWP16P90LVT CKBD20BWP16P90LVT CKBD24BWP16P90LVT CKLHQD20BWP16P90LVT CKLHQD24BWP16P90LVT CKLNQD20BWP16P90LVT CKLNQD24BWP16P90LVT CKLNQOPTBBD20BWP16P90LVT CKLNQOPTBBD24BWP16P90LVT CKND20BWP16P90LVT CKND24BWP16P90LVT DCAP16BWP16P90LVT DCAP32BWP16P90LVT DCAP4BWP16P90LVT DCAP64BWP16P90LVT DCAP8BWP16P90LVT DCCKBD20BWP16P90LVT DCCKBD24BWP16P90LVT DCCKND20BWP16P90LVT DCCKND24BWP16P90LVT FILL16BWP16P90LVT FILL1BWP16P90LVT FILL2BWP16P90LVT FILL32BWP16P90LVT FILL3BWP16P90LVT FILL4BWP16P90LVT FILL64BWP16P90LVT FILL8BWP16P90LVT GAN2MCOD1BWP16P90LVT GAN2MCOD2BWP16P90LVT GAOI21MCOD1BWP16P90LVT GAOI21MCOD2BWP16P90LVT GAOI22MCOD1BWP16P90LVT GAOI22MCOD2BWP16P90LVT GBUFFMCOD1BWP16P90LVT GBUFFMCOD2BWP16P90LVT GBUFFMCOD3BWP16P90LVT GBUFFMCOD4BWP16P90LVT GBUFFMCOD8BWP16P90LVT GDCAP10MCOBWP16P90LVT GDCAP11MCOBWP16P90LVT GDCAP12MCOBWP16P90LVT GDCAP1MCOBWP16P90LVT GDCAP2MCOBWP16P90LVT GDCAP3MCOBWP16P90LVT GDCAP4MCOBWP16P90LVT GDCAP5MCOBWP16P90LVT GDCAP6MCOBWP16P90LVT GDCAP8MCOBWP16P90LVT GDCAP9MCOBWP16P90LVT GDFCNQMCOD1BWP16P90LVT GDFQMCOD1BWP16P90LVT GFILL10MCOBWP16P90LVT GFILL11MCOBWP16P90LVT GFILL12MCOBWP16P90LVT GFILL1MCOBWP16P90LVT GFILL2MCOBWP16P90LVT GFILL3MCOBWP16P90LVT GFILL4MCOBWP16P90LVT GFILL5MCOBWP16P90LVT GFILL6MCOBWP16P90LVT GFILL8MCOBWP16P90LVT GFILL9MCOBWP16P90LVT GINVMCOD1BWP16P90LVT GINVMCOD2BWP16P90LVT GINVMCOD3BWP16P90LVT GINVMCOD4BWP16P90LVT GINVMCOD8BWP16P90LVT GMUX2MCOD1BWP16P90LVT GMUX2MCOD2BWP16P90LVT GMUX2NMCOD1BWP16P90LVT GMUX2NMCOD2BWP16P90LVT GND2MCOD1BWP16P90LVT GND2MCOD2BWP16P90LVT GND3MCOD1BWP16P90LVT GND3MCOD2BWP16P90LVT GNR2MCOD1BWP16P90LVT GNR2MCOD2BWP16P90LVT GNR3MCOD1BWP16P90LVT GNR3MCOD2BWP16P90LVT GOAI21MCOD1BWP16P90LVT GOAI21MCOD2BWP16P90LVT GOR2MCOD1BWP16P90LVT GOR2MCOD2BWP16P90LVT GSDFCNQMCOD1BWP16P90LVT GSDFQMCOD1BWP16P90LVT GTIEHMCOBWP16P90LVT GTIELMCOBWP16P90LVT GXNR2MCOD1BWP16P90LVT GXNR2MCOD2BWP16P90LVT GXOR2MCOD1BWP16P90LVT GXOR2MCOD2BWP16P90LVT INVD20BWP16P90LVT INVD24BWP16P90LVT INVSKND20BWP16P90LVT INVSKND24BWP16P90LVT INVSKPD20BWP16P90LVT INVSKPD24BWP16P90LVT ND2D20BWP16P90LVT ND2D24BWP16P90LVT ND2SKNBD20BWP16P90LVT ND2SKNBD24BWP16P90LVT ND2SKND20BWP16P90LVT ND2SKND24BWP16P90LVT NR2D20BWP16P90LVT NR2D24BWP16P90LVT NR2SKPBD20BWP16P90LVT NR2SKPBD24BWP16P90LVT NR2SKPD20BWP16P90LVT NR2SKPD24BWP16P90LVT SDFCNQD0BWP16P90LVT SDFCNQD1BWP16P90LVT SDFCNQD2BWP16P90LVT SDFCNQD4BWP16P90LVT SDFCNQND0BWP16P90LVT SDFCNQND1BWP16P90LVT SDFCNQND2BWP16P90LVT SDFCNQNOPTBBD1BWP16P90LVT SDFCNQNOPTBBD2BWP16P90LVT SDFCNQNOPTBBD4BWP16P90LVT SDFCNQOPTBBD1BWP16P90LVT SDFCNQOPTBBD2BWP16P90LVT SDFCNQOPTBBD4BWP16P90LVT SDFCNQOPTBBD8BWP16P90LVT SDFCSNQD0BWP16P90LVT SDFCSNQD1BWP16P90LVT SDFCSNQD2BWP16P90LVT SDFCSNQD4BWP16P90LVT SDFKCNQD0BWP16P90LVT SDFKCNQD1BWP16P90LVT SDFKCNQD2BWP16P90LVT SDFKCNQD4BWP16P90LVT SDFKCSNQD0BWP16P90LVT SDFKCSNQD1BWP16P90LVT SDFKCSNQD2BWP16P90LVT SDFKCSNQD4BWP16P90LVT SDFKSNQD0BWP16P90LVT SDFKSNQD1BWP16P90LVT SDFKSNQD2BWP16P90LVT SDFKSNQD4BWP16P90LVT SDFMQD0BWP16P90LVT SDFMQD1BWP16P90LVT SDFMQD2BWP16P90LVT SDFMQD4BWP16P90LVT SDFNCNQD0BWP16P90LVT SDFNCNQD1BWP16P90LVT SDFNCNQD2BWP16P90LVT SDFNCNQD4BWP16P90LVT SDFNCNQND0BWP16P90LVT SDFNCNQND1BWP16P90LVT SDFNCNQND2BWP16P90LVT SDFNCSNQD0BWP16P90LVT SDFNCSNQD1BWP16P90LVT SDFNCSNQD2BWP16P90LVT SDFNCSNQD4BWP16P90LVT SDFNQD0BWP16P90LVT SDFNQD1BWP16P90LVT SDFNQD2BWP16P9
  Libraries have 1674 usable logic and 202 usable sequential lib-cells.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'LBR-415' truncated to length 4096 from 4661
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'tcbn16ffcllbwp16p90ssgnp0p72v125c.lib', Total cells: 1221, Unusable cells: 245.
	List of unusable cells: 'ANTENNABWP16P90 BHDBWP16P90 BOUNDARY_LEFTBWP16P90 BOUNDARY_NCORNERBWP16P90 BOUNDARY_NROW1BWP16P90 BOUNDARY_NROW2BWP16P90 BOUNDARY_NROW3BWP16P90 BOUNDARY_NROW4BWP16P90 BOUNDARY_NTAPBWP16P90 BOUNDARY_NTAPBWP16P90_VPP_VBB BOUNDARY_NTAPBWP16P90_VPP_VSS BOUNDARY_PCORNERBWP16P90 BOUNDARY_PROW1BWP16P90 BOUNDARY_PROW2BWP16P90 BOUNDARY_PROW3BWP16P90 BOUNDARY_PROW4BWP16P90 BOUNDARY_PTAPBWP16P90 BOUNDARY_PTAPBWP16P90_VPP_VBB BOUNDARY_PTAPBWP16P90_VPP_VSS BOUNDARY_RIGHTBWP16P90 BUFFD20BWP16P90 BUFFD24BWP16P90 BUFFSKND20BWP16P90 BUFFSKND24BWP16P90 BUFFSKPD20BWP16P90 BUFFSKPD24BWP16P90 BUFTD20BWP16P90 BUFTD24BWP16P90 CKBD20BWP16P90 CKBD24BWP16P90 CKLHQD20BWP16P90 CKLHQD24BWP16P90 CKLNQD20BWP16P90 CKLNQD24BWP16P90 CKLNQOPTBBD20BWP16P90 CKLNQOPTBBD24BWP16P90 CKND20BWP16P90 CKND24BWP16P90 DCAP16BWP16P90 DCAP32BWP16P90 DCAP4BWP16P90 DCAP64BWP16P90 DCAP8BWP16P90 DCCKBD20BWP16P90 DCCKBD24BWP16P90 DCCKND20BWP16P90 DCCKND24BWP16P90 FILL16BWP16P90 FILL1BWP16P90 FILL2BWP16P90 FILL32BWP16P90 FILL3BWP16P90 FILL4BWP16P90 FILL64BWP16P90 FILL8BWP16P90 GAN2MCOD1BWP16P90 GAN2MCOD2BWP16P90 GAOI21MCOD1BWP16P90 GAOI21MCOD2BWP16P90 GAOI22MCOD1BWP16P90 GAOI22MCOD2BWP16P90 GBUFFMCOD1BWP16P90 GBUFFMCOD2BWP16P90 GBUFFMCOD3BWP16P90 GBUFFMCOD4BWP16P90 GBUFFMCOD8BWP16P90 GDCAP10MCOBWP16P90 GDCAP11MCOBWP16P90 GDCAP12MCOBWP16P90 GDCAP1MCOBWP16P90 GDCAP2MCOBWP16P90 GDCAP3MCOBWP16P90 GDCAP4MCOBWP16P90 GDCAP5MCOBWP16P90 GDCAP6MCOBWP16P90 GDCAP8MCOBWP16P90 GDCAP9MCOBWP16P90 GDFCNQMCOD1BWP16P90 GDFQMCOD1BWP16P90 GFILL10MCOBWP16P90 GFILL11MCOBWP16P90 GFILL12MCOBWP16P90 GFILL1MCOBWP16P90 GFILL2MCOBWP16P90 GFILL3MCOBWP16P90 GFILL4MCOBWP16P90 GFILL5MCOBWP16P90 GFILL6MCOBWP16P90 GFILL8MCOBWP16P90 GFILL9MCOBWP16P90 GINVMCOD1BWP16P90 GINVMCOD2BWP16P90 GINVMCOD3BWP16P90 GINVMCOD4BWP16P90 GINVMCOD8BWP16P90 GMUX2MCOD1BWP16P90 GMUX2MCOD2BWP16P90 GMUX2NMCOD1BWP16P90 GMUX2NMCOD2BWP16P90 GND2MCOD1BWP16P90 GND2MCOD2BWP16P90 GND3MCOD1BWP16P90 GND3MCOD2BWP16P90 GNR2MCOD1BWP16P90 GNR2MCOD2BWP16P90 GNR3MCOD1BWP16P90 GNR3MCOD2BWP16P90 GOAI21MCOD1BWP16P90 GOAI21MCOD2BWP16P90 GOR2MCOD1BWP16P90 GOR2MCOD2BWP16P90 GSDFCNQMCOD1BWP16P90 GSDFQMCOD1BWP16P90 GTIEHMCOBWP16P90 GTIELMCOBWP16P90 GXNR2MCOD1BWP16P90 GXNR2MCOD2BWP16P90 GXOR2MCOD1BWP16P90 GXOR2MCOD2BWP16P90 INVD20BWP16P90 INVD24BWP16P90 INVSKND20BWP16P90 INVSKND24BWP16P90 INVSKPD20BWP16P90 INVSKPD24BWP16P90 ND2D20BWP16P90 ND2D24BWP16P90 ND2SKNBD20BWP16P90 ND2SKNBD24BWP16P90 ND2SKND20BWP16P90 ND2SKND24BWP16P90 NR2D20BWP16P90 NR2D24BWP16P90 NR2SKPBD20BWP16P90 NR2SKPBD24BWP16P90 NR2SKPD20BWP16P90 NR2SKPD24BWP16P90 SDFCNQD0BWP16P90 SDFCNQD1BWP16P90 SDFCNQD2BWP16P90 SDFCNQD4BWP16P90 SDFCNQND0BWP16P90 SDFCNQND1BWP16P90 SDFCNQND2BWP16P90 SDFCNQNOPTBBD1BWP16P90 SDFCNQNOPTBBD2BWP16P90 SDFCNQNOPTBBD4BWP16P90 SDFCNQOPTBBD1BWP16P90 SDFCNQOPTBBD2BWP16P90 SDFCNQOPTBBD4BWP16P90 SDFCNQOPTBBD8BWP16P90 SDFCSNQD0BWP16P90 SDFCSNQD1BWP16P90 SDFCSNQD2BWP16P90 SDFCSNQD4BWP16P90 SDFKCNQD0BWP16P90 SDFKCNQD1BWP16P90 SDFKCNQD2BWP16P90 SDFKCNQD4BWP16P90 SDFKCSNQD0BWP16P90 SDFKCSNQD1BWP16P90 SDFKCSNQD2BWP16P90 SDFKCSNQD4BWP16P90 SDFKSNQD0BWP16P90 SDFKSNQD1BWP16P90 SDFKSNQD2BWP16P90 SDFKSNQD4BWP16P90 SDFMQD0BWP16P90 SDFMQD1BWP16P90 SDFMQD2BWP16P90 SDFMQD4BWP16P90 SDFNCNQD0BWP16P90 SDFNCNQD1BWP16P90 SDFNCNQD2BWP16P90 SDFNCNQD4BWP16P90 SDFNCNQND0BWP16P90 SDFNCNQND1BWP16P90 SDFNCNQND2BWP16P90 SDFNCSNQD0BWP16P90 SDFNCSNQD1BWP16P90 SDFNCSNQD2BWP16P90 SDFNCSNQD4BWP16P90 SDFNQD0BWP16P90 SDFNQD1BWP16P90 SDFNQD2BWP16P90 SDFNQD4BWP16P90 SDFNQND0BWP16P90 SDFNQND1BWP16P90 SDFNQND2BWP16P90 SDFNQND4BWP16P90 SDFNSNQD0BWP16P90 SDFNSNQD1BWP16P90 SDFNSNQD2BWP16P90 SDFNSNQD4BWP16P90 SDFNSNQND0BWP16P90 SDFNSNQND1BWP16P90 SDFNSNQND2BWP16P90 SDFQD0BWP16P90 SDFQD1BWP16P90 SDFQD2BWP16P90 SDFQD4BWP16P90 SDFQND0BWP16P90 SDFQND1BWP16P90 SDFQND2BWP16P90 SDFQND4BWP16P90 SDFQNOPTBBD1BWP16P90 SDFQNOPTBBD2BWP16P90 SDFQNOPTBBD4BWP16P90 SDFQOPTBBD1BWP16P90 SDFQOPTBBD2BWP16P90 SDFQOPTBBD4BWP16P90 SDFQOPTBBD8BWP16P90 SDFSNQD0BWP16P90 SDFSNQD1BWP16P90 SDFSNQD2BWP16P90 SDFSNQD4BWP16P90 SDFSN
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'LBR-415' truncated to length 4096 from 5399
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'tcbn16ffcllbwp16p90lvtssgnp0p72v125c.lib', Total cells: 1221, Unusable cells: 245.
	List of unusable cells: 'ANTENNABWP16P90LVT BHDBWP16P90LVT BOUNDARY_LEFTBWP16P90LVT BOUNDARY_NCORNERBWP16P90LVT BOUNDARY_NROW1BWP16P90LVT BOUNDARY_NROW2BWP16P90LVT BOUNDARY_NROW3BWP16P90LVT BOUNDARY_NROW4BWP16P90LVT BOUNDARY_NTAPBWP16P90LVT BOUNDARY_NTAPBWP16P90LVT_VPP_VBB BOUNDARY_NTAPBWP16P90LVT_VPP_VSS BOUNDARY_PCORNERBWP16P90LVT BOUNDARY_PROW1BWP16P90LVT BOUNDARY_PROW2BWP16P90LVT BOUNDARY_PROW3BWP16P90LVT BOUNDARY_PROW4BWP16P90LVT BOUNDARY_PTAPBWP16P90LVT BOUNDARY_PTAPBWP16P90LVT_VPP_VBB BOUNDARY_PTAPBWP16P90LVT_VPP_VSS BOUNDARY_RIGHTBWP16P90LVT BUFFD20BWP16P90LVT BUFFD24BWP16P90LVT BUFFSKND20BWP16P90LVT BUFFSKND24BWP16P90LVT BUFFSKPD20BWP16P90LVT BUFFSKPD24BWP16P90LVT BUFTD20BWP16P90LVT BUFTD24BWP16P90LVT CKBD20BWP16P90LVT CKBD24BWP16P90LVT CKLHQD20BWP16P90LVT CKLHQD24BWP16P90LVT CKLNQD20BWP16P90LVT CKLNQD24BWP16P90LVT CKLNQOPTBBD20BWP16P90LVT CKLNQOPTBBD24BWP16P90LVT CKND20BWP16P90LVT CKND24BWP16P90LVT DCAP16BWP16P90LVT DCAP32BWP16P90LVT DCAP4BWP16P90LVT DCAP64BWP16P90LVT DCAP8BWP16P90LVT DCCKBD20BWP16P90LVT DCCKBD24BWP16P90LVT DCCKND20BWP16P90LVT DCCKND24BWP16P90LVT FILL16BWP16P90LVT FILL1BWP16P90LVT FILL2BWP16P90LVT FILL32BWP16P90LVT FILL3BWP16P90LVT FILL4BWP16P90LVT FILL64BWP16P90LVT FILL8BWP16P90LVT GAN2MCOD1BWP16P90LVT GAN2MCOD2BWP16P90LVT GAOI21MCOD1BWP16P90LVT GAOI21MCOD2BWP16P90LVT GAOI22MCOD1BWP16P90LVT GAOI22MCOD2BWP16P90LVT GBUFFMCOD1BWP16P90LVT GBUFFMCOD2BWP16P90LVT GBUFFMCOD3BWP16P90LVT GBUFFMCOD4BWP16P90LVT GBUFFMCOD8BWP16P90LVT GDCAP10MCOBWP16P90LVT GDCAP11MCOBWP16P90LVT GDCAP12MCOBWP16P90LVT GDCAP1MCOBWP16P90LVT GDCAP2MCOBWP16P90LVT GDCAP3MCOBWP16P90LVT GDCAP4MCOBWP16P90LVT GDCAP5MCOBWP16P90LVT GDCAP6MCOBWP16P90LVT GDCAP8MCOBWP16P90LVT GDCAP9MCOBWP16P90LVT GDFCNQMCOD1BWP16P90LVT GDFQMCOD1BWP16P90LVT GFILL10MCOBWP16P90LVT GFILL11MCOBWP16P90LVT GFILL12MCOBWP16P90LVT GFILL1MCOBWP16P90LVT GFILL2MCOBWP16P90LVT GFILL3MCOBWP16P90LVT GFILL4MCOBWP16P90LVT GFILL5MCOBWP16P90LVT GFILL6MCOBWP16P90LVT GFILL8MCOBWP16P90LVT GFILL9MCOBWP16P90LVT GINVMCOD1BWP16P90LVT GINVMCOD2BWP16P90LVT GINVMCOD3BWP16P90LVT GINVMCOD4BWP16P90LVT GINVMCOD8BWP16P90LVT GMUX2MCOD1BWP16P90LVT GMUX2MCOD2BWP16P90LVT GMUX2NMCOD1BWP16P90LVT GMUX2NMCOD2BWP16P90LVT GND2MCOD1BWP16P90LVT GND2MCOD2BWP16P90LVT GND3MCOD1BWP16P90LVT GND3MCOD2BWP16P90LVT GNR2MCOD1BWP16P90LVT GNR2MCOD2BWP16P90LVT GNR3MCOD1BWP16P90LVT GNR3MCOD2BWP16P90LVT GOAI21MCOD1BWP16P90LVT GOAI21MCOD2BWP16P90LVT GOR2MCOD1BWP16P90LVT GOR2MCOD2BWP16P90LVT GSDFCNQMCOD1BWP16P90LVT GSDFQMCOD1BWP16P90LVT GTIEHMCOBWP16P90LVT GTIELMCOBWP16P90LVT GXNR2MCOD1BWP16P90LVT GXNR2MCOD2BWP16P90LVT GXOR2MCOD1BWP16P90LVT GXOR2MCOD2BWP16P90LVT INVD20BWP16P90LVT INVD24BWP16P90LVT INVSKND20BWP16P90LVT INVSKND24BWP16P90LVT INVSKPD20BWP16P90LVT INVSKPD24BWP16P90LVT ND2D20BWP16P90LVT ND2D24BWP16P90LVT ND2SKNBD20BWP16P90LVT ND2SKNBD24BWP16P90LVT ND2SKND20BWP16P90LVT ND2SKND24BWP16P90LVT NR2D20BWP16P90LVT NR2D24BWP16P90LVT NR2SKPBD20BWP16P90LVT NR2SKPBD24BWP16P90LVT NR2SKPD20BWP16P90LVT NR2SKPD24BWP16P90LVT SDFCNQD0BWP16P90LVT SDFCNQD1BWP16P90LVT SDFCNQD2BWP16P90LVT SDFCNQD4BWP16P90LVT SDFCNQND0BWP16P90LVT SDFCNQND1BWP16P90LVT SDFCNQND2BWP16P90LVT SDFCNQNOPTBBD1BWP16P90LVT SDFCNQNOPTBBD2BWP16P90LVT SDFCNQNOPTBBD4BWP16P90LVT SDFCNQOPTBBD1BWP16P90LVT SDFCNQOPTBBD2BWP16P90LVT SDFCNQOPTBBD4BWP16P90LVT SDFCNQOPTBBD8BWP16P90LVT SDFCSNQD0BWP16P90LVT SDFCSNQD1BWP16P90LVT SDFCSNQD2BWP16P90LVT SDFCSNQD4BWP16P90LVT SDFKCNQD0BWP16P90LVT SDFKCNQD1BWP16P90LVT SDFKCNQD2BWP16P90LVT SDFKCNQD4BWP16P90LVT SDFKCSNQD0BWP16P90LVT SDFKCSNQD1BWP16P90LVT SDFKCSNQD2BWP16P90LVT SDFKCSNQD4BWP16P90LVT SDFKSNQD0BWP16P90LVT SDFKSNQD1BWP16P90LVT SDFKSNQD2BWP16P90LVT SDFKSNQD4BWP16P90LVT SDFMQD0BWP16P90LVT SDFMQD1BWP16P90LVT SDFMQD2BWP16P90LVT SDFMQD4BWP16P90LVT SDFNCNQD0BWP16P90LVT SDFNCNQD1BWP16P90LVT SDFNCNQD2BWP16P90LVT SDFNCNQD4BWP16P90LVT SDFNCNQND0BWP16P90LVT SDFNCNQND1BWP16P90LVT SDFNCNQND2BWP16P90LVT SDFNCSNQD0BWP16P90LVT SDFNCSNQD1BWP16P90LVT SDFNCSNQD2BWP16P90LVT SDFNCSNQD4BWP16P90LVT SDFNQD0BWP16P90LVT SDFNQD1BWP16P90LVT SDFNQD2BWP16P9
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'riscv_core' from file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_core.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'riscv_core' with default parameters value.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_master_operands_o' in module 'riscv_core' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_core.sv' on line 99.
Info    : A negative value is used for the bounds in an array declaration. [CDFG-488]
        : Negative value used in the bounds while declaring 'apu_master_type_o' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_core.sv' on line 101.
        : Some tools may not support negative values in array bounds.
Info    : A negative value is used for the bounds in an array declaration. [CDFG-488]
        : Negative value used in the bounds while declaring 'ext_perf_counters_i' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_core.sv' on line 125.
Info    : A negative value is used for the bounds in an array declaration. [CDFG-488]
        : Negative value used in the bounds while declaring 'apu_type_ex' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_core.sv' on line 212.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_operands_ex' in module 'riscv_core' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_core.sv' on line 216.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_read_regs' in module 'riscv_core' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_core.sv' on line 219.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_write_regs' in module 'riscv_core' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_core.sv' on line 222.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_start' in module 'riscv_core' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_core.sv' on line 310.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_end' in module 'riscv_core' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_core.sv' on line 311.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_cnt' in module 'riscv_core' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_core.sv' on line 312.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'pmp_addr' in module 'riscv_core' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_core.sv' on line 332.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'pmp_cfg' in module 'riscv_core' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_core.sv' on line 333.
Warning : In legacy_ui mode, Genus creates a blackbox as description for a module is not found. Black boxes represent unresolved references in the design and are usually not expected. Another possible reason is, some libraries are not read and the tool could not get the content for some macros or lib_cells. [CDFG-428]
        : A blackbox was created for instance 'core_clock_gate_i' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_core.sv' on line 442.
        : Check the kind of module a black box is. If it is a lib_cell or a macro, check why the corresponding .lib was not read in. This could be either due to a missing or faulty file or due to an incomplete init_lib_search_path attribute value making restricting access to the missing file. If it is a module of your design, verify whether the path to this module is a part of the files you read or else check that the init_hdl_search_path attribute is not missing some paths.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'riscv_core.if_stage_i' in module 'riscv_core' of library 'default' to module 'riscv_if_stage' of library 'default' (line 31 in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv') in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_core.sv' on line 465.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0_DM_HaltAddress32h1a110800' from file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'WAIT' [1] doesn't match the width of right hand side [32] in assignment in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv' on line 102.
        : Review and make sure the mismatch is intentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'IDLE' [1] doesn't match the width of right hand side [32] in assignment in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv' on line 102.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_start_i' in module 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0_DM_HaltAddress32h1a110800' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv' on line 88.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_end_i' in module 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0_DM_HaltAddress32h1a110800' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv' on line 89.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_cnt_i' in module 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0_DM_HaltAddress32h1a110800' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv' on line 90.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'WAIT' [1] doesn't match the width of right hand side [32] in assignment in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv' on line 102.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'IDLE' [1] doesn't match the width of right hand side [32] in assignment in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv' on line 102.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0_DM_HaltAddress32h1a110800' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv' on line 134.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0_DM_HaltAddress32h1a110800' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv' on line 153.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'riscv_core.if_stage_i.prefetch_32.prefetch_buffer_i' in module 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0_DM_HaltAddress32h1a110800' of library 'default' to module 'riscv_prefetch_buffer' of library 'default' (line 27 in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv') in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv' on line 170.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_prefetch_buffer' from file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'IDLE' [3] doesn't match the width of right hand side [32] in assignment in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv' on line 60.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'WAIT_GNT' [3] doesn't match the width of right hand side [32] in assignment in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv' on line 60.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'WAIT_RVALID' [3] doesn't match the width of right hand side [32] in assignment in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv' on line 60.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'WAIT_ABORTED' [3] doesn't match the width of right hand side [32] in assignment in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv' on line 60.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'WAIT_JUMP' [3] doesn't match the width of right hand side [32] in assignment in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv' on line 60.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'HWLP_NONE' [3] doesn't match the width of right hand side [32] in assignment in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv' on line 61.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'HWLP_IN' [3] doesn't match the width of right hand side [32] in assignment in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv' on line 61.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'HWLP_FETCHING' [3] doesn't match the width of right hand side [32] in assignment in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv' on line 61.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'HWLP_DONE' [3] doesn't match the width of right hand side [32] in assignment in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv' on line 61.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'HWLP_UNALIGNED_COMPRESSED' [3] doesn't match the width of right hand side [32] in assignment in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv' on line 61.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'HWLP_UNALIGNED' [3] doesn't match the width of right hand side [32] in assignment in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv' on line 61.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'IDLE' [3] doesn't match the width of right hand side [32] in assignment in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv' on line 60.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'WAIT_GNT' [3] doesn't match the width of right hand side [32] in assignment in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv' on line 60.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'WAIT_RVALID' [3] doesn't match the width of right hand side [32] in assignment in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv' on line 60.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'WAIT_ABORTED' [3] doesn't match the width of right hand side [32] in assignment in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv' on line 60.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'WAIT_JUMP' [3] doesn't match the width of right hand side [32] in assignment in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv' on line 60.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-372'.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'riscv_core.if_stage_i.prefetch_32.prefetch_buffer_i.fifo_i' in module 'riscv_prefetch_buffer' of library 'default' to module 'riscv_fetch_fifo' of library 'default' (line 25 in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv') in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv' on line 89.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_fetch_fifo' from file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'addr_n' in module 'riscv_fetch_fifo' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv' on line 55.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'addr_int' in module 'riscv_fetch_fifo' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv' on line 55.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'addr_Q' in module 'riscv_fetch_fifo' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv' on line 55.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rdata_n' in module 'riscv_fetch_fifo' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv' on line 56.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rdata_int' in module 'riscv_fetch_fifo' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv' on line 56.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rdata_Q' in module 'riscv_fetch_fifo' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv' on line 56.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'addr_int[3]' in module 'riscv_fetch_fifo' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv' on line 55.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'addr_int[2]' in module 'riscv_fetch_fifo' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv' on line 55.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'addr_n[3]' in module 'riscv_fetch_fifo' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv' on line 55.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'addr_n[2]' in module 'riscv_fetch_fifo' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv' on line 55.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'addr_Q[3]' in module 'riscv_fetch_fifo' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv' on line 258.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'addr_Q[2]' in module 'riscv_fetch_fifo' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv' on line 258.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv' on line 75.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv' on line 75.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv' on line 209.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv' on line 207.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv' on line 224.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv' on line 207.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv' on line 216.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv' on line 202.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-concat%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv' on line 224.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-concat%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv' on line 207.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-concat%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv' on line 216.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-concat%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv' on line 202.
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 243 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 243 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv' will be considered in the following order: {'/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/nequal_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 81 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 81 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv' will be considered in the following order: {'/hdl_libraries/GB/components/nequal_unsigned/implementations/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/add_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=3 Z=32) at line 182 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=3 Z=32) at line 182 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv' will be considered in the following order: {'/hdl_libraries/GB/components/add_unsigned/implementations/very_fast' (priority 1), '/hdl_libraries/GB/components/add_unsigned/implementations/medium' (priority 1), '/hdl_libraries/GB/components/add_unsigned/implementations/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/nequal_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 82 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 82 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv' will be considered in the following order: {'/hdl_libraries/GB/components/nequal_unsigned/implementations/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/nequal_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 83 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 83 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv' will be considered in the following order: {'/hdl_libraries/GB/components/nequal_unsigned/implementations/very_fast' (priority 1)}
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv' on line 337.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv' on line 337.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_prefetch_buffer' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv' on line 130.
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 418 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 418 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv' will be considered in the following order: {'/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/nequal_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=3 B=2 Z=1) at line 203 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=3 B=2 Z=1) at line 203 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv' will be considered in the following order: {'/hdl_libraries/GB/components/nequal_unsigned/implementations/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 337 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 337 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv' will be considered in the following order: {'/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 345 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 345 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv' will be considered in the following order: {'/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/add_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=3 Z=32) at line 117 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=3 Z=32) at line 117 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv' will be considered in the following order: {'/hdl_libraries/GB/components/add_unsigned/implementations/very_fast' (priority 1), '/hdl_libraries/GB/components/add_unsigned/implementations/medium' (priority 1), '/hdl_libraries/GB/components/add_unsigned/implementations/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 287 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 287 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv' will be considered in the following order: {'/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/nequal_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=3 B=1 Z=1) at line 81 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=3 B=1 Z=1) at line 81 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv' will be considered in the following order: {'/hdl_libraries/GB/components/nequal_unsigned/implementations/very_fast' (priority 1)}
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0_DM_HaltAddress32h1a110800' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv' on line 258.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'riscv_core.if_stage_i.hwloop_controller_i' in module 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0_DM_HaltAddress32h1a110800' of library 'default' to module 'riscv_hwloop_controller' of library 'default' (line 25 in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_hwloop_controller.sv') in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv' on line 306.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_hwloop_controller_N_REGS2' from file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_hwloop_controller.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_start_addr_i' in module 'riscv_hwloop_controller_N_REGS2' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_hwloop_controller.sv' on line 34.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_end_addr_i' in module 'riscv_hwloop_controller_N_REGS2' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_hwloop_controller.sv' on line 35.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-250'.
Info    : Skip related conditional write and read sequence. [CDFG-773]
        : For variable 'hwlp_targ_addr_o' in Module 'riscv_hwloop_controller_N_REGS2' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_hwloop_controller.sv' on line 93.
Info    : Skip related conditional write and read sequence. [CDFG-773]
        : For variable 'hwlp_targ_addr_o' in Module 'riscv_hwloop_controller_N_REGS2' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_hwloop_controller.sv' on line 87.
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=32 B=32 Z=1) at line 64 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_hwloop_controller.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=32 B=32 Z=1) at line 64 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_hwloop_controller.sv' will be considered in the following order: {'/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/nequal_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=30 B=1 Z=1) at line 65 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_hwloop_controller.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=30 B=1 Z=1) at line 65 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_hwloop_controller.sv' will be considered in the following order: {'/hdl_libraries/GB/components/nequal_unsigned/implementations/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=32 B=32 Z=1) at line 64 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_hwloop_controller.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=32 B=32 Z=1) at line 64 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_hwloop_controller.sv' will be considered in the following order: {'/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/nequal_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=30 B=1 Z=1) at line 65 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_hwloop_controller.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=30 B=1 Z=1) at line 65 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_hwloop_controller.sv' will be considered in the following order: {'/hdl_libraries/GB/components/nequal_unsigned/implementations/very_fast' (priority 1)}
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'riscv_core.if_stage_i.compressed_decoder_i' in module 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0_DM_HaltAddress32h1a110800' of library 'default' to module 'riscv_compressed_decoder' of library 'default' (line 30 in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv') in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv' on line 344.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_compressed_decoder_FPU0' from file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 204.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 127.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 142.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 127.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 63.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 98.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 63.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 142.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 63.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 63.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 98.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 63.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 127.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 63.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 142.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 63.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 121.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 98.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 127.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 98.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 132.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 98.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 138.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 98.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-738'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-739'.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_compressed_decoder_FPU0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 167.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_compressed_decoder_FPU0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 230.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_compressed_decoder_FPU0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 133.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_compressed_decoder_FPU0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 64.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_compressed_decoder_FPU0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 216.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_compressed_decoder_FPU0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 140.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_compressed_decoder_FPU0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 211.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_compressed_decoder_FPU0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' on line 60.
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/nequal_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 256 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 256 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' will be considered in the following order: {'/hdl_libraries/GB/components/nequal_unsigned/implementations/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/nequal_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 298 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 298 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' will be considered in the following order: {'/hdl_libraries/GB/components/nequal_unsigned/implementations/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=6 B=1 Z=1) at line 147 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=6 B=1 Z=1) at line 147 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' will be considered in the following order: {'/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 158 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 158 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv' will be considered in the following order: {'/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' (priority 1)}
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CWD-19'.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'riscv_core.id_stage_i' in module 'riscv_core' of library 'default' to module 'riscv_id_stage' of library 'default' (line 40 in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv') in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_core.sv' on line 559.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_id_stage_N_HWLP2_PULP_SECURE0_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' from file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv'.
Info    : A negative value is used for the bounds in an array declaration. [CDFG-488]
        : Negative value used in the bounds while declaring 'apu_type_ex_o' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 154.
Info    : A negative value is used for the bounds in an array declaration. [CDFG-488]
        : Negative value used in the bounds while declaring 'apu_type' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 361.
Info    : A negative value is used for the bounds in an array declaration. [CDFG-488]
        : Negative value used in the bounds while declaring 'apu_flags_src' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 373.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 503.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 642.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 781.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 788.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 798.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 805.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 816.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'riscv_core.id_stage_i.registers_i' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' of library 'default' to module 'register_file_test_wrap' of library 'default' (line 35 in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/register_file_test_wrap.sv') in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 972.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0' from file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/register_file_test_wrap.sv'.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'riscv_core.id_stage_i.registers_i.riscv_register_file_i' in module 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0' of library 'default' to module 'riscv_register_file' of library 'default' (line 32 in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv') in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/register_file_test_wrap.sv' on line 140.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0' from file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv'.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 166.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 166.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 166.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 166.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 166.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 166.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 166.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 166.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 166.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 166.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 166.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-769'.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'mem[31]' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 76, column 49.
        : Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI) to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI) or 'set_db hdl_latch_keep_feedback true'(CUI) to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'mem[30]' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 76, column 49.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'mem[29]' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 76, column 49.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'mem[28]' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 76, column 49.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'mem[27]' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 76, column 49.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'mem[26]' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 76, column 49.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'mem[25]' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 76, column 49.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'mem[24]' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 76, column 49.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'mem[23]' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 76, column 49.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'mem[22]' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 76, column 49.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'mem[21]' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 76, column 49.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'mem[20]' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 76, column 49.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'mem[19]' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 76, column 49.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'mem[18]' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 76, column 49.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'mem[17]' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 76, column 49.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'mem[16]' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 76, column 49.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'mem[15]' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 76, column 49.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'mem[14]' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 76, column 49.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'mem[13]' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 76, column 49.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'mem[12]' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file_latch.sv' on line 76, column 49.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG2G-616'.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'CSN_T' of instance 'registers_i' of module 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0' inside module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 972.
        : Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'WEN_T' of instance 'registers_i' of module 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0' inside module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 972.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'A_T' of instance 'registers_i' of module 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0' inside module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 972.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'D_T' of instance 'registers_i' of module 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0' inside module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 972.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'Q_T' of instance 'registers_i' of module 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0' inside module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 972.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'riscv_core.id_stage_i.decoder_i' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' of library 'default' to module 'riscv_decoder' of library 'default' (line 32 in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv') in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 1037.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6' from file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv'.
Info    : A negative value is used for the bounds in an array declaration. [CDFG-488]
        : Negative value used in the bounds while declaring 'apu_type_o' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv' on line 119.
Info    : A negative value is used for the bounds in an array declaration. [CDFG-488]
        : Negative value used in the bounds while declaring 'apu_flags_src_o' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv' on line 122.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'check_fprm' in module 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv' on line 248.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'fpu_op' in module 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv' on line 242.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'fpu_op_mod' in module 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv' on line 243.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'fpu_vec_op' in module 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv' on line 244.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'fp_op_group' in module 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv' on line 249.
Info    : Unused module input port. [CDFG-500]
        : Input port 'frm_i' is not used in module 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv' on line 111.
        : (In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'riscv_core.id_stage_i.controller_i' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' of library 'default' to module 'riscv_controller' of library 'default' (line 32 in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_controller.sv') in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 1162.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_controller_FPU0' from file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_controller.sv'.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'boot_done' in module 'riscv_controller_FPU0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_controller.sv' on line 320.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'boot_done_q' in module 'riscv_controller_FPU0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_controller.sv' on line 1094.
Info    : Unused module input port. [CDFG-500]
        : Input port 'instr_multicycle_i' is not used in module 'riscv_controller_FPU0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_controller.sv' on line 64.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'riscv_core.id_stage_i.int_controller_i' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' of library 'default' to module 'riscv_int_controller' of library 'default' (line 26 in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_int_controller.sv') in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 1333.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_int_controller_PULP_SECURE0' from file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_int_controller.sv'.
Warning : Unique if or case does not have an explicit else or default clause. [CDFG-934]
        : in module 'riscv_int_controller_PULP_SECURE0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_int_controller.sv' on line 79.
        : This can lead to simulation mismatch.
Info    : Unused module input port. [CDFG-500]
        : Input port 'u_IE_i' is not used in module 'riscv_int_controller_PULP_SECURE0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_int_controller.sv' on line 49.
Info    : Unused module input port. [CDFG-500]
        : Input port 'current_priv_lvl_i' is not used in module 'riscv_int_controller_PULP_SECURE0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_int_controller.sv' on line 50.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'riscv_core.id_stage_i.hwloop_regs_i' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' of library 'default' to module 'riscv_hwloop_regs' of library 'default' (line 25 in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_hwloop_regs.sv') in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 1371.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_hwloop_regs_N_REGS2' from file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_hwloop_regs.sv'.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 498.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 499.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 505.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 506.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 507.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 515.
Info    : Unused module input port. [CDFG-500]
        : Input port 'fregfile_disable_i' is not used in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 65.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'riscv_core.ex_stage_i' in module 'riscv_core' of library 'default' to module 'riscv_ex_stage' of library 'default' (line 40 in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_ex_stage.sv') in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_core.sv' on line 769.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' from file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_ex_stage.sv'.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'riscv_core.ex_stage_i.alu_i' in module 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' of library 'default' to module 'riscv_alu' of library 'default' (line 31 in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv') in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_ex_stage.sv' on line 267.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_alu_SHARED_INT_DIV0_FPU0' from file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv'.
Info    : Sign mismatch in assignment. [CDFG-373]
        : Assignment has unsigned left hand side 'adder_result_expanded' and signed right hand side in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv' on line 173.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_alu_SHARED_INT_DIV0_FPU0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv' on line 669.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'riscv_core.ex_stage_i.alu_i.alu_popcnt_i' in module 'riscv_alu_SHARED_INT_DIV0_FPU0' of library 'default' to module 'alu_popcnt' of library 'default' (line 1233 in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv') in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv' on line 861.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'alu_popcnt' from file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv'.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'riscv_core.ex_stage_i.alu_i.alu_ff_i' in module 'riscv_alu_SHARED_INT_DIV0_FPU0' of library 'default' to module 'alu_ff' of library 'default' (line 1157 in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv') in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv' on line 889.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'alu_ff' from file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv'.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'riscv_core.ex_stage_i.alu_i.int_div.div_i' in module 'riscv_alu_SHARED_INT_DIV0_FPU0' of library 'default' to module 'riscv_alu_div' of library 'default' (line 26 in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu_div.sv') in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv' on line 1043.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_alu_div' from file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu_div.sv'.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'riscv_alu_SHARED_INT_DIV0_FPU0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv' on line 362.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'riscv_alu_SHARED_INT_DIV0_FPU0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv' on line 363.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'riscv_alu_SHARED_INT_DIV0_FPU0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv' on line 364.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'riscv_alu_SHARED_INT_DIV0_FPU0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv' on line 427.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'riscv_alu_SHARED_INT_DIV0_FPU0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv' on line 438.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'riscv_alu_SHARED_INT_DIV0_FPU0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv' on line 439.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'riscv_alu_SHARED_INT_DIV0_FPU0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv' on line 440.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'riscv_alu_SHARED_INT_DIV0_FPU0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv' on line 671.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'riscv_alu_SHARED_INT_DIV0_FPU0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv' on line 674.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'riscv_alu_SHARED_INT_DIV0_FPU0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv' on line 677.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'riscv_alu_SHARED_INT_DIV0_FPU0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv' on line 680.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding '/hdl_libraries/GB/components/decoder/bindings/b2' is invalid for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 941 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv' because the constraint '1' on the synthetic operator pin 'A' does not match the actual pin value 'bound'.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'riscv_core.ex_stage_i.mult_i' in module 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' of library 'default' to module 'riscv_mult' of library 'default' (line 30 in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_mult.sv') in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_ex_stage.sv' on line 307.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_mult_SHARED_DSP_MULT0' from file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_mult.sv'.
Info    : Sign mismatch in assignment. [CDFG-373]
        : Assignment has unsigned left hand side 'short_op_c' and signed right hand side in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_mult.sv' on line 114.
Info    : Sign mismatch in assignment. [CDFG-373]
        : Assignment has unsigned left hand side 'short_mul' and signed right hand side in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_mult.sv' on line 116.
Info    : Sign mismatch in assignment. [CDFG-373]
        : Assignment has unsigned left hand side 'short_mac' and signed right hand side in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_mult.sv' on line 117.
Info    : Sign mismatch in assignment. [CDFG-373]
        : Assignment has unsigned left hand side 'short_result' and signed right hand side in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_mult.sv' on line 120.
Info    : Sign mismatch in assignment. [CDFG-373]
        : Assignment has unsigned left hand side 'int_result' and signed right hand side in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_mult.sv' on line 233.
Info    : Sign mismatch in assignment. [CDFG-373]
        : Assignment has unsigned left hand side 'genblk1.dot_char_mul[0]' and signed right hand side in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_mult.sv' on line 271.
Info    : Sign mismatch in assignment. [CDFG-373]
        : Assignment has unsigned left hand side 'genblk1.dot_char_mul[1]' and signed right hand side in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_mult.sv' on line 272.
Info    : Sign mismatch in assignment. [CDFG-373]
        : Assignment has unsigned left hand side 'genblk1.dot_char_mul[2]' and signed right hand side in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_mult.sv' on line 273.
Info    : Sign mismatch in assignment. [CDFG-373]
        : Assignment has unsigned left hand side 'genblk1.dot_char_mul[3]' and signed right hand side in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_mult.sv' on line 274.
Info    : Sign mismatch in assignment. [CDFG-373]
        : Assignment has unsigned left hand side 'dot_char_result' and signed right hand side in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_mult.sv' on line 277.
Info    : Sign mismatch in assignment. [CDFG-373]
        : Assignment has unsigned left hand side 'genblk1.dot_short_mul[0]' and signed right hand side in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_mult.sv' on line 288.
Info    : Sign mismatch in assignment. [CDFG-373]
        : Assignment has unsigned left hand side 'genblk1.dot_short_mul[1]' and signed right hand side in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_mult.sv' on line 289.
Info    : Sign mismatch in assignment. [CDFG-373]
        : Assignment has unsigned left hand side 'genblk1.dot_short_op_b_ext' and signed right hand side in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_mult.sv' on line 256.
Info    : Sign mismatch in assignment. [CDFG-373]
        : Assignment has unsigned left hand side 'dot_short_result' and signed right hand side in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_mult.sv' on line 294.
Info    : Sign mismatch in assignment. [CDFG-373]
        : Assignment has unsigned left hand side 'clpx_shift_result' and signed right hand side in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_mult.sv' on line 295.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding '/hdl_libraries/CW/components/CW_mult_signed/bindings/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=17 B=17 Z=34) at line 116 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_mult.sv' because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding '/hdl_libraries/CW/components/CW_mult_signed/bindings/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=32 B=32 Z=32) at line 233 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_mult.sv' because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding '/hdl_libraries/CW/components/CW_mult_signed/bindings/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=9 B=9 Z=18) at line 271 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_mult.sv' because the 'avoid' attribute on the binding is set to 'true'.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'wb_contention_lsu' in module 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_ex_stage.sv' on line 236.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_ex_stage.sv' on line 205.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_ex_stage.sv' on line 235.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_ex_stage.sv' on line 240.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-771'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'fpu_prec_i' is not used in module 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_ex_stage.sv' on line 91.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_op_i' is not used in module 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_ex_stage.sv' on line 97.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_lat_i' is not used in module 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_ex_stage.sv' on line 98.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_operands_i[2]' is not used in module 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_ex_stage.sv' on line 99.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_operands_i[0]' is not used in module 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_ex_stage.sv' on line 99.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_operands_i[1]' is not used in module 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_ex_stage.sv' on line 99.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_waddr_i' is not used in module 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_ex_stage.sv' on line 100.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_flags_i' is not used in module 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_ex_stage.sv' on line 101.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_read_regs_i[0]' is not used in module 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_ex_stage.sv' on line 103.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_read_regs_i[1]' is not used in module 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_ex_stage.sv' on line 103.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_read_regs_i[2]' is not used in module 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_ex_stage.sv' on line 103.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_read_regs_valid_i' is not used in module 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_ex_stage.sv' on line 104.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_write_regs_i[1]' is not used in module 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_ex_stage.sv' on line 106.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_write_regs_i[0]' is not used in module 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_ex_stage.sv' on line 106.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_write_regs_valid_i' is not used in module 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_ex_stage.sv' on line 107.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-500'.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'riscv_core.load_store_unit_i' in module 'riscv_core' of library 'default' to module 'riscv_load_store_unit' of library 'default' (line 27 in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_load_store_unit.sv') in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_core.sv' on line 894.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_load_store_unit' from file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_load_store_unit.sv'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_load_store_unit' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_load_store_unit.sv' on line 354.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'riscv_core.cs_registers_i' in module 'riscv_core' of library 'default' to module 'riscv_cs_registers' of library 'default' (line 37 in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv') in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_core.sv' on line 957.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16' from file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv'.
Info    : A negative value is used for the bounds in an array declaration. [CDFG-488]
        : Negative value used in the bounds while declaring 'ext_counters_i' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv' on line 146.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv' on line 872.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'frm_n' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv' on line 751.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'fflags_n' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv' on line 750.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'fprec_n' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv' on line 753.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'mstatus_n[mprv]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv' on line 259.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'mstatus_n[mpp]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv' on line 259.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'mstatus_n[upie]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv' on line 259.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-508'.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'CSN_T' of instance 'registers_i' of module 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 972, column 3, hid = 0.
        : Run check_design to check 'Undriven Port(s)/Pin(s)' section for all unconnected instance input ports. It is better to double confirm with designer these unconnected instance input port are expected. During syn_gen the unconnected instance input ports are controlled by attribute 'hdl_unconnected_value', the default value is 0.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'WEN_T' of instance 'registers_i' of module 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 972, column 3, hid = 0.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'A_T' of instance 'registers_i' of module 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 972, column 3, hid = 0.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'D_T' of instance 'registers_i' of module 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv' on line 972, column 3, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'sel_nodes' in module 'alu_ff' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv' on line 1195, column 75, hid = 0.
        : The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'sel_nodes' in module 'alu_ff' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv' on line 1195, column 75, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'sel_nodes' in module 'alu_ff' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv' on line 1195, column 75, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'sel_nodes' in module 'alu_ff' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv' on line 1195, column 75, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'sel_nodes' in module 'alu_ff' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv' on line 1195, column 75, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'sel_nodes' in module 'alu_ff' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv' on line 1195, column 75, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'sel_nodes' in module 'alu_ff' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv' on line 1195, column 75, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'sel_nodes' in module 'alu_ff' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv' on line 1195, column 75, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'pmp_reg_q[pmpaddr][0]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv' on line 94, column 54, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'pmp_reg_q[pmpaddr][1]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv' on line 94, column 54, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'pmp_reg_q[pmpaddr][2]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv' on line 94, column 54, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'pmp_reg_q[pmpaddr][3]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv' on line 94, column 54, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'pmp_reg_q[pmpaddr][4]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv' on line 94, column 54, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'pmp_reg_q[pmpaddr][5]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv' on line 94, column 54, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'pmp_reg_q[pmpaddr][6]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv' on line 94, column 54, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'pmp_reg_q[pmpaddr][7]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv' on line 94, column 54, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'pmp_reg_q[pmpaddr][8]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv' on line 94, column 54, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'pmp_reg_q[pmpaddr][9]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv' on line 94, column 54, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'pmp_reg_q[pmpaddr][10]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv' on line 94, column 54, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'pmp_reg_q[pmpaddr][11]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv' on line 94, column 54, hid = 0.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'ELABUTL-125'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'riscv_core'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'cluster_clock_gating'.
        : Run check_design to get all unresolved instance. To resolve the reference, either load a technology library containing the cell by appending to the 'library' attribute, or read in the hdl file containing the module before performing elaboration. As the design is incomplete, synthesis results may not correspond to the entire design.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
-------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (s) | 
-------------------------------------------------------
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.01 | 
| ume_cse           |       1 |       0 |        0.11 | 
| ume_shrink        |       6 |       0 |        0.01 | 
| ume_sweep         |       0 |       0 |        0.00 | 
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.01 | 
| ume_cse           |       0 |       0 |        0.07 | 
| ume_shrink        |       0 |       0 |        0.00 | 
| ume_sweep         |       0 |       0 |        0.00 | 
-------------------------------------------------------
Starting optimize datapath shifters [v1.0] (stage: post_elab, startdef: riscv_core, recur: true)
Completed optimize datapath shifters (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: riscv_core, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.002s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: riscv_core, recur: true)
Completed clip the non-user hierarchies (accepts: 9, rejects: 0, runtime: 0.080s)
Starting basic netlist cleanup [v1.0] (stage: post_elab, startdef: riscv_core, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_elab
--------------------------------------------------------------------
| Transform                      | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------------------
| hlo_optimize_datapath_shifters |       0 |       0 |        0.00 | 
| hlo_clip_mux_input             |       0 |       0 |        0.00 | 
| hlo_clip                       |       9 |       0 |        0.08 | 
| hlo_cleanup                    |       0 |       0 |        0.00 | 
--------------------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
Runtime & Memory after 'read_hdl'
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:29 (Jun18) |  245.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:40(00:00:47) |  00:00:32(00:00:47) | 100.0(100.0) |   13:23:16 (Jun18) |   1.22 GB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
design 'riscv_core' has the following unresolved references
/designs/riscv_core/instances_hier/core_clock_gate_i
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[31].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[30].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[29].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[28].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[27].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[26].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[25].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[24].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[23].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[22].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[21].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[20].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[19].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[18].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[17].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[16].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[15].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[14].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[13].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[12].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[11].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[10].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[9].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[8].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[7].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[6].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[5].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[4].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[3].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[2].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_CELL_WORD_ITER[1].CG_Inst
/designs/riscv_core/instances_hier/id_stage_i/instances_hier/registers_i/instances_hier/riscv_register_file_i/instances_hier/CG_WE_GLOBAL
Total number of unresolved references in design 'riscv_core' : 33

No empty modules in design 'riscv_core'

  Done Checking the design.
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined '/designs/riscv_core/ports_in/clk_i'.
        : The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/riscv_core/ports_out/instr_req_o 
        : Use the 'external_delay' command to specify and output delay on output ports or to specify an input delay on input ports. See the 'Specifying the Timing and Delay Constraints' Chapter in the 'Timing Analysis Guide' for detailed information.
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/riscv_core/ports_out/instr_addr_o[31] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/riscv_core/ports_out/instr_addr_o[30] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/riscv_core/ports_out/instr_addr_o[29] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/riscv_core/ports_out/instr_addr_o[28] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/riscv_core/ports_out/instr_addr_o[27] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/riscv_core/ports_out/instr_addr_o[26] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/riscv_core/ports_out/instr_addr_o[25] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/riscv_core/ports_out/instr_addr_o[24] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/riscv_core/ports_out/instr_addr_o[23] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/riscv_core/ports_out/instr_addr_o[22] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/riscv_core/ports_out/instr_addr_o[21] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/riscv_core/ports_out/instr_addr_o[20] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/riscv_core/ports_out/instr_addr_o[19] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/riscv_core/ports_out/instr_addr_o[18] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/riscv_core/ports_out/instr_addr_o[17] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/riscv_core/ports_out/instr_addr_o[16] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/riscv_core/ports_out/instr_addr_o[15] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/riscv_core/ports_out/instr_addr_o[14] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/riscv_core/ports_out/instr_addr_o[13] 
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'TUI-253'.
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
The number of exceptions is 1
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 18 2025  01:23:17 pm
  Module:                 riscv_core
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     

/designs/riscv_core/instances_hier/cs_registers_i/instances_seq/id_valid_q_reg/pins_in/clk /designs/riscv_core/instances_hier/core_clock_gate_i/pins_out/clk_o {Unclocked source}
/designs/riscv_core/instances_hier/ex_stage_i/instances_hier/alu_i/instances_hier/int_div.div_i/instances_seq/CompInv_SP_reg/pins_in/clk /designs/riscv_core/instances_hier/core_clock_gate_i/pins_out/clk_o {Unclocked source}
/designs/riscv_core/instances_hier/ex_stage_i/instances_hier/alu_i/instances_hier/int_div.div_i/instances_seq/RemSel_SP_reg/pins_in/clk /designs/riscv_core/instances_hier/core_clock_gate_i/pins_out/clk_o {Unclocked source}
  ... 2543 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

/designs/riscv_core/nets/clk_i
/designs/riscv_core/nets/test_en_i
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set .  
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

/designs/riscv_core/ports_in/apu_master_flags_i[0]
/designs/riscv_core/ports_in/apu_master_flags_i[1]
/designs/riscv_core/ports_in/apu_master_flags_i[2]
  ... 161 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set . As a result the load  
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

/designs/riscv_core/ports_out/apu_master_flags_o[0]
/designs/riscv_core/ports_out/apu_master_flags_o[10]
/designs/riscv_core/ports_out/apu_master_flags_o[11]
  ... 229 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                                           0
 Sequential data pins driven by a clock signal                                             0
 Sequential clock pins without clock waveform                                           2546
 Sequential clock pins with multiple clock waveforms                                       0
 Generated clocks without clock waveform                                                   0
 Generated clocks with incompatible options                                                0
 Generated clocks with multi-master clock                                                  0
 Generated clocks with master clock not reaching the generated clock target                0
 Paths constrained with different clocks                                                   0
 Loop-breaking cells for combinational feedback                                            0
 Nets with multiple drivers                                                                2
 Timing exceptions with no effect                                                          0
 Suspicious multi_cycle exceptions                                                         0
 Pins/ports with conflicting case constants                                                0
 Inputs without clocked external delays                                                    0
 Outputs without clocked external delays                                                   0
 Inputs without external driver/transition                                               164
 Outputs without external load                                                           232
 Exceptions with invalid timing start-/endpoints                                           0

                                                                           Total:       2944

Cannot remove default cost group.
    Removing cost_group 'clk'.
Info    : Removed object. [TUI-58]
        : Removed cost_group '/designs/riscv_core/timing/cost_groups/clk'.
Warning : This command will be obsolete in a next major release. [TUI-37]
        : The command 'all::all_outs' will be obsolete in the next major release. Use 'all_outputs' to return all output ports.
Warning : This command will be obsolete in a next major release. [TUI-37]
        : The command 'all::all_inps' will be obsolete in the next major release. Use 'all_inputs' to return all input ports.
Warning : This command will be obsolete in a next major release. [TUI-37]
        : The command 'all::all_inps' will be obsolete in the next major release. Use 'all_inputs' to return all input ports.
Warning : This command will be obsolete in a next major release. [TUI-37]
        : The command 'all::all_outs' will be obsolete in the next major release. Use 'all_outputs' to return all output ports.
        Computing arrivals and requireds.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'riscv_core'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'riscv_core'.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'riscv_core'.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'riscv_core'.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'riscv_core'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 18 2025  01:23:19 pm
  Module:                 riscv_core
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     
(Pin | Source | Reason)                                                         

/designs/riscv_core/instances_hier/cs_registers_i/instances_seq/id_valid_q_reg/pins_in/clk /designs/riscv_core/instances_hier/core_clock_gate_i/pins_out/clk_o {Unclocked source}
/designs/riscv_core/instances_hier/ex_stage_i/instances_hier/alu_i/instances_hier/int_div.div_i/instances_seq/CompInv_SP_reg/pins_in/clk /designs/riscv_core/instances_hier/core_clock_gate_i/pins_out/clk_o {Unclocked source}
/designs/riscv_core/instances_hier/ex_stage_i/instances_hier/alu_i/instances_hier/int_div.div_i/instances_seq/RemSel_SP_reg/pins_in/clk /designs/riscv_core/instances_hier/core_clock_gate_i/pins_out/clk_o {Unclocked source}
  ... 2543 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

/designs/riscv_core/nets/clk_i
/designs/riscv_core/nets/test_en_i
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Timing exceptions with no effect

The following timing exceptions are not currently affecting timing in the       
design.  Either no paths in the design satisfy the exception's path             
specification, or all paths that satisfy the path specification also satisfy an 
exception with a higher priority.  You can improve runtime and memory usage by  
removing these exceptions if they are not truly needed.  To see if there is a   
path in the design that satisfies the path specification for an exception, or   
to see what other exception is overriding an exception because of priority, use 
the command:                                                                    
  report timing -paths [eval [::legacy::get_attribute paths <exception>]]

/designs/riscv_core/timing/exceptions/path_groups/C2C
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set .  
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

/designs/riscv_core/ports_in/apu_master_flags_i[0]
/designs/riscv_core/ports_in/apu_master_flags_i[1]
/designs/riscv_core/ports_in/apu_master_flags_i[2]
  ... 161 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set . As a result the load  
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

/designs/riscv_core/ports_out/apu_master_flags_o[0]
/designs/riscv_core/ports_out/apu_master_flags_o[10]
/designs/riscv_core/ports_out/apu_master_flags_o[11]
  ... 229 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                                           0
 Sequential data pins driven by a clock signal                                             0
 Sequential clock pins without clock waveform                                           2546
 Sequential clock pins with multiple clock waveforms                                       0
 Generated clocks without clock waveform                                                   0
 Generated clocks with incompatible options                                                0
 Generated clocks with multi-master clock                                                  0
 Generated clocks with master clock not reaching the generated clock target                0
 Paths constrained with different clocks                                                   0
 Loop-breaking cells for combinational feedback                                            0
 Nets with multiple drivers                                                                2
 Timing exceptions with no effect                                                          1
 Suspicious multi_cycle exceptions                                                         0
 Pins/ports with conflicting case constants                                                0
 Inputs without clocked external delays                                                    0
 Outputs without clocked external delays                                                   0
 Inputs without external driver/transition                                               164
 Outputs without external load                                                           232
 Exceptions with invalid timing start-/endpoints                                           0

                                                                           Total:       2945

Warning : The 'lp_insert_clock_gating' attribute should be set before elaboration. [POPT-104]
        : The design 'design:riscv_core' is already read. The attribute will not be set.
        : Setting the 'lp_insert_clock_gating' attribute before elaboration will result in an optimal clock-gated design.
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
Warning : For best results, set lp_insert_early_clock_gating before elaboration. [POPT-152]
        : For best results, set lp_insert_early_clock_gating before elaboration.
        : For best results, set lp_insert_early_clock_gating before elaboration.
  Setting attribute of root '/': 'lp_insert_early_clock_gating' = true
  Setting attribute of root '/': 'lp_insert_discrete_clock_gating_logic' = true
  Setting attribute of design 'riscv_core': 'lp_clock_gating_min_flops' = 3
      Running additional step before syn_gen...

Info    : Unconnected instance input port detected. [ELABUTL-129]
        : Assuming a  logic '0' value for unconnected input port 'CSN_T' of instance 'registers_i' of module 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0'.
        : The 'hdl_unconnected_value' attribute controls treatment of unconnected input port.
Info    : Unconnected instance input port detected. [ELABUTL-129]
        : Assuming a  logic '0' value for unconnected input port 'WEN_T' of instance 'registers_i' of module 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0'.
Info    : Unconnected instance input port detected. [ELABUTL-129]
        : Assuming a  logic '0' value for unconnected input port 'A_T' of instance 'registers_i' of module 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0'.
Info    : Unconnected instance input port detected. [ELABUTL-129]
        : Assuming a  logic '0' value for unconnected input port 'D_T' of instance 'registers_i' of module 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'sel_nodes' in module 'alu_ff'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven signal.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'pmp_reg_q[pmpaddr][0]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'pmp_reg_q[pmpaddr][1]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'pmp_reg_q[pmpaddr][2]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'pmp_reg_q[pmpaddr][3]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'pmp_reg_q[pmpaddr][4]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'pmp_reg_q[pmpaddr][5]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'pmp_reg_q[pmpaddr][6]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'pmp_reg_q[pmpaddr][7]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'pmp_reg_q[pmpaddr][8]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'pmp_reg_q[pmpaddr][9]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'pmp_reg_q[pmpaddr][10]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'pmp_reg_q[pmpaddr][11]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'pmp_reg_q[pmpaddr][12]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'pmp_reg_q[pmpaddr][13]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'pmp_reg_q[pmpaddr][14]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'pmp_reg_q[pmpaddr][15]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'pmp_reg_q[pmpcfg][0]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'pmp_reg_q[pmpcfg][1]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'pmp_reg_q[pmpcfg][2]' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'ELABUTL-130'.

Stage: pre_early_cg
-----------------------------------------------
| Transform | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
-----------------------------------------------
Mapping ChipWare ICG instances in riscv_core
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
EarlyCg insertion, version 4
[Clock Gating] Propagating constants ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'id_stage_i/data_reg_offset_ex_o_reg[1]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'id_stage_i/data_reg_offset_ex_o_reg[0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'id_stage_i/data_sign_ext_ex_o_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'id_stage_i/apu_waddr_ex_o_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'id_stage_i/apu_waddr_ex_o_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'id_stage_i/apu_waddr_ex_o_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'id_stage_i/apu_waddr_ex_o_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'id_stage_i/apu_waddr_ex_o_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'id_stage_i/apu_waddr_ex_o_reg[0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'id_stage_i/apu_flags_ex_o_reg[14]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'id_stage_i/apu_flags_ex_o_reg[13]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'id_stage_i/apu_flags_ex_o_reg[12]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'id_stage_i/apu_flags_ex_o_reg[11]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'id_stage_i/apu_flags_ex_o_reg[10]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'id_stage_i/apu_flags_ex_o_reg[9]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'id_stage_i/apu_flags_ex_o_reg[8]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'id_stage_i/apu_flags_ex_o_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'id_stage_i/apu_flags_ex_o_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'id_stage_i/apu_flags_ex_o_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'id_stage_i/apu_flags_ex_o_reg[4]'. The constant is '0'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-45'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/regfile_waddr_ex_o_reg[5]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/regfile_alu_waddr_ex_o_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_type_ex_o_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_type_ex_o_reg[-1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_op_ex_o_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_op_ex_o_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_op_ex_o_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_op_ex_o_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_op_ex_o_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_op_ex_o_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_lat_ex_o_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_lat_ex_o_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[0][31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[1][31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_operands_ex_o_reg[2][31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_flags_ex_o_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_flags_ex_o_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_flags_ex_o_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_flags_ex_o_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_flags_ex_o_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_flags_ex_o_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_flags_ex_o_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_flags_ex_o_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_flags_ex_o_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_flags_ex_o_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_flags_ex_o_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_flags_ex_o_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_flags_ex_o_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_flags_ex_o_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_flags_ex_o_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_waddr_ex_o_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_waddr_ex_o_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_waddr_ex_o_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_waddr_ex_o_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_waddr_ex_o_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_waddr_ex_o_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/data_sign_ext_ex_o_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/data_reg_offset_ex_o_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/data_reg_offset_ex_o_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/registers_i/TestReadAddr_Q_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/registers_i/TestReadAddr_Q_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/registers_i/TestReadAddr_Q_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/registers_i/TestReadAddr_Q_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/registers_i/TestReadAddr_Q_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/registers_i/TestReadAddr_Q_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/controller_i/data_err_q_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ex_stage_i/regfile_waddr_lsu_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'load_store_unit_i/data_sign_ext_q_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/mstatus_q_reg[mprv]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'cs_registers_i/mstatus_q_reg[mpp][0]'.
        : To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'cs_registers_i/mstatus_q_reg[mpp][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/mstatus_q_reg[upie]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/mstatus_q_reg[uie]'.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-32' truncated to length 4096 from 7211
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 178 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'cs_registers_i/mstatus_q_reg[mpp][0]', 
'cs_registers_i/mstatus_q_reg[mpp][1]', 
'cs_registers_i/mstatus_q_reg[mprv]', 'cs_registers_i/mstatus_q_reg[uie]', 
'cs_registers_i/mstatus_q_reg[upie]', 
'ex_stage_i/regfile_waddr_lsu_reg[5]', 'id_stage_i/apu_flags_ex_o_reg[0]', 
'id_stage_i/apu_flags_ex_o_reg[1]', 'id_stage_i/apu_flags_ex_o_reg[2]', 
'id_stage_i/apu_flags_ex_o_reg[3]', 'id_stage_i/apu_flags_ex_o_reg[4]', 
'id_stage_i/apu_flags_ex_o_reg[5]', 'id_stage_i/apu_flags_ex_o_reg[6]', 
'id_stage_i/apu_flags_ex_o_reg[7]', 'id_stage_i/apu_flags_ex_o_reg[8]', 
'id_stage_i/apu_flags_ex_o_reg[9]', 'id_stage_i/apu_flags_ex_o_reg[10]', 
'id_stage_i/apu_flags_ex_o_reg[11]', 'id_stage_i/apu_flags_ex_o_reg[12]', 
'id_stage_i/apu_flags_ex_o_reg[13]', 'id_stage_i/apu_flags_ex_o_reg[14]', 
'id_stage_i/apu_lat_ex_o_reg[0]', 'id_stage_i/apu_lat_ex_o_reg[1]', 
'id_stage_i/apu_op_ex_o_reg[0]', 'id_stage_i/apu_op_ex_o_reg[1]', 
'id_stage_i/apu_op_ex_o_reg[2]', 'id_stage_i/apu_op_ex_o_reg[3]', 
'id_stage_i/apu_op_ex_o_reg[4]', 'id_stage_i/apu_op_ex_o_reg[5]', 
'id_stage_i/apu_operands_ex_o_reg[0][0]', 
'id_stage_i/apu_operands_ex_o_reg[0][1]', 
'id_stage_i/apu_operands_ex_o_reg[0][2]', 
'id_stage_i/apu_operands_ex_o_reg[0][3]', 
'id_stage_i/apu_operands_ex_o_reg[0][4]', 
'id_stage_i/apu_operands_ex_o_reg[0][5]', 
'id_stage_i/apu_operands_ex_o_reg[0][6]', 
'id_stage_i/apu_operands_ex_o_reg[0][7]', 
'id_stage_i/apu_operands_ex_o_reg[0][8]', 
'id_stage_i/apu_operands_ex_o_reg[0][9]', 
'id_stage_i/apu_operands_ex_o_reg[0][10]', 
'id_stage_i/apu_operands_ex_o_reg[0][11]', 
'id_stage_i/apu_operands_ex_o_reg[0][12]', 
'id_stage_i/apu_operands_ex_o_reg[0][13]', 
'id_stage_i/apu_operands_ex_o_reg[0][14]', 
'id_stage_i/apu_operands_ex_o_reg[0][15]', 
'id_stage_i/apu_operands_ex_o_reg[0][16]', 
'id_stage_i/apu_operands_ex_o_reg[0][17]', 
'id_stage_i/apu_operands_ex_o_reg[0][18]', 
'id_stage_i/apu_operands_ex_o_reg[0][19]', 
'id_stage_i/apu_operands_ex_o_reg[0][20]', 
'id_stage_i/apu_operands_ex_o_reg[0][21]', 
'id_stage_i/apu_operands_ex_o_reg[0][22]', 
'id_stage_i/apu_operands_ex_o_reg[0][23]', 
'id_stage_i/apu_operands_ex_o_reg[0][24]', 
'id_stage_i/apu_operands_ex_o_reg[0][25]', 
'id_stage_i/apu_operands_ex_o_reg[0][26]', 
'id_stage_i/apu_operands_ex_o_reg[0][27]', 
'id_stage_i/apu_operands_ex_o_reg[0][28]', 
'id_stage_i/apu_operands_ex_o_reg[0][29]', 
'id_stage_i/apu_operands_ex_o_reg[0][30]', 
'id_stage_i/apu_operands_ex_o_reg[0][31]', 
'id_stage_i/apu_operands_ex_o_reg[1][0]', 
'id_stage_i/apu_operands_ex_o_reg[1][1]', 
'id_stage_i/apu_operands_ex_o_reg[1][2]', 
'id_stage_i/apu_operands_ex_o_reg[1][3]', 
'id_stage_i/apu_operands_ex_o_reg[1][4]', 
'id_stage_i/apu_operands_ex_o_reg[1][5]', 
'id_stage_i/apu_operands_ex_o_reg[1][6]', 
'id_stage_i/apu_operands_ex_o_reg[1][7]', 
'id_stage_i/apu_operands_ex_o_reg[1][8]', 
'id_stage_i/apu_operands_ex_o_reg[1][9]', 
'id_stage_i/apu_operands_ex_o_reg[1][10]', 
'id_stage_i/apu_operands_ex_o_reg[1][11]', 
'id_stage_i/apu_operands_ex_o_reg[1][12]', 
'id_stage_i/apu_operands_ex_o_reg[1][13]', 
'id_stage_i/apu_operands_ex_o_reg[1][14]', 
'id_stage_i/apu_operands_ex_o_reg[1][15]', 
'id_stage_i/apu_operands_ex_o_reg[1][16]', 
'id_stage_i/apu_operands_ex_o_reg[1][17]', 
'id_stage_i/apu_operands_ex_o_reg[1][18]', 
'id_stage_i/apu_operands_ex_o_reg[1][19]', 
'id_stage_i/apu_operands_ex_o_reg[1][20]', 
'id_stage_i/apu_operands_ex_o_reg[1][21]', 
'id_stage_i/apu_operands_ex_o_reg[1][22]', 
'id_stage_i/apu_operands_ex_o_reg[1][23]', 
'id_stage_i/apu_operands_ex_o_reg[1][24]', 
'id_stage_i/apu_operands_ex_o_reg[1][25]', 
'id_stage_i/apu_operands_ex_o_reg[1][26]', 
'id_stage_i/apu_operands_ex_o_reg[1][27]', 
'id_stage_i/apu_operands_ex_o_reg[1][28]', 
'id_stage_i/apu_operands_ex_o_reg[1][29]', 
'id_stage_i/apu_operands_ex_o_reg[1][30]', 
'id_stage_i/apu_operands_ex_o_reg[1][31]', 
'id_stage_i/apu_operands_ex_o_reg[2][0]', 
'id_stage_i/apu_operands_ex_o_reg[2][1]', 
'id_stage_i/apu_operands_ex_o_reg[2][2]', 
'i
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 13 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'id_stage_i/controller_i/mux_612_33', 'id_stage_i/controller_i/mux_764_37', 
'id_stage_i/controller_i/mux_csr_irq_sec_o_301_18', 
'id_stage_i/controller_i/mux_csr_restore_uret_id_o_301_18', 
'id_stage_i/controller_i/mux_csr_restore_uret_id_o_767_18', 
'id_stage_i/controller_i/mux_csr_restore_uret_id_o_777_14', 
'id_stage_i/controller_i/mux_csr_restore_uret_id_o_787_20', 
'id_stage_i/controller_i/mux_csr_save_ex_o_301_18', 
'id_stage_i/controller_i/mux_csr_save_ex_o_385_15', 
'id_stage_i/decoder_i/mux_instr_multicycle_o_306_18', 
'id_stage_i/decoder_i/mux_instr_multicycle_o_554_13', 
'id_stage_i/mux_operand_c_vec_749_22', 'id_stage_i/registers_i/g1'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
  total runtime for constant propagation: 00:01 walltime (min:sec)
[Clock Gating] Propagating constants done. (1 s.)
[Clock Gating] Reordering datapath muxes ...
[Clock Gating] Reordering datapath muxes done. (0 s.)
[Clock Gating] Decloning datapath insts ...
[Clock Gating] Decloning datapath insts done. (0 s.)
[Clock Gating] Removing redundant muxes pre insertion ...
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/apu_en_ex_o_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_stage_i/int_controller_i/irq_sec_q_reg'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 2 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'id_stage_i/apu_en_ex_o_reg', 'id_stage_i/int_controller_i/irq_sec_q_reg'.
  total runtime for constant propagation: 00:01 walltime (min:sec)
[Clock Gating] Removing redundant muxes pre insertion done. (1 s.)
  Setting attribute of root '/': 'basic_opto_skip_datapath' = true
[Clock Gating] Clock gating design ...
  Inserting clock-gating logic in netlist from '/designs/riscv_core'
Inserting clock-gating logic .....
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_popcnt_i' in module 'riscv_alu_SHARED_INT_DIV0_FPU0' would be automatically ungrouped.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'registers_i' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ex_stage_i' in module 'riscv_core' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'int_controller_i' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' would be automatically ungrouped.
        
        New clock gate fanout statistics
        =================================================
        Fanout Size           Num CGs     Total FFs 
        -------------------------------------------------
        1 to 3                    5       15
        4 to 15                  14       83
        16 to 63                 30       971
        64 to 255                 3       241
        =================================================

Info    : Could not find any user created clock-gating module. [POPT-12]
        : Looking for Integrated clock-gating cell in library.
        
        New clock gate fanout statistics
        =================================================
        Fanout Size           Num CGs     Total FFs 
        -------------------------------------------------
        1 to 3                    1       3
        =================================================

Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        1313		 96%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      31		  2%
  Timing exception in enable logic      0		  0%
  Register bank width too small         31		  2%
Total flip-flops                        1375		100%
Total CG Modules                        53
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
        : This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.
    Automatically cost grouped 106 clock gate paths.
[Clock Gating] Clock gating design done. (3 s.)
  Resetting attribute of root '/': 'basic_opto_skip_datapath' = false
[Clock Gating] Dissolving small equality operators ...
[Clock Gating] Dissolving small equality operators done. (0 s.)
##Generic Timing Info for library domain: timing typical gate delay: 17.4 ps std_slew: 5.6 ps std_load: 1.9 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: riscv_core, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Running DP early constant propagation (netlist riscv_core)...
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/dcsr_q_reg[xdebugver][28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/dcsr_q_reg[xdebugver][29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/dcsr_q_reg[xdebugver][31]'.
...done running DP early constant propagation (5 seconds CPU time, netlist riscv_core).
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 3 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'cs_registers_i/dcsr_q_reg[xdebugver][28]', 
'cs_registers_i/dcsr_q_reg[xdebugver][29]', 
'cs_registers_i/dcsr_q_reg[xdebugver][31]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 11 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'cs_registers_i/g56', 'cs_registers_i/mux_dcsr_n[nmip]_745_11', 
'cs_registers_i/mux_dcsr_n[nmip]_778_20', 
'cs_registers_i/mux_dcsr_n[stopcount]_745_11', 
'cs_registers_i/mux_dcsr_n[stopcount]_778_20', 
'cs_registers_i/mux_dcsr_n[stoptime]_745_11', 
'cs_registers_i/mux_dcsr_n[stoptime]_778_20', 
'id_stage_i/controller_i/mux_jr_stall_o_1018_40', 
'id_stage_i/controller_i/mux_load_stall_o_1005_13', 
'id_stage_i/mux_data_misaligned_ex_o_1475_14', 
'id_stage_i/registers_i_riscv_register_file_i/mux_waddr_onehot_b_166_190'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'cs_registers_i/mux_dscratch1_n_804_20', 
'cs_registers_i/mux_mepc_n_771_20', 'cs_registers_i/mux_mscratch_n_767_20'.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 0.666 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              V         0.00         0.032000  
M2              H         1.00         0.032000  
M3              V         1.00         0.038000  
M4              H         1.00         0.040000  
M5              V         1.00         0.040000  
M6              H         1.00         0.040000  
M7              V         1.00         0.040000  
M8              H         1.00         0.360000  
M9              V         1.00         1.800000  
AP              H         1.00         1.800000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'riscv_core' to generic gates using 'medium' effort.
Running Synthesis Turbo Flow Version 2.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:23:30 (Jun18) |   1.33 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: riscv_core, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.036s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.04 | 
-----------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: riscv_core, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)

Stage: post_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 0.666 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              V         0.00         0.032000  
M2              H         1.00         0.032000  
M3              V         1.00         0.038000  
M4              H         1.00         0.040000  
M5              V         1.00         0.040000  
M6              H         1.00         0.040000  
M7              V         1.00         0.040000  
M8              H         1.00         0.360000  
M9              V         1.00         1.800000  
AP              H         1.00         1.800000  

Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'dcsr_q_reg[mprven]' and 'dcsr_q_reg[nmip]' in 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16' have been merged.
        : To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'dcsr_q_reg[mprven]' and 'dcsr_q_reg[stopcount]' in 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'dcsr_q_reg[mprven]' and 'dcsr_q_reg[stoptime]' in 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'dcsr_q_reg[prv][0]' and 'dcsr_q_reg[prv][1]' in 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_id_o_reg[0]' and 'instr_rdata_id_o_reg[1]' in 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0_DM_HaltAddress32h1a110800' have been merged.
Running Unified Mux Engine Tricks...
          Accepted sweep muxes in module riscv_load_store_unit for instance(s): mux_rdata_b_ext_256_13
          Accepted sweep muxes in module riscv_load_store_unit for instance(s): mux_rdata_b_ext_265_13
          Accepted sweep muxes in module riscv_load_store_unit for instance(s): mux_rdata_b_ext_275_13
          Accepted sweep muxes in module riscv_load_store_unit for instance(s): mux_rdata_b_ext_285_13
          Accepted sweep muxes in module riscv_load_store_unit for instance(s): mux_rdata_h_ext_210_13
          Accepted sweep muxes in module riscv_load_store_unit for instance(s): mux_rdata_h_ext_220_13
          Accepted sweep muxes in module riscv_load_store_unit for instance(s): mux_rdata_h_ext_230_13
          Accepted sweep muxes in module riscv_load_store_unit for instance(s): mux_rdata_h_ext_240_13
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
-----------------------------------------------
| Trick     | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
| ume_ssm   |       0 |       0 |        0.00 | 
| ume_sweep |       8 |       0 |        0.01 | 
| ume_share |       0 |       0 |        0.00 | 
| ume_ssm   |       0 |       0 |        0.00 | 
| ume_sweep |       0 |       0 |        0.00 | 
| ume_share |       0 |       0 |        0.00 | 
-----------------------------------------------
Begin SDR optimization 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside alu_ff = 0
#Special hiers formed inside cluster_clock_gating = 0
#Special hiers formed inside riscv_alu_SHARED_INT_DIV0_FPU0 = 0
#Special hiers formed inside riscv_alu_div = 0
#Special hiers formed inside riscv_compressed_decoder_FPU0 = 0
#Special hiers formed inside riscv_controller_FPU0 = 0
#Special hiers formed inside riscv_core = 0
#Special hiers formed inside riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16 = 0
#Special hiers formed inside riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6 = 0
#Special hiers formed inside riscv_fetch_fifo = 0
#Special hiers formed inside riscv_hwloop_controller_N_REGS2 = 0
#Special hiers formed inside riscv_hwloop_regs_N_REGS2 = 0
#Special hiers formed inside riscv_id_stage_N_HWLP2_PULP_SECURE0_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5 = 0
#Special hiers formed inside riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0_DM_HaltAddress32h1a110800 = 0
#Special hiers formed inside riscv_load_store_unit = 0
#Special hiers formed inside riscv_mult_SHARED_DSP_MULT0 = 0
#Special hiers formed inside riscv_prefetch_buffer = 0
#Special hiers formed inside riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0 = 0
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
No special hier is found 
End SDR optimization 
Starting recase case-box optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed recase case-box optimization (accepts: 0, rejects: 0, runtime: 0.127s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
          Accepted infer macro optimization in module riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0_DM_HaltAddress32h1a110800 for instance(s): mux_valid_270_13
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 5 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'cs_registers_i/dcsr_q_reg[nmip]', 'cs_registers_i/dcsr_q_reg[prv][1]', 
'cs_registers_i/dcsr_q_reg[stopcount]', 
'cs_registers_i/dcsr_q_reg[stoptime]', 
'if_stage_i/instr_rdata_id_o_reg[1]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'if_stage_i/mux_valid_258_18', 'if_stage_i/mux_valid_270_13', 
'if_stage_i/mux_valid_287_9', 'if_stage_i/mux_valid_295_10'.
Completed infer macro optimization (accepts: 1, rejects: 203, runtime: 0.100s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.017s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.003s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
          Accepted mux input consolidation in module riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6 for instance(s): mux_mult_signed_mode_o_1952_232
          Accepted mux input consolidation in module riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6 for instance(s): mux_mult_signed_mode_o_554_233
          Accepted mux input consolidation in module riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6 for instance(s): mux_mult_sel_subword_o_1952_234
          Accepted mux input consolidation in module riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6 for instance(s): mux_mult_operator_o_1952_235
          Accepted mux input consolidation in module riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6 for instance(s): mux_mult_operator_o_554_236
          Accepted mux input consolidation in module riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6 for instance(s): mux_mult_int_en_554_237
          Accepted mux input consolidation in module riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6 for instance(s): mux_alu_vec_mode_o_554_238
          Accepted mux input consolidation in module riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6 for instance(s): mux_alu_operator_o_1952_239
          Accepted mux input consolidation in module riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6 for instance(s): mux_alu_op_b_mux_sel_o_1952_240
          Accepted mux input consolidation in module riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6 for instance(s): mux_alu_op_a_mux_sel_o_1952_241
          Accepted mux input consolidation in module riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6 for instance(s): mux_alu_op_a_mux_sel_o_554_242
          Accepted mux input consolidation in module riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6 for instance(s): mux_alu_en_554_243
          Accepted mux input consolidation in module riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6 for instance(s): mux_alu_bmask_b_mux_sel_o_1952_244
Completed mux input consolidation (accepts: 13, rejects: 0, runtime: 0.011s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.004s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.123s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.022s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed identity transform (accepts: 0, rejects: 1, runtime: 0.016s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.003s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.004s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.008s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
          Accepted optimize datapath elements in module riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16 for instance(s): neq_1135_48
Completed optimize datapath elements (accepts: 1, rejects: 0, runtime: 0.003s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.001s)
Starting word-level redundancy removal [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
          Accepted word-level redundancy removal in module riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16 for instance(s): mux_perf_rdata_1094_9/ctl, depth: 0, (new driver: /constant[1], depth: 0)
          Rejected word-level redundancy removal in module riscv_alu_SHARED_INT_DIV0_FPU0 for instance(s): mux_804_35/ctl, depth: 9, (new driver: g124/z, depth: 5) (reason: unsuitable driver)
          Rejected word-level redundancy removal in module riscv_alu_SHARED_INT_DIV0_FPU0 for instance(s): mux_802_26/ctl, depth: 9, (new driver: g316/z, depth: 4) (reason: unsuitable driver)
          Accepted word-level redundancy removal in module riscv_hwloop_controller_N_REGS2 for instance(s): mux_hwlp_targ_addr_o_87_14/ctl, depth: 7, (new driver: /constant[1], depth: 0)
Completed word-level redundancy removal (accepts: 2, rejects: 2, runtime: 3.009s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed clip mux common data inputs (accepts: 1, rejects: 0, runtime: 0.003s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)
Starting basic netlist cleanup [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_rtlopt
-----------------------------------------------------------------
| Transform                   | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------------------
| hlo_recase_casebox          |       0 |       0 |        0.13 | 
| hlo_infer_macro             |       1 |     203 |        0.10 | 
| hlo_decode_mux_sandwich     |       0 |       0 |        0.00 | 
| hlo_mux_decode              |       0 |       0 |        0.00 | 
| hlo_chop_mux                |       0 |       0 |        0.02 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |      13 |       0 |        0.01 | 
| hlo_constant_mux_opt        |       0 |       0 |        0.00 | 
| hlo_inequality_transform    |       0 |       0 |        0.12 | 
| hlo_reconv_opt              |       0 |       0 |        0.00 | 
| hlo_restructure             |       0 |       0 |        0.02 | 
| hlo_identity_transform      |       0 |       1 |        0.02 | 
| hlo_reduce_operator_chain   |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.01 | 
| hlo_optimize_datapath       |       1 |       0 |        0.00 | 
| hlo_datapath_recast         |       0 |       0 |        0.00 | 
| hlo_redundancy_removal_word |       2 |       2 |        3.01 | 
| hlo_clip_mux_input          |       1 |       0 |        0.00 | 
| hlo_clip                    |       0 |       0 |        0.00 | 
| hlo_cleanup                 |       0 |       0 |        0.00 | 
-----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
-------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (s) | 
-------------------------------------------------
| ume_runtime |       0 |       0 |        0.00 | 
-------------------------------------------------
CAS: Converted binary mux mux_shift_result_947_45 (def: riscv_alu_SHARED_INT_DIV0_FPU0, data: 32, sel: 5, width: 1) to onehot mux
CAS: Converted binary mux mux_mem[raddr_a_i]_109_26 (def: riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0, data: 32, sel: 5, width: 32) to onehot mux
CAS: Converted binary mux mux_mem[raddr_b_i]_110_26 (def: riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0, data: 32, sel: 5, width: 32) to onehot mux
CAS: Converted binary mux mux_mem[raddr_c_i]_111_26 (def: riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0, data: 32, sel: 5, width: 32) to onehot mux
Number of big hc bmuxes before = 0
Number of non-ctl's : 12
mux_1195_35 mux_1195_38 mux_1195_40 mux_1195_44 mux_1195_46 mux_1195_50 mux_1195_52 mux_1195_75 mux_1205_36 mux_1205_42 mux_1205_60 mux_1205_62 
SOP DEBUG : Module= alu_ff, Cluster= ctl_1195_34, ctl= 12, Non-ctl= 12
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_1195_34.
Number of non-ctl's : 1
mux_shuffle_reg_sel_669_26 
SOP DEBUG : Module= riscv_alu_SHARED_INT_DIV0_FPU0, Cluster= ctl_imm_vec_ext_i_669_26, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_imm_vec_ext_i_669_26.
Number of non-ctl's : 6
mux_cmp_signed_345_18 mux_cmbsop_shuffle_byte_sel[3]_728_22 mux_cmbsop_shuffle_byte_sel[3]_748_22 mux_cmp_signed_361_15 mux_shuffle_reg0_sel_666_22 mux_shuffle_reg_sel_666_22 
SOP DEBUG : Module= riscv_alu_SHARED_INT_DIV0_FPU0, Cluster= ctl_operator_i_345_18, ctl= 2, Non-ctl= 6
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_operator_i_345_18.
Number of non-ctl's : 2
mux_adder_in_a_140_566 mux_adder_in_b_140_568 
SOP DEBUG : Module= riscv_alu_SHARED_INT_DIV0_FPU0, Cluster= g565, ctl= 2, Non-ctl= 2
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster g565.
Number of non-ctl's : 14
g27 g32 g33 g39 g43 g44 mux_ARegEn_S_135_11 mux_BRegEn_S_135_11 mux_LoadEn_S_135_11 mux_OutVld_SO_135_11 mux_ResRegEn_S_135_11 mux_State_SN_135_11 mux_LoadEn_S_140_160 mux_OutVld_SO_140_162 
SOP DEBUG : Module= riscv_alu_div, Cluster= ctl_State_SP_135_11, ctl= 3, Non-ctl= 14
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_State_SP_135_11.
Number of non-ctl's : 29
mux_illegal_instr_o_60_2 g4 g11 g12 g13 mux_illegal_instr_o_57_41 mux_illegal_instr_o_60_22 mux_illegal_instr_o_64_31 mux_illegal_instr_o_117_43 mux_illegal_instr_o_133_31 mux_illegal_instr_o_140_17 mux_illegal_instr_o_151_48 mux_illegal_instr_o_167_24 mux_illegal_instr_o_211_22 mux_illegal_instr_o_216_37 mux_instr_o_60_22 mux_instr_o_117_22 mux_instr_o_140_17 mux_instr_o_167_24 mux_instr_o_211_22 mux_instr_o_242_29 mux_instr_o_246_32 mux_illegal_instr_o_211_10 mux_illegal_instr_o_147_46 mux_illegal_instr_o_157_50 mux_illegal_instr_o_158_52 mux_illegal_instr_o_242_54 mux_illegal_instr_o_254_56 mux_illegal_instr_o_256_58 
SOP DEBUG : Module= riscv_compressed_decoder_FPU0, Cluster= ctl_60_22, ctl= 21, Non-ctl= 29
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_60_22.
Number of non-ctl's : 239
RC_CG_AND RC_CG_AND399 RC_CG_AND400 RC_CG_AND401 RC_CG_AND402 RC_CG_AND403 RC_CG_AND404 RC_CG_AND405 RC_CG_AND406 RC_CG_AND407 RC_CG_AND408 RC_CG_AND409 RC_CG_AND410 RC_CG_AND411 RC_CG_AND412 RC_CG_AND413 RC_CG_AND414 RC_CG_AND415 RC_CG_AND416 RC_CG_AND417 RC_CG_AND418 RC_CG_AND419 RC_CG_AND420 RC_CG_AND421 RC_CG_AND422 RC_CG_AND423 RC_CG_AND424 RC_CG_AND425 RC_CG_AND426 RC_CG_AND427 RC_CG_AND428 RC_CG_AND429 RC_CG_AND431 RC_CG_AND432 RC_CG_AND433 RC_CG_AND434 RC_CG_AND435 RC_CG_AND436 RC_CG_AND437 RC_CG_AND438 RC_CG_AND439 RC_CG_AND440 RC_CG_AND441 RC_CG_AND442 RC_CG_AND443 RC_CG_AND444 RC_CG_AND445 RC_CG_AND446 RC_CG_AND447 RC_CG_AND448 RC_CG_AND449 RC_CG_AND450 RC_CG_AND451 RC_CG_AND452 RC_CG_AND453 RC_CG_AND454 RC_CG_AND455 RC_CG_AND456 RC_CG_AND459 RC_CG_AND460 RC_CG_AND461 RC_CG_AND464 RC_CG_AND465 RC_CG_AND466 RC_CG_AND467 RC_CG_AND468 RC_CG_AND469 RC_CG_AND470 RC_CG_AND471 RC_CG_AND472 RC_CG_AND473 RC_CG_AND474 RC_CG_AND475 RC_CG_AND476 RC_CG_AND477 RC_CG_AND478 RC_CG_AND479 RC_CG_AND480 RC_CG_AND481 RC_CG_AND482 RC_CG_AND483 RC_CG_AND484 RC_CG_AND485 RC_CG_AND486 RC_CG_AND487 RC_CG_AND488 RC_CG_AND489 RC_CG_AND490 RC_CG_AND491 RC_CG_AND492 RC_CG_AND493 RC_CG_AND494 RC_CG_AND495 RC_CG_AND496 RC_CG_AND497 RC_CG_AND498 RC_CG_AND499 RC_CG_AND500 RC_CG_AND501 RC_CG_AND502 RC_CG_AND503 RC_CG_AND504 RC_CG_AND505 RC_CG_AND506 RC_CG_AND507 RC_CG_AND508 RC_CG_AND509 RC_CG_AND510 RC_CG_AND511 RC_CG_AND512 RC_CG_AND513 RC_CG_AND514 RC_CG_AND515 RC_CG_AND516 RC_CG_AND517 RC_CG_AND518 RC_CG_AND519 RC_CG_AND520 RC_CG_AND521 RC_CG_AND522 RC_CG_AND523 RC_CG_AND524 RC_CG_AND525 RC_CG_AND526 RC_CG_AND527 RC_CG_AND528 RC_CG_AND529 RC_CG_AND530 RC_CG_AND531 RC_CG_AND534 RC_CG_AND535 RC_CG_AND536 RC_CG_AND537 RC_CG_AND540 RC_CG_AND541 RC_CG_AND542 RC_CG_AND543 RC_CG_AND544 RC_CG_AND545 RC_CG_AND546 RC_CG_AND547 RC_CG_AND548 RC_CG_AND549 RC_CG_AND552 RC_CG_AND553 RC_CG_AND554 RC_CG_AND555 RC_CG_AND556 RC_CG_AND557 RC_CG_AND558 RC_CG_AND559 RC_CG_AND562 RC_CG_AND564 RC_CG_AND565 RC_CG_AND566 RC_CG_INVERTER RC_CG_INVERTER396 RC_CG_INVERTER397 RC_CG_INVERTER398 g115 g118 g121 g122 g123 g129 g146 g148 g151 g159 g165 g166 g167 g168 g170 g178 g179 g182 g183 g205 g206 g207 g209 g210 g211 g327 g328 g329 g330 g331 g333 g336 g337 g338 g339 g340 g341 g342 g343 g344 g345 g346 g349 g350 g351 g635 mux_cmbsop_instr_req_o_301_18 mux_csr_cause_o_301_18 mux_csr_restore_dret_id_o_301_18 mux_csr_restore_mret_id_o_301_18 mux_csr_save_cause_o_301_18 mux_csr_save_id_o_301_18 mux_csr_save_if_o_301_18 mux_ctrl_fsm_ns_301_18 mux_debug_cause_o_301_18 mux_debug_csr_save_o_301_18 mux_debug_mode_n_301_18 mux_exc_cause_o_301_18 mux_exc_kill_o_301_18 mux_exc_pc_mux_o_301_18 mux_halt_id_o_301_18 mux_halt_if_o_301_18 mux_hwloop_mask_o_301_18 mux_illegal_insn_n_301_18 mux_instr_valid_irq_flush_n_301_18 mux_is_decoding_o_301_18 mux_jump_done_301_18 mux_pc_mux_o_301_18 mux_pc_set_o_301_18 mux_perf_pipeline_stall_o_301_18 mux_csr_save_cause_o_903_612 mux_debug_cause_o_903_618 mux_csr_save_if_o_385_614 mux_csr_save_if_o_417_616 mux_debug_cause_o_908_620 mux_debug_cause_o_927_626 mux_debug_cause_o_910_622 mux_debug_cause_o_929_628 mux_debug_cause_o_925_624 mux_instr_valid_irq_flush_n_643_630 
SOP DEBUG : Module= riscv_controller_FPU0, Cluster= ctl_ctrl_fsm_cs_301_18, ctl= 11, Non-ctl= 239
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_ctrl_fsm_cs_301_18.
Number of non-ctl's : 5
mux_cmbsop_is_pcer_1095_20 mux_is_pccr_1094_1329 mux_is_pcer_1094_1333 mux_is_pcmr_1094_1335 mux_is_pccr_1112_1331 
SOP DEBUG : Module= riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16, Cluster= ctl_1095_20, ctl= 5, Non-ctl= 5
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_1095_20.
Number of non-ctl's : 2
g724 mux_csr_we_int_872_18 
SOP DEBUG : Module= riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_USE_PMP1_N_PMP_ENTRIES16, Cluster= ctl_csr_op_i_872_18, ctl= 1, Non-ctl= 2
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_csr_op_i_872_18.
Number of non-ctl's : 279
mux_cmbsop_jump_target_mux_sel_o_306_18 mux_regfile_alu_we_306_34 g6 g7 g8 g9 g11 g12 g16 g20 g28 g35 g36 g37 g38 g41 g42 g43 g44 g47 g49 g50 g52 g56 g57 g65 g72 g77 g82 g86 g96 g112 g116 g121 g125 g126 g158 g159 g160 g161 g163 g164 g165 g166 g167 g168 g169 g172 g173 g174 g175 g179 g180 g181 g182 g183 g184 g185 g187 g188 g189 g190 g191 g192 g193 g194 g195 g196 g197 g198 g199 g200 g201 g202 g203 g205 g209 g210 g211 g212 g213 g214 g215 g216 g218 g219 g221 g222 g223 g224 g225 g226 mux_2106_30 mux_alu_bmask_a_mux_sel_o_306_18 mux_alu_bmask_a_mux_sel_o_554_262 mux_alu_bmask_a_mux_sel_o_611_35 mux_alu_bmask_b_mux_sel_o_306_18 mux_alu_bmask_b_mux_sel_o_611_35 mux_alu_en_306_18 mux_alu_op_a_mux_sel_o_306_18 mux_alu_op_a_mux_sel_o_2003_17 mux_alu_op_a_mux_sel_o_2274_34 mux_alu_op_b_mux_sel_o_306_18 mux_alu_op_b_mux_sel_o_405_31 mux_alu_op_b_mux_sel_o_460_34 mux_alu_op_b_mux_sel_o_554_266 mux_alu_op_b_mux_sel_o_611_35 mux_alu_op_b_mux_sel_o_2003_17 mux_alu_op_b_mux_sel_o_2071_22 mux_alu_operator_o_306_18 mux_alu_operator_o_524_22 mux_alu_operator_o_524_274 mux_alu_operator_o_554_276 mux_alu_operator_o_611_35 mux_alu_operator_o_1952_15 mux_alu_operator_o_1993_13 mux_alu_operator_o_2071_22 mux_alu_vec_mode_o_306_18 mux_alu_vec_mode_o_2046_13 mux_bmask_a_mux_o_306_18 mux_bmask_a_mux_o_554_278 mux_bmask_a_mux_o_611_35 mux_bmask_b_mux_o_306_18 mux_bmask_b_mux_o_554_280 mux_bmask_b_mux_o_611_35 mux_cmbsop_alu_en_1952_15 mux_cmbsop_alu_operator_o_355_22 mux_cmbsop_alu_operator_o_539_17 mux_cmbsop_alu_operator_o_568_24 mux_cmbsop_alu_operator_o_620_26 mux_cmbsop_alu_operator_o_1084_18 mux_cmbsop_csr_op_2343_24 mux_cmbsop_data_type_o_417_22 mux_cmbsop_ecall_insn_o_2279_26 mux_cmbsop_fencei_insn_o_2256_22 mux_cmbsop_hwloop_we_2380_22 mux_cmbsop_imm_b_mux_sel_o_2071_22 mux_csr_access_o_306_18 mux_csr_access_o_2274_34 mux_csr_op_306_18 mux_csr_status_o_306_18 mux_csr_status_o_2274_34 mux_data_load_event_o_306_18 mux_data_load_event_o_482_34 mux_data_req_306_18 mux_data_sign_extension_o_306_18 mux_data_sign_extension_o_460_34 mux_data_type_o_306_18 mux_data_type_o_452_22 mux_data_type_o_469_24 mux_data_we_o_306_18 mux_dret_dec_o_306_18 mux_dret_insn_o_306_18 mux_ebrk_insn_o_306_18 mux_ecall_insn_o_306_18 mux_fencei_insn_o_306_18 mux_hwloop_cnt_mux_sel_o_306_18 mux_hwloop_start_mux_sel_o_306_18 mux_hwloop_target_mux_sel_o_306_18 mux_hwloop_we_306_18 mux_illegal_insn_o_306_18 mux_illegal_insn_o_469_24 mux_illegal_insn_o_485_34 mux_illegal_insn_o_524_306 mux_illegal_insn_o_554_310 mux_illegal_insn_o_611_35 mux_imm_a_mux_sel_o_306_18 mux_imm_a_mux_sel_o_2274_34 mux_imm_b_mux_sel_o_306_18 mux_imm_b_mux_sel_o_554_318 mux_imm_b_mux_sel_o_611_35 mux_is_clpx_o_306_18 mux_is_subrot_o_306_18 mux_jump_in_id_306_18 mux_mret_dec_o_306_18 mux_mret_insn_o_306_18 mux_mult_dot_en_306_18 mux_mult_dot_signed_o_306_18 mux_mult_imm_mux_o_306_18 mux_mult_int_en_306_18 mux_mult_operator_o_306_18 mux_mult_operator_o_1963_17 mux_mult_operator_o_2046_13 mux_mult_sel_subword_o_306_18 mux_mult_signed_mode_o_306_18 mux_pipe_flush_o_306_18 mux_prepost_useincr_o_306_18 mux_prepost_useincr_o_399_32 mux_prepost_useincr_o_442_32 mux_rega_used_o_306_18 mux_rega_used_o_554_336 mux_rega_used_o_2274_34 mux_regb_used_o_306_18 mux_regb_used_o_460_34 mux_regb_used_o_554_338 mux_regb_used_o_611_35 mux_regb_used_o_1082_15 mux_regb_used_o_1084_18 mux_regb_used_o_2055_13 mux_regb_used_o_2071_22 mux_regc_mux_o_306_18 mux_regc_mux_o_405_31 mux_regc_mux_o_554_340 mux_regc_mux_o_1952_344 mux_regc_mux_o_2003_17 mux_regc_used_o_306_18 mux_regc_used_o_405_31 mux_regc_used_o_554_346 mux_regc_used_o_1952_350 mux_regfile_alu_we_306_18 mux_regfile_alu_we_399_32 mux_regfile_alu_we_442_32 mux_regfile_alu_we_554_352 mux_scalar_replication_o_306_18 mux_scalar_replication_o_2071_22 mux_uret_dec_o_306_18 mux_regb_used_o_1084_114 mux_scalar_replication_o_2071_54 mux_alu_op_b_mux_sel_o_2071_69 mux_alu_operator_o_2071_84 mux_regb_used_o_2071_119 mux_2465_246 mux_2467_248 mux_2468_250 mux_2469_386 mux_2470_252 mux_2471_254 mux_2472_256 mux_2473_258 mux_2474_260 mux_alu_op_a_mux_sel_o_2441_264 mux_alu_op_b_mux_sel_o_2441_272 mux_alu_op_c_mux_sel_o_2441_388 mux_imm_b_mux_sel_o_2441_320 mux_prepost_useincr_o_2441_392 mux_regfile_alu_we_2441_356 mux_scalar_replication_o_2441_358 mux_alu_op_b_mux_sel_o_2055_268 mux_alu_bmask_b_mux_sel_o_1952_384 mux_alu_op_a_mux_sel_o_1952_378 mux_alu_op_b_mux_sel_o_1952_376 mux_alu_op_b_mux_sel_o_2058_270 mux_alu_operator_o_1952_374 mux_mult_operator_o_1952_366 mux_csr_illegal_2350_282 mux_csr_op_2274_284 mux_dret_dec_o_2274_288 mux_dret_insn_o_2274_292 mux_ebrk_insn_o_2274_296 mux_ecall_insn_o_2274_300 mux_illegal_insn_o_2274_312 mux_mret_dec_o_2274_324 mux_mret_insn_o_2274_328 mux_pipe_flush_o_2274_332 mux_uret_dec_o_2274_360 mux_data_type_o_460_286 mux_dret_dec_o_2277_290 mux_dret_insn_o_2277_294 mux_ebrk_insn_o_2277_298 mux_ecall_insn_o_2277_302 mux_illegal_insn_o_2277_314 mux_mret_dec_o_2277_326 mux_mret_insn_o_2277_330 mux_pipe_flush_o_2277_334 mux_uret_dec_o_2277_362 mux_illegal_insn_o_341_304 mux_jump_in_id_341_322 mux_illegal_insn_o_534_308 mux_illegal_insn_o_2435_316 mux_regc_mux_o_611_342 mux_regc_used_o_611_348 mux_regfile_alu_we_611_354 mux_alu_en_554_382 mux_alu_op_a_mux_sel_o_554_380 mux_alu_vec_mode_o_554_372 mux_mult_int_en_554_370 mux_mult_operator_o_554_368 mux_mult_signed_mode_o_554_364 mux_alu_op_c_mux_sel_o_2459_390 
SOP DEBUG : Module= riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6, Cluster= ctl_306_18, ctl= 115, Non-ctl= 279
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_306_18.
Number of non-ctl's : 7
mux_data_be_96_17 mux_data_be_105_17 mux_data_be_118_17 mux_data_be_133_15 mux_data_be_91_153 mux_data_be_94_155 mux_data_be_116_157 
SOP DEBUG : Module= riscv_load_store_unit, Cluster= ctl_data_addr_int_96_17, ctl= 4, Non-ctl= 7
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_data_addr_int_96_17.
Number of non-ctl's : 0

SOP DEBUG : Module= riscv_mult_SHARED_DSP_MULT0, Cluster= ctl_145_11, ctl= 1, Non-ctl= 0
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_145_11.
Number of non-ctl's : 1
mux_cmbsop_hwlp_branch_130_18 
SOP DEBUG : Module= riscv_prefetch_buffer, Cluster= ctl_130_18, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_130_18.
Number of non-ctl's : 31
mux_waddr_onehot_a_155_39 mux_waddr_onehot_a_155_73 mux_waddr_onehot_a_155_77 mux_waddr_onehot_a_155_80 mux_waddr_onehot_a_155_84 mux_waddr_onehot_a_155_88 mux_waddr_onehot_a_155_92 mux_waddr_onehot_a_155_96 mux_waddr_onehot_a_155_100 mux_waddr_onehot_a_155_104 mux_waddr_onehot_a_155_108 mux_waddr_onehot_a_155_112 mux_waddr_onehot_a_155_116 mux_waddr_onehot_a_155_120 mux_waddr_onehot_a_155_124 mux_waddr_onehot_a_155_128 mux_waddr_onehot_a_155_132 mux_waddr_onehot_a_155_136 mux_waddr_onehot_a_155_140 mux_waddr_onehot_a_155_144 mux_waddr_onehot_a_155_148 mux_waddr_onehot_a_155_152 mux_waddr_onehot_a_155_156 mux_waddr_onehot_a_155_160 mux_waddr_onehot_a_155_164 mux_waddr_onehot_a_155_168 mux_waddr_onehot_a_155_172 mux_waddr_onehot_a_155_176 mux_waddr_onehot_a_155_180 mux_waddr_onehot_a_155_184 mux_waddr_onehot_a_155_188 
SOP DEBUG : Module= riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0, Cluster= ctl_155_39, ctl= 31, Non-ctl= 31
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_155_39.
Number of non-ctl's : 28
mux_waddr_onehot_b_166_78 mux_waddr_onehot_b_166_82 mux_waddr_onehot_b_166_86 mux_waddr_onehot_b_166_90 mux_waddr_onehot_b_166_94 mux_waddr_onehot_b_166_98 mux_waddr_onehot_b_166_102 mux_waddr_onehot_b_166_106 mux_waddr_onehot_b_166_110 mux_waddr_onehot_b_166_114 mux_waddr_onehot_b_166_118 mux_waddr_onehot_b_166_122 mux_waddr_onehot_b_166_126 mux_waddr_onehot_b_166_130 mux_waddr_onehot_b_166_134 mux_waddr_onehot_b_166_138 mux_waddr_onehot_b_166_142 mux_waddr_onehot_b_166_146 mux_waddr_onehot_b_166_150 mux_waddr_onehot_b_166_154 mux_waddr_onehot_b_166_158 mux_waddr_onehot_b_166_162 mux_waddr_onehot_b_166_166 mux_waddr_onehot_b_166_170 mux_waddr_onehot_b_166_174 mux_waddr_onehot_b_166_178 mux_waddr_onehot_b_166_182 mux_waddr_onehot_b_166_186 
SOP DEBUG : Module= riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0, Cluster= ctl_166_39, ctl= 28, Non-ctl= 28
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_166_39.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding '/hdl_libraries/CW/components/CW_mult_signed/bindings/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=17 B=17 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
              Info: total 505 bmuxes found, 388 are converted to onehot form, and 117 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'riscv_core':
          live_trim(22) sop(15) mux_reduce(4) output_trim(3) 
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'cs_registers_i' in module 'riscv_core' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'int_div.div_i' in module 'riscv_alu_SHARED_INT_DIV0_FPU0' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ex_stage_i_alu_i' in module 'riscv_core' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ex_stage_i_mult_i' in module 'riscv_core' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'controller_i' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'hwloop_regs_i' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'id_stage_i' in module 'riscv_core' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'compressed_decoder_i' in module 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0_DM_HaltAddress32h1a110800' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'hwloop_controller_i' in module 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0_DM_HaltAddress32h1a110800' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'fifo_i' in module 'riscv_prefetch_buffer' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'prefetch_32.prefetch_buffer_i' in module 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0_DM_HaltAddress32h1a110800' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'if_stage_i' in module 'riscv_core' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'load_store_unit_i' in module 'riscv_core' is ungrouped to improve datapath connectivity.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_4490'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance. 
Following instance is deleted as they do not drive any primary output:
'id_stage_i_decoder_i/gt_2350_36'.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_dcsr_n[cause]_819_12 in module riscv_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_dcsr_n[prv]_819_12 in module riscv_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_depc_n_819_12 in module riscv_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_exception_pc_822_16 in module riscv_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_mcause_n_819_12 in module riscv_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_mepc_n_819_12 in module riscv_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_mstatus_n[mie]_819_12 in module riscv_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_mstatus_n[mpie]_819_12 in module riscv_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor id_stage_i_controller_i_mux_csr_cause_o_443_20 in module riscv_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor id_stage_i_controller_i_mux_csr_cause_o_484_26 in module riscv_core.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '10' reached for message 'RTLOPT-54'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'riscv_core'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_2'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 64 
MaxCSA: Successfully built Maximal CSA Expression Expr0
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_2_2_c7' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_2_2_c1' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_2_2_c2' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_2_2_c3' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_2_2_c4' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_2_2_c5' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_2_2_c6' to a form more suitable for further optimization.
CDN_DP_region_2_2 level = 0 loads = 1 drivers = 0
CDN_DP_region_2_2_c0 in riscv_core: area: 1279700076 ,dp = 2 mux = 2 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_2_2_c1 in riscv_core: area: 1206862506 ,dp = 2 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_2_c2 in riscv_core: area: 1206862506 ,dp = 2 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_2_c3 in riscv_core: area: 1206862506 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_2_c4 in riscv_core: area: 1206862506 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_2_c5 in riscv_core: area: 1206862506 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_2_c6 in riscv_core: area: 1206862506 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_2_c7 in riscv_core: area: 1206862506 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_2_2_c7 in riscv_core: area: 1206862506 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 1206862506.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_2_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       1279700076         1206862506         1206862506         1206862506         1206862506         1206862506         1206862506         1206862506  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_2_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             1279700076 (       )    214748364.70 (        )          0 (        )                    0 (       )              
##> rewrite                        START             2273652762 ( +77.67)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,ar) Expr0_from --> Expr0_to
##>                                  END             2119012998 (  -6.80)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1279700076 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START             1279700076 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START             1279700076 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  rewrite                       START             1279700076 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) add_c_with_select_version1 --> add_c_with_select_version2
##>                                  END             1206862506 (  -5.69)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (na,csaa) and_en_v2 --> en_mux
##>                                  END             1279700076 (  +6.04)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1206862506 (  -5.69)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1206862506 (  -5.69)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1206862506 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_2_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_2_2_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 162 
MaxCSA: Successfully built Maximal CSA Expression Expr1
      Timing csa_tree...
        Done timing csa_tree.
      Timing add_signed_carry...
        Done timing add_signed_carry.
      Timing cmp6_unsigned_646...
        Done timing cmp6_unsigned_646.
      Timing gt_unsigned_1250_rtlopto_model_659...
        Done timing gt_unsigned_1250_rtlopto_model_659.
      Timing gt_unsigned_1250_rtlopto_model_675...
        Done timing gt_unsigned_1250_rtlopto_model_675.
      Timing gt_unsigned_1250_rtlopto_model_691...
        Done timing gt_unsigned_1250_rtlopto_model_691.
      Timing gt_unsigned_1250_rtlopto_model_707...
        Done timing gt_unsigned_1250_rtlopto_model_707.
      Timing gt_unsigned_1250_rtlopto_model_723...
        Done timing gt_unsigned_1250_rtlopto_model_723.
      Timing gt_unsigned_1250_rtlopto_model_763...
        Done timing gt_unsigned_1250_rtlopto_model_763.
CDN_DP_region_2_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_0_c0 in riscv_core: area: 536756862 ,dp = 2 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_2_0_c1 in riscv_core: area: 459436980 ,dp = 2 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c2 in riscv_core: area: 459436980 ,dp = 2 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c3 in riscv_core: area: 459436980 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c4 in riscv_core: area: 459436980 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c5 in riscv_core: area: 459436980 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c6 in riscv_core: area: 459436980 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c7 in riscv_core: area: 1825421562 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_2_0_c6 in riscv_core: area: 459436980 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 459436980.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        536756862          459436980          459436980          459436980          459436980          459436980          459436980         1825421562  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_0_c6
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START              536756862 (       )    214748364.70 (        )          0 (        )                    0 (       )              
##> datapath_rewrite_one_def       START              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START              536756862 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              459436980 ( -14.41)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START              459436980 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              459436980 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START              459436980 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              459436980 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START              459436980 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              459436980 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_2_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_3_0'
CSAGen Prep Share:0 Re-Write:1 Speculation: 0
    MaxCSA: weighted_instance_count is 20 
MaxCSA: Successfully built Maximal CSA Expression Expr2
      Timing decrement_unsigned...
        Done timing decrement_unsigned.
      Timing equal_unsigned_rtlopto_model_774...
        Done timing equal_unsigned_rtlopto_model_774.
      Timing equal_unsigned_rtlopto_model_776...
        Done timing equal_unsigned_rtlopto_model_776.
      Timing equal_unsigned_rtlopto_model_778...
        Done timing equal_unsigned_rtlopto_model_778.
      Timing equal_unsigned_rtlopto_model_780...
        Done timing equal_unsigned_rtlopto_model_780.
      Timing equal_unsigned_rtlopto_model_782...
        Done timing equal_unsigned_rtlopto_model_782.
      Timing equal_unsigned_rtlopto_model_784...
        Done timing equal_unsigned_rtlopto_model_784.
CDN_DP_region_3_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_3_0_c0 in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6: area: 16808670 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_3_0_c1 in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6: area: 14567514 ,dp = 1 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_3_0_c2 in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6: area: 14567514 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_3_0_c3 in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6: area: 14567514 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_3_0_c4 in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6: area: 14567514 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_3_0_c5 in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6: area: 14567514 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_3_0_c6 in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6: area: 14567514 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_3_0_c7 in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6: area: 12326358 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_3_0_c7 in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6: area: 12326358 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 12326358.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_3_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area         16808670           14567514           14567514           14567514           14567514           14567514           14567514           12326358  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_3_0_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START               16808670 (       )    214748364.70 (        )          0 (        )                    0 (       )              
##> rewrite                        START               16808670 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,ar) equal_from_uns --> equal_to_uns
##>                                  END               12326358 ( -26.67)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> rewrite                        START               12326358 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,ar) Expr2_from --> Expr2_to
##>                                  END              199462884 (+1518.18)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               12326358 ( -26.67)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START               12326358 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START               12326358 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               12326358 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START               12326358 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               82922772 (+572.73)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               82922772 (+572.73)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START               82922772 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               82922772 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START               82922772 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               82922772 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START               82922772 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               82922772 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START               82922772 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               82922772 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START               82922772 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               82922772 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START               82922772 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               82922772 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START               82922772 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               82922772 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START               82922772 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               82922772 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START               82922772 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START               82922772 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START               82922772 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               82922772 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START               82922772 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               82922772 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               82922772 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START               82922772 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               82922772 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               82922772 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START               12326358 ( -85.14)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               12326358 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START               12326358 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               12326358 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START               12326358 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               12326358 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START               12326358 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               12326358 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_3_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_3_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_cs_registers_i_mux_depc_n_792_20' in design 'CDN_DP_region_2_1'.
	The following set of mux instances are merged ( cs_registers_i_mux_depc_n_792_20 cs_registers_i_mux_dcsr_n[zero2]_778_20 cs_registers_i_mux_dcsr_n[ebreakm]_778_20 cs_registers_i_mux_dcsr_n[zero1]_778_20 cs_registers_i_mux_dcsr_n[ebreaks]_778_20 cs_registers_i_mux_dcsr_n[ebreaku]_778_20 cs_registers_i_mux_dcsr_n[stepie]_778_20 cs_registers_i_mux_dcsr_n[cause]_778_20 cs_registers_i_mux_dcsr_n[zero0]_778_20 cs_registers_i_mux_dcsr_n[step]_778_20 cs_registers_i_mux_dscratch0_n_798_20 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_ex_stage_i_alu_i_mux_807_32' in design 'CDN_DP_region_2_1'.
	The following set of mux instances are merged ( ex_stage_i_alu_i_mux_807_32 ex_stage_i_alu_i_mux_808_32 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_ex_stage_i_alu_i_mux_820_32' in design 'CDN_DP_region_2_1'.
	The following set of mux instances are merged ( ex_stage_i_alu_i_mux_820_32 ex_stage_i_alu_i_mux_821_32 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17' in design 'CDN_DP_region_2_1'.
	The following set of instances are flattened ( if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17 if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_256_22 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17' in design 'CDN_DP_region_2_1'.
	The following set of instances are flattened ( F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17 if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_309_22 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17' in design 'CDN_DP_region_2_1'.
	The following set of instances are flattened ( F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17 if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_332_22 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_F_F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17' in design 'CDN_DP_region_2_1'.
	The following set of instances are flattened ( F_F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17 if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_385_22 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_F_F_F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17' in design 'CDN_DP_region_2_1'.
	The following set of instances are flattened ( F_F_F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17 if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_289_13 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_F_F_F_F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17' in design 'CDN_DP_region_2_1'.
	The following set of instances are flattened ( F_F_F_F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17 if_stage_i_prefetch_32.prefetch_buffer_i_mux_257_26 ).

    MaxCSA: Not creating MaxCSA config for CDN_DP_region_2_1, number of outputs (1166) exceeds limit (1000)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_1'
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 4 datapath macros in module 'CDN_DP_region_2_1_c1' to a form more suitable for further optimization.
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing increment_unsigned_821...
        Done timing increment_unsigned_821.
      Timing decrement_unsigned_823...
        Done timing decrement_unsigned_823.
      Timing decrement_unsigned_829...
        Done timing decrement_unsigned_829.
      Timing csa_tree_831...
        Done timing csa_tree_831.
      Timing add_signed_960...
        Done timing add_signed_960.
      Timing csa_tree_962...
        Done timing csa_tree_962.
      Timing add_unsigned_967...
        Done timing add_unsigned_967.
      Timing csa_tree_969...
        Done timing csa_tree_969.
      Timing csa_tree_1389...
        Done timing csa_tree_1389.
      Timing add_signed_carry_1581...
        Done timing add_signed_carry_1581.
      Timing csa_tree_1583...
        Done timing csa_tree_1583.
      Timing csa_tree_1911...
        Done timing csa_tree_1911.
      Timing add_unsigned_carry...
        Done timing add_unsigned_carry.
      Timing csa_tree_1941...
        Done timing csa_tree_1941.
      Timing add_unsigned_carry_2039...
        Done timing add_unsigned_carry_2039.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 3 datapath macros in module 'CDN_DP_region_2_1_c1' to a form more suitable for further optimization.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_2_1_c1 in riscv_core':
	  (final_adder_ex_stage_i_mult_i_add_277_87, final_adder_ex_stage_i_mult_i_add_233_63)

      Timing addsub_unsigned_3166...
        Done timing addsub_unsigned_3166.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_2_1_c1 in riscv_core':
	  (ex_stage_i_alu_i_int_div.div_i_sub_107_68, ex_stage_i_alu_i_int_div.div_i_add_107_46)

      Timing addsub_unsigned_3177...
        Done timing addsub_unsigned_3177.
      Timing addsub_unsigned_3182...
        Done timing addsub_unsigned_3182.
      Timing sub_unsigned_3192...
        Done timing sub_unsigned_3192.
      Timing add_unsigned_3196...
        Done timing add_unsigned_3196.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_2_1_c1 in riscv_core':
	  (id_stage_i_add_559_37, id_stage_i_add_558_37)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_2_1_c1 in riscv_core':
	  (id_stage_i_add_612_49, id_stage_i_add_608_38, id_stage_i_add_609_38)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_2_1_c1 in riscv_core':
	  (if_stage_i_prefetch_32.prefetch_buffer_i_add_117_54, if_stage_i_add_161_44)

Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_2_1_c1' to a form more suitable for further optimization.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_2_1_c1 in riscv_core':
	  (final_adder_ex_stage_i_mult_i_add_277_87_Y_final_adder_ex_stage_i_mult_i_add_233_63, ADD_TC_CI_OP5)
	  (csa_tree_ex_stage_i_mult_i_add_233_63, WALLACE_CSA_DUMMY_OP4)

Number of non-ctl's : 2
cs_registers_i_mux_csr_wdata_int_872_18 g4092 
SOP DEBUG : Module= CDN_DP_region_2_1_c1, Cluster= cs_registers_i_ctl_csr_op_i_872_18_create, ctl= 1, Non-ctl= 2
Selected impl_type 4 (factored_form (optimized)) for sop cluster cs_registers_i_ctl_csr_op_i_872_18_create.
Number of non-ctl's : 1
ex_stage_i_mult_i_mux_cmbsop_mulh_active_145_11 
SOP DEBUG : Module= CDN_DP_region_2_1_c1, Cluster= ex_stage_i_mult_i_ctl_145_11_create, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ex_stage_i_mult_i_ctl_145_11_create.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'id_stage_i_controller_i_mux_csr_restore_dret_id_o_767_18', 
'id_stage_i_controller_i_mux_csr_restore_dret_id_o_777_14', 
'id_stage_i_controller_i_mux_csr_restore_dret_id_o_787_20'.
      Timing decrement_unsigned_4151_4263...
        Done timing decrement_unsigned_4151_4263.
      Timing decrement_unsigned_3982_4264...
        Done timing decrement_unsigned_3982_4264.
      Timing gt_signed_7_rtlopto_model_4266...
        Done timing gt_signed_7_rtlopto_model_4266.
      Timing increment_unsigned_4150_4267...
        Done timing increment_unsigned_4150_4267.
      Timing increment_unsigned_4149_4268...
        Done timing increment_unsigned_4149_4268.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_F_F_F_F_F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17' in design 'CDN_DP_region_2_1_c1'.
	The following set of instances are flattened ( F_F_F_F_F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17 if_stage_i_mux_fetch_addr_n_153_18 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_F_F_F_F_F_F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17' in design 'CDN_DP_region_2_1_c1'.
	The following set of instances are flattened ( F_F_F_F_F_F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17 if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_258_29 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_F_F_F_F_F_F_F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17' in design 'CDN_DP_region_2_1_c1'.
	The following set of instances are flattened ( F_F_F_F_F_F_F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17 if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_334_18 ).

Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 4 datapath macros in module 'CDN_DP_region_2_1_c2' to a form more suitable for further optimization.
      Timing increment_unsigned_4308...
        Done timing increment_unsigned_4308.
      Timing decrement_unsigned_4310...
        Done timing decrement_unsigned_4310.
      Timing csa_tree_5152...
        Done timing csa_tree_5152.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_2_1_c2' to a form more suitable for further optimization.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_2_1_c2 in riscv_core':
	  (final_adder_ex_stage_i_mult_i_add_294_102, final_adder_ex_stage_i_mult_i_add_233_63, final_adder_ex_stage_i_mult_i_add_277_87)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_2_1_c2 in riscv_core':
	  (ex_stage_i_alu_i_int_div.div_i_sub_107_68, ex_stage_i_alu_i_int_div.div_i_add_107_46)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_2_1_c2 in riscv_core':
	  (id_stage_i_add_559_37, id_stage_i_add_558_37)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_2_1_c2 in riscv_core':
	  (id_stage_i_add_612_49, id_stage_i_add_608_38, id_stage_i_add_609_38)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_2_1_c2 in riscv_core':
	  (if_stage_i_prefetch_32.prefetch_buffer_i_add_117_54, if_stage_i_add_161_44)

Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_2_1_c2' to a form more suitable for further optimization.
Number of non-ctl's : 2
cs_registers_i_mux_csr_wdata_int_872_18 g4092 
SOP DEBUG : Module= CDN_DP_region_2_1_c2, Cluster= cs_registers_i_ctl_csr_op_i_872_18_create, ctl= 1, Non-ctl= 2
Selected impl_type 4 (factored_form (optimized)) for sop cluster cs_registers_i_ctl_csr_op_i_872_18_create.
Number of non-ctl's : 1
ex_stage_i_mult_i_mux_cmbsop_mulh_active_145_11 
SOP DEBUG : Module= CDN_DP_region_2_1_c2, Cluster= ex_stage_i_mult_i_ctl_145_11_create, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ex_stage_i_mult_i_ctl_145_11_create.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'id_stage_i_controller_i_mux_csr_restore_dret_id_o_767_18', 
'id_stage_i_controller_i_mux_csr_restore_dret_id_o_777_14', 
'id_stage_i_controller_i_mux_csr_restore_dret_id_o_787_20'.
      Timing decrement_unsigned_4151_5709...
        Done timing decrement_unsigned_4151_5709.
      Timing decrement_unsigned_5589_5710...
        Done timing decrement_unsigned_5589_5710.
      Timing decrement_unsigned_3982_5711...
        Done timing decrement_unsigned_3982_5711.
      Timing gt_signed_7_rtlopto_model_5713...
        Done timing gt_signed_7_rtlopto_model_5713.
      Timing increment_unsigned_4150_5714...
        Done timing increment_unsigned_4150_5714.
      Timing increment_unsigned_4308_5715...
        Done timing increment_unsigned_4308_5715.
      Timing increment_unsigned_4149_5716...
        Done timing increment_unsigned_4149_5716.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_F_F_F_F_F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17' in design 'CDN_DP_region_2_1_c2'.
	The following set of instances are flattened ( F_F_F_F_F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17 if_stage_i_mux_fetch_addr_n_153_18 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_F_F_F_F_F_F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17' in design 'CDN_DP_region_2_1_c2'.
	The following set of instances are flattened ( F_F_F_F_F_F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17 if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_258_29 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_F_F_F_F_F_F_F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17' in design 'CDN_DP_region_2_1_c2'.
	The following set of instances are flattened ( F_F_F_F_F_F_F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17 if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_334_18 ).

Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 4 datapath macros in module 'CDN_DP_region_2_1_c3' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 3 datapath macros in module 'CDN_DP_region_2_1_c3' to a form more suitable for further optimization.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_2_1_c3 in riscv_core':
	  (final_adder_ex_stage_i_mult_i_add_277_87, final_adder_ex_stage_i_mult_i_add_233_63)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_2_1_c3 in riscv_core':
	  (ex_stage_i_alu_i_int_div.div_i_sub_107_68, ex_stage_i_alu_i_int_div.div_i_add_107_46)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_2_1_c3 in riscv_core':
	  (id_stage_i_add_559_37, id_stage_i_add_558_37)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_2_1_c3 in riscv_core':
	  (id_stage_i_add_612_49, id_stage_i_add_608_38, id_stage_i_add_609_38)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_2_1_c3 in riscv_core':
	  (if_stage_i_prefetch_32.prefetch_buffer_i_add_117_54, if_stage_i_add_161_44)

Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_2_1_c3' to a form more suitable for further optimization.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_2_1_c3 in riscv_core':
	  (final_adder_ex_stage_i_mult_i_add_277_87_Y_final_adder_ex_stage_i_mult_i_add_233_63, ADD_TC_CI_OP5)
	  (csa_tree_ex_stage_i_mult_i_add_233_63, WALLACE_CSA_DUMMY_OP4)

Number of non-ctl's : 2
cs_registers_i_mux_csr_wdata_int_872_18 g4092 
SOP DEBUG : Module= CDN_DP_region_2_1_c3, Cluster= cs_registers_i_ctl_csr_op_i_872_18_create, ctl= 1, Non-ctl= 2
Selected impl_type 4 (factored_form (optimized)) for sop cluster cs_registers_i_ctl_csr_op_i_872_18_create.
Number of non-ctl's : 1
ex_stage_i_mult_i_mux_cmbsop_mulh_active_145_11 
SOP DEBUG : Module= CDN_DP_region_2_1_c3, Cluster= ex_stage_i_mult_i_ctl_145_11_create, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ex_stage_i_mult_i_ctl_145_11_create.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'id_stage_i_controller_i_mux_csr_restore_dret_id_o_767_18', 
'id_stage_i_controller_i_mux_csr_restore_dret_id_o_777_14', 
'id_stage_i_controller_i_mux_csr_restore_dret_id_o_787_20'.
      Timing decrement_unsigned_4151_9198...
        Done timing decrement_unsigned_4151_9198.
      Timing decrement_unsigned_3982_9199...
        Done timing decrement_unsigned_3982_9199.
      Timing gt_signed_7_rtlopto_model_9201...
        Done timing gt_signed_7_rtlopto_model_9201.
      Timing increment_unsigned_4150_9202...
        Done timing increment_unsigned_4150_9202.
      Timing increment_unsigned_4149_9203...
        Done timing increment_unsigned_4149_9203.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_F_F_F_F_F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17' in design 'CDN_DP_region_2_1_c3'.
	The following set of instances are flattened ( F_F_F_F_F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17 if_stage_i_mux_fetch_addr_n_153_18 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_F_F_F_F_F_F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17' in design 'CDN_DP_region_2_1_c3'.
	The following set of instances are flattened ( F_F_F_F_F_F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17 if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_258_29 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_F_F_F_F_F_F_F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17' in design 'CDN_DP_region_2_1_c3'.
	The following set of instances are flattened ( F_F_F_F_F_F_F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17 if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_334_18 ).

Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 4 datapath macros in module 'CDN_DP_region_2_1_c4' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_2_1_c4' to a form more suitable for further optimization.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_2_1_c4 in riscv_core':
	  (final_adder_ex_stage_i_mult_i_add_294_102, final_adder_ex_stage_i_mult_i_add_233_63, final_adder_ex_stage_i_mult_i_add_277_87)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_2_1_c4 in riscv_core':
	  (ex_stage_i_alu_i_int_div.div_i_sub_107_68, ex_stage_i_alu_i_int_div.div_i_add_107_46)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_2_1_c4 in riscv_core':
	  (id_stage_i_add_559_37, id_stage_i_add_558_37)

Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_2_1_c4' to a form more suitable for further optimization.
Number of non-ctl's : 2
cs_registers_i_mux_csr_wdata_int_872_18 g4092 
SOP DEBUG : Module= CDN_DP_region_2_1_c4, Cluster= cs_registers_i_ctl_csr_op_i_872_18_create, ctl= 1, Non-ctl= 2
Selected impl_type 4 (factored_form (optimized)) for sop cluster cs_registers_i_ctl_csr_op_i_872_18_create.
Number of non-ctl's : 1
ex_stage_i_mult_i_mux_cmbsop_mulh_active_145_11 
SOP DEBUG : Module= CDN_DP_region_2_1_c4, Cluster= ex_stage_i_mult_i_ctl_145_11_create, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ex_stage_i_mult_i_ctl_145_11_create.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'id_stage_i_controller_i_mux_csr_restore_dret_id_o_767_18', 
'id_stage_i_controller_i_mux_csr_restore_dret_id_o_777_14', 
'id_stage_i_controller_i_mux_csr_restore_dret_id_o_787_20'.
      Timing decrement_unsigned_4151_10649...
        Done timing decrement_unsigned_4151_10649.
      Timing decrement_unsigned_5589_10650...
        Done timing decrement_unsigned_5589_10650.
      Timing decrement_unsigned_3982_10651...
        Done timing decrement_unsigned_3982_10651.
      Timing gt_signed_7_rtlopto_model_10653...
        Done timing gt_signed_7_rtlopto_model_10653.
      Timing increment_unsigned_4150_10654...
        Done timing increment_unsigned_4150_10654.
      Timing increment_unsigned_4308_10655...
        Done timing increment_unsigned_4308_10655.
      Timing increment_unsigned_4149_10656...
        Done timing increment_unsigned_4149_10656.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_F_F_F_F_F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17' in design 'CDN_DP_region_2_1_c4'.
	The following set of instances are flattened ( F_F_F_F_F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17 if_stage_i_mux_fetch_addr_n_153_18 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_F_F_F_F_F_F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17' in design 'CDN_DP_region_2_1_c4'.
	The following set of instances are flattened ( F_F_F_F_F_F_F_if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_249_17 if_stage_i_prefetch_32.prefetch_buffer_i_mux_instr_addr_o_258_29 ).

Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 4 datapath macros in module 'CDN_DP_region_2_1_c5' to a form more suitable for further optimization.
Number of non-ctl's : 2
cs_registers_i_mux_csr_wdata_int_872_18 g4092 
SOP DEBUG : Module= CDN_DP_region_2_1_c5, Cluster= cs_registers_i_ctl_csr_op_i_872_18_create, ctl= 1, Non-ctl= 2
Selected impl_type 4 (factored_form (optimized)) for sop cluster cs_registers_i_ctl_csr_op_i_872_18_create.
Number of non-ctl's : 1
ex_stage_i_mult_i_mux_cmbsop_mulh_active_145_11 
SOP DEBUG : Module= CDN_DP_region_2_1_c5, Cluster= ex_stage_i_mult_i_ctl_145_11_create, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ex_stage_i_mult_i_ctl_145_11_create.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'id_stage_i_controller_i_mux_csr_restore_dret_id_o_767_18', 
'id_stage_i_controller_i_mux_csr_restore_dret_id_o_777_14', 
'id_stage_i_controller_i_mux_csr_restore_dret_id_o_787_20'.
      Timing decrement_unsigned_4151_12099...
        Done timing decrement_unsigned_4151_12099.
      Timing decrement_unsigned_5589_12100...
        Done timing decrement_unsigned_5589_12100.
      Timing decrement_unsigned_3982_12101...
        Done timing decrement_unsigned_3982_12101.
      Timing gt_signed_7_rtlopto_model_12103...
        Done timing gt_signed_7_rtlopto_model_12103.
      Timing increment_unsigned_4150_12104...
        Done timing increment_unsigned_4150_12104.
      Timing increment_unsigned_4308_12105...
        Done timing increment_unsigned_4308_12105.
      Timing increment_unsigned_4149_12106...
        Done timing increment_unsigned_4149_12106.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding '/hdl_libraries/CW/components/CW_mult_signed/bindings/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=32 B=32 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
      Timing mult_signed_12362...
        Done timing mult_signed_12362.
      Timing csa_tree_51901...
        Done timing csa_tree_51901.
      Timing add_signed_51958...
        Done timing add_signed_51958.
      Timing csa_tree_51972...
        Done timing csa_tree_51972.
      Timing add_signed_52064...
        Done timing add_signed_52064.
      Timing csa_tree_52072...
        Done timing csa_tree_52072.
      Timing add_signed_carry_52139...
        Done timing add_signed_carry_52139.
      Timing csa_tree_52141...
        Done timing csa_tree_52141.
Number of non-ctl's : 2
cs_registers_i_mux_csr_wdata_int_872_18 g4092 
SOP DEBUG : Module= CDN_DP_region_2_1_c6, Cluster= cs_registers_i_ctl_csr_op_i_872_18_create, ctl= 1, Non-ctl= 2
Selected impl_type 4 (factored_form (optimized)) for sop cluster cs_registers_i_ctl_csr_op_i_872_18_create.
Number of non-ctl's : 1
ex_stage_i_mult_i_mux_cmbsop_mulh_active_145_11 
SOP DEBUG : Module= CDN_DP_region_2_1_c6, Cluster= ex_stage_i_mult_i_ctl_145_11_create, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ex_stage_i_mult_i_ctl_145_11_create.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'id_stage_i_controller_i_mux_csr_restore_dret_id_o_767_18', 
'id_stage_i_controller_i_mux_csr_restore_dret_id_o_777_14', 
'id_stage_i_controller_i_mux_csr_restore_dret_id_o_787_20'.
      Timing decrement_unsigned_4151_53100...
        Done timing decrement_unsigned_4151_53100.
      Timing decrement_unsigned_3982_53101...
        Done timing decrement_unsigned_3982_53101.
      Timing gt_signed_7_rtlopto_model_53103...
        Done timing gt_signed_7_rtlopto_model_53103.
      Timing increment_unsigned_4150_53104...
        Done timing increment_unsigned_4150_53104.
      Timing increment_unsigned_4149_53105...
        Done timing increment_unsigned_4149_53105.
CDN_DP_region_2_1 level = 1 loads = 0 drivers = 1 is driven by : CDN_DP_region_2_2 
CDN_DP_region_2_1_c0 in riscv_core: area: 85809380928 ,dp = 212 mux = 542 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_2_1_c1 in riscv_core: area: 74982356292 ,dp = 65 mux = 540 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_1_c2 in riscv_core: area: 75677114652 ,dp = 66 mux = 536 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_2_1_c3 in riscv_core: area: 74982356292 ,dp = 65 mux = 540 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_1_c4 in riscv_core: area: 75677114652 ,dp = 66 mux = 536 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_2_1_c5 in riscv_core: area: 75677114652 ,dp = 66 mux = 536 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_2_1_c6 in riscv_core: area: 72464417526 ,dp = 68 mux = 551 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_2_1_c6 in riscv_core: area: 72464417526 ,dp = 68 mux = 551 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 72464417526.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_1_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      85809380928        74982356292        75677114652        74982356292        75677114652        75677114652        72464417526  
##>            WNS          +714.60            +524.00            +524.00            +524.00            +524.00            +524.00            +501.90  
##>            TNS                0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  8                  6                  8                  6                  6                  5  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  7                  6                  7                  6                  6                 12  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                 13                  6                 11                  7                  6                 29  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_1_c6
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            85809380928 (       )    107374897.00 (        )          0 (        )                    0 (       )              
##> datapath_rewrite_one_def       START            85809380928 (  +0.00)    107374897.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  rewrite                       START            85809380928 (  +0.00)    107374897.00 (   +0.00)          0 (       0)                    0 (  +0.00)              (na,csaa) constant_mux_add_rtl --> shift_add_before_mux_to
##>                                  END            85811622084 (  +0.00)    107374897.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START            85809380928 (  -0.00)    107374897.00 (   +0.00)          0 (       0)                    0 (  +0.00)              (na,csaa) constant_mux_add_rtl --> shift_add_before_mux_to
##>                                  END            85953935490 (  +0.17)    107374897.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START            85809380928 (  -0.17)    107374897.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            85400369958 (  -0.48)    107374897.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START            85400369958 (  +0.00)    107374897.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            85400369958 (  +0.00)    107374897.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START            85400369958 (  +0.00)    107374897.00 (   +0.00)          0 (       0)                    0 (  +0.00)              (na,csaa) and_en_v2 --> en_mux
##>                                  END            85473207528 (  +0.09)    107374897.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START            85400369958 (  -0.09)    107374897.00 (   +0.00)          0 (       0)                    0 (  +0.00)              (na,csaa) and_en_v2 --> en_mux
##>                                  END            85408214004 (  +0.01)    107374897.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START            85400369958 (  -0.01)    107374897.00 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) dissolve_1bit_const_2x1mux_from --> dissolve_1bit_const_2x1mux_to
##>                                  END            85395887646 (  -0.01)    107374897.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START            85395887646 (  +0.00)    107374897.00 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) dissolve_1bit_const_2x1mux_from --> dissolve_1bit_const_2x1mux_to
##>                                  END            85392525912 (  -0.00)    107374897.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START            85392525912 (  +0.00)    107374897.00 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) dissolve_1bit_const_2x1mux_from --> dissolve_1bit_const_2x1mux_to
##>                                  END            85389164178 (  -0.00)    107374897.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START            85389164178 (  +0.00)    107374897.00 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) dissolve_1bit_const_2x1mux_from --> dissolve_1bit_const_2x1mux_to
##>                                  END            85385802444 (  -0.00)    107374897.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START            85385802444 (  +0.00)    107374897.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            85382440710 (  -0.00)    107374897.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            85382440710 (  -0.50)    107374897.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START            85382440710 (  +0.00)    107374897.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            74763843582 ( -12.44)    107374685.20 ( -211.80)          0 (       0)                    0 (  +0.00)          19  
##> csa_opto                       START            74763843582 (  +0.00)    214748364.70 (+107373679.50)          0 (       0)                    0 (  +0.00)              
##>                                  END            74519557578 (  -0.33)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            74519557578 ( -13.16)    214748364.70 (+107373467.70)          0 (       0)                    0 (  +0.00)          21  
##>canonicalize_by_names           START            74519557578 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            74519557578 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START            74519557578 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> rewrite                        START            74519557578 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,ar) csa_add_and_inc_v2 --> csa_add_ci
##>                                  END            74502748908 (  -0.02)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            74502748908 (  -0.02)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START            74502748908 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            74502748908 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START            74502748908 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            73954786266 (  -0.74)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START            73954786266 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            73954786266 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START            73954786266 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            73954786266 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START            73954786266 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START            73954786266 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            73954786266 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            73954786266 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START            73954786266 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            73954786266 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START            73954786266 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            73714982574 (  -0.32)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           1  
##>createMaxCarrySave              START            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           1  
##>createMaxCarrySave              START            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            73714982574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START            72839811156 (  -1.19)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            72464417526 (  -0.52)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START            72464417526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            72484587930 (  +0.03)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START            72484587930 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            72484587930 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START            72484587930 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START            72484587930 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            72484587930 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            72484587930 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START            72464417526 (  -0.03)      501.90 (-214747862.80)          0 (       0)                    0 (  +0.00)              
##>                                  END            72464417526 (  +0.00)      501.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_1_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_2_1_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(5), factoring(0), sharing(12), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Preparing netlist for verification ...
              Done preparing netlist for verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'riscv_core'.
      Removing temporary intermediate hierarchies under riscv_core
Number of big hc bmuxes after = 0
Starting bit-level redundancy removal [v1.0] (stage: post_rtlopt, startdef: riscv_core, recur: true)
          Rejected bit-level redundancy removal in module riscv_core for instance(s): ex_stage_i_alu_i_int_div.div_i_mux_87_25/ctl, depth: 7, (new driver: ex_stage_i_alu_i_int_div.div_i_g200/z, depth: 2) (reason: unsuitable driver)
          Accepted bit-level redundancy removal in module riscv_core for instance(s): id_stage_i_controller_i_mux_470_33/ctl, depth: 4, (new driver: /constant[1], depth: 0)
          Rejected bit-level redundancy removal in module riscv_core for instance(s): ex_stage_i_alu_i_int_div.div_i_mux_87_25/ctl, depth: 7, (new driver: ex_stage_i_alu_i_int_div.div_i_g200/z, depth: 2) (reason: unsuitable driver)
Completed bit-level redundancy removal (accepts: 1, rejects: 2, runtime: 7.476s)
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: riscv_core, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.002s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: riscv_core, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_rtlopt
----------------------------------------------------------------
| Transform                  | Accepts | Rejects | Runtime (s) | 
----------------------------------------------------------------
| hlo_redundancy_removal_bit |       1 |       2 |        7.48 | 
| hlo_logic_reduction        |       0 |       0 |        0.00 | 
| hlo_mux_reorder            |       0 |       0 |        0.00 | 
----------------------------------------------------------------
              Optimizing muxes in design 'riscv_core'.
              Optimizing muxes in design 'CDN_CARRYSAVE_MUX_GROUP_6127'.
              Optimizing muxes in design 'CDN_CARRYSAVE_MUX_GROUP_6128'.
              Optimizing muxes in design 'CDN_CARRYSAVE_MUX_GROUP_6129'.
              Optimizing muxes in design 'CDN_CARRYSAVE_MUX_GROUP_6130'.
              Optimizing muxes in design 'CDN_CARRYSAVE_MUX_GROUP_6131'.
              Optimizing muxes in design 'CDN_CARRYSAVE_MUX_GROUP_6132'.
              Optimizing muxes in design 'CDN_CARRYSAVE_MUX_GROUP'.
              Optimizing muxes in design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6'.
              Optimizing muxes in design 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0'.
              Post blast muxes in design 'riscv_core'.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
              Post blast muxes in design 'CDN_CARRYSAVE_MUX_GROUP_6127'.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
              Post blast muxes in design 'CDN_CARRYSAVE_MUX_GROUP_6128'.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
              Post blast muxes in design 'CDN_CARRYSAVE_MUX_GROUP_6129'.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
              Post blast muxes in design 'CDN_CARRYSAVE_MUX_GROUP'.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
              Post blast muxes in design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6'.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
              Post blast muxes in design 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0'.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: riscv_core, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 1.001s)

Stage: post_muxopt
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_speculation |       0 |       0 |        1.00 | 
-----------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id     |  Sev  |Count|                                                                        Message Text                                                                         |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|CDFG-250   |Info   |   63|Processing multi-dimensional arrays.                                                                                                                         |
|CDFG-372   |Info   |  264|Bitwidth mismatch in assignment.                                                                                                                             |
|           |       |     |Review and make sure the mismatch is intentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for  |
|           |       |     | implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum        |
|           |       |     | variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.                                                   |
|CDFG-373   |Info   |   16|Sign mismatch in assignment.                                                                                                                                 |
|CDFG-428   |Warning|    1|In legacy_ui mode, Genus creates a blackbox as description for a module is not found. Black boxes represent unresolved references in the design and are      |
|           |       |     | usually not expected. Another possible reason is, some libraries are not read and the tool could not get the content for some macros or lib_cells.          |
|           |       |     |Check the kind of module a black box is. If it is a lib_cell or a macro, check why the corresponding .lib was not read in. This could be either due to a     |
|           |       |     | missing or faulty file or due to an incomplete init_lib_search_path attribute value making restricting access to the missing file. If it is a module of your|
|           |       |     | design, verify whether the path to this module is a part of the files you read or else check that the init_hdl_search_path attribute is not missing some    |
|           |       |     | paths.                                                                                                                                                      |
|CDFG-472   |Warning|   13|Unreachable statements for case item.                                                                                                                        |
|CDFG-488   |Info   |    9|A negative value is used for the bounds in an array declaration.                                                                                             |
|           |       |     |Some tools may not support negative values in array bounds.                                                                                                  |
|CDFG-500   |Info   |   37|Unused module input port.                                                                                                                                    |
|           |       |     |(In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.           |
|CDFG-508   |Warning|   47|Removing unused register.                                                                                                                                    |
|           |       |     |Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers    |
|           |       |     | attribute to true or use a pragma in the RTL.                                                                                                               |
|CDFG-567   |Info   |   20|Instantiating Subdesign.                                                                                                                                     |
|CDFG-738   |Info   |  318|Common subexpression eliminated.                                                                                                                             |
|CDFG-739   |Info   |  318|Common subexpression kept.                                                                                                                                   |
|CDFG-769   |Info   |  147|Identified sum-of-products logic to be optimized during syn_generic.                                                                                         |
|CDFG-771   |Info   |   25|Replaced logic with a constant value.                                                                                                                        |
|CDFG-773   |Info   |    2|Skip related conditional write and read sequence.                                                                                                            |
|CDFG-818   |Warning|    1|Using default parameter value for module elaboration.                                                                                                        |
|CDFG-934   |Warning|    1|Unique if or case does not have an explicit else or default clause.                                                                                          |
|           |       |     |This can lead to simulation mismatch.                                                                                                                        |
|CDFG2G-616 |Info   |   31|Latch inferred. Check and revisit your RTL if this is not the intended behavior.                                                                             |
|           |       |     |Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI)                                                    |
|           |       |     | to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI)                                           |
|           |       |     | or 'set_db hdl_latch_keep_feedback true'(CUI) to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.         |
|CWD-19     |Info   | 1162|An implementation was inferred.                                                                                                                              |
|CWD-21     |Info   |    6|Skipping an invalid binding for a subprogram call.                                                                                                           |
|CWD-36     |Info   |   20|Sorted the set of valid implementations for synthetic operator.                                                                                              |
|DPOPT-1    |Info   |    1|Optimizing datapath logic.                                                                                                                                   |
|DPOPT-2    |Info   |    1|Done optimizing datapath logic.                                                                                                                              |
|DPOPT-3    |Info   |    4|Implementing datapath configurations.                                                                                                                        |
|DPOPT-4    |Info   |    4|Done implementing datapath configurations.                                                                                                                   |
|DPOPT-6    |Info   |    1|Pre-processed datapath logic.                                                                                                                                |
|DPOPT-10   |Info   |   24|Optimized a mux chain.                                                                                                                                       |
|ELAB-1     |Info   |    1|Elaborating Design.                                                                                                                                          |
|ELAB-2     |Info   |   20|Elaborating Subdesign.                                                                                                                                       |
|ELAB-3     |Info   |    1|Done Elaborating Design.                                                                                                                                     |
|ELABUTL-124|Warning|    4|Unconnected instance input port detected.                                                                                                                    |
|           |       |     |Run check_design to check 'Undriven Port(s)/Pin(s)                                                                                                           |
|           |       |     | ' section for all unconnected instance input ports. It is better to double confirm with designer these unconnected instance input port are expected. During |
|           |       |     | syn_gen the unconnected instance input ports are controlled by attribute 'hdl_unconnected_value', the default value is 0.                                   |
|ELABUTL-125|Warning|   40|Undriven signal detected.                                                                                                                                    |
|           |       |     |The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.                                  |
|ELABUTL-129|Info   |    4|Unconnected instance input port detected.                                                                                                                    |
|           |       |     |The 'hdl_unconnected_value' attribute controls treatment of unconnected input port.                                                                          |
|ELABUTL-130|Info   |   33|Undriven signal detected.                                                                                                                                    |
|           |       |     |The 'hdl_unconnected_value' attribute controls treatment of undriven signal.                                                                                 |
|ELABUTL-132|Info   |    5|Unused instance port.                                                                                                                                        |
|           |       |     |Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.                                                 |
|ELABUTL-134|Info   |    3|Using the (old) attribute value(s) for driving unconnected input/ undriven signal or output to set the value of new variable "hdl_unconnected_value".        |
|           |       |     |To revert to old behaviour set the value of the attribute 'hdl_use_new_undriven_handling' to 0.                                                              |
|GB-6       |Info   |    1|A datapath component has been ungrouped.                                                                                                                     |
|GLO-12     |Info   |  149|Replacing a flip-flop with a logic constant 0.                                                                                                               |
|           |       |     |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You  |
|           |       |     | can also see the complete list of deleted sequential with command 'report sequential -deleted' (on Reason 'constant0').                                     |
|GLO-13     |Info   |    2|Replacing a flip-flop with a logic constant 1.                                                                                                               |
|           |       |     |To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance attribute to 'false'.      |
|GLO-32     |Info   |    4|Deleting sequential instances not driving any primary outputs.                                                                                               |
|           |       |     |Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To  |
|           |       |     | see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to|
|           |       |     | false to see the complete list.                                                                                                                             |
|GLO-34     |Info   |   11|Deleting instances not driving any primary outputs.                                                                                                          |
|           |       |     |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs  |
|           |       |     | anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message|
|           |       |     | attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or|
|           |       |     | 'preserve' instance attribute to 'true'.                                                                                                                    |
|GLO-40     |Info   |    9|Combinational hierarchical blocks with identical inputs have been merged.                                                                                    |
|           |       |     |This optimization usually reduces design area. To prevent merging of combinational hierarchical blocks, set the 'merge_combinational_hier_instances' root    |
|           |       |     | attribute to 'false' or the 'merge_combinational_hier_instance' instance attribute to 'false'.                                                              |
|GLO-42     |Info   |    5|Equivalent sequential instances have been merged.                                                                                                            |
|           |       |     |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the                    |
|           |       |     | 'optimize_merge_seq' instance attribute to 'false'.                                                                                                         |
|GLO-45     |Info   |  142|Replacing the synchronous part of an always feeding back flip-flop with a logic constant.                                                                    |
|           |       |     |To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq'       |
|           |       |     | controls this optimization.                                                                                                                                 |
|GLO-46     |Info   |    1|Combinational hierarchical instances are merged.                                                                                                             |
|GLO-51     |Info   |   17|Hierarchical instance automatically ungrouped.                                                                                                               |
|           |       |     |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute |
|           |       |     | 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.               |
|LBR-9      |Warning|  456|Library cell has no output pins defined.                                                                                                                     |
|           |       |     |Add the missing output pin(s)                                                                                                                                |
|           |       |     | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined   |
|           |       |     | function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell.         |
|           |       |     | Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the|
|           |       |     | libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus    |
|           |       |     | will depend upon the output function defined in the pin group (output pin)                                                                                  |
|           |       |     | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                                          |
|LBR-40     |Info   |    2|An unsupported construct was detected in this library.                                                                                                       |
|           |       |     |Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.                                            |
|LBR-41     |Info   |    4|An output library pin lacks a function attribute.                                                                                                            |
|           |       |     |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model                                              |
|           |       |     | (because one of its outputs does not have a valid function.                                                                                                 |
|LBR-101    |Warning|   24|Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as           |
|           |       |     | 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, |
|           |       |     | 'dont_use' attribute should be set to false.                                                                                                                |
|           |       |     |To make the cell usable, change the value of 'dont_use' attribute to false.                                                                                  |
|LBR-109    |Info   |    1|Set default library domain.                                                                                                                                  |
|LBR-162    |Info   |  920|Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                      |
|           |       |     |Setting the 'timing_sense' to non_unate.                                                                                                                     |
|LBR-170    |Info   |  960|Ignoring specified timing sense.                                                                                                                             |
|           |       |     |Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.                                                                           |
|LBR-412    |Info   |    4|Created nominal operating condition.                                                                                                                         |
|           |       |     |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                                             |
|           |       |     | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                                                 |
|LBR-415    |Info   |    4|Unusable library cells found at the time of loading a library.                                                                                               |
|           |       |     |For  more  information, refer to 'Cells Identified as Unusable' in the 'User Guide'. To know the reason why a cell is considered as unusable, check          |
|           |       |     | 'unusable_reason' libcell attribute.                                                                                                                        |
|LBR-518    |Info   |    2|Missing a function attribute in the output pin definition.                                                                                                   |
|MESG-6     |Warning|    5|Message truncated because it exceeds the maximum length of 4096 characters.                                                                                  |
|           |       |     |By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message       |
|           |       |     | attribute 'truncate' to 'false'. However, this may dramatically increase the size of the log file.                                                          |
|PHYS-12    |Warning|    3|The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc.        |
|           |       |     |Check the consistency of the parameters, and see if you can ignore this message or you're using different LEF file with wrong parameters.                    |
|PHYS-15    |Warning|   30|Missing wire parameter.                                                                                                                                      |
|           |       |     |Check the wire parameter in LEF technology files.                                                                                                            |
|PHYS-106   |Warning|    2|Site already defined before, duplicated site will be ignored.                                                                                                |
|PHYS-129   |Info   |  607|Via with no resistance will have a value of '0.0' assigned for resistance value.                                                                             |
|           |       |     |If this is the expected behavior, this message can be ignored.                                                                                               |
|PHYS-752   |Info   |    1|Partition Based Synthesis execution skipped.                                                                                                                 |
|POPT-12    |Info   |    1|Could not find any user created clock-gating module.                                                                                                         |
|           |       |     |Looking for Integrated clock-gating cell in library.                                                                                                         |
|POPT-96    |Info   |    1|One or more cost groups were automatically created for clock gate enable paths.                                                                              |
|           |       |     |This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.                                                              |
|POPT-104   |Warning|    1|The 'lp_insert_clock_gating' attribute should be set before elaboration.                                                                                     |
|           |       |     |Setting the 'lp_insert_clock_gating' attribute before elaboration will result in an optimal clock-gated design.                                              |
|POPT-152   |Warning|    1|For best results, set lp_insert_early_clock_gating before elaboration.                                                                                       |
|           |       |     |For best results, set lp_insert_early_clock_gating before elaboration.                                                                                       |
|RTLOPT-30  |Info   |   36|Accepted resource sharing opportunity.                                                                                                                       |
|RTLOPT-40  |Info   |   24|Transformed datapath macro.                                                                                                                                  |
|RTLOPT-54  |Warning|  505|Use of 'parallel_case' pragma may hinder datapath resource sharing.                                                                                          |
|SDC-201    |Warning|    1|Unsupported SDC command option.                                                                                                                              |
|           |       |     |The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.                              |
|SYNTH-1    |Info   |    1|Synthesizing.                                                                                                                                                |
|TIM-11     |Warning|    5|Timing problems have been detected in this design.                                                                                                           |
|           |       |     |Use 'check_timing_intent' or 'report timing -lint' to report more information.                                                                               |
|TIM-1000   |Info   |    1|Multimode clock gating check is disabled.                                                                                                                    |
|TUI-32     |Warning|    4|This attribute will be obsolete in a next major release.                                                                                                     |
|TUI-37     |Warning|    4|This command will be obsolete in a next major release.                                                                                                       |
|TUI-58     |Info   |    1|Removed object.                                                                                                                                              |
|TUI-253    |Warning|  397|At least one of the specified ports is not valid for the given external delay.                                                                               |
|           |       |     |Use the 'external_delay' command to specify and output delay on output ports or to specify an input delay on input ports. See the 'Specifying the Timing and |
|           |       |     | Delay Constraints' Chapter in the 'Timing Analysis Guide' for detailed information.                                                                         |
|TUI-273    |Warning|    1|Black-boxes are represented as unresolved references in the design.                                                                                          |
|           |       |     |Run check_design to get all unresolved instance. To resolve the reference, either load a technology library containing the cell by appending to the 'library'|
|           |       |     | attribute, or read in the hdl file containing the module before performing elaboration. As the design is incomplete, synthesis results may not correspond to|
|           |       |     | the entire design.                                                                                                                                          |
|VLOGPT-37  |Warning|    2|Ignoring unsynthesizable construct.                                                                                                                          |
|           |       |     |For example, the following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
  |
|           |       |     | - covergroup
    - checker block
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.           |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 0.666 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              V         0.00         0.032000  
M2              H         1.00         0.032000  
M3              V         1.00         0.038000  
M4              H         1.00         0.040000  
M5              V         1.00         0.040000  
M6              H         1.00         0.040000  
M7              V         1.00         0.040000  
M8              H         1.00         0.360000  
M9              V         1.00         1.800000  
AP              H         1.00         1.800000  

Mapper: Libraries have:
	domain timing: 1674 combo usable cells and 202 sequential usable cells
      Mapping 'riscv_core'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
        : The requested number of cpus are not available on machine.
Info    : Attempting to launch a super-threading server. [ST-120]
        : Attempting to Launch server 1 of 2.
        : The tool is entering super-threading mode and is launching a CPU server process.  This is enabled by the root attribute 'super_thread_servers' or 'auto_super_thread'.
            : The server is process '27212' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_0' is process '27212' on this host.
        : The tool is entering super-threading mode and has established a connection with a CPU server process.  This is enabled by the root attributes 'super_thread_servers' or 'auto_super_thread'.
Info    : Super thread servers are launched successfully. [ST-128]
        : 4 out of 2 super thread servers are launched. Minimum 1 active super thread server is required.
                  Distributing load-lib jobs for hosts : localhost_1_0
                  Sent load lib to server 'localhost_1_0'.
                  Library loading done successfully on server 'localhost_1_0'.
                  Forking 'localhost_1_0' to obtain other background server.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_1' is forked process '27408' on this host.
Info    : Super thread servers are launched successfully. [ST-128]
        : 2 out of 2 super thread servers are launched. Minimum 1 active super thread server is required.
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'addinc_ex_stage_i_alu_i_add_1035_40' of datapath component 'add_unsigned_carry_2039'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'dec_ex_stage_i_alu_i_int_div.div_i_sub_114_46' of datapath component 'decrement_unsigned_4151_53100'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'ex_stage_i_alu_i_sub_897_30' of datapath component 'sub_unsigned_4425'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'ex_stage_i_mult_i_sra_295_68' of datapath component 'arith_shift_right_vlog_signed_2055_rtlopto_model_354'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'final_adder_ex_stage_i_alu_i_sub_898_35' of datapath component 'add_unsigned_4146'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i_dcsr_q_reg[mprven]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'cs_registers_i_dcsr_q_reg[prv][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'if_stage_i_prefetch_32.prefetch_buffer_i_CS_reg[2]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'if_stage_i_is_fetch_failed_o_reg'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'if_stage_i_is_fetch_failed_o_reg'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'ex_stage_i_alu_i_gt_380_35_I1' of datapath component 'gt_signed_7_rtlopto_model_53103'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'ex_stage_i_alu_i_gt_380_35_I2' of datapath component 'gt_signed_7_rtlopto_model_53103'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'ex_stage_i_alu_i_gt_380_35_I3' of datapath component 'gt_signed_7_rtlopto_model_53103'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'ex_stage_i_alu_i_gt_380_35_I4' of datapath component 'gt_signed_7_rtlopto_model_53103'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'ex_stage_i_alu_i_sra_286_105' of datapath component 'arith_shift_right_vlog_signed_rtlopto_model_333'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'ex_stage_i_alu_i_sra_285_105' of datapath component 'arith_shift_right_vlog_signed_rtlopto_model_333'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'ex_stage_i_alu_i_sra_284_105' of datapath component 'arith_shift_right_vlog_signed_rtlopto_model_333'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'ex_stage_i_alu_i_sra_283_105' of datapath component 'arith_shift_right_vlog_signed_rtlopto_model_333'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 4 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'cs_registers_i_dcsr_q_reg[mprven]', 'cs_registers_i_dcsr_q_reg[prv][0]', 
'if_stage_i_is_fetch_failed_o_reg', 
'if_stage_i_prefetch_32.prefetch_buffer_i_CS_reg[2]'.
Inserting clock-gating logic .....
Bailing without doing bdd_or bdd_size(cf_q)=3618 bdd_size(cf_qb)=2812
Bailing without doing bdd_or bdd_size(cf_q)=2823 bdd_size(cf_qb)=3278
        
        New clock gate fanout statistics
        =================================================
        Fanout Size           Num CGs     Total FFs 
        -------------------------------------------------
        1 to 3                    2       6
        =================================================

Info    : Could not find any user created clock-gating module. [POPT-12]
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        1308		 96%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      34		  2%
  Timing exception in enable logic      0		  0%
  Register bank width too small         21		  2%
Total flip-flops                        1363		100%
Total CG Modules                        55
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 110 clock gate paths.
        Rebuilding component 'csa_tree_ex_stage_i_mult_i_add_117_70_group_4279' based on context...
        Rebuilding component 'csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group_12' based on context...
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) riscv_core...
          Done structuring (delay-based) riscv_core
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) logic partition in riscv_core...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in riscv_core
        Mapping logic partition in riscv_core...
          Structuring (delay-based) logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6
        Mapping logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6...
          Structuring (delay-based) logic partition in add_unsigned_1061_13_5729...
            Starting partial collapsing (xors only) cb_part_6323
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in add_unsigned_1061_13_5729
        Mapping logic partition in add_unsigned_1061_13_5729...
          Structuring (delay-based) logic partition in riscv_core...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in riscv_core
        Mapping logic partition in riscv_core...
          Structuring (delay-based) logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6
        Mapping logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6...
          Structuring (delay-based) logic partition in riscv_core...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in riscv_core
        Mapping logic partition in riscv_core...
          Structuring (delay-based) logic partition in riscv_core...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in riscv_core
        Mapping logic partition in riscv_core...
          Structuring (delay-based) logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6
        Mapping logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6...
          Structuring (delay-based) cdec_2983...
          Done structuring (delay-based) cdec_2983
        Mapping component cdec_2983...
          Structuring (delay-based) cdec_2979...
          Done structuring (delay-based) cdec_2979
        Mapping component cdec_2979...
        Distributing super-thread jobs: cmux_2981 cmux_2977 cb_part_6320 cb_part WALLACE_CSA_DUMMY_OP_group_8
          Sending 'cmux_2981' to server 'localhost_1_1'...
            Sent 'cmux_2981' to server 'localhost_1_1'.
          Sending 'cmux_2977' to server 'localhost_1_0'...
            Sent 'cmux_2977' to server 'localhost_1_0'.
          Received 'cmux_2981' from server 'localhost_1_1'. (3832 ms elapsed)
          Structuring (delay-based) cmux_2981...
          Done structuring (delay-based) cmux_2981
        Mapping component cmux_2981...
          Sending 'cb_part_6320' to server 'localhost_1_1'...
            Sent 'cb_part_6320' to server 'localhost_1_1'.
          Received 'cmux_2977' from server 'localhost_1_0'. (3920 ms elapsed)
          Structuring (delay-based) cmux_2977...
          Done structuring (delay-based) cmux_2977
        Mapping component cmux_2977...
          Sending 'cb_part' to server 'localhost_1_0'...
            Sent 'cb_part' to server 'localhost_1_0'.
          Received 'cb_part' from server 'localhost_1_0'. (954 ms elapsed)
          Sending 'WALLACE_CSA_DUMMY_OP_group_8' to server 'localhost_1_0'...
            Sent 'WALLACE_CSA_DUMMY_OP_group_8' to server 'localhost_1_0'.
          Received 'WALLACE_CSA_DUMMY_OP_group_8' from server 'localhost_1_0'. (607 ms elapsed)
          Received 'cb_part_6320' from server 'localhost_1_1'. (2401 ms elapsed)
          Structuring (delay-based) cb_part_6320...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_6320
        Mapping component cb_part_6320...
          Structuring (delay-based) cb_part...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part
        Mapping component cb_part...
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_8...
            Starting partial collapsing (xors only) WALLACE_CSA_DUMMY_OP_group_8
            Finished partial collapsing.
            Starting xor partial collapsing WALLACE_CSA_DUMMY_OP_group_8
            Finished xor partial collapsing.
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_8
        Mapping component WALLACE_CSA_DUMMY_OP_group_8...
          Structuring (delay-based) logic partition in riscv_core...
            Starting partial collapsing (xors only) cb_part_6291
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in riscv_core
        Mapping logic partition in riscv_core...
          Structuring (delay-based) logic partition in riscv_core...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in riscv_core
        Mapping logic partition in riscv_core...
        Rebalancing component 'ex_stage_i_mult_i_mul_273_61_Y_ex_stage_i_mult_i_mul_288_63'...
        Rebalancing component 'ex_stage_i_alu_i_sll_941_39'...
        Distributing super-thread jobs: mult_signed cb_part_6295 csa_tree_51901 shift_left_vlog_unsigned add_unsigned_3196 cb_part_6339
          Sending 'mult_signed' to server 'localhost_1_1'...
            Sent 'mult_signed' to server 'localhost_1_1'.
          Sending 'cb_part_6295' to server 'localhost_1_0'...
            Sent 'cb_part_6295' to server 'localhost_1_0'.
          Received 'cb_part_6295' from server 'localhost_1_0'. (3124 ms elapsed)
          Sending 'csa_tree_51901' to server 'localhost_1_0'...
            Sent 'csa_tree_51901' to server 'localhost_1_0'.
          Received 'csa_tree_51901' from server 'localhost_1_0'. (1503 ms elapsed)
          Sending 'shift_left_vlog_unsigned' to server 'localhost_1_0'...
            Sent 'shift_left_vlog_unsigned' to server 'localhost_1_0'.
          Received 'mult_signed' from server 'localhost_1_1'. (5293 ms elapsed)
          Sending 'add_unsigned_3196' to server 'localhost_1_1'...
            Sent 'add_unsigned_3196' to server 'localhost_1_1'.
          Received 'shift_left_vlog_unsigned' from server 'localhost_1_0'. (768 ms elapsed)
          Sending 'cb_part_6339' to server 'localhost_1_0'...
            Sent 'cb_part_6339' to server 'localhost_1_0'.
          Received 'add_unsigned_3196' from server 'localhost_1_1'. (527 ms elapsed)
          Received 'cb_part_6339' from server 'localhost_1_0'. (337 ms elapsed)
          Structuring (delay-based) logic partition in riscv_core...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in riscv_core
        Mapping logic partition in riscv_core...
          Structuring (delay-based) logic partition in riscv_core...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in riscv_core
        Mapping logic partition in riscv_core...
          Structuring (delay-based) mult_signed...
            Starting partial collapsing (xors only) mult_signed
            Finished partial collapsing.
            Starting xor partial collapsing mult_signed
            Finished xor partial collapsing.
          Done structuring (delay-based) mult_signed
        Mapping component mult_signed...
          Structuring (delay-based) cb_part_6295...
            Starting partial collapsing (xors only) cb_part_6295
            Finished partial collapsing.
            Starting xor partial collapsing cb_part_6295
            Finished xor partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_6295
        Mapping component cb_part_6295...
          Structuring (delay-based) csa_tree_51901...
            Starting partial collapsing (xors only) csa_tree_51901
            Finished partial collapsing.
            Starting xor partial collapsing csa_tree_51901
            Finished xor partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) csa_tree_51901
        Mapping component csa_tree_51901...
          Structuring (delay-based) shift_left_vlog_unsigned...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) shift_left_vlog_unsigned
        Mapping component shift_left_vlog_unsigned...
          Structuring (delay-based) add_unsigned_3196...
            Starting partial collapsing (xors only) add_unsigned_3196
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) add_unsigned_3196
        Mapping component add_unsigned_3196...
          Structuring (delay-based) cb_part_6339...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_6339
        Mapping component cb_part_6339...
        Rebalancing component 'csa_tree_ex_stage_i_mult_i_add_276_87'...
        Distributing super-thread jobs: cb_part_6299 csa_tree_51972 add_unsigned_1061_13
          Sending 'cb_part_6299' to server 'localhost_1_1'...
            Sent 'cb_part_6299' to server 'localhost_1_1'.
          Sending 'csa_tree_51972' to server 'localhost_1_0'...
            Sent 'csa_tree_51972' to server 'localhost_1_0'.
          Received 'cb_part_6299' from server 'localhost_1_1'. (1705 ms elapsed)
          Sending 'add_unsigned_1061_13' to server 'localhost_1_1'...
            Sent 'add_unsigned_1061_13' to server 'localhost_1_1'.
          Received 'csa_tree_51972' from server 'localhost_1_0'. (2282 ms elapsed)
          Received 'add_unsigned_1061_13' from server 'localhost_1_1'. (717 ms elapsed)
          Structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6130...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6130
        Mapping logic partition in CDN_CARRYSAVE_MUX_GROUP_6130...
          Structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6127...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6127
        Mapping logic partition in CDN_CARRYSAVE_MUX_GROUP_6127...
          Structuring (delay-based) cb_part_6299...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_6299
        Mapping component cb_part_6299...
          Structuring (delay-based) csa_tree_51972...
            Starting partial collapsing (xors only) csa_tree_51972
            Finished partial collapsing.
            Starting xor partial collapsing csa_tree_51972
            Finished xor partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) csa_tree_51972
        Mapping component csa_tree_51972...
          Structuring (delay-based) add_unsigned_1061_13...
            Starting partial collapsing (xors only) add_unsigned_1061_13
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) add_unsigned_1061_13
        Mapping component add_unsigned_1061_13...
          Structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6128...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6128
        Mapping logic partition in CDN_CARRYSAVE_MUX_GROUP_6128...
          Structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6131...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6131
        Mapping logic partition in CDN_CARRYSAVE_MUX_GROUP_6131...
        Rebalancing component 'csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_groupi'...
        Distributing super-thread jobs: cb_part_6296 csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group_12 add_signed_4486
          Sending 'cb_part_6296' to server 'localhost_1_1'...
            Sent 'cb_part_6296' to server 'localhost_1_1'.
          Sending 'csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group_12' to server 'localhost_1_0'...
            Sent 'csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group_12' to server 'localhost_1_0'.
          Received 'csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group_12' from server 'localhost_1_0'. (2158 ms elapsed)
          Sending 'add_signed_4486' to server 'localhost_1_0'...
            Sent 'add_signed_4486' to server 'localhost_1_0'.
          Received 'add_signed_4486' from server 'localhost_1_0'. (910 ms elapsed)
          Received 'cb_part_6296' from server 'localhost_1_1'. (6358 ms elapsed)
          Structuring (delay-based) cb_part_6296...
            Starting partial collapsing (xors only) cb_part_6296
            Finished partial collapsing.
            Starting xor partial collapsing cb_part_6296
            Finished xor partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_6296
        Mapping component cb_part_6296...
          Structuring (delay-based) csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group_12...
            Starting partial collapsing (xors only) csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group_12
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group_12
        Mapping component csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group_12...
          Structuring (delay-based) add_signed_4486...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) add_signed_4486
        Mapping component add_signed_4486...
        Distributing super-thread jobs: add_unsigned_3907
          Sending 'add_unsigned_3907' to server 'localhost_1_1'...
            Sent 'add_unsigned_3907' to server 'localhost_1_1'.
          Received 'add_unsigned_3907' from server 'localhost_1_1'. (583 ms elapsed)
          Structuring (delay-based) alu_ff...
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) alu_ff
        Mapping component alu_ff...
          Structuring (delay-based) add_unsigned_3907...
            Starting partial collapsing (xors only) add_unsigned_3907
            Finished partial collapsing.
          Done structuring (delay-based) add_unsigned_3907
        Mapping component add_unsigned_3907...
        Distributing super-thread jobs: cb_part_6305
          Sending 'cb_part_6305' to server 'localhost_1_1'...
            Sent 'cb_part_6305' to server 'localhost_1_1'.
          Received 'cb_part_6305' from server 'localhost_1_1'. (809 ms elapsed)
          Structuring (delay-based) cb_part_6305...
            Starting partial collapsing (xors only) cb_part_6305
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_6305
        Mapping component cb_part_6305...
        Rebalancing component 'ex_stage_i_alu_i_srl_291_46'...
        Rebalancing component 'ex_stage_i_alu_i_sra_277_105'...
        Rebalancing component 'ex_stage_i_alu_i_sra_278_105'...
        Distributing super-thread jobs: shift_right_vlog_unsigned_1847
          Sending 'shift_right_vlog_unsigned_1847' to server 'localhost_1_1'...
            Sent 'shift_right_vlog_unsigned_1847' to server 'localhost_1_1'.
          Received 'shift_right_vlog_unsigned_1847' from server 'localhost_1_1'. (930 ms elapsed)
          Structuring (delay-based) arith_shift_right_vlog_signed_1341_rtlopto_model_332...
          Done structuring (delay-based) arith_shift_right_vlog_signed_1341_rtlopto_model_332
        Mapping component arith_shift_right_vlog_signed_1341_rtlopto_model_332...
          Structuring (delay-based) arith_shift_right_vlog_signed_1341_rtlopto_model_332_5551...
          Done structuring (delay-based) arith_shift_right_vlog_signed_1341_rtlopto_model_332_5551
        Mapping component arith_shift_right_vlog_signed_1341_rtlopto_model_332_5551...
          Structuring (delay-based) shift_right_vlog_unsigned_1847...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) shift_right_vlog_unsigned_1847
        Mapping component shift_right_vlog_unsigned_1847...
        Distributing super-thread jobs: cb_part_6315
          Sending 'cb_part_6315' to server 'localhost_1_1'...
            Sent 'cb_part_6315' to server 'localhost_1_1'.
          Received 'cb_part_6315' from server 'localhost_1_1'. (2790 ms elapsed)
          Structuring (delay-based) cb_part_6315...
            Starting partial collapsing (xors only) cb_part_6315
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_6315
        Mapping component cb_part_6315...
          Structuring (delay-based) logic partition in riscv_core...
            Starting partial collapsing (xors only) cb_part_6341
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in riscv_core
        Mapping logic partition in riscv_core...
        Distributing super-thread jobs: cb_part_6316 csa_tree_52141 add_unsigned
          Sending 'cb_part_6316' to server 'localhost_1_1'...
            Sent 'cb_part_6316' to server 'localhost_1_1'.
          Sending 'csa_tree_52141' to server 'localhost_1_0'...
            Sent 'csa_tree_52141' to server 'localhost_1_0'.
          Received 'csa_tree_52141' from server 'localhost_1_0'. (638 ms elapsed)
          Sending 'add_unsigned' to server 'localhost_1_0'...
            Sent 'add_unsigned' to server 'localhost_1_0'.
          Received 'add_unsigned' from server 'localhost_1_0'. (642 ms elapsed)
          Received 'cb_part_6316' from server 'localhost_1_1'. (1747 ms elapsed)
          Structuring (delay-based) logic partition in riscv_core...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in riscv_core
        Mapping logic partition in riscv_core...
          Structuring (delay-based) cb_part_6316...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_6316
        Mapping component cb_part_6316...
          Structuring (delay-based) csa_tree_52141...
            Starting partial collapsing (xors only) csa_tree_52141
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) csa_tree_52141
        Mapping component csa_tree_52141...
          Structuring (delay-based) add_unsigned...
            Starting partial collapsing (xors only) add_unsigned
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) add_unsigned
        Mapping component add_unsigned...
          Structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6129...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6129
        Mapping logic partition in CDN_CARRYSAVE_MUX_GROUP_6129...
          Structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6132...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6132
        Mapping logic partition in CDN_CARRYSAVE_MUX_GROUP_6132...
          Structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP
        Mapping logic partition in CDN_CARRYSAVE_MUX_GROUP...
          Structuring (delay-based) cdec_2987...
          Done structuring (delay-based) cdec_2987
        Mapping component cdec_2987...
        Rebalancing component 'csa_tree_ex_stage_i_mult_i_add_117_70_groupi'...
        Distributing super-thread jobs: csa_tree_ex_stage_i_mult_i_add_117_70_group_4279 cmux_2985 add_signed_carry_52139 gt_unsigned_1250_rtlopto_model_763
          Sending 'csa_tree_ex_stage_i_mult_i_add_117_70_group_4279' to server 'localhost_1_1'...
            Sent 'csa_tree_ex_stage_i_mult_i_add_117_70_group_4279' to server 'localhost_1_1'.
          Sending 'cmux_2985' to server 'localhost_1_0'...
            Sent 'cmux_2985' to server 'localhost_1_0'.
          Received 'cmux_2985' from server 'localhost_1_0'. (3371 ms elapsed)
          Sending 'add_signed_carry_52139' to server 'localhost_1_0'...
            Sent 'add_signed_carry_52139' to server 'localhost_1_0'.
          Received 'add_signed_carry_52139' from server 'localhost_1_0'. (1128 ms elapsed)
          Sending 'gt_unsigned_1250_rtlopto_model_763' to server 'localhost_1_0'...
            Sent 'gt_unsigned_1250_rtlopto_model_763' to server 'localhost_1_0'.
          Received 'gt_unsigned_1250_rtlopto_model_763' from server 'localhost_1_0'. (474 ms elapsed)
          Received 'csa_tree_ex_stage_i_mult_i_add_117_70_group_4279' from server 'localhost_1_1'. (6716 ms elapsed)
          Structuring (delay-based) logic partition in riscv_core...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in riscv_core
        Mapping logic partition in riscv_core...
          Structuring (delay-based) logic partition in riscv_core...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in riscv_core
        Mapping logic partition in riscv_core...
          Structuring (delay-based) logic partition in riscv_core...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in riscv_core
        Mapping logic partition in riscv_core...
          Structuring (delay-based) logic partition in riscv_core...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in riscv_core
        Mapping logic partition in riscv_core...
          Structuring (delay-based) cdec...
          Done structuring (delay-based) cdec
        Mapping component cdec...
          Structuring (delay-based) csa_tree_ex_stage_i_mult_i_add_117_70_group_4279...
            Starting partial collapsing (xors only) csa_tree_ex_stage_i_mult_i_add_117_70_group_4279
            Finished partial collapsing.
            Starting xor partial collapsing csa_tree_ex_stage_i_mult_i_add_117_70_group_4279
            Finished xor partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) csa_tree_ex_stage_i_mult_i_add_117_70_group_4279
        Mapping component csa_tree_ex_stage_i_mult_i_add_117_70_group_4279...
          Structuring (delay-based) cmux_2985...
          Done structuring (delay-based) cmux_2985
        Mapping component cmux_2985...
          Structuring (delay-based) add_signed_carry_52139...
            Starting partial collapsing (xors only) add_signed_carry_52139
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) add_signed_carry_52139
        Mapping component add_signed_carry_52139...
          Structuring (delay-based) gt_unsigned_1250_rtlopto_model_763...
          Done structuring (delay-based) gt_unsigned_1250_rtlopto_model_763
        Mapping component gt_unsigned_1250_rtlopto_model_763...
          Structuring (delay-based) logic partition in riscv_core...
            Starting partial collapsing (xors only) cb_part_6307
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in riscv_core
        Mapping logic partition in riscv_core...
        Rebalancing component 'ex_stage_i_mult_i_sra_120_128'...
        Distributing super-thread jobs: arith_shift_right_vlog_signed_2019_rtlopto_model_353 sub_unsigned_4421
          Sending 'arith_shift_right_vlog_signed_2019_rtlopto_model_353' to server 'localhost_1_1'...
            Sent 'arith_shift_right_vlog_signed_2019_rtlopto_model_353' to server 'localhost_1_1'.
          Sending 'sub_unsigned_4421' to server 'localhost_1_0'...
            Sent 'sub_unsigned_4421' to server 'localhost_1_0'.
          Received 'sub_unsigned_4421' from server 'localhost_1_0'. (569 ms elapsed)
          Received 'arith_shift_right_vlog_signed_2019_rtlopto_model_353' from server 'localhost_1_1'. (749 ms elapsed)
          Structuring (delay-based) decrement_unsigned_3982_53101...
            Starting partial collapsing (xors only) decrement_unsigned_3982_53101
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) decrement_unsigned_3982_53101
        Mapping component decrement_unsigned_3982_53101...
          Structuring (delay-based) logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6
        Mapping logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6...
          Structuring (delay-based) increment_unsigned_4150_53104...
            Starting partial collapsing (xors only) increment_unsigned_4150_53104
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) increment_unsigned_4150_53104
        Mapping component increment_unsigned_4150_53104...
          Structuring (delay-based) increment_unsigned_4149_53105...
            Starting partial collapsing (xors only) increment_unsigned_4149_53105
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) increment_unsigned_4149_53105
        Mapping component increment_unsigned_4149_53105...
          Structuring (delay-based) cmux...
          Done structuring (delay-based) cmux
        Mapping component cmux...
          Structuring (delay-based) decrement_unsigned_3982_53101_5721...
            Starting partial collapsing (xors only) decrement_unsigned_3982_53101_5721
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) decrement_unsigned_3982_53101_5721
        Mapping component decrement_unsigned_3982_53101_5721...
          Structuring (delay-based) arith_shift_right_vlog_signed_2019_rtlopto_model_353...
          Done structuring (delay-based) arith_shift_right_vlog_signed_2019_rtlopto_model_353
        Mapping component arith_shift_right_vlog_signed_2019_rtlopto_model_353...
          Structuring (delay-based) sub_unsigned_4421...
            Starting partial collapsing (xors only) sub_unsigned_4421
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) sub_unsigned_4421
        Mapping component sub_unsigned_4421...
        Distributing super-thread jobs: cb_part_6342
          Sending 'cb_part_6342' to server 'localhost_1_1'...
            Sent 'cb_part_6342' to server 'localhost_1_1'.
          Received 'cb_part_6342' from server 'localhost_1_1'. (41795 ms elapsed)
          Structuring (delay-based) cb_part_6342...
            Starting partial collapsing (xors only) cb_part_6342
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_6342
        Mapping component cb_part_6342...
        Distributing super-thread jobs: cb_oseq addsub_unsigned_3166 cb_part_6324
          Sending 'cb_oseq' to server 'localhost_1_1'...
            Sent 'cb_oseq' to server 'localhost_1_1'.
          Sending 'addsub_unsigned_3166' to server 'localhost_1_0'...
            Sent 'addsub_unsigned_3166' to server 'localhost_1_0'.
          Received 'addsub_unsigned_3166' from server 'localhost_1_0'. (955 ms elapsed)
          Sending 'cb_part_6324' to server 'localhost_1_0'...
            Sent 'cb_part_6324' to server 'localhost_1_0'.
          Received 'cb_part_6324' from server 'localhost_1_0'. (954 ms elapsed)
          Received 'cb_oseq' from server 'localhost_1_1'. (4167 ms elapsed)
          Structuring (delay-based) cb_oseq...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq
        Mapping component cb_oseq...
          Structuring (delay-based) addsub_unsigned_3166...
            Starting partial collapsing (xors only) addsub_unsigned_3166
            Finished partial collapsing.
          Done structuring (delay-based) addsub_unsigned_3166
        Mapping component addsub_unsigned_3166...
          Structuring (delay-based) cb_part_6324...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_6324
        Mapping component cb_part_6324...
        Distributing super-thread jobs: cb_seq_6286 cb_seq
          Sending 'cb_seq_6286' to server 'localhost_1_1'...
            Sent 'cb_seq_6286' to server 'localhost_1_1'.
          Sending 'cb_seq' to server 'localhost_1_0'...
            Sent 'cb_seq' to server 'localhost_1_0'.
          Received 'cb_seq_6286' from server 'localhost_1_1'. (2819 ms elapsed)
          Received 'cb_seq' from server 'localhost_1_0'. (2950 ms elapsed)
          Structuring (delay-based) logic partition in riscv_core...
          Done structuring (delay-based) logic partition in riscv_core
        Mapping logic partition in riscv_core...
          Structuring (delay-based) cb_seq_6286...
          Done structuring (delay-based) cb_seq_6286
        Mapping component cb_seq_6286...
          Structuring (delay-based) cb_seq...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Id   |  Sev  |Count|                                                                          Message Text                                                                           |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|GB-6   |Info   |   13|A datapath component has been ungrouped.                                                                                                                         |
|GLO-12 |Info   |    3|Replacing a flip-flop with a logic constant 0.                                                                                                                   |
|       |       |     |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can  |
|       |       |     | also see the complete list of deleted sequential with command 'report sequential -deleted' (on Reason 'constant0').                                             |
|GLO-13 |Info   |    1|Replacing a flip-flop with a logic constant 1.                                                                                                                   |
|       |       |     |To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance attribute to 'false'.          |
|GLO-32 |Info   |    1|Deleting sequential instances not driving any primary outputs.                                                                                                   |
|       |       |     |Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see  |
|       |       |     | the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false  |
|       |       |     | to see the complete list.                                                                                                                                       |
|GLO-45 |Info   |    1|Replacing the synchronous part of an always feeding back flip-flop with a logic constant.                                                                        |
|       |       |     |To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls  |
|       |       |     | this optimization.                                                                                                                                              |
|POPT-12|Info   |    1|Could not find any user created clock-gating module.                                                                                                             |
|       |       |     |Looking for Integrated clock-gating cell in library.                                                                                                             |
|POPT-96|Info   |    1|One or more cost groups were automatically created for clock gate enable paths.                                                                                  |
|       |       |     |This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.                                                                  |
|ST-110 |Info   |    2|Connection established with super-threading server.                                                                                                              |
|       |       |     |The tool is entering super-threading mode and has established a connection with a CPU server process.  This is enabled by the root attributes                    |
|       |       |     | 'super_thread_servers' or 'auto_super_thread'.                                                                                                                  |
|ST-120 |Info   |    1|Attempting to launch a super-threading server.                                                                                                                   |
|       |       |     |The tool is entering super-threading mode and is launching a CPU server process.  This is enabled by the root attribute 'super_thread_servers' or                |
|       |       |     | 'auto_super_thread'.                                                                                                                                            |
|ST-128 |Info   |    2|Super thread servers are launched successfully.                                                                                                                  |
|ST-136 |Warning|    1|Not obtained requested number of super thread servers.                                                                                                           |
|       |       |     |The requested number of cpus are not available on machine.                                                                                                       |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'I2O' target slack:    30 ps
Target path end-point (Port: riscv_core/instr_addr_o[30])

         Pin                     Type          Fanout Load Arrival   
                                (Domain)              (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)            <<<  launch                               0 R 
(fp.sdc_line_33_160_1)      ext delay                                
debug_req_i            (u)  in port                 5  9.5           
cb_parti57302/debug_req_i 
  g57758/in_1                                                        
  g57758/z             (u)  unmapped_or2            3  5.7           
  g57755/in_1                                                        
  g57755/z             (u)  unmapped_complex2       1  1.9           
  g57748/in_1                                                        
  g57748/z             (u)  unmapped_complex2       3  5.7           
  g57737/in_1                                                        
  g57737/z             (u)  unmapped_or2            2  3.8           
  g57736/in_1                                                        
  g57736/z             (u)  unmapped_complex2       1  1.9           
  g57733/in_1                                                        
  g57733/z             (u)  unmapped_complex2       1  1.9           
  g57731/in_1                                                        
  g57731/z             (u)  unmapped_or2            1  1.9           
  g57730/in_1                                                        
  g57730/z             (u)  unmapped_complex2       1  1.9           
  g57729/in_0                                                        
  g57729/z             (u)  unmapped_nand2          4  9.5           
  g57728/in_1                                                        
  g57728/z             (u)  unmapped_complex2      45 13.3           
  g57696/in_1                                                        
  g57696/z             (u)  unmapped_complex2      12 22.8           
  g57694/in_1                                                        
  g57694/z             (u)  unmapped_or2            2  3.8           
  g57691/in_1                                                        
  g57691/z             (u)  unmapped_nand2         32 11.4           
  g57663/in_0                                                        
  g57663/z             (u)  unmapped_nand2          1  1.9           
  g57657/in_1                                                        
  g57657/z             (u)  unmapped_nand2          2  3.8           
cb_parti57302/if_stage_i_add_161_44_Y_if_stage_i_prefetch_32.prefetch_buffer_i_add_117_54_A[1] 
if_stage_i_add_161_44_Y_if_stage_i_prefetch_32.prefetch_buffer_i_add_117_54/A[2] 
  g1033/in_0                                                         
  g1033/z              (u)  unmapped_or2            2  3.8           
  g1009/in_1                                                         
  g1009/z              (u)  unmapped_complex2       1  1.9           
  g1004/in_1                                                         
  g1004/z              (u)  unmapped_nand2          3  5.7           
  g1001/in_0                                                         
  g1001/z              (u)  unmapped_nand2          4  7.6           
  g993/in_1                                                          
  g993/z               (u)  unmapped_or2            4  7.6           
  g570/in_1                                                          
  g570/z               (u)  unmapped_or2            4  7.6           
  g982/in_0                                                          
  g982/z               (u)  unmapped_or2            7 13.3           
  g975/in_1                                                          
  g975/z               (u)  unmapped_or2            7 13.3           
  g942/in_0                                                          
  g942/z               (u)  unmapped_or2            2  3.8           
  g918/in_0                                                          
  g918/z               (u)  unmapped_or2            1  1.9           
  g919/in_1                                                          
  g919/z               (u)  unmapped_nand2          2  3.8           
if_stage_i_add_161_44_Y_if_stage_i_prefetch_32.prefetch_buffer_i_add_117_54/Z[30] 
cb_parti57303/if_stage_i_add_161_44_Y_if_stage_i_prefetch_32.prefetch_buffer_i_add_117_54_Z[29] 
  g111399/in_1                                                       
  g111399/z            (u)  unmapped_nand2          1  1.9           
  g123761/in_1                                                       
  g123761/z            (u)  unmapped_complex2       1  1.9           
  g110937/in_1                                                       
  g110937/z            (u)  unmapped_complex2       2  2.7           
cb_parti57303/instr_addr_o[30] 
instr_addr_o[30]       <<<  interconnect                             
                            out port                                 
(fp.sdc_line_36_561_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                           2000 R 
---------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Start-point  : debug_req_i
End-point    : instr_addr_o[30]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 654ps.
 
Cost Group 'C2O' target slack:    45 ps
Target path end-point (Port: riscv_core/core_busy_o)

         Pin                     Type          Fanout Load Arrival   
                                (Domain)              (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)            <<<  launch                               0 R 
cb_parti57303
  core_busy_q_reg/clk                                                
  core_busy_q_reg/q    (u)  unmapped_d_flop         2  3.8           
  g122614/in_0                                                       
  g122614/z            (u)  unmapped_complex2       1  0.8           
cb_parti57303/core_busy_o 
core_busy_o            <<<  interconnect                             
                            out port                                 
(fp.sdc_line_36_790_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                           2000 R 
---------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Start-point  : cb_parti57303/core_busy_q_reg/clk
End-point    : core_busy_o

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1434ps.
 
Cost Group 'I2C' target slack:    44 ps
Target path end-point (Pin: core_busy_q_reg/d)

         Pin                     Type          Fanout Load Arrival   
                                (Domain)              (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)            <<<  launch                               0 R 
(fp.sdc_line_33_160_1)      ext delay                                
debug_req_i            (u)  in port                 5  9.5           
cb_parti57302/debug_req_i 
  g57758/in_1                                                        
  g57758/z             (u)  unmapped_or2            3  5.7           
  g57755/in_1                                                        
  g57755/z             (u)  unmapped_complex2       1  1.9           
  g57748/in_1                                                        
  g57748/z             (u)  unmapped_complex2       3  5.7           
  g57737/in_1                                                        
  g57737/z             (u)  unmapped_or2            2  3.8           
  g57736/in_1                                                        
  g57736/z             (u)  unmapped_complex2       1  1.9           
  g57733/in_1                                                        
  g57733/z             (u)  unmapped_complex2       1  1.9           
  g57731/in_1                                                        
  g57731/z             (u)  unmapped_or2            1  1.9           
  g57730/in_1                                                        
  g57730/z             (u)  unmapped_complex2       1  1.9           
  g57729/in_0                                                        
  g57729/z             (u)  unmapped_nand2          4  9.5           
  g57728/in_1                                                        
  g57728/z             (u)  unmapped_complex2      45 13.3           
  g57696/in_1                                                        
  g57696/z             (u)  unmapped_complex2      12 22.8           
cb_parti57302/g43022_in_1 
cb_parti57303/cb_parti_g43022_in_1 
  g111425/in_1                                                       
  g111425/z            (u)  unmapped_or2            1  1.9           
  g111374/in_0                                                       
  g111374/z            (u)  unmapped_nand2          3  5.7           
  g111309/in_0                                                       
  g111309/z            (u)  unmapped_nand2          2  3.8           
  g111234/in_0                                                       
  g111234/z            (u)  unmapped_or2            1  1.9           
  core_busy_q_reg/d    <<<  unmapped_d_flop                          
  core_busy_q_reg/clk       setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                           2000 R 
---------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Start-point  : debug_req_i
End-point    : cb_parti57303/core_busy_q_reg/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1315ps.
 
        ------------------------------------------------------------
                            Super-Thread Summary
          time in super-thread mode               : 162.14 sec
          foreground process active time          : 76.06 sec
          background processes total active time  : 112.18 sec
          approximate speedup                     : 1.16X
           * reported times are wall-clock (elapsed time),
             not CPU time
        ------------------------------------------------------------

+-----------+---------------+-----+----------------------+---------------------------+
|   Host    |    Machine    | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+---------------+-----+----------------------+---------------------------+
| localhost | 192.168.122.1 |  2  |        3136.6        |          3240.8           |
+-----------+---------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |      1201.4 [1]      |        1217.2 [1]         |
| localhost_1_1 |      592.2 [2]       |          [2] [3]          |
+---------------+----------------------+---------------------------+
[1] Memory of child process is included.
[2] Memory is included in parent localhost_1_0.
[3] Peak physical memory is not available for forked background servers.

Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_1' was forked process '27408' on this host.
        : A super-threaded optimization is complete and a CPU server was successfully shut down.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 1 sequential instance. 
Following instance is deleted as they do not drive any primary output:
'RC_CG_HIER_INST54/RC_CGIC_INST'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance. 
Following instance is deleted as they do not drive any primary output:
'RC_CG_HIER_INST54'.
Info    : The clock gating instance is violating the 'lp_clock_gating_min_flops' constraint. [POPT-71]
        : The clock gating instance 'if_stage_i_prefetch_32.prefetch_buffer_i_RC_CG_HIER_INST48' is driving '2' flops.
        : Either the 'lp_clock_gating_min_flops' constraint value was changed or the driven flops were optimized. If the clock gating instance is not preserved it might be removed.
clockgate: AllowExtraInstancesInCgHierarchyRAII
Info    : Removed a clock-gating instance. [CG-400]
        : Removed clock-gating instance '/designs/riscv_core/instances_hier/if_stage_i_prefetch_32.prefetch_buffer_i_RC_CG_HIER_INST48'.

State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                  1363      992        100.0
Excluded from State Retention    1363      992        100.0
    - Will not convert           1363      992        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded    1363      992        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------


+-----------+---------------+-----+----------------------+---------------------------+
|   Host    |    Machine    | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+---------------+-----+----------------------+---------------------------+
| localhost | 192.168.122.1 |  1  |        3136.6        |          3240.8           |
+-----------+---------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |        1201.4        |          1217.2           |
+---------------+----------------------+---------------------------+

Info    : Using '2' number of super-threading servers using the attribute 'super_thread_servers' could have
          saved '28' more seconds during global map.
        Computing net loads.
Warning : Automatic CG test connection in generic has been forced on. [POPT-701]
        : Running automatic CG test connection in generic.
        : This feature has been deprecated. It will fully uniquify the design which may impact runtime. This feature will be removed in the next release.
Warning : CG test connection is running on a generic netlist. [POPT-702]
        : This will fully uniquify the design which may impact runtime. Consider moving test connection to post-map.
        Connect DFT for clock-gating logic
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design riscv_core, as 'lp_clock_gating_test_signal' is not set.
        : Indicate which test signal to use by setting the attribute 'lp_clock_gating_test_signal'.
PBS_Generic_Opt-Post - Elapsed_Time 325, CPU_Time 293.031026
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:23:30 (Jun18) |   1.33 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:47(00:06:26) |  00:04:53(00:05:25) | 100.0(100.0) |   13:28:55 (Jun18) |   3.14 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:23:30 (Jun18) |   1.33 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:47(00:06:26) |  00:04:53(00:05:25) |  99.7(100.0) |   13:28:55 (Jun18) |   3.14 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:48(00:06:26) |  00:00:01(00:00:00) |   0.3(  0.0) |   13:28:55 (Jun18) |   3.14 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            6         -         -     37409     34340      1330
##>G:Setup                              0         -         -         -         -         -
##>G:Early Clock Gating                 0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -     44037     27650      3136
##>G:PostGen Opt                        1         -         -     44037     27650      3136
##>G:Early Clock Gating Cleanup         0         -         -         -         -         -
##>G:Misc                             324
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      331
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'riscv_core' to generic gates.
        Computing net loads.
EarlyCg clean up, version 4
[Clock Gating] Simplifying datapath in light of clock gating ...
[Clock Gating] Simplifying datapath in light of clock gating done. (1 s.)
[Clock Gating] Declone clock gates (post_gen) ...
  Decloning clock-gating logic from /designs/riscv_core
Info    : Clock-gating instances are decloned. [POPT-56]
        : New decloned instance is RC_CG_DECLONE_HIER_INST 
            Old instances were:
           ex_stage_i_alu_i_int_div.div_i_RC_CG_HIER_INST1
           ex_stage_i_alu_i_int_div.div_i_RC_CG_HIER_INST2
        : See the Genus Low Power manual for more information on Clock-gating decloning.
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 104 clock gate paths.
Clock-Gating declone Status
===========================
Total number of clock-gating instances before: 53
Total number of clock-gating instances after : 52
Total number of clock-gating instances before: 53
Total number of clock-gating instances after : 52
[Clock Gating] Declone clock gates (post_gen) done. (0 s.)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
Runtime & Memory after 'syn_generic'
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:29 (Jun18) |  245.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:40(00:00:47) |  00:00:32(00:00:47) |   9.3( 12.1) |   13:23:16 (Jun18) |   1.22 GB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:50(00:06:28) |  00:05:10(00:05:41) |  90.7( 87.9) |   13:28:57 (Jun18) |   3.05 GB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
        Computing net loads.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_558_1' has no pins; it cannot be saved to database.
        : Avoid creating objects that cannot be saved and restored.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_557_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_556_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_555_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_554_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_553_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_552_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_551_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_550_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_549_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_548_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_547_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_546_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_545_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_544_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_543_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_542_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_541_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_540_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_539_1' has no pins; it cannot be saved to database.
Finished exporting design database to file 'riscv_core_generic.db' for 'riscv_core' (command execution time mm:ss cpu = 00:03, real = 00:04).
#--------------------------------------------------------------------------
# Root attributes for category: opt
#--------------------------------------------------------------------------
# Feature                           | Attribute                | Value  
#--------------------------------------------------------------------------
# Net area optimization             | optimize_net_area        | true   
# Power optimization effort         | design_power_effort      | low    
# Do not use qbar sequential pins   | dont_use_qbar_seq_pins   | false  
#--------------------------------------------------------------------------

##Generic Timing Info for library domain: timing typical gate delay: 17.4 ps std_slew: 5.6 ps std_load: 1.9 fF
Mapping ChipWare ICG instances in riscv_core
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 0.666 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              V         0.00         0.032000  
M2              H         1.00         0.032000  
M3              V         1.00         0.038000  
M4              H         1.00         0.040000  
M5              V         1.00         0.040000  
M6              H         1.00         0.040000  
M7              V         1.00         0.040000  
M8              H         1.00         0.360000  
M9              V         1.00         1.800000  
AP              H         1.00         1.800000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'riscv_core' using 'medium' effort.
Mapper: Libraries have:
	domain timing: 1674 combo usable cells and 202 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:23:30 (Jun18) |   1.33 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:47(00:06:26) |  00:04:53(00:05:25) |  97.7( 97.9) |   13:28:55 (Jun18) |   3.14 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:48(00:06:26) |  00:00:01(00:00:00) |   0.3(  0.0) |   13:28:55 (Jun18) |   3.14 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:54(00:06:33) |  00:00:06(00:00:07) |   2.0(  2.1) |   13:29:02 (Jun18) |   3.07 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:23:30 (Jun18) |   1.33 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:47(00:06:26) |  00:04:53(00:05:25) |  97.3( 97.6) |   13:28:55 (Jun18) |   3.14 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:48(00:06:26) |  00:00:01(00:00:00) |   0.3(  0.0) |   13:28:55 (Jun18) |   3.14 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:54(00:06:33) |  00:00:06(00:00:07) |   2.0(  2.1) |   13:29:02 (Jun18) |   3.07 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:55(00:06:34) |  00:00:01(00:00:01) |   0.3(  0.3) |   13:29:03 (Jun18) |   3.07 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 0.666 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              V         0.00         0.032000  
M2              H         1.00         0.032000  
M3              V         1.00         0.038000  
M4              H         1.00         0.040000  
M5              V         1.00         0.040000  
M6              H         1.00         0.040000  
M7              V         1.00         0.040000  
M8              H         1.00         0.360000  
M9              V         1.00         1.800000  
AP              H         1.00         1.800000  

              Enable datapath components refolding ...
Mapper: Libraries have:
	domain timing: 1674 combo usable cells and 202 sequential usable cells
      Mapping 'riscv_core'...
        Preparing the circuit
          Pruning unused logic
Updating ST server settings
                  Forking 'localhost_1_0' to obtain other background server.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_2' is forked process '28368' on this host.
Info    : Super thread servers are launched successfully. [ST-128]
        : 2 out of 2 super thread servers are launched. Minimum 1 active super thread server is required.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) riscv_core...
          Done structuring (delay-based) riscv_core
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6
        Mapping logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6...
          Structuring (delay-based) logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6
        Mapping logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6...
          Structuring (delay-based) cdec_2983...
          Done structuring (delay-based) cdec_2983
        Mapping component cdec_2983...
          Structuring (delay-based) cdec_2979...
          Done structuring (delay-based) cdec_2979
        Mapping component cdec_2979...
          Structuring (delay-based) logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6
        Mapping logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6...
        Distributing super-thread jobs: cmux_2981 cmux_2977 cb_part_7361 cb_part_7373 WALLACE_CSA_DUMMY_OP_group_8 gt_unsigned_1250_rtlopto_model_763 increment_unsigned_4150_53104
          Sending 'cmux_2981' to server 'localhost_1_0'...
            Sent 'cmux_2981' to server 'localhost_1_0'.
          Sending 'cmux_2977' to server 'localhost_1_2'...
            Sent 'cmux_2977' to server 'localhost_1_2'.
          Received 'cmux_2981' from server 'localhost_1_0'. (4816 ms elapsed)
          Structuring (delay-based) cmux_2981...
          Done structuring (delay-based) cmux_2981
        Mapping component cmux_2981...
          Sending 'cb_part_7361' to server 'localhost_1_0'...
            Sent 'cb_part_7361' to server 'localhost_1_0'.
          Received 'cmux_2977' from server 'localhost_1_2'. (4930 ms elapsed)
          Structuring (delay-based) cmux_2977...
          Done structuring (delay-based) cmux_2977
        Mapping component cmux_2977...
          Sending 'cb_part_7373' to server 'localhost_1_2'...
            Sent 'cb_part_7373' to server 'localhost_1_2'.
          Received 'cb_part_7361' from server 'localhost_1_0'. (1778 ms elapsed)
          Structuring (delay-based) cb_part_7361...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_7361
        Mapping component cb_part_7361...
          Sending 'WALLACE_CSA_DUMMY_OP_group_8' to server 'localhost_1_0'...
            Sent 'WALLACE_CSA_DUMMY_OP_group_8' to server 'localhost_1_0'.
          Received 'cb_part_7373' from server 'localhost_1_2'. (1916 ms elapsed)
          Structuring (delay-based) cb_part_7373...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_7373
        Mapping component cb_part_7373...
          Sending 'gt_unsigned_1250_rtlopto_model_763' to server 'localhost_1_2'...
            Sent 'gt_unsigned_1250_rtlopto_model_763' to server 'localhost_1_2'.
          Received 'gt_unsigned_1250_rtlopto_model_763' from server 'localhost_1_2'. (369 ms elapsed)
          Sending 'increment_unsigned_4150_53104' to server 'localhost_1_2'...
            Sent 'increment_unsigned_4150_53104' to server 'localhost_1_2'.
          Received 'WALLACE_CSA_DUMMY_OP_group_8' from server 'localhost_1_0'. (887 ms elapsed)
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_8...
            Starting xor partial collapsing WALLACE_CSA_DUMMY_OP_group_8
            Finished xor partial collapsing.
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_8
        Mapping component WALLACE_CSA_DUMMY_OP_group_8...
          Structuring (delay-based) gt_unsigned_1250_rtlopto_model_763...
          Done structuring (delay-based) gt_unsigned_1250_rtlopto_model_763
        Mapping component gt_unsigned_1250_rtlopto_model_763...
          Received 'increment_unsigned_4150_53104' from server 'localhost_1_2'. (352 ms elapsed)
          Structuring (delay-based) increment_unsigned_4150_53104...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) increment_unsigned_4150_53104
        Mapping component increment_unsigned_4150_53104...
        Rebalancing component 'ex_stage_i_mult_i_mul_273_61_Y_ex_stage_i_mult_i_mul_288_63'...
        Rebalancing component 'ex_stage_i_alu_i_sll_941_39'...
        Distributing super-thread jobs: mult_signed csa_tree_51901 shift_left_vlog_unsigned
          Sending 'mult_signed' to server 'localhost_1_0'...
            Sent 'mult_signed' to server 'localhost_1_0'.
          Sending 'csa_tree_51901' to server 'localhost_1_2'...
            Sent 'csa_tree_51901' to server 'localhost_1_2'.
          Received 'csa_tree_51901' from server 'localhost_1_2'. (1244 ms elapsed)
          Sending 'shift_left_vlog_unsigned' to server 'localhost_1_2'...
            Sent 'shift_left_vlog_unsigned' to server 'localhost_1_2'.
          Received 'shift_left_vlog_unsigned' from server 'localhost_1_2'. (1082 ms elapsed)
          Received 'mult_signed' from server 'localhost_1_0'. (3966 ms elapsed)
          Structuring (delay-based) mult_signed...
            Starting partial collapsing (xors only) mult_signed
            Finished partial collapsing.
            Starting xor partial collapsing mult_signed
            Finished xor partial collapsing.
          Done structuring (delay-based) mult_signed
        Mapping component mult_signed...
          Structuring (delay-based) csa_tree_51901...
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting xor partial collapsing csa_tree_51901
            Finished xor partial collapsing.
          Done structuring (delay-based) csa_tree_51901
        Mapping component csa_tree_51901...
          Structuring (delay-based) shift_left_vlog_unsigned...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) shift_left_vlog_unsigned
        Mapping component shift_left_vlog_unsigned...
        Distributing super-thread jobs: cb_part_7365
          Sending 'cb_part_7365' to server 'localhost_1_0'...
            Sent 'cb_part_7365' to server 'localhost_1_0'.
          Received 'cb_part_7365' from server 'localhost_1_0'. (1014 ms elapsed)
          Structuring (delay-based) cb_part_7365...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_7365
        Mapping component cb_part_7365...
        Rebalancing component 'ex_stage_i_mult_i_mul_289_66_Y_ex_stage_i_mult_i_mul_233_87_Y_ex_stage_i_mult_i_mul_272_61'...
        Distributing super-thread jobs: mult_signed_12362 add_signed_4486
          Sending 'mult_signed_12362' to server 'localhost_1_0'...
            Sent 'mult_signed_12362' to server 'localhost_1_0'.
          Sending 'add_signed_4486' to server 'localhost_1_2'...
            Sent 'add_signed_4486' to server 'localhost_1_2'.
          Received 'add_signed_4486' from server 'localhost_1_2'. (583 ms elapsed)
          Received 'mult_signed_12362' from server 'localhost_1_0'. (5280 ms elapsed)
          Structuring (delay-based) mult_signed_12362...
            Starting partial collapsing (xors only) mult_signed_12362
            Finished partial collapsing.
            Starting xor partial collapsing mult_signed_12362
            Finished xor partial collapsing.
          Done structuring (delay-based) mult_signed_12362
        Mapping component mult_signed_12362...
          Structuring (delay-based) add_signed_4486...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) add_signed_4486
        Mapping component add_signed_4486...
        Rebalancing component 'csa_tree_ex_stage_i_mult_i_add_276_87'...
        Distributing super-thread jobs: csa_tree_51972 add_unsigned_3907
          Sending 'csa_tree_51972' to server 'localhost_1_0'...
            Sent 'csa_tree_51972' to server 'localhost_1_0'.
          Sending 'add_unsigned_3907' to server 'localhost_1_2'...
            Sent 'add_unsigned_3907' to server 'localhost_1_2'.
          Received 'add_unsigned_3907' from server 'localhost_1_2'. (576 ms elapsed)
          Received 'csa_tree_51972' from server 'localhost_1_0'. (1388 ms elapsed)
          Structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6130...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6130
        Mapping logic partition in CDN_CARRYSAVE_MUX_GROUP_6130...
          Structuring (delay-based) logic partition in riscv_core...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in riscv_core
        Mapping logic partition in riscv_core...
          Structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6127...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6127
        Mapping logic partition in CDN_CARRYSAVE_MUX_GROUP_6127...
          Structuring (delay-based) csa_tree_51972...
            Starting partial collapsing (xors only) csa_tree_51972
            Finished partial collapsing.
            Starting xor partial collapsing csa_tree_51972
            Finished xor partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) csa_tree_51972
        Mapping component csa_tree_51972...
          Structuring (delay-based) add_unsigned_3907...
          Done structuring (delay-based) add_unsigned_3907
        Mapping component add_unsigned_3907...
          Structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6128...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6128
        Mapping logic partition in CDN_CARRYSAVE_MUX_GROUP_6128...
          Structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6131...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6131
        Mapping logic partition in CDN_CARRYSAVE_MUX_GROUP_6131...
        Rebalancing component 'csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_groupi'...
        Distributing super-thread jobs: csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group_12
          Sending 'csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group_12' to server 'localhost_1_0'...
            Sent 'csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group_12' to server 'localhost_1_0'.
          Received 'csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group_12' from server 'localhost_1_0'. (1063 ms elapsed)
          Structuring (delay-based) alu_ff...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) alu_ff
        Mapping component alu_ff...
          Structuring (delay-based) logic partition in add_unsigned_1061_13_5729...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in add_unsigned_1061_13_5729
        Mapping logic partition in add_unsigned_1061_13_5729...
          Structuring (delay-based) csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group_12...
            Starting partial collapsing (xors only) csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group_12
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group_12
        Mapping component csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group_12...
        Distributing super-thread jobs: cb_part_7369
          Sending 'cb_part_7369' to server 'localhost_1_0'...
            Sent 'cb_part_7369' to server 'localhost_1_0'.
          Received 'cb_part_7369' from server 'localhost_1_0'. (1341 ms elapsed)
          Structuring (delay-based) cb_part_7369...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_7369
        Mapping component cb_part_7369...
        Rebalancing component 'csa_tree_ex_stage_i_mult_i_add_117_70_groupi'...
        Rebalancing component 'ex_stage_i_alu_i_srl_291_46'...
        Rebalancing component 'ex_stage_i_alu_i_sra_278_105'...
        Rebalancing component 'ex_stage_i_alu_i_sra_277_105'...
        Distributing super-thread jobs: csa_tree_ex_stage_i_mult_i_add_117_70_group_4279 shift_right_vlog_unsigned_1847 csa_tree_52141
          Sending 'csa_tree_ex_stage_i_mult_i_add_117_70_group_4279' to server 'localhost_1_0'...
            Sent 'csa_tree_ex_stage_i_mult_i_add_117_70_group_4279' to server 'localhost_1_0'.
          Sending 'shift_right_vlog_unsigned_1847' to server 'localhost_1_2'...
            Sent 'shift_right_vlog_unsigned_1847' to server 'localhost_1_2'.
          Received 'shift_right_vlog_unsigned_1847' from server 'localhost_1_2'. (1334 ms elapsed)
          Sending 'csa_tree_52141' to server 'localhost_1_2'...
            Sent 'csa_tree_52141' to server 'localhost_1_2'.
          Received 'csa_tree_52141' from server 'localhost_1_2'. (689 ms elapsed)
          Received 'csa_tree_ex_stage_i_mult_i_add_117_70_group_4279' from server 'localhost_1_0'. (4875 ms elapsed)
          Structuring (delay-based) logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6
        Mapping logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6...
          Structuring (delay-based) arith_shift_right_vlog_signed_1341_rtlopto_model_332_5551...
          Done structuring (delay-based) arith_shift_right_vlog_signed_1341_rtlopto_model_332_5551
        Mapping component arith_shift_right_vlog_signed_1341_rtlopto_model_332_5551...
          Structuring (delay-based) arith_shift_right_vlog_signed_1341_rtlopto_model_332...
          Done structuring (delay-based) arith_shift_right_vlog_signed_1341_rtlopto_model_332
        Mapping component arith_shift_right_vlog_signed_1341_rtlopto_model_332...
          Structuring (delay-based) csa_tree_ex_stage_i_mult_i_add_117_70_group_4279...
            Starting partial collapsing (xors only) csa_tree_ex_stage_i_mult_i_add_117_70_group_4279
            Finished partial collapsing.
            Starting xor partial collapsing csa_tree_ex_stage_i_mult_i_add_117_70_group_4279
            Finished xor partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) csa_tree_ex_stage_i_mult_i_add_117_70_group_4279
        Mapping component csa_tree_ex_stage_i_mult_i_add_117_70_group_4279...
          Structuring (delay-based) shift_right_vlog_unsigned_1847...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) shift_right_vlog_unsigned_1847
        Mapping component shift_right_vlog_unsigned_1847...
          Structuring (delay-based) csa_tree_52141...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) csa_tree_52141
        Mapping component csa_tree_52141...
        Distributing super-thread jobs: cb_part_7375
          Sending 'cb_part_7375' to server 'localhost_1_0'...
            Sent 'cb_part_7375' to server 'localhost_1_0'.
          Received 'cb_part_7375' from server 'localhost_1_0'. (3032 ms elapsed)
          Structuring (delay-based) cdec...
          Done structuring (delay-based) cdec
        Mapping component cdec...
          Structuring (delay-based) cb_part_7375...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_7375
        Mapping component cb_part_7375...
          Structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6129...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6129
        Mapping logic partition in CDN_CARRYSAVE_MUX_GROUP_6129...
          Structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP
        Mapping logic partition in CDN_CARRYSAVE_MUX_GROUP...
          Structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6132...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6132
        Mapping logic partition in CDN_CARRYSAVE_MUX_GROUP_6132...
          Structuring (delay-based) cdec_2987...
          Done structuring (delay-based) cdec_2987
        Mapping component cdec_2987...
        Rebalancing component 'ex_stage_i_mult_i_sra_120_128'...
        Distributing super-thread jobs: cmux_2985 cb_part_7374 arith_shift_right_vlog_signed_2019_rtlopto_model_353 add_unsigned_1061_13 add_signed_carry_52139 add_unsigned sub_unsigned_4421
          Sending 'cmux_2985' to server 'localhost_1_0'...
            Sent 'cmux_2985' to server 'localhost_1_0'.
          Sending 'cb_part_7374' to server 'localhost_1_2'...
            Sent 'cb_part_7374' to server 'localhost_1_2'.
          Received 'cb_part_7374' from server 'localhost_1_2'. (1436 ms elapsed)
          Sending 'arith_shift_right_vlog_signed_2019_rtlopto_model_353' to server 'localhost_1_2'...
            Sent 'arith_shift_right_vlog_signed_2019_rtlopto_model_353' to server 'localhost_1_2'.
          Received 'arith_shift_right_vlog_signed_2019_rtlopto_model_353' from server 'localhost_1_2'. (1061 ms elapsed)
          Sending 'add_unsigned_1061_13' to server 'localhost_1_2'...
            Sent 'add_unsigned_1061_13' to server 'localhost_1_2'.
          Received 'cmux_2985' from server 'localhost_1_0'. (2774 ms elapsed)
          Sending 'add_signed_carry_52139' to server 'localhost_1_0'...
            Sent 'add_signed_carry_52139' to server 'localhost_1_0'.
          Received 'add_unsigned_1061_13' from server 'localhost_1_2'. (677 ms elapsed)
          Sending 'add_unsigned' to server 'localhost_1_2'...
            Sent 'add_unsigned' to server 'localhost_1_2'.
          Received 'add_signed_carry_52139' from server 'localhost_1_0'. (571 ms elapsed)
          Sending 'sub_unsigned_4421' to server 'localhost_1_0'...
            Sent 'sub_unsigned_4421' to server 'localhost_1_0'.
          Received 'sub_unsigned_4421' from server 'localhost_1_0'. (320 ms elapsed)
          Received 'add_unsigned' from server 'localhost_1_2'. (457 ms elapsed)
          Structuring (delay-based) cmux...
          Done structuring (delay-based) cmux
        Mapping component cmux...
          Structuring (delay-based) cmux_2985...
          Done structuring (delay-based) cmux_2985
        Mapping component cmux_2985...
          Structuring (delay-based) cb_part_7374...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_7374
        Mapping component cb_part_7374...
          Structuring (delay-based) arith_shift_right_vlog_signed_2019_rtlopto_model_353...
          Done structuring (delay-based) arith_shift_right_vlog_signed_2019_rtlopto_model_353
        Mapping component arith_shift_right_vlog_signed_2019_rtlopto_model_353...
          Structuring (delay-based) add_unsigned_1061_13...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) add_unsigned_1061_13
        Mapping component add_unsigned_1061_13...
          Structuring (delay-based) add_signed_carry_52139...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) add_signed_carry_52139
        Mapping component add_signed_carry_52139...
          Structuring (delay-based) add_unsigned...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) add_unsigned
        Mapping component add_unsigned...
          Structuring (delay-based) sub_unsigned_4421...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) sub_unsigned_4421
        Mapping component sub_unsigned_4421...
          Structuring (delay-based) logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6
        Mapping logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6...
        Distributing super-thread jobs: cb_part_7376
          Sending 'cb_part_7376' to server 'localhost_1_0'...
            Sent 'cb_part_7376' to server 'localhost_1_0'.
          Received 'cb_part_7376' from server 'localhost_1_0'. (15160 ms elapsed)
          Structuring (delay-based) cb_part_7376...
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_7376
        Mapping component cb_part_7376...
        Distributing super-thread jobs: cb_oseq addsub_unsigned_3166 cb_seq_7352 cb_part_7372 add_unsigned_3196
          Sending 'cb_oseq' to server 'localhost_1_0'...
            Sent 'cb_oseq' to server 'localhost_1_0'.
          Sending 'addsub_unsigned_3166' to server 'localhost_1_2'...
            Sent 'addsub_unsigned_3166' to server 'localhost_1_2'.
          Received 'cb_oseq' from server 'localhost_1_0'. (581 ms elapsed)
          Sending 'cb_seq_7352' to server 'localhost_1_0'...
            Sent 'cb_seq_7352' to server 'localhost_1_0'.
          Received 'cb_seq_7352' from server 'localhost_1_0'. (371 ms elapsed)
          Sending 'cb_part_7372' to server 'localhost_1_0'...
            Sent 'cb_part_7372' to server 'localhost_1_0'.
          Received 'addsub_unsigned_3166' from server 'localhost_1_2'. (954 ms elapsed)
          Sending 'add_unsigned_3196' to server 'localhost_1_2'...
            Sent 'add_unsigned_3196' to server 'localhost_1_2'.
          Received 'add_unsigned_3196' from server 'localhost_1_2'. (469 ms elapsed)
          Received 'cb_part_7372' from server 'localhost_1_0'. (608 ms elapsed)
          Structuring (delay-based) increment_unsigned_4149_53105...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) increment_unsigned_4149_53105
        Mapping component increment_unsigned_4149_53105...
          Structuring (delay-based) decrement_unsigned_3982_53101...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) decrement_unsigned_3982_53101
        Mapping component decrement_unsigned_3982_53101...
          Structuring (delay-based) decrement_unsigned_3982_53101_5721...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) decrement_unsigned_3982_53101_5721
        Mapping component decrement_unsigned_3982_53101_5721...
          Structuring (delay-based) cb_oseq...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq
        Mapping component cb_oseq...
          Structuring (delay-based) addsub_unsigned_3166...
            Starting xor partial collapsing addsub_unsigned_3166
            Finished xor partial collapsing.
          Done structuring (delay-based) addsub_unsigned_3166
        Mapping component addsub_unsigned_3166...
          Structuring (delay-based) cb_seq_7352...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq_7352
        Mapping component cb_seq_7352...
          Structuring (delay-based) cb_part_7372...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_7372
        Mapping component cb_part_7372...
          Structuring (delay-based) add_unsigned_3196...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) add_unsigned_3196
        Mapping component add_unsigned_3196...
        Distributing super-thread jobs: cb_seq_7350 cb_seq
          Sending 'cb_seq_7350' to server 'localhost_1_0'...
            Sent 'cb_seq_7350' to server 'localhost_1_0'.
          Sending 'cb_seq' to server 'localhost_1_2'...
            Sent 'cb_seq' to server 'localhost_1_2'.
          Received 'cb_seq' from server 'localhost_1_2'. (8864 ms elapsed)
          Received 'cb_seq_7350' from server 'localhost_1_0'. (12984 ms elapsed)
          Structuring (delay-based) cb_seq_7350...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq_7350
        Mapping component cb_seq_7350...
          Structuring (delay-based) cb_seq...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id     |  Sev  |Count|                                                                        Message Text                                                                        |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|CG-400      |Info   |    1|Removed a clock-gating instance.                                                                                                                            |
|DATABASE-113|Info   |  794|While writing the database, certain data cannot be saved.                                                                                                   |
|            |       |     |Avoid creating objects that cannot be saved and restored.                                                                                                   |
|GLO-32      |Info   |    1|Deleting sequential instances not driving any primary outputs.                                                                                              |
|            |       |     |Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To |
|            |       |     | see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate'  |
|            |       |     | to false to see the complete list.                                                                                                                         |
|GLO-34      |Info   |    1|Deleting instances not driving any primary outputs.                                                                                                         |
|            |       |     |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs |
|            |       |     | anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the       |
|            |       |     | message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to  |
|            |       |     | 'false' or 'preserve' instance attribute to 'true'.                                                                                                        |
|PHYS-752    |Info   |    1|Partition Based Synthesis execution skipped.                                                                                                                |
|POPT-56     |Info   |    1|Clock-gating instances are decloned.                                                                                                                        |
|            |       |     |See the Genus Low Power manual for more information on Clock-gating decloning.                                                                              |
|POPT-71     |Info   |    1|The clock gating instance is violating the 'lp_clock_gating_min_flops' constraint.                                                                          |
|            |       |     |Either the 'lp_clock_gating_min_flops' constraint value was changed or the driven flops were optimized. If the clock gating instance is not preserved it    |
|            |       |     | might be removed.                                                                                                                                          |
|POPT-96     |Info   |    1|One or more cost groups were automatically created for clock gate enable paths.                                                                             |
|            |       |     |This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.                                                             |
|POPT-701    |Warning|    1|Automatic CG test connection in generic has been forced on.                                                                                                 |
|            |       |     |This feature has been deprecated. It will fully uniquify the design which may impact runtime. This feature will be removed in the next release.             |
|POPT-702    |Warning|    1|CG test connection is running on a generic netlist.                                                                                                         |
|            |       |     |This will fully uniquify the design which may impact runtime. Consider moving test connection to post-map.                                                  |
|POPT-703    |Info   |    1|Attribute 'lp_clock_gating_test_signal' is not set.                                                                                                         |
|            |       |     |Indicate which test signal to use by setting the attribute 'lp_clock_gating_test_signal'.                                                                   |
|RPT_DP-100  |Warning|    1|The filename, column and line number information will not be available in the report.                                                                       |
|            |       |     |You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate)                                                                        |
|            |       |     | to enable filename, column, and line number tracking in the datapath report.                                                                               |
|ST-110      |Info   |    1|Connection established with super-threading server.                                                                                                         |
|            |       |     |The tool is entering super-threading mode and has established a connection with a CPU server process.  This is enabled by the root attributes               |
|            |       |     | 'super_thread_servers' or 'auto_super_thread'.                                                                                                             |
|ST-112      |Info   |    1|A super-threading server has been shut down normally.                                                                                                       |
|            |       |     |A super-threaded optimization is complete and a CPU server was successfully shut down.                                                                      |
|ST-128      |Info   |    1|Super thread servers are launched successfully.                                                                                                             |
|SYNTH-2     |Info   |    1|Done synthesizing.                                                                                                                                          |
|SYNTH-4     |Info   |    1|Mapping.                                                                                                                                                    |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'I2O' target slack:    30 ps
Target path end-point (Port: riscv_core/instr_addr_o[31])

         Pin                     Type          Fanout Load Arrival   
                                (Domain)              (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)            <<<  launch                               0 R 
(fp.sdc_line_33_160_1)      ext delay                                
debug_req_i            (u)  in port                 5  9.5           
cb_parti124492/debug_req_i 
  g131045/in_1                                                       
  g131045/z            (u)  unmapped_or2            3  5.7           
  g130437/in_1                                                       
  g130437/z            (u)  unmapped_complex2       1  1.9           
  g132107/in_1                                                       
  g132107/z            (u)  unmapped_complex2       4  7.6           
  g130425/in_1                                                       
  g130425/z            (u)  unmapped_complex2       1  1.9           
  g130422/in_0                                                       
  g130422/z            (u)  unmapped_complex2       1  1.9           
  g130420/in_1                                                       
  g130420/z            (u)  unmapped_or2            1  1.9           
  g132113/in_0                                                       
  g132113/z            (u)  unmapped_complex2       1  1.9           
  g130414/in_1                                                       
  g130414/z            (u)  unmapped_nand2          4  9.5           
  g126541/in_1                                                       
  g126541/z            (u)  unmapped_complex2      45 13.3           
  g126359/in_1                                                       
  g126359/z            (u)  unmapped_complex2      12 22.8           
  g126538/in_1                                                       
  g126538/z            (u)  unmapped_or2            3  5.7           
  g66589/in_1                                                        
  g66589/z             (u)  unmapped_nand2         32 11.4           
  g130380/in_0                                                       
  g130380/z            (u)  unmapped_nand2          1  1.9           
  g130349/in_1                                                       
  g130349/z            (u)  unmapped_nand2          2  3.8           
cb_parti124492/if_stage_i_add_161_44_Y_if_stage_i_prefetch_32.prefetch_buffer_i_add_117_54_A[1] 
if_stage_i_add_161_44_Y_if_stage_i_prefetch_32.prefetch_buffer_i_add_117_54/A[2] 
  g1033/in_0                                                         
  g1033/z              (u)  unmapped_or2            2  3.8           
  g1333/in_1                                                         
  g1333/z              (u)  unmapped_complex2       1  1.9           
  g1328/in_1                                                         
  g1328/z              (u)  unmapped_nand2          3  5.7           
  g1001/in_0                                                         
  g1001/z              (u)  unmapped_nand2          4  7.6           
  g1317/in_0                                                         
  g1317/z              (u)  unmapped_or2            4  7.6           
  g1313/in_1                                                         
  g1313/z              (u)  unmapped_or2            3  5.7           
  g674/in_0                                                          
  g674/z               (u)  unmapped_complex2       4  7.6           
  g1223/in_1                                                         
  g1223/z              (u)  unmapped_or2            4  7.6           
  g582/in_1                                                          
  g582/z               (u)  unmapped_or2            5  9.5           
  g1279/in_0                                                         
  g1279/z              (u)  unmapped_or2            6 11.4           
  g663/in_0                                                          
  g663/z               (u)  unmapped_or2            3  5.7           
  g1254/in_0                                                         
  g1254/z              (u)  unmapped_or2            2  3.8           
  g1231/in_0                                                         
  g1231/z              (u)  unmapped_or2            1  1.9           
  g1232/in_1                                                         
  g1232/z              (u)  unmapped_nand2          2  3.8           
if_stage_i_add_161_44_Y_if_stage_i_prefetch_32.prefetch_buffer_i_add_117_54/Z[30] 
cb_parti124493/if_stage_i_add_161_44_Y_if_stage_i_prefetch_32.prefetch_buffer_i_add_117_54_Z[29] 
  g163494/in_1                                                       
  g163494/z            (u)  unmapped_complex2       1  1.9           
  g157440/in_0                                                       
  g157440/z            (u)  unmapped_complex2       1  1.9           
  g157391/in_1                                                       
  g157391/z            (u)  unmapped_complex2       2  2.7           
cb_parti124493/instr_addr_o[31] 
instr_addr_o[31]       <<<  interconnect                             
                            out port                                 
(fp.sdc_line_36_560_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                           2000 R 
---------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Start-point  : debug_req_i
End-point    : instr_addr_o[31]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 622ps.
 
Cost Group 'C2O' target slack:    45 ps
Target path end-point (Port: riscv_core/core_busy_o)

         Pin                     Type          Fanout Load Arrival   
                                (Domain)              (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)            <<<  launch                               0 R 
cb_parti124493
  core_busy_q_reg/clk                                                
  core_busy_q_reg/q    (u)  unmapped_d_flop         2  3.8           
  g122614/in_0                                                       
  g122614/z            (u)  unmapped_complex2       1  0.8           
cb_parti124493/core_busy_o 
core_busy_o            <<<  interconnect                             
                            out port                                 
(fp.sdc_line_36_790_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                           2000 R 
---------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Start-point  : cb_parti124493/core_busy_q_reg/clk
End-point    : core_busy_o

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1433ps.
 
Cost Group 'I2C' target slack:    44 ps
Target path end-point (Pin: core_busy_q_reg/d)

         Pin                     Type          Fanout Load Arrival   
                                (Domain)              (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)            <<<  launch                               0 R 
(fp.sdc_line_33_160_1)      ext delay                                
debug_req_i            (u)  in port                 5  9.5           
cb_parti124492/debug_req_i 
  g131045/in_1                                                       
  g131045/z            (u)  unmapped_or2            3  5.7           
  g130437/in_1                                                       
  g130437/z            (u)  unmapped_complex2       1  1.9           
  g132107/in_1                                                       
  g132107/z            (u)  unmapped_complex2       4  7.6           
  g130425/in_1                                                       
  g130425/z            (u)  unmapped_complex2       1  1.9           
  g130422/in_0                                                       
  g130422/z            (u)  unmapped_complex2       1  1.9           
  g130420/in_1                                                       
  g130420/z            (u)  unmapped_or2            1  1.9           
  g132113/in_0                                                       
  g132113/z            (u)  unmapped_complex2       1  1.9           
  g130414/in_1                                                       
  g130414/z            (u)  unmapped_nand2          4  9.5           
  g126541/in_1                                                       
  g126541/z            (u)  unmapped_complex2      45 13.3           
  g126359/in_1                                                       
  g126359/z            (u)  unmapped_complex2      12 22.8           
cb_parti124492/cb_seqi_g66594_z 
cb_parti124493/cb_parti_cb_seqi_g66594_z 
  g157733/in_1                                                       
  g157733/z            (u)  unmapped_or2            1  1.9           
  g157688/in_0                                                       
  g157688/z            (u)  unmapped_nand2          3  5.7           
  g133468/in_0                                                       
  g133468/z            (u)  unmapped_complex2       2  3.8           
  g157674/in_0                                                       
  g157674/z            (u)  unmapped_or2            1  1.9           
  core_busy_q_reg/d    <<<  unmapped_d_flop                          
  core_busy_q_reg/clk       setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                           2000 R 
---------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Start-point  : debug_req_i
End-point    : cb_parti124493/core_busy_q_reg/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1317ps.
 
Multi-threaded Technology Mapping (2 threads per ST process, 2 of 2 CPUs usable)
        Distributing super-thread jobs: cb_seq_7350 cb_seq
          Sending 'cb_seq_7350' to server 'localhost_1_0'...
            Sent 'cb_seq_7350' to server 'localhost_1_0'.
          Sending 'cb_seq' to server 'localhost_1_2'...
            Sent 'cb_seq' to server 'localhost_1_2'.
          Received 'cb_seq' from server 'localhost_1_2'. (19637 ms elapsed)
          Received 'cb_seq_7350' from server 'localhost_1_0'. (25197 ms elapsed)
          Restructuring (delay-based) cb_seq_7350...
          Done restructuring (delay-based) cb_seq_7350
        Optimizing component cb_seq_7350...
          Restructuring (delay-based) cb_seq...
          Done restructuring (delay-based) cb_seq
        Optimizing component cb_seq...
        Distributing super-thread jobs: cb_seq_7352
          Sending 'cb_seq_7352' to server 'localhost_1_0'...
            Sent 'cb_seq_7352' to server 'localhost_1_0'.
          Received 'cb_seq_7352' from server 'localhost_1_0'. (466 ms elapsed)
          Restructuring (delay-based) cb_seq_7352...
          Done restructuring (delay-based) cb_seq_7352
        Optimizing component cb_seq_7352...
        Distributing super-thread jobs: cb_oseq addsub_unsigned_3166 cb_part_7372 add_unsigned_3196
          Sending 'cb_oseq' to server 'localhost_1_0'...
            Sent 'cb_oseq' to server 'localhost_1_0'.
          Sending 'addsub_unsigned_3166' to server 'localhost_1_2'...
            Sent 'addsub_unsigned_3166' to server 'localhost_1_2'.
          Received 'cb_oseq' from server 'localhost_1_0'. (1568 ms elapsed)
          Sending 'cb_part_7372' to server 'localhost_1_0'...
            Sent 'cb_part_7372' to server 'localhost_1_0'.
          Received 'cb_part_7372' from server 'localhost_1_0'. (1230 ms elapsed)
          Sending 'add_unsigned_3196' to server 'localhost_1_0'...
            Sent 'add_unsigned_3196' to server 'localhost_1_0'.
          Received 'addsub_unsigned_3166' from server 'localhost_1_2'. (4204 ms elapsed)
          Received 'add_unsigned_3196' from server 'localhost_1_0'. (1972 ms elapsed)
          Restructuring (delay-based) increment_unsigned_4149_53105...
          Done restructuring (delay-based) increment_unsigned_4149_53105
        Optimizing component increment_unsigned_4149_53105...
        Early Area Reclamation for increment_unsigned_4149_53105 'very_fast' (slack=214748365, area=27)...
                  			o_slack=214748365,  bc_slack=0
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
          Restructuring (delay-based) decrement_unsigned_3982_53101_5721...
          Done restructuring (delay-based) decrement_unsigned_3982_53101_5721
        Optimizing component decrement_unsigned_3982_53101_5721...
        Early Area Reclamation for decrement_unsigned_3982_53101_5721 'very_fast' (slack=214748365, area=21)...
                  			o_slack=214748365,  bc_slack=0
          Restructuring (delay-based) decrement_unsigned...
          Done restructuring (delay-based) decrement_unsigned
        Optimizing component decrement_unsigned...
          Restructuring (delay-based) decrement_unsigned...
          Done restructuring (delay-based) decrement_unsigned
        Optimizing component decrement_unsigned...
          Restructuring (delay-based) decrement_unsigned_3982_53101...
          Done restructuring (delay-based) decrement_unsigned_3982_53101
        Optimizing component decrement_unsigned_3982_53101...
        Early Area Reclamation for decrement_unsigned_3982_53101 'very_fast' (slack=214748365, area=21)...
                  			o_slack=214748365,  bc_slack=0
          Restructuring (delay-based) decrement_unsigned...
          Done restructuring (delay-based) decrement_unsigned
        Optimizing component decrement_unsigned...
          Restructuring (delay-based) decrement_unsigned...
          Done restructuring (delay-based) decrement_unsigned
        Optimizing component decrement_unsigned...
          Restructuring (delay-based) cb_oseq...
          Done restructuring (delay-based) cb_oseq
        Optimizing component cb_oseq...
          Restructuring (delay-based) addsub_unsigned_3166...
          Done restructuring (delay-based) addsub_unsigned_3166
        Optimizing component addsub_unsigned_3166...
        Early Area Reclamation for addsub_unsigned_3166 'very_fast' (slack=214748365, area=53)...
                  			o_slack=214748365,  bc_slack=0
          Restructuring (delay-based) addsub_unsigned...
          Done restructuring (delay-based) addsub_unsigned
        Optimizing component addsub_unsigned...
          Restructuring (delay-based) addsub_unsigned...
          Done restructuring (delay-based) addsub_unsigned
        Optimizing component addsub_unsigned...
          Restructuring (delay-based) cb_part_7372...
          Done restructuring (delay-based) cb_part_7372
        Optimizing component cb_part_7372...
          Restructuring (delay-based) add_unsigned_3196...
          Done restructuring (delay-based) add_unsigned_3196
        Optimizing component add_unsigned_3196...
        Early Area Reclamation for add_unsigned_3196 'very_fast' (slack=214748365, area=31)...
                  			o_slack=214748365,  bc_slack=0
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
        Distributing super-thread jobs: cb_part_7376
          Sending 'cb_part_7376' to server 'localhost_1_0'...
            Sent 'cb_part_7376' to server 'localhost_1_0'.
          Received 'cb_part_7376' from server 'localhost_1_0'. (21928 ms elapsed)
          Restructuring (delay-based) cb_part_7376...
          Done restructuring (delay-based) cb_part_7376
        Optimizing component cb_part_7376...
          Restructuring (delay-based) logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6...
          Done restructuring (delay-based) logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6
        Optimizing logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6...
        Distributing super-thread jobs: cmux_2985 arith_shift_right_vlog_signed_2019_rtlopto_model_353 cb_part_7374 add_unsigned_1061_13 add_signed_carry_52139 add_unsigned sub_unsigned_4421
          Sending 'cmux_2985' to server 'localhost_1_0'...
            Sent 'cmux_2985' to server 'localhost_1_0'.
          Sending 'arith_shift_right_vlog_signed_2019_rtlopto_model_353' to server 'localhost_1_2'...
            Sent 'arith_shift_right_vlog_signed_2019_rtlopto_model_353' to server 'localhost_1_2'.
          Received 'arith_shift_right_vlog_signed_2019_rtlopto_model_353' from server 'localhost_1_2'. (4379 ms elapsed)
          Sending 'cb_part_7374' to server 'localhost_1_2'...
            Sent 'cb_part_7374' to server 'localhost_1_2'.
          Received 'cmux_2985' from server 'localhost_1_0'. (5910 ms elapsed)
          Sending 'add_unsigned_1061_13' to server 'localhost_1_0'...
            Sent 'add_unsigned_1061_13' to server 'localhost_1_0'.
          Received 'cb_part_7374' from server 'localhost_1_2'. (2337 ms elapsed)
          Sending 'add_signed_carry_52139' to server 'localhost_1_2'...
            Sent 'add_signed_carry_52139' to server 'localhost_1_2'.
          Received 'add_signed_carry_52139' from server 'localhost_1_2'. (2979 ms elapsed)
          Sending 'add_unsigned' to server 'localhost_1_2'...
            Sent 'add_unsigned' to server 'localhost_1_2'.
          Received 'add_unsigned_1061_13' from server 'localhost_1_0'. (4489 ms elapsed)
          Sending 'sub_unsigned_4421' to server 'localhost_1_0'...
            Sent 'sub_unsigned_4421' to server 'localhost_1_0'.
          Received 'sub_unsigned_4421' from server 'localhost_1_0'. (2591 ms elapsed)
          Received 'add_unsigned' from server 'localhost_1_2'. (3277 ms elapsed)
          Restructuring (delay-based) cmux...
          Done restructuring (delay-based) cmux
        Optimizing component cmux...
          Restructuring (delay-based) cmux_2985...
          Done restructuring (delay-based) cmux_2985
        Optimizing component cmux_2985...
          Restructuring (delay-based) arith_shift_right_vlog_signed_2019_rtlopto_model_353...
          Done restructuring (delay-based) arith_shift_right_vlog_signed_2019_rtlopto_model_353
        Optimizing component arith_shift_right_vlog_signed_2019_rtlopto_model_353...
        Early Area Reclamation for arith_shift_right_vlog_signed_2019_rtlopto_model_353 'very_fast' (slack=214748365, area=74)...
                  			o_slack=214748365,  bc_slack=0
          Restructuring (delay-based) arith_shift_right_vlog_signed...
          Done restructuring (delay-based) arith_shift_right_vlog_signed
        Optimizing component arith_shift_right_vlog_signed...
          Restructuring (delay-based) cb_part_7374...
          Done restructuring (delay-based) cb_part_7374
        Optimizing component cb_part_7374...
          Restructuring (delay-based) add_unsigned_1061_13...
          Done restructuring (delay-based) add_unsigned_1061_13
        Optimizing component add_unsigned_1061_13...
        Early Area Reclamation for add_unsigned_1061_13 'very_fast' (slack=214748365, area=45)...
                  			o_slack=214748365,  bc_slack=0
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_signed_carry_52139...
          Done restructuring (delay-based) add_signed_carry_52139
        Optimizing component add_signed_carry_52139...
        Early Area Reclamation for add_signed_carry_52139 'very_fast' (slack=214748365, area=35)...
                  			o_slack=214748365,  bc_slack=0
          Restructuring (delay-based) add_signed_carry...
          Done restructuring (delay-based) add_signed_carry
        Optimizing component add_signed_carry...
          Restructuring (delay-based) add_signed_carry...
          Done restructuring (delay-based) add_signed_carry
        Optimizing component add_signed_carry...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
        Early Area Reclamation for add_unsigned 'very_fast' (slack=46, area=34)...
                  			o_slack=46,  bc_slack=0
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) sub_unsigned_4421...
          Done restructuring (delay-based) sub_unsigned_4421
        Optimizing component sub_unsigned_4421...
        Early Area Reclamation for sub_unsigned_4421 'very_fast' (slack=214748365, area=25)...
                  			o_slack=214748365,  bc_slack=0
          Restructuring (delay-based) sub_unsigned...
          Done restructuring (delay-based) sub_unsigned
        Optimizing component sub_unsigned...
          Restructuring (delay-based) sub_unsigned...
          Done restructuring (delay-based) sub_unsigned
        Optimizing component sub_unsigned...
          Restructuring (delay-based) cdec_2987...
          Done restructuring (delay-based) cdec_2987
        Optimizing component cdec_2987...
          Restructuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP...
          Done restructuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP
        Optimizing logic partition in CDN_CARRYSAVE_MUX_GROUP...
          Restructuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6129...
          Done restructuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6129
        Optimizing logic partition in CDN_CARRYSAVE_MUX_GROUP_6129...
          Restructuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6132...
          Done restructuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6132
        Optimizing logic partition in CDN_CARRYSAVE_MUX_GROUP_6132...
        Distributing super-thread jobs: cb_part_7375
          Sending 'cb_part_7375' to server 'localhost_1_0'...
            Sent 'cb_part_7375' to server 'localhost_1_0'.
          Received 'cb_part_7375' from server 'localhost_1_0'. (5141 ms elapsed)
          Restructuring (delay-based) cdec...
          Done restructuring (delay-based) cdec
        Optimizing component cdec...
          Restructuring (delay-based) cb_part_7375...
          Done restructuring (delay-based) cb_part_7375
        Optimizing component cb_part_7375...
        Distributing super-thread jobs: csa_tree_ex_stage_i_mult_i_add_117_70_group_4279 shift_right_vlog_unsigned_1847 csa_tree_52141 arith_shift_right_vlog_signed_1341_rtlopto_model_332 arith_shift_right_vlog_signed_1341_rtlopto_model_332_5551
          Sending 'csa_tree_ex_stage_i_mult_i_add_117_70_group_4279' to server 'localhost_1_0'...
            Sent 'csa_tree_ex_stage_i_mult_i_add_117_70_group_4279' to server 'localhost_1_0'.
          Sending 'shift_right_vlog_unsigned_1847' to server 'localhost_1_2'...
            Sent 'shift_right_vlog_unsigned_1847' to server 'localhost_1_2'.
          Received 'shift_right_vlog_unsigned_1847' from server 'localhost_1_2'. (6322 ms elapsed)
          Sending 'csa_tree_52141' to server 'localhost_1_2'...
            Sent 'csa_tree_52141' to server 'localhost_1_2'.
          Received 'csa_tree_52141' from server 'localhost_1_2'. (1059 ms elapsed)
          Sending 'arith_shift_right_vlog_signed_1341_rtlopto_model_332' to server 'localhost_1_2'...
            Sent 'arith_shift_right_vlog_signed_1341_rtlopto_model_332' to server 'localhost_1_2'.
          Received 'arith_shift_right_vlog_signed_1341_rtlopto_model_332' from server 'localhost_1_2'. (1599 ms elapsed)
          Sending 'arith_shift_right_vlog_signed_1341_rtlopto_model_332_5551' to server 'localhost_1_2'...
            Sent 'arith_shift_right_vlog_signed_1341_rtlopto_model_332_5551' to server 'localhost_1_2'.
          Received 'arith_shift_right_vlog_signed_1341_rtlopto_model_332_5551' from server 'localhost_1_2'. (1628 ms elapsed)
          Received 'csa_tree_ex_stage_i_mult_i_add_117_70_group_4279' from server 'localhost_1_0'. (48791 ms elapsed)
          Restructuring (delay-based) logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6...
          Done restructuring (delay-based) logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6
        Optimizing logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6...
          Restructuring (delay-based) csa_tree_ex_stage_i_mult_i_add_117_70_group_4279...
          Done restructuring (delay-based) csa_tree_ex_stage_i_mult_i_add_117_70_group_4279
        Optimizing component csa_tree_ex_stage_i_mult_i_add_117_70_group_4279...
        Early Area Reclamation for csa_tree_ex_stage_i_mult_i_add_117_70_group_4279 'very_fast' (slack=214748365, area=397)...
                  			o_slack=214748365,  bc_slack=0
          Restructuring (delay-based) csa_tree_ex_stage_i_mult_i_add_117_70_group...
          Done restructuring (delay-based) csa_tree_ex_stage_i_mult_i_add_117_70_group
        Optimizing component csa_tree_ex_stage_i_mult_i_add_117_70_group...
          Restructuring (delay-based) csa_tree_ex_stage_i_mult_i_add_117_70_group...
          Done restructuring (delay-based) csa_tree_ex_stage_i_mult_i_add_117_70_group
        Optimizing component csa_tree_ex_stage_i_mult_i_add_117_70_group...
          Restructuring (delay-based) csa_tree_ex_stage_i_mult_i_add_117_70_group...
          Done restructuring (delay-based) csa_tree_ex_stage_i_mult_i_add_117_70_group
        Optimizing component csa_tree_ex_stage_i_mult_i_add_117_70_group...
          Restructuring (delay-based) csa_tree_ex_stage_i_mult_i_add_117_70_group...
          Done restructuring (delay-based) csa_tree_ex_stage_i_mult_i_add_117_70_group
        Optimizing component csa_tree_ex_stage_i_mult_i_add_117_70_group...
          Restructuring (delay-based) csa_tree_ex_stage_i_mult_i_add_117_70_group...
          Done restructuring (delay-based) csa_tree_ex_stage_i_mult_i_add_117_70_group
        Optimizing component csa_tree_ex_stage_i_mult_i_add_117_70_group...
          Restructuring (delay-based) csa_tree_ex_stage_i_mult_i_add_117_70_group...
          Done restructuring (delay-based) csa_tree_ex_stage_i_mult_i_add_117_70_group
        Optimizing component csa_tree_ex_stage_i_mult_i_add_117_70_group...
          Restructuring (delay-based) shift_right_vlog_unsigned_1847...
          Done restructuring (delay-based) shift_right_vlog_unsigned_1847
        Optimizing component shift_right_vlog_unsigned_1847...
        Early Area Reclamation for shift_right_vlog_unsigned_1847 'very_fast' (slack=214748365, area=101)...
                  			o_slack=214748365,  bc_slack=0
          Restructuring (delay-based) shift_right_vlog_unsigned...
          Done restructuring (delay-based) shift_right_vlog_unsigned
        Optimizing component shift_right_vlog_unsigned...
          Restructuring (delay-based) csa_tree_52141...
          Done restructuring (delay-based) csa_tree_52141
        Optimizing component csa_tree_52141...
          Restructuring (delay-based) arith_shift_right_vlog_signed_1341_rtlopto_model_332...
          Done restructuring (delay-based) arith_shift_right_vlog_signed_1341_rtlopto_model_332
        Optimizing component arith_shift_right_vlog_signed_1341_rtlopto_model_332...
        Early Area Reclamation for arith_shift_right_vlog_signed_1341_rtlopto_model_332 'very_fast' (slack=214748365, area=33)...
                  			o_slack=214748365,  bc_slack=0
          Restructuring (delay-based) arith_shift_right_vlog_signed...
          Done restructuring (delay-based) arith_shift_right_vlog_signed
        Optimizing component arith_shift_right_vlog_signed...
          Restructuring (delay-based) arith_shift_right_vlog_signed_1341_rtlopto_model_332_5551...
          Done restructuring (delay-based) arith_shift_right_vlog_signed_1341_rtlopto_model_332_5551
        Optimizing component arith_shift_right_vlog_signed_1341_rtlopto_model_332_5551...
        Early Area Reclamation for arith_shift_right_vlog_signed_1341_rtlopto_model_332_5551 'very_fast' (slack=214748365, area=33)...
                  			o_slack=214748365,  bc_slack=0
          Restructuring (delay-based) arith_shift_right_vlog_signed...
          Done restructuring (delay-based) arith_shift_right_vlog_signed
        Optimizing component arith_shift_right_vlog_signed...
        Distributing super-thread jobs: cb_part_7369
          Sending 'cb_part_7369' to server 'localhost_1_0'...
            Sent 'cb_part_7369' to server 'localhost_1_0'.
          Received 'cb_part_7369' from server 'localhost_1_0'. (2693 ms elapsed)
          Restructuring (delay-based) cb_part_7369...
          Done restructuring (delay-based) cb_part_7369
        Optimizing component cb_part_7369...
        Distributing super-thread jobs: csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group_12
          Sending 'csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group_12' to server 'localhost_1_0'...
            Sent 'csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group_12' to server 'localhost_1_0'.
          Received 'csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group_12' from server 'localhost_1_0'. (4861 ms elapsed)
          Restructuring (delay-based) alu_ff...
          Done restructuring (delay-based) alu_ff
        Optimizing component alu_ff...
          Restructuring (delay-based) logic partition in add_unsigned_1061_13_5729...
          Done restructuring (delay-based) logic partition in add_unsigned_1061_13_5729
        Optimizing logic partition in add_unsigned_1061_13_5729...
          Restructuring (delay-based) csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group_12...
          Done restructuring (delay-based) csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group_12
        Optimizing component csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group_12...
        Early Area Reclamation for csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group_12 'very_fast' (slack=214748365, area=103)...
                  			o_slack=214748365,  bc_slack=0
          Restructuring (delay-based) csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group...
          Done restructuring (delay-based) csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group
        Optimizing component csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group...
          Restructuring (delay-based) csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group...
          Done restructuring (delay-based) csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group
        Optimizing component csa_tree_ex_stage_i_mult_i_add_233_39_Y_ex_stage_i_mult_i_add_277_60_group...
          Restructuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6128...
          Done restructuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6128
        Optimizing logic partition in CDN_CARRYSAVE_MUX_GROUP_6128...
          Restructuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6131...
          Done restructuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6131
        Optimizing logic partition in CDN_CARRYSAVE_MUX_GROUP_6131...
        Distributing super-thread jobs: csa_tree_51972 add_unsigned_3907
          Sending 'csa_tree_51972' to server 'localhost_1_0'...
            Sent 'csa_tree_51972' to server 'localhost_1_0'.
          Sending 'add_unsigned_3907' to server 'localhost_1_2'...
            Sent 'add_unsigned_3907' to server 'localhost_1_2'.
          Received 'add_unsigned_3907' from server 'localhost_1_2'. (3187 ms elapsed)
          Received 'csa_tree_51972' from server 'localhost_1_0'. (3302 ms elapsed)
          Restructuring (delay-based) logic partition in riscv_core...
          Done restructuring (delay-based) logic partition in riscv_core
        Optimizing logic partition in riscv_core...
          Restructuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6130...
          Done restructuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6130
        Optimizing logic partition in CDN_CARRYSAVE_MUX_GROUP_6130...
          Restructuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6127...
          Done restructuring (delay-based) logic partition in CDN_CARRYSAVE_MUX_GROUP_6127
        Optimizing logic partition in CDN_CARRYSAVE_MUX_GROUP_6127...
          Restructuring (delay-based) csa_tree_51972...
          Done restructuring (delay-based) csa_tree_51972
        Optimizing component csa_tree_51972...
          Restructuring (delay-based) add_unsigned_3907...
          Done restructuring (delay-based) add_unsigned_3907
        Optimizing component add_unsigned_3907...
        Early Area Reclamation for add_unsigned_3907 'very_fast' (slack=214748365, area=34)...
                  			o_slack=214748365,  bc_slack=0
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
        Distributing super-thread jobs: mult_signed_12362 add_signed_4486
          Sending 'mult_signed_12362' to server 'localhost_1_0'...
            Sent 'mult_signed_12362' to server 'localhost_1_0'.
          Sending 'add_signed_4486' to server 'localhost_1_2'...
            Sent 'add_signed_4486' to server 'localhost_1_2'.
          Received 'add_signed_4486' from server 'localhost_1_2'. (3775 ms elapsed)
          Received 'mult_signed_12362' from server 'localhost_1_0'. (44049 ms elapsed)
          Restructuring (delay-based) mult_signed_12362...
          Done restructuring (delay-based) mult_signed_12362
        Optimizing component mult_signed_12362...
        Early Area Reclamation for mult_signed_12362 'very_fast' (slack=214748365, area=590)...
                  			o_slack=214748365,  bc_slack=0
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) add_signed_4486...
          Done restructuring (delay-based) add_signed_4486
        Optimizing component add_signed_4486...
        Early Area Reclamation for add_signed_4486 'very_fast' (slack=214748365, area=38)...
                  			o_slack=214748365,  bc_slack=0
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
        Distributing super-thread jobs: cb_part_7365
          Sending 'cb_part_7365' to server 'localhost_1_0'...
            Sent 'cb_part_7365' to server 'localhost_1_0'.
          Received 'cb_part_7365' from server 'localhost_1_0'. (2076 ms elapsed)
          Restructuring (delay-based) cb_part_7365...
          Done restructuring (delay-based) cb_part_7365
        Optimizing component cb_part_7365...
        Distributing super-thread jobs: mult_signed csa_tree_51901 shift_left_vlog_unsigned
          Sending 'mult_signed' to server 'localhost_1_0'...
            Sent 'mult_signed' to server 'localhost_1_0'.
          Sending 'csa_tree_51901' to server 'localhost_1_2'...
            Sent 'csa_tree_51901' to server 'localhost_1_2'.
          Received 'csa_tree_51901' from server 'localhost_1_2'. (2171 ms elapsed)
          Sending 'shift_left_vlog_unsigned' to server 'localhost_1_2'...
            Sent 'shift_left_vlog_unsigned' to server 'localhost_1_2'.
          Received 'shift_left_vlog_unsigned' from server 'localhost_1_2'. (3727 ms elapsed)
          Received 'mult_signed' from server 'localhost_1_0'. (36822 ms elapsed)
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
        Early Area Reclamation for mult_signed 'very_fast' (slack=214748365, area=345)...
                  			o_slack=214748365,  bc_slack=0
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) csa_tree_51901...
          Done restructuring (delay-based) csa_tree_51901
        Optimizing component csa_tree_51901...
          Restructuring (delay-based) shift_left_vlog_unsigned...
          Done restructuring (delay-based) shift_left_vlog_unsigned
        Optimizing component shift_left_vlog_unsigned...
        Early Area Reclamation for shift_left_vlog_unsigned 'very_fast' (slack=214748365, area=68)...
                  			o_slack=214748365,  bc_slack=0
          Restructuring (delay-based) shift_left_vlog_unsigned...
          Done restructuring (delay-based) shift_left_vlog_unsigned
        Optimizing component shift_left_vlog_unsigned...
        Distributing super-thread jobs: cmux_2981 cmux_2977 cb_part_7361 cb_part_7373 WALLACE_CSA_DUMMY_OP_group_8 gt_unsigned_1250_rtlopto_model_763 increment_unsigned_4150_53104
          Sending 'cmux_2981' to server 'localhost_1_0'...
            Sent 'cmux_2981' to server 'localhost_1_0'.
          Sending 'cmux_2977' to server 'localhost_1_2'...
            Sent 'cmux_2977' to server 'localhost_1_2'.
          Received 'cmux_2977' from server 'localhost_1_2'. (6306 ms elapsed)
          Sending 'cb_part_7361' to server 'localhost_1_2'...
            Sent 'cb_part_7361' to server 'localhost_1_2'.
          Received 'cmux_2981' from server 'localhost_1_0'. (6667 ms elapsed)
          Restructuring (delay-based) cmux_2981...
          Done restructuring (delay-based) cmux_2981
        Optimizing component cmux_2981...
          Restructuring (delay-based) cmux_2977...
          Done restructuring (delay-based) cmux_2977
        Optimizing component cmux_2977...
          Sending 'cb_part_7373' to server 'localhost_1_0'...
            Sent 'cb_part_7373' to server 'localhost_1_0'.
          Received 'cb_part_7373' from server 'localhost_1_0'. (1828 ms elapsed)
          Sending 'WALLACE_CSA_DUMMY_OP_group_8' to server 'localhost_1_0'...
            Sent 'WALLACE_CSA_DUMMY_OP_group_8' to server 'localhost_1_0'.
          Received 'cb_part_7361' from server 'localhost_1_2'. (2603 ms elapsed)
          Restructuring (delay-based) cb_part_7361...
          Done restructuring (delay-based) cb_part_7361
        Optimizing component cb_part_7361...
          Restructuring (delay-based) cb_part_7373...
          Done restructuring (delay-based) cb_part_7373
        Optimizing component cb_part_7373...
          Sending 'gt_unsigned_1250_rtlopto_model_763' to server 'localhost_1_2'...
            Sent 'gt_unsigned_1250_rtlopto_model_763' to server 'localhost_1_2'.
          Received 'gt_unsigned_1250_rtlopto_model_763' from server 'localhost_1_2'. (1887 ms elapsed)
          Sending 'increment_unsigned_4150_53104' to server 'localhost_1_2'...
            Sent 'increment_unsigned_4150_53104' to server 'localhost_1_2'.
          Received 'WALLACE_CSA_DUMMY_OP_group_8' from server 'localhost_1_0'. (3154 ms elapsed)
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group_8...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group_8
        Optimizing component WALLACE_CSA_DUMMY_OP_group_8...
        Early Area Reclamation for WALLACE_CSA_DUMMY_OP_group_8 'very_fast' (slack=214748365, area=33)...
                  			o_slack=214748365,  bc_slack=0
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group
        Optimizing component WALLACE_CSA_DUMMY_OP_group...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group
        Optimizing component WALLACE_CSA_DUMMY_OP_group...
          Restructuring (delay-based) gt_unsigned_1250_rtlopto_model_763...
          Done restructuring (delay-based) gt_unsigned_1250_rtlopto_model_763
        Optimizing component gt_unsigned_1250_rtlopto_model_763...
        Early Area Reclamation for gt_unsigned_1250_rtlopto_model_763 'very_fast' (slack=214748365, area=30)...
                  			o_slack=214748365,  bc_slack=0
          Restructuring (delay-based) gt_unsigned...
          Done restructuring (delay-based) gt_unsigned
        Optimizing component gt_unsigned...
          Restructuring (delay-based) gt_unsigned...
          Done restructuring (delay-based) gt_unsigned
        Optimizing component gt_unsigned...
          Received 'increment_unsigned_4150_53104' from server 'localhost_1_2'. (1535 ms elapsed)
          Restructuring (delay-based) increment_unsigned_4150_53104...
          Done restructuring (delay-based) increment_unsigned_4150_53104
        Optimizing component increment_unsigned_4150_53104...
        Early Area Reclamation for increment_unsigned_4150_53104 'very_fast' (slack=214748365, area=29)...
                  			o_slack=214748365,  bc_slack=0
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
          Restructuring (delay-based) cdec_2983...
          Done restructuring (delay-based) cdec_2983
        Optimizing component cdec_2983...
          Restructuring (delay-based) logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6...
          Done restructuring (delay-based) logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6
        Optimizing logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6...
          Restructuring (delay-based) cdec_2979...
          Done restructuring (delay-based) cdec_2979
        Optimizing component cdec_2979...
          Restructuring (delay-based) logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6...
          Done restructuring (delay-based) logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6
        Optimizing logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6...
          Restructuring (delay-based) logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6...
          Done restructuring (delay-based) logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6
        Optimizing logic partition in riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
         Pin                        Type             Fanout Load Slew Delay Arrival   
                                   (Domain)                 (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------
(clock clk)                 launch                                                0 R 
cb_parti124493
  core_busy_q_reg/CP                                                0    +0       0 R 
  core_busy_q_reg/Q         DFCNQD0BWP16P90(timing)       1  1.2   21  +102     102 F 
  g204345/A1                                                             +0     102   
  g204345/ZN                IND2D0BWP16P90(timing)        2  1.6   44   +49     151 F 
cb_parti124493/core_busy_o 
core_busy_o            <<<  interconnect                           44    +0     151 F 
                            out port                                     +0     151 F 
(fp.sdc_line_36_790_1)      ext delay                                  +500     651 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                            2000 R 
--------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1349ps 
Start-point  : cb_parti124493/core_busy_q_reg/CP
End-point    : core_busy_o

         Pin                           Type                Fanout Load Slew Delay Arrival   
                                      (Domain)                    (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------
(clock clk)                 launch                                                      0 R 
(fp.sdc_line_33_160_1)      ext delay                                        +500     500 R 
debug_req_i                 in port                             5  9.3    0    +0     500 R 
cb_parti124492/debug_req_i 
  g139268/A1                                                                   +0     500   
  g139268/ZN                NR2OPTPBD6BWP16P90(timing)          3  5.4   15    +7     507 F 
  g138962/A1                                                                   +0     507   
  g138962/ZN                NR2OPTPBD2BWP16P90LVT(timing)       1  2.4   14   +13     519 R 
  g138958/A1                                                                   +0     519   
  g138958/ZN                ND2SKND3BWP16P90LVT(timing)         4  5.1   18   +16     535 F 
  g138955/A1                                                                   +0     535   
  g138955/ZN                NR2SKPD2BWP16P90LVT(timing)         2  3.0   20   +15     550 R 
  g138950/A1                                                                   +0     550   
  g138950/ZN                ND2SKND2BWP16P90(timing)            1  3.1   22   +22     572 F 
  g138943/A1                                                                   +0     572   
  g138943/ZN                AOI31SKPD4BWP16P90LVT(timing)       2  5.1   25   +17     589 R 
  g138939/A1                                                                   +0     589   
  g138939/ZN                ND2SKNBD6BWP16P90(timing)           2  4.5   14   +18     607 F 
  g138914/A1                                                                   +0     607   
  g138914/ZN                NR2SKPBD6BWP16P90(timing)           3  5.2   18   +16     624 R 
  g138913/I                                                                    +0     624   
  g138913/ZN                INVSKPD2BWP16P90LVT(timing)         8  9.5   30   +25     649 F 
cb_parti124492/cb_seqi_g66594_z 
cb_parti124493/cb_parti_cb_seqi_g66594_z 
  g204438/A1                                                                   +0     649   
  g204438/ZN                OAI21D1BWP16P90(timing)             3  3.1   43   +40     688 R 
  g204422/A1                                                                   +0     688   
  g204422/ZN                INR2D0P75BWP16P90(timing)           2  2.0   37   +51     740 R 
  g204408/C                                                                    +0     740   
  g204408/ZN                OAI221D0BWP16P90(timing)            1  1.3   69   +62     801 F 
  core_busy_q_reg/D    <<<  DFCNQD0BWP16P90(timing)                            +0     801   
  core_busy_q_reg/CP        setup                                         0   +40     841 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                                  2000 R 
--------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1159ps 
Start-point  : debug_req_i
End-point    : cb_parti124493/core_busy_q_reg/D

         Pin                           Type                Fanout Load Slew Delay Arrival   
                                      (Domain)                    (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------
(clock clk)                 launch                                                      0 R 
(fp.sdc_line_33_160_1)      ext delay                                        +500     500 R 
debug_req_i                 in port                             5  9.3    0    +0     500 R 
cb_parti124492/debug_req_i 
  g139268/A1                                                                   +0     500   
  g139268/ZN                NR2OPTPBD6BWP16P90(timing)          3  5.4   15    +7     507 F 
  g138962/A1                                                                   +0     507   
  g138962/ZN                NR2OPTPBD2BWP16P90LVT(timing)       1  2.4   14   +13     519 R 
  g138958/A1                                                                   +0     519   
  g138958/ZN                ND2SKND3BWP16P90LVT(timing)         4  5.1   18   +16     535 F 
  g138955/A1                                                                   +0     535   
  g138955/ZN                NR2SKPD2BWP16P90LVT(timing)         2  3.0   20   +15     550 R 
  g138950/A1                                                                   +0     550   
  g138950/ZN                ND2SKND2BWP16P90(timing)            1  3.1   22   +22     572 F 
  g138943/A1                                                                   +0     572   
  g138943/ZN                AOI31SKPD4BWP16P90LVT(timing)       2  5.1   25   +17     589 R 
  g138939/A1                                                                   +0     589   
  g138939/ZN                ND2SKNBD6BWP16P90(timing)           2  4.5   14   +18     607 F 
  g138914/A1                                                                   +0     607   
  g138914/ZN                NR2SKPBD6BWP16P90(timing)           3  5.2   18   +16     624 R 
  g138910/A1                                                                   +0     624   
  g138910/ZN                ND2SKNBD2BWP16P90LVT(timing)        3  3.3   28   +16     639 F 
  g138907/A1                                                                   +0     639   
  g138907/Z                 AN2D4BWP16P90(timing)               3  8.3   17   +38     677 F 
  g138906/I                                                                    +0     677   
  g138906/ZN                INVSKPD4BWP16P90LVT(timing)        29 36.3   41   +30     707 R 
  g138899/B1                                                                   +0     707   
  g138899/Z                 AO22D1BWP16P90LVT(timing)           3  3.4   20   +40     747 R 
cb_parti124492/if_stage_i_add_161_44_Y_if_stage_i_prefetch_32.prefetch_buffer_i_add_117_54_A[3] 
if_stage_i_add_161_44_Y_if_stage_i_prefetch_32.prefetch_buffer_i_add_117_54/A[4] 
  g834/A1                                                                      +0     747   
  g834/ZN                   ND2SKNBD1BWP16P90(timing)           2  2.9   34   +31     778 F 
  g823/A2                                                                      +0     778   
  g823/ZN                   NR4SKPBD3BWP16P90(timing)           2  3.5   42   +43     821 R 
  g820/A1                                                                      +0     821   
  g820/Z                    AN4D0P75BWP16P90(timing)            4  4.0   40   +77     898 R 
  g815/A1                                                                      +0     898   
  g815/Z                    AN4D0P75BWP16P90(timing)            2  3.5   36   +74     971 R 
  g813/A1                                                                      +0     971   
  g813/Z                    AN4D0P75BWP16P90(timing)            4  4.0   40   +75    1046 R 
  g806/A1                                                                      +0    1046   
  g806/Z                    AN4D0P75BWP16P90(timing)            2  3.5   36   +74    1120 R 
  g803/A2                                                                      +0    1120   
  g803/Z                    AN3D0P75BWP16P90(timing)            2  3.5   34   +66    1186 R 
  g798/A2                                                                      +0    1186   
  g798/Z                    AN3D0P75BWP16P90(timing)            2  3.4   34   +64    1250 R 
  g795/A1                                                                      +0    1250   
  g795/Z                    AN3D0BWP16P90(timing)               1  2.6   39   +72    1322 R 
  g785/B                                                                       +0    1322   
  g785/CO                   HA1D1BWP16P90(timing)               1  1.3   15   +44    1366 R 
  g781/A2                                                                      +0    1366   
  g781/Z                    XOR2D0BWP16P90(timing)              1  1.2   24   +63    1429 F 
if_stage_i_add_161_44_Y_if_stage_i_prefetch_32.prefetch_buffer_i_add_117_54/Z[31] 
cb_parti124493/if_stage_i_add_161_44_Y_if_stage_i_prefetch_32.prefetch_buffer_i_add_117_54_Z[30] 
  g204255/A1                                                                   +0    1429   
  g204255/ZN                IOA21D0BWP16P90(timing)             2  1.6   45   +53    1482 F 
cb_parti124493/instr_addr_o[31] 
instr_addr_o[31]       <<<  interconnect                                 45    +0    1482 F 
                            out port                                           +0    1482 F 
(fp.sdc_line_36_560_1)      ext delay                                        +500    1982 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                                  2000 R 
--------------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :      18ps 
Start-point  : debug_req_i
End-point    : instr_addr_o[31]

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                12310        0 

                 Cost Group            Target    Slack    Diff.  Constr.
------------------------------------------------------------------------
                        C2O                45     1349              2000 
                        I2C                44     1159              2000 
                        I2O                30       18              2000 

 
Global incremental target info
==============================
Cost Group 'I2O' target slack:    23 ps
Target path end-point (Port: riscv_core/instr_addr_o[31])

         Pin                           Type                Fanout Load Arrival   
                                      (Domain)                    (fF)   (ps)    
---------------------------------------------------------------------------------
(clock clk)            <<<  launch                                           0 R 
(fp.sdc_line_33_160_1)      ext delay                                            
debug_req_i                 in port                             5  9.3           
cb_parti124492/debug_req_i 
  g139268/A1                                                                     
  g139268/ZN                NR2OPTPBD6BWP16P90(timing)          3  5.4           
  g138962/A1                                                                     
  g138962/ZN                NR2OPTPBD2BWP16P90LVT(timing)       1  2.4           
  g138958/A1                                                                     
  g138958/ZN                ND2SKND3BWP16P90LVT(timing)         4  5.1           
  g138955/A1                                                                     
  g138955/ZN                NR2SKPD2BWP16P90LVT(timing)         2  3.0           
  g138950/A1                                                                     
  g138950/ZN                ND2SKND2BWP16P90(timing)            1  3.1           
  g138943/A1                                                                     
  g138943/ZN                AOI31SKPD4BWP16P90LVT(timing)       2  5.1           
  g138939/A1                                                                     
  g138939/ZN                ND2SKNBD6BWP16P90(timing)           2  4.5           
  g138914/A1                                                                     
  g138914/ZN                NR2SKPBD6BWP16P90(timing)           3  5.2           
  g138910/A1                                                                     
  g138910/ZN                ND2SKNBD2BWP16P90LVT(timing)        3  3.3           
  g138907/A1                                                                     
  g138907/Z                 AN2D4BWP16P90(timing)               3  8.3           
  g138906/I                                                                      
  g138906/ZN                INVSKPD4BWP16P90LVT(timing)        29 36.3           
  g138899/B1                                                                     
  g138899/Z                 AO22D1BWP16P90LVT(timing)           3  3.4           
cb_parti124492/if_stage_i_add_161_44_Y_if_stage_i_prefetch_32.prefetch_buffer_i_add_117_54_A[3] 
if_stage_i_add_161_44_Y_if_stage_i_prefetch_32.prefetch_buffer_i_add_117_54/A[4] 
  g834/A1                                                                        
  g834/ZN                   ND2SKNBD1BWP16P90(timing)           2  2.9           
  g823/A2                                                                        
  g823/ZN                   NR4SKPBD3BWP16P90(timing)           2  3.5           
  g820/A1                                                                        
  g820/Z                    AN4D0P75BWP16P90(timing)            4  4.0           
  g815/A1                                                                        
  g815/Z                    AN4D0P75BWP16P90(timing)            2  3.5           
  g813/A1                                                                        
  g813/Z                    AN4D0P75BWP16P90(timing)            4  4.0           
  g806/A1                                                                        
  g806/Z                    AN4D0P75BWP16P90(timing)            2  3.5           
  g803/A2                                                                        
  g803/Z                    AN3D0P75BWP16P90(timing)            2  3.5           
  g798/A2                                                                        
  g798/Z                    AN3D0P75BWP16P90(timing)            2  3.4           
  g795/A1                                                                        
  g795/Z                    AN3D0BWP16P90(timing)               1  2.6           
  g785/B                                                                         
  g785/CO                   HA1D1BWP16P90(timing)               1  1.3           
  g781/A2                                                                        
  g781/Z                    XOR2D0BWP16P90(timing)              1  1.2           
if_stage_i_add_161_44_Y_if_stage_i_prefetch_32.prefetch_buffer_i_add_117_54/Z[31] 
cb_parti124493/if_stage_i_add_161_44_Y_if_stage_i_prefetch_32.prefetch_buffer_i_add_117_54_Z[30] 
  g204255/A1                                                                     
  g204255/ZN                IOA21D0BWP16P90(timing)             2  1.6           
cb_parti124493/instr_addr_o[31] 
instr_addr_o[31]       <<<  interconnect                                         
                            out port                                             
(fp.sdc_line_36_560_1)      ext delay                                            
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                                       2000 R 
---------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Start-point  : debug_req_i
End-point    : instr_addr_o[31]

The global mapper estimates a slack for this path of 23ps.
 
Cost Group 'C2O' target slack:    30 ps
Target path end-point (Port: riscv_core/core_busy_o)

         Pin                        Type             Fanout Load Arrival   
                                   (Domain)                 (fF)   (ps)    
---------------------------------------------------------------------------
(clock clk)            <<<  launch                                     0 R 
cb_parti124493
  core_busy_q_reg/CP                                                       
  core_busy_q_reg/Q         DFCNQD0BWP16P90(timing)       1  1.2           
  g204345/A1                                                               
  g204345/ZN                IND2D0BWP16P90(timing)        2  1.6           
cb_parti124493/core_busy_o 
core_busy_o            <<<  interconnect                                   
                            out port                                       
(fp.sdc_line_36_790_1)      ext delay                                      
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                                 2000 R 
---------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Start-point  : cb_parti124493/core_busy_q_reg/CP
End-point    : core_busy_o

The global mapper estimates a slack for this path of 1347ps.
 
Cost Group 'I2C' target slack:    29 ps
Target path end-point (Pin: core_busy_q_reg/D (DFCNQD0BWP16P90/D))

         Pin                           Type                Fanout Load Arrival   
                                      (Domain)                    (fF)   (ps)    
---------------------------------------------------------------------------------
(clock clk)            <<<  launch                                           0 R 
(fp.sdc_line_33_160_1)      ext delay                                            
debug_req_i                 in port                             5  9.3           
cb_parti124492/debug_req_i 
  g139268/A1                                                                     
  g139268/ZN                NR2OPTPBD6BWP16P90(timing)          3  5.4           
  g138962/A1                                                                     
  g138962/ZN                NR2OPTPBD2BWP16P90LVT(timing)       1  2.4           
  g138958/A1                                                                     
  g138958/ZN                ND2SKND3BWP16P90LVT(timing)         4  5.1           
  g138955/A1                                                                     
  g138955/ZN                NR2SKPD2BWP16P90LVT(timing)         2  3.0           
  g138950/A1                                                                     
  g138950/ZN                ND2SKND2BWP16P90(timing)            1  3.1           
  g138943/A1                                                                     
  g138943/ZN                AOI31SKPD4BWP16P90LVT(timing)       2  5.1           
  g138939/A1                                                                     
  g138939/ZN                ND2SKNBD6BWP16P90(timing)           2  4.5           
  g138914/A1                                                                     
  g138914/ZN                NR2SKPBD6BWP16P90(timing)           3  5.2           
  g138913/I                                                                      
  g138913/ZN                INVSKPD2BWP16P90LVT(timing)         8  9.5           
cb_parti124492/cb_seqi_g66594_z 
cb_parti124493/cb_parti_cb_seqi_g66594_z 
  g204438/A1                                                                     
  g204438/ZN                OAI21D1BWP16P90(timing)             3  3.1           
  g204422/A1                                                                     
  g204422/ZN                INR2D0P75BWP16P90(timing)           2  2.0           
  g204408/C                                                                      
  g204408/ZN                OAI221D0BWP16P90(timing)            1  1.3           
  core_busy_q_reg/D    <<<  DFCNQD0BWP16P90(timing)                              
  core_busy_q_reg/CP        setup                                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                                       2000 R 
---------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Start-point  : debug_req_i
End-point    : cb_parti124493/core_busy_q_reg/D

The global mapper estimates a slack for this path of 1157ps.
 
              Distributing super-thread jobs: cb_seq_7350 cb_seq
                Sending 'cb_seq_7350' to server 'localhost_1_0'...
                  Sent 'cb_seq_7350' to server 'localhost_1_0'.
                Sending 'cb_seq' to server 'localhost_1_2'...
                  Sent 'cb_seq' to server 'localhost_1_2'.
                Received 'cb_seq' from server 'localhost_1_2'. (2712 ms elapsed)
                Received 'cb_seq_7350' from server 'localhost_1_0'. (4609 ms elapsed)
              Distributing super-thread jobs: cb_part_7376 cmux_2985
                Sending 'cb_part_7376' to server 'localhost_1_0'...
                  Sent 'cb_part_7376' to server 'localhost_1_0'.
                Sending 'cmux_2985' to server 'localhost_1_2'...
                  Sent 'cmux_2985' to server 'localhost_1_2'.
                Received 'cmux_2985' from server 'localhost_1_2'. (722 ms elapsed)
                Received 'cb_part_7376' from server 'localhost_1_0'. (4381 ms elapsed)
              Distributing super-thread jobs: cb_part_7375
                Sending 'cb_part_7375' to server 'localhost_1_0'...
                  Sent 'cb_part_7375' to server 'localhost_1_0'.
                Received 'cb_part_7375' from server 'localhost_1_0'. (1261 ms elapsed)
              Distributing super-thread jobs: csa_tree_ex_stage_i_mult_i_add_117_70_group_4279
                Sending 'csa_tree_ex_stage_i_mult_i_add_117_70_group_4279' to server 'localhost_1_0'...
                  Sent 'csa_tree_ex_stage_i_mult_i_add_117_70_group_4279' to server 'localhost_1_0'.
                Received 'csa_tree_ex_stage_i_mult_i_add_117_70_group_4279' from server 'localhost_1_0'. (425 ms elapsed)
              Distributing super-thread jobs: cb_part_7369
                Sending 'cb_part_7369' to server 'localhost_1_0'...
                  Sent 'cb_part_7369' to server 'localhost_1_0'.
                Received 'cb_part_7369' from server 'localhost_1_0'. (691 ms elapsed)
              Distributing super-thread jobs: mult_signed_12362
                Sending 'mult_signed_12362' to server 'localhost_1_0'...
                  Sent 'mult_signed_12362' to server 'localhost_1_0'.
                Received 'mult_signed_12362' from server 'localhost_1_0'. (685 ms elapsed)
              Distributing super-thread jobs: cmux_2977 cmux_2981 mult_signed cb_part_7365
                Sending 'cmux_2977' to server 'localhost_1_0'...
                  Sent 'cmux_2977' to server 'localhost_1_0'.
                Sending 'cmux_2981' to server 'localhost_1_2'...
                  Sent 'cmux_2981' to server 'localhost_1_2'.
                Received 'cmux_2977' from server 'localhost_1_0'. (754 ms elapsed)
                Sending 'mult_signed' to server 'localhost_1_0'...
                  Sent 'mult_signed' to server 'localhost_1_0'.
                Received 'cmux_2981' from server 'localhost_1_2'. (869 ms elapsed)
                Sending 'cb_part_7365' to server 'localhost_1_2'...
                  Sent 'cb_part_7365' to server 'localhost_1_2'.
                Received 'cb_part_7365' from server 'localhost_1_2'. (752 ms elapsed)
                Received 'mult_signed' from server 'localhost_1_0'. (1030 ms elapsed)
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
         Pin                        Type             Fanout Load Slew Delay Arrival   
                                   (Domain)                 (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------
(clock clk)                 launch                                                0 R 
cb_parti124493
  core_busy_q_reg/CP                                                0    +0       0 R 
  core_busy_q_reg/Q         DFCNQD0BWP16P90(timing)       1  1.2   21  +102     102 F 
  g204345/A1                                                             +0     102   
  g204345/ZN                IND2D0BWP16P90(timing)        2  1.6   49   +49     151 F 
cb_parti124493/core_busy_o 
core_busy_o            <<<  interconnect                           49    +0     151 F 
                            out port                                     +0     151 F 
(fp.sdc_line_36_790_1)      ext delay                                  +500     651 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                            2000 R 
--------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1349ps 
Start-point  : cb_parti124493/core_busy_q_reg/CP
End-point    : core_busy_o

         Pin                           Type                Fanout Load Slew Delay Arrival   
                                      (Domain)                    (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------
(clock clk)                 launch                                                      0 R 
(fp.sdc_line_33_160_1)      ext delay                                        +500     500 F 
debug_req_i                 in port                             5  8.8    0    +0     500 F 
cb_parti124492/debug_req_i 
  g139268/A1                                                                   +0     500   
  g139268/ZN                NR2D6BWP16P90(timing)               3  5.4   18   +12     512 R 
  g138961/A1                                                                   +0     512   
  g138961/ZN                CKND2D4BWP16P90(timing)             2  2.5   17   +15     527 F 
  g138957/A1                                                                   +0     527   
  g138957/ZN                ND2SKNBD2BWP16P90(timing)           1  1.7   29   +18     545 R 
  g138954/B                                                                    +0     545   
  g138954/ZN                IAOI21D2BWP16P90(timing)            1  3.1   35   +23     568 F 
  g138943/A3                                                                   +0     568   
  g138943/ZN                AOI31SKPD4BWP16P90LVT(timing)       2  3.9   23   +20     588 R 
  g138939/A1                                                                   +0     588   
  g138939/ZN                ND2SKND4BWP16P90(timing)            2  5.1   20   +22     609 F 
  g138914/A1                                                                   +0     609   
  g138914/ZN                NR2SKPBD6BWP16P90(timing)           3  4.7   18   +18     627 R 
  g138913/I                                                                    +0     627   
  g138913/ZN                CKND1BWP16P90(timing)               8  8.3   52   +41     668 F 
cb_parti124492/cb_seqi_g66594_z 
cb_parti124493/cb_parti_cb_seqi_g66594_z 
  g204438/A1                                                                   +0     668   
  g204438/ZN                OAI21D0BWP16P90(timing)             3  2.8   74   +67     735 R 
  g204422/A1                                                                   +0     735   
  g204422/ZN                INR2D0BWP16P90(timing)              2  2.0   53   +72     807 R 
  g204408/C                                                                    +0     807   
  g204408/ZN                OAI221D0BWP16P90(timing)            1  1.3   70   +68     875 F 
  core_busy_q_reg/D    <<<  DFCNQD0BWP16P90(timing)                            +0     875   
  core_busy_q_reg/CP        setup                                         0   +41     916 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                                  2000 R 
--------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1084ps 
Start-point  : debug_req_i
End-point    : cb_parti124493/core_busy_q_reg/D

         Pin                           Type                Fanout Load Slew Delay Arrival   
                                      (Domain)                    (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------
(clock clk)                 launch                                                      0 R 
(fp.sdc_line_33_160_1)      ext delay                                        +500     500 F 
debug_req_i                 in port                             5  8.8    0    +0     500 F 
cb_parti124492/debug_req_i 
  g139268/A1                                                                   +0     500   
  g139268/ZN                NR2D6BWP16P90(timing)               3  5.4   18   +12     512 R 
  g2/B1                                                                        +0     512   
  g2/ZN                     INR2D2BWP16P90LVT(timing)           1  2.3   12   +11     523 F 
  g138958/A1                                                                   +0     523   
  g138958/ZN                ND2SKND3BWP16P90LVT(timing)         4  5.0   16   +12     535 R 
  g138956/I                                                                    +0     535   
  g138956/ZN                INVSKPD2BWP16P90LVT(timing)         1  1.8    9   +10     546 F 
  g138951/A1                                                                   +0     546   
  g138951/ZN                AOI21D2BWP16P90(timing)             1  3.2   27   +22     568 R 
  g138943/A2                                                                   +0     568   
  g138943/ZN                AOI31SKPD4BWP16P90LVT(timing)       2  3.8   30   +29     598 F 
  g138939/A1                                                                   +0     598   
  g138939/ZN                ND2SKND4BWP16P90(timing)            2  5.1   20   +22     619 R 
  g138937/I                                                                    +0     619   
  g138937/Z                 BUFFD3BWP16P90LVT(timing)          12 12.7   20   +25     644 R 
  g138936/I                                                                    +0     644   
  g138936/ZN                INVSKND4BWP16P90LVT(timing)         5  6.6   12   +12     657 F 
  g138934/I                                                                    +0     657   
  g138934/ZN                INVSKPD2BWP16P90(timing)            6  6.3   21   +19     676 R 
  g138901/A2                                                                   +0     676   
  g138901/ZN                IOA22D2BWP16P90(timing)             1  3.3   33   +43     719 R 
cb_parti124492/if_stage_i_add_161_44_Y_if_stage_i_prefetch_32.prefetch_buffer_i_add_117_54_A[1] 
if_stage_i_add_161_44_Y_if_stage_i_prefetch_32.prefetch_buffer_i_add_117_54/A[2] 
  g828/CI                                                                      +0     719   
  g828/CO                   FA1OPTCD4BWP16P90(timing)           2  3.0   14   +46     765 R 
  g827/A1                                                                      +0     765   
  g827/ZN                   ND2SKNBD2BWP16P90(timing)           3  3.8   25   +21     786 F 
  g823/A2                                                                      +0     786   
  g823/ZN                   NR4SKPBD3BWP16P90(timing)           2  3.1   40   +38     825 R 
  g820/A1                                                                      +0     825   
  g820/Z                    AN4D0P75BWP16P90(timing)            4  3.7   38   +75     899 R 
  g815/A1                                                                      +0     899   
  g815/Z                    AN4D0P75BWP16P90(timing)            2  3.1   34   +71     970 R 
  g813/A1                                                                      +0     970   
  g813/Z                    AN4D0P75BWP16P90(timing)            4  3.7   38   +73    1043 R 
  g806/A1                                                                      +0    1043   
  g806/Z                    AN4D0P75BWP16P90(timing)            2  3.1   34   +71    1114 R 
  g803/A2                                                                      +0    1114   
  g803/Z                    AN3D0P75BWP16P90(timing)            2  3.1   32   +63    1177 R 
  g798/A2                                                                      +0    1177   
  g798/Z                    AN3D0P75BWP16P90(timing)            2  3.0   31   +62    1239 R 
  g795/A1                                                                      +0    1239   
  g795/Z                    AN3D0BWP16P90(timing)               1  2.2   35   +68    1307 R 
  g785/B                                                                       +0    1307   
  g785/S                    HA1D0BWP16P90(timing)               2  2.0   31   +66    1374 F 
if_stage_i_add_161_44_Y_if_stage_i_prefetch_32.prefetch_buffer_i_add_117_54/Z[30] 
cb_parti124493/if_stage_i_add_161_44_Y_if_stage_i_prefetch_32.prefetch_buffer_i_add_117_54_Z[29] 
  g204276/B1                                                                   +0    1374   
  g204276/ZN                AOI221D0BWP16P90(timing)            1  1.2   81   +60    1433 R 
  g204255/B                                                                    +0    1433   
  g204255/ZN                IOA21D0BWP16P90LVT(timing)          2  1.6   41   +41    1474 F 
cb_parti124493/instr_addr_o[31] 
instr_addr_o[31]       <<<  interconnect                                 41    +0    1474 F 
                            out port                                           +0    1474 F 
(fp.sdc_line_36_560_1)      ext delay                                        +500    1974 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                                  2000 R 
--------------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :      26ps 
Start-point  : debug_req_i
End-point    : instr_addr_o[31]

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------
| Id |Sev |Count|                 Message Text                 |
----------------------------------------------------------------
|PA-7|Info|   98|Resetting power analysis results.             |
|    |    |     |All computed switching activities are removed.|
----------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr               12237        0 

                 Cost Group            Target    Slack    Diff.  Constr.
------------------------------------------------------------------------
                        C2O                30     1349              2000 
                        I2C                29     1084              2000 
                        I2O                23       26              2000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
        ------------------------------------------------------------
                            Super-Thread Summary
          time in super-thread mode               : 355.28 sec
          foreground process active time          : 47.44 sec
          background processes total active time  : 406.04 sec
          approximate speedup                     : 1.28X
           * reported times are wall-clock (elapsed time),
             not CPU time
        ------------------------------------------------------------

+-----------+---------------+-----+----------------------+---------------------------+
|   Host    |    Machine    | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+---------------+-----+----------------------+---------------------------+
| localhost | 192.168.122.1 |  2  |        3212.8        |          3240.8           |
+-----------+---------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_2 |      598.7 [1]       |          [1] [2]          |
| localhost_1_0 |      1269.8 [3]      |        1269.8 [3]         |
+---------------+----------------------+---------------------------+
[1] Memory is included in parent localhost_1_0.
[2] Peak physical memory is not available for forked background servers.
[3] Memory of child process is included.

Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_2' was forked process '28368' on this host.

State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                  1363      992        100.0
Excluded from State Retention    1363      992        100.0
    - Will not convert           1363      992        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded    1363      992        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 357, CPU_Time 374.5422359999999
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:23:30 (Jun18) |   1.33 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:47(00:06:26) |  00:04:53(00:05:25) |  43.4( 47.1) |   13:28:55 (Jun18) |   3.14 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:48(00:06:26) |  00:00:01(00:00:00) |   0.1(  0.0) |   13:28:55 (Jun18) |   3.14 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:54(00:06:33) |  00:00:06(00:00:07) |   0.9(  1.0) |   13:29:02 (Jun18) |   3.07 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:55(00:06:34) |  00:00:01(00:00:01) |   0.1(  0.1) |   13:29:03 (Jun18) |   3.07 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:10(00:12:31) |  00:06:14(00:05:57) |  55.4( 51.7) |   13:35:00 (Jun18) |   3.21 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/riscv_core/fv_map.fv.json' for netlist 'fv/riscv_core/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/riscv_core/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/riscv_core/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'CDN_CARRYSAVE_MUX_GROUPi' of datapath component 'CDN_CARRYSAVE_MUX_GROUP'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'CDN_CARRYSAVE_MUX_GROUPi6530' of datapath component 'CDN_CARRYSAVE_MUX_GROUP_6127'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'CDN_CARRYSAVE_MUX_GROUPi6531' of datapath component 'CDN_CARRYSAVE_MUX_GROUP_6128'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'CDN_CARRYSAVE_MUX_GROUPi6532' of datapath component 'CDN_CARRYSAVE_MUX_GROUP_6129'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'CDN_CARRYSAVE_MUX_GROUPi6533' of datapath component 'CDN_CARRYSAVE_MUX_GROUP_6130'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'CDN_CARRYSAVE_MUX_GROUPi6534' of datapath component 'CDN_CARRYSAVE_MUX_GROUP_6131'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'CDN_CARRYSAVE_MUX_GROUPi6535' of datapath component 'CDN_CARRYSAVE_MUX_GROUP_6132'.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 5, CPU_Time 4.916193000000021
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:23:30 (Jun18) |   1.33 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:47(00:06:26) |  00:04:53(00:05:25) |  43.1( 46.8) |   13:28:55 (Jun18) |   3.14 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:48(00:06:26) |  00:00:01(00:00:00) |   0.1(  0.0) |   13:28:55 (Jun18) |   3.14 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:54(00:06:33) |  00:00:06(00:00:07) |   0.9(  1.0) |   13:29:02 (Jun18) |   3.07 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:55(00:06:34) |  00:00:01(00:00:01) |   0.1(  0.1) |   13:29:03 (Jun18) |   3.07 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:10(00:12:31) |  00:06:14(00:05:57) |  55.0( 51.4) |   13:35:00 (Jun18) |   3.21 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:15(00:12:36) |  00:00:04(00:00:05) |   0.7(  0.7) |   13:35:05 (Jun18) |   3.13 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Connect DFT for clock-gating logic
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design riscv_core, as 'lp_clock_gating_test_signal' is not set.
        Computing net loads.
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.9121710000000576
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:23:30 (Jun18) |   1.33 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:47(00:06:26) |  00:04:53(00:05:25) |  43.0( 46.7) |   13:28:55 (Jun18) |   3.14 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:48(00:06:26) |  00:00:01(00:00:00) |   0.1(  0.0) |   13:28:55 (Jun18) |   3.14 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:54(00:06:33) |  00:00:06(00:00:07) |   0.9(  1.0) |   13:29:02 (Jun18) |   3.07 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:55(00:06:34) |  00:00:01(00:00:01) |   0.1(  0.1) |   13:29:03 (Jun18) |   3.07 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:10(00:12:31) |  00:06:14(00:05:57) |  55.0( 51.3) |   13:35:00 (Jun18) |   3.21 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:15(00:12:36) |  00:00:04(00:00:05) |   0.7(  0.7) |   13:35:05 (Jun18) |   3.13 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:16(00:12:37) |  00:00:00(00:00:01) |   0.1(  0.1) |   13:35:06 (Jun18) |   3.13 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on /designs/riscv_core ... 

Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 104 clock gate paths.
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design riscv_core, as 'lp_clock_gating_test_signal' is not set.
  Decloning clock-gating logic from /designs/riscv_core
Clock-Gating declone Status
===========================
Total number of clock-gating instances before: 52
Total number of clock-gating instances after : 52
Total number of clock-gating instances before: 52
Total number of clock-gating instances after : 52
Time taken by ConstProp Step: 00:00:03
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 3, CPU_Time 3.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:23:30 (Jun18) |   1.33 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:47(00:06:26) |  00:04:53(00:05:25) |  42.8( 46.5) |   13:28:55 (Jun18) |   3.14 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:48(00:06:26) |  00:00:01(00:00:00) |   0.1(  0.0) |   13:28:55 (Jun18) |   3.14 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:54(00:06:33) |  00:00:06(00:00:07) |   0.9(  1.0) |   13:29:02 (Jun18) |   3.07 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:55(00:06:34) |  00:00:01(00:00:01) |   0.1(  0.1) |   13:29:03 (Jun18) |   3.07 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:10(00:12:31) |  00:06:14(00:05:57) |  54.7( 51.1) |   13:35:00 (Jun18) |   3.21 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:15(00:12:36) |  00:00:04(00:00:05) |   0.7(  0.7) |   13:35:05 (Jun18) |   3.13 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:16(00:12:37) |  00:00:00(00:00:01) |   0.1(  0.1) |   13:35:06 (Jun18) |   3.13 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:19(00:12:40) |  00:00:03(00:00:03) |   0.4(  0.4) |   13:35:09 (Jun18) |   3.13 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 12188        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_delay                12188        0         0         0        0      10332 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_tns                  12188        0         0         0        0      10332 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 2, CPU_Time 1.9119839999999613
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:23:30 (Jun18) |   1.33 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:47(00:06:26) |  00:04:53(00:05:25) |  42.7( 46.4) |   13:28:55 (Jun18) |   3.14 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:48(00:06:26) |  00:00:01(00:00:00) |   0.1(  0.0) |   13:28:55 (Jun18) |   3.14 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:54(00:06:33) |  00:00:06(00:00:07) |   0.9(  1.0) |   13:29:02 (Jun18) |   3.07 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:55(00:06:34) |  00:00:01(00:00:01) |   0.1(  0.1) |   13:29:03 (Jun18) |   3.07 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:10(00:12:31) |  00:06:14(00:05:57) |  54.6( 50.9) |   13:35:00 (Jun18) |   3.21 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:15(00:12:36) |  00:00:04(00:00:05) |   0.7(  0.7) |   13:35:05 (Jun18) |   3.13 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:16(00:12:37) |  00:00:00(00:00:01) |   0.1(  0.1) |   13:35:06 (Jun18) |   3.13 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:19(00:12:40) |  00:00:03(00:00:03) |   0.4(  0.4) |   13:35:09 (Jun18) |   3.13 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:21(00:12:42) |  00:00:01(00:00:02) |   0.3(  0.3) |   13:35:11 (Jun18) |   3.13 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:23:30 (Jun18) |   1.33 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:47(00:06:26) |  00:04:53(00:05:25) |  42.7( 46.4) |   13:28:55 (Jun18) |   3.14 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:48(00:06:26) |  00:00:01(00:00:00) |   0.1(  0.0) |   13:28:55 (Jun18) |   3.14 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:54(00:06:33) |  00:00:06(00:00:07) |   0.9(  1.0) |   13:29:02 (Jun18) |   3.07 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:55(00:06:34) |  00:00:01(00:00:01) |   0.1(  0.1) |   13:29:03 (Jun18) |   3.07 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:10(00:12:31) |  00:06:14(00:05:57) |  54.6( 50.9) |   13:35:00 (Jun18) |   3.21 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:15(00:12:36) |  00:00:04(00:00:05) |   0.7(  0.7) |   13:35:05 (Jun18) |   3.13 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:16(00:12:37) |  00:00:00(00:00:01) |   0.1(  0.1) |   13:35:06 (Jun18) |   3.13 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:19(00:12:40) |  00:00:03(00:00:03) |   0.4(  0.4) |   13:35:09 (Jun18) |   3.13 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:21(00:12:42) |  00:00:01(00:00:02) |   0.3(  0.3) |   13:35:11 (Jun18) |   3.13 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:21(00:12:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:35:11 (Jun18) |   3.13 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -     44036     27649      3072
##>M:Pre Cleanup                        0         -         -     44036     27649      3072
##>M:Setup                              0         -         -         -         -         -
##>M:Early Clock Gating                 0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      5         -         -     17544      8079      3125
##>M:Const Prop                         0        25         0     17544      8079      3125
##>M:Cleanup                            2        17         0     17491      8046      3135
##>M:MBCI                               0         -         -     17491      8046      3135
##>M:PostGen Opt                        0         -         -         -         -         -
##>M:Early Clock Gating Cleanup         0         -         -         -         -         -
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                             362
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      369
##>========================================================================================

+-----------+---------------+-----+----------------------+---------------------------+
|   Host    |    Machine    | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+---------------+-----+----------------------+---------------------------+
| localhost | 192.168.122.1 |  1  |        3135.0        |          3240.8           |
+-----------+---------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |        1167.2        |          1269.8           |
+---------------+----------------------+---------------------------+

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'riscv_core'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
Runtime & Memory after 'syn_map'
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:29 (Jun18) |  245.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:40(00:00:47) |  00:00:32(00:00:47) |   4.4(  6.2) |   13:23:16 (Jun18) |   1.22 GB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:50(00:06:28) |  00:05:10(00:05:41) |  42.3( 44.7) |   13:28:57 (Jun18) |   3.05 GB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:22(00:12:43) |  00:06:31(00:06:15) |  53.3( 49.1) |   13:35:12 (Jun18) |   3.13 GB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD12BWP16P90.
        : Ignoring the earlier when conditions and using the latest condition.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD12BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD16BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD16BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD20BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD20BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD24BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD24BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD4BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD4BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD6BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD6BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD8BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD8BWP16P90.
        Computing arrivals and requireds.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD12BWP16P90LVT.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD12BWP16P90LVT.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD16BWP16P90LVT.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD16BWP16P90LVT.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD20BWP16P90LVT.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD20BWP16P90LVT.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : riscv_core
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : riscv_core
  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
  75%  76%Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'name'.
        : Check if a previous get_db or find returned an empty string.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%

Working Directory = /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/synthesis/syn_core
QoS Summary for riscv_core
================================================================================
Metric                          map            
================================================================================
Slack (ps):                        17
  R2R (ps):                  no_value
  I2R (ps):                     1,084
  R2O (ps):                     1,349
  I2O (ps):                        17
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                  no_value
  I2R (ps):                         0
  R2O (ps):                         0
  I2O (ps):                         0
  CG  (ps):                  no_value
Failing Paths:                      0
Leakage Power (nW):            10,540
Cell Area:                      8,046
Total Cell Area:                8,046
Leaf Instances:                17,491
Total Instances:               17,491
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:16:20
Real Runtime (h:m:s):        00:12:44
CPU  Elapsed (h:m:s):        00:16:32
Real Elapsed (h:m:s):        00:12:53
Memory (MB):                  2875.39
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:12:50
Total Memory (MB):     2875.39
Executable Version:    22.16-s078_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'name'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.


Working Directory = /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/synthesis/syn_core
QoS Summary for riscv_core
================================================================================
Metric                          map            
================================================================================
Slack (ps):                        17
  R2R (ps):                  no_value
  I2R (ps):                     1,084
  R2O (ps):                     1,349
  I2O (ps):                        17
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                  no_value
  I2R (ps):                         0
  R2O (ps):                         0
  I2O (ps):                         0
  CG  (ps):                  no_value
Failing Paths:                      0
Leakage Power (nW):            10,540
Cell Area:                      8,046
Total Cell Area:                8,046
Leaf Instances:                17,491
Total Instances:               17,491
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:16:20
Real Runtime (h:m:s):        00:12:44
CPU  Elapsed (h:m:s):        00:16:32
Real Elapsed (h:m:s):        00:12:53
Memory (MB):                  2875.39
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:12:51
Total Memory (MB):     2875.39
Executable Version:    22.16-s078_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_558_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_557_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_556_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_555_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_554_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_553_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_552_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_551_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_550_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_549_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_548_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_547_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_546_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_545_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_544_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_543_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_542_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_541_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_540_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_539_1' has no pins; it cannot be saved to database.
Finished exporting design database to file 'riscv_core_map.db' for 'riscv_core' (command execution time mm:ss cpu = 00:01, real = 00:02).
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/riscv_core/riscv_core_intermediatev.fv.json' for netlist 'outputs_Jun18-13:22:54/riscv_core_intermediate.v'.
Info    : Wrote composite dofile. [CFM-2]
        : The composite dofile 'outputs_Jun18-13:22:54/rtl2intermediate.lec.do' includes two compare operations: rtl-to-fv_map and fv_map-to-revised. The 'fv_map' netlist was automatically written in the verification directory during the syn_map command.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD12BWP16P90.
        : Ignoring the earlier when conditions and using the latest condition.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD12BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD16BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD16BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD20BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD20BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD24BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD24BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD4BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD4BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD6BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD6BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD8BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD8BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD12BWP16P90LVT.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD12BWP16P90LVT.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD16BWP16P90LVT.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD16BWP16P90LVT.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD20BWP16P90LVT.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD20BWP16P90LVT.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 0.666 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              V         0.00         0.032000  
M2              H         1.00         0.032000  
M3              V         1.00         0.038000  
M4              H         1.00         0.040000  
M5              V         1.00         0.040000  
M6              H         1.00         0.040000  
M7              V         1.00         0.040000  
M8              H         1.00         0.360000  
M9              V         1.00         1.800000  
AP              H         1.00         1.800000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'riscv_core' using 'medium' effort.
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 104 clock gate paths.
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design riscv_core, as 'lp_clock_gating_test_signal' is not set.
  Decloning clock-gating logic from /designs/riscv_core
Forcing hierarchical CG on for clock_gating declone -hier
Clock-Gating declone Status
===========================
Total number of clock-gating instances before: 52
Total number of clock-gating instances after : 52
Total number of clock-gating instances before: 52
Total number of clock-gating instances after : 52
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_iopt                 12188        0         0         0        0      10332 
-------------------------------------------------------------------------------
 const_prop                12187        0         0         0        0      10287 
 simp_cc_inputs            12174        0         0         0        0      10283 
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_delay                12174        0         0         0        0      10283 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  12174        0         0         0        0      10283 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  12174        0         0         0        0      10283 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_power                12174        0         0         0        0      10283 
 p_rem_buf                 12171        0         0         0        0      10243 
 p_rem_inv                 12169        0         0         0        0      10241 
 p_merge_bi                12130        0         0         0        0      10160 
 io_phase                  12130        0         0         0        0      10151 
 gate_comp                 12130        0         0         0        0      10148 
 glob_power                12130        0         0         0        0      10042 
 power_down                12117        0         0         0        0       9727 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       p_rem_buf         8  (        6 /        6 )  0.07
       p_rem_inv        16  (        6 /        6 )  0.06
      p_merge_bi       127  (      127 /      127 )  1.02
        io_phase       128  (        1 /        1 )  0.25
       gate_comp        61  (        1 /        1 )  0.91
       gcomp_mog         0  (        0 /        0 )  0.91
      glob_power       122  (       84 /      122 )  3.75
      power_down       410  (      362 /      363 )  8.79
      size_n_buf         0  (        0 /        0 )  0.10
       p_rem_buf         2  (        0 /        0 )  0.01
       p_rem_inv         9  (        0 /        0 )  0.02
      p_merge_bi         0  (        0 /        0 )  0.04

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_delay                12117        0         0         0        0       9727 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  12117        0         0         0        0       9727 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_power                12117        0         0         0        0       9727 
 glob_power                12117        0         0         0        0       9727 
 power_down                12112        0         0         0        0       9642 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       p_rem_buf         2  (        0 /        0 )  0.01
       p_rem_inv         9  (        0 /        0 )  0.03
      p_merge_bi         0  (        0 /        0 )  0.03
        io_phase       127  (        0 /        0 )  0.24
       gate_comp        60  (        0 /        0 )  0.87
       gcomp_mog         0  (        0 /        0 )  0.92
      glob_power        82  (        4 /       82 )  2.66
      power_down       250  (      167 /      169 )  5.22
      size_n_buf         0  (        0 /        0 )  0.10

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id     |  Sev  |Count|                                                                        Message Text                                                                        |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|CFM-1       |Info   |    1|Wrote dofile.                                                                                                                                               |
|CFM-2       |Info   |    1|Wrote composite dofile.                                                                                                                                     |
|CFM-5       |Info   |    2|Wrote formal verification information.                                                                                                                      |
|DATABASE-113|Info   |  794|While writing the database, certain data cannot be saved.                                                                                                   |
|            |       |     |Avoid creating objects that cannot be saved and restored.                                                                                                   |
|GB-6        |Info   |    7|A datapath component has been ungrouped.                                                                                                                    |
|LBR-96      |Warning|   28|Duplicate when conditions found.                                                                                                                            |
|            |       |     |Ignoring the earlier when conditions and using the latest condition.                                                                                        |
|PA-7        |Info   |    4|Resetting power analysis results.                                                                                                                           |
|            |       |     |All computed switching activities are removed.                                                                                                              |
|POPT-96     |Info   |    2|One or more cost groups were automatically created for clock gate enable paths.                                                                             |
|            |       |     |This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.                                                             |
|POPT-703    |Info   |    3|Attribute 'lp_clock_gating_test_signal' is not set.                                                                                                         |
|            |       |     |Indicate which test signal to use by setting the attribute 'lp_clock_gating_test_signal'.                                                                   |
|RPT_DP-100  |Warning|    1|The filename, column and line number information will not be available in the report.                                                                       |
|            |       |     |You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate)                                                                        |
|            |       |     | to enable filename, column, and line number tracking in the datapath report.                                                                               |
|ST-112      |Info   |    1|A super-threading server has been shut down normally.                                                                                                       |
|            |       |     |A super-threaded optimization is complete and a CPU server was successfully shut down.                                                                      |
|SYNTH-5     |Info   |    1|Done mapping.                                                                                                                                               |
|SYNTH-7     |Info   |    1|Incrementally optimizing.                                                                                                                                   |
|TIM-11      |Warning|    6|Timing problems have been detected in this design.                                                                                                          |
|            |       |     |Use 'check_timing_intent' or 'report timing -lint' to report more information.                                                                              |
|TUI-78      |Warning|    4|A required object parameter could not be found.                                                                                                             |
|            |       |     |Check if a previous get_db or find returned an empty string.                                                                                                |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Runtime spent in Timer Init is 0hr: 0min: 0secs 
18560 driver-metric pairs supplied

 
Global Optimization Status
==========================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_global_opt           12112        0         0         0        0
no gcells found!
 Using 2 threads for global opt 
 incr_crr_area             12107        0         0         0        0
 incr_crr_area             12106        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
             crr      1149  (       47 /       47(      49) )  49.53
 Total cpu time(and elapsed time)  for tricks : 47.29 (49.53) secs 

Commit Time(s): 0

# Global Optimization Runtime Summary: 

                Step   Elapsed Time(s)
   **********************************************
          Timer Init         0
           Init Opto         1
          Trick Opto        26
        Timer Update         1
        Misc Runtime         0
Runtime spent in MultiThreaded Global Optimization is 0hr: 0min: 28secs 
Runtime spent in Timer Init (old mt wns flow) is 0hr: 0min: 0secs 
Runtime spent in Timer Init is 0hr: 0min: 0secs 
 
Global Area Reclaim Optimization Status
=======================================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_area_reclaim         12106        0         0         0        0
 Using 2 threads for global opt 
 gate_comp                 12106        0         0         0        0       9657 
 Total cpu time(and elapsed time)  for tricks : 6.53 (3.86) secs 

 area_down                 12106        0         0         0        0       9643 
 Total cpu time(and elapsed time)  for tricks : 0.37 (1.18) secs 


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       gate_comp        80  (        0 /       80 )  3.86
       area_down        29  (        7 /       29 )  1.18
Commit Time(s): 0
 Using 2 threads for global opt 
 gate_comp                 12106        0         0         0        0       9643 
 Total cpu time(and elapsed time)  for tricks : 6.48 (3.86) secs 

 power_down                12105        0         0         0        2       9601 
 Total cpu time(and elapsed time)  for tricks : 0.64 (2.34) secs 


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       gate_comp        80  (        0 /       80 )  3.86
      power_down        43  (       19 /       43 )  2.34
Commit Time(s): 0

# Global Optimization Runtime Summary: 

                Step   Elapsed Time(s)
   **********************************************
          Timer Init         1
           Init Opto         1
          Trick Opto         8
        Timer Update         1
        Misc Runtime         1
Runtime spent in MultiThreaded Global Optimization is 0hr: 0min: 12secs 
Runtime spent in Timer Init (old mt wns flow) is 0hr: 0min: 1secs 
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_power                12105        0         0         0        2       9601 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       p_rem_buf         0  (        0 /        0 )  0.00
       p_rem_inv         0  (        0 /        0 )  0.00
        io_phase       123  (        0 /        0 )  0.28

 init_area                 12105        0         0         0        2       9601 
 undup                     12085        0         0         0        2       9592 
 area_down                 12085        0         0         0        2       9590 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        33  (       33 /       33 )  0.41
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        io_phase       123  (        0 /        0 )  0.24
       area_down        32  (        2 /        2 )  0.98

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'riscv_core'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
Runtime & Memory after syn_opt
stamp 'INCREMENTAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:29 (Jun18) |  245.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:40(00:00:47) |  00:00:32(00:00:47) |   3.8(  5.5) |   13:23:16 (Jun18) |   1.22 GB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:50(00:06:28) |  00:05:10(00:05:41) |  36.6( 39.9) |   13:28:57 (Jun18) |   3.05 GB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:22(00:12:43) |  00:06:31(00:06:15) |  46.1( 43.9) |   13:35:12 (Jun18) |   3.13 GB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:16(00:14:15) |  00:01:54(00:01:32) |  13.5( 10.8) |   13:36:44 (Jun18) |   3.12 GB | INCREMENTAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
        Computing arrivals and requireds.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'name'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.


Working Directory = /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/synthesis/syn_core
QoS Summary for riscv_core
================================================================================
Metric                          map             incremental    
================================================================================
Slack (ps):                        17               0
  R2R (ps):                  no_value        no_value
  I2R (ps):                     1,084           1,004
  R2O (ps):                     1,349           1,349
  I2O (ps):                        17               0
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                  no_value        no_value
  I2R (ps):                         0               0
  R2O (ps):                         0               0
  I2O (ps):                         0               0
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Leakage Power (nW):            10,540           9,748
Cell Area:                      8,046           7,974
Total Cell Area:                8,046           7,974
Leaf Instances:                17,491          17,294
Total Instances:               17,491          17,294
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:16:20        00:01:54
Real Runtime (h:m:s):        00:12:44        00:01:32
CPU  Elapsed (h:m:s):        00:16:32        00:18:26
Real Elapsed (h:m:s):        00:12:53        00:14:24
Memory (MB):                  2875.39         2875.36
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:14:21
Total Memory (MB):     2875.36
Executable Version:    22.16-s078_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'name'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.


Working Directory = /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/synthesis/syn_core
QoS Summary for riscv_core
================================================================================
Metric                          map             incremental    
================================================================================
Slack (ps):                        17               0
  R2R (ps):                  no_value        no_value
  I2R (ps):                     1,084           1,004
  R2O (ps):                     1,349           1,349
  I2O (ps):                        17               0
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                  no_value        no_value
  I2R (ps):                         0               0
  R2O (ps):                         0               0
  I2O (ps):                         0               0
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Leakage Power (nW):            10,540           9,748
Cell Area:                      8,046           7,974
Total Cell Area:                8,046           7,974
Leaf Instances:                17,491          17,294
Total Instances:               17,491          17,294
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:16:20        00:01:54
Real Runtime (h:m:s):        00:12:44        00:01:32
CPU  Elapsed (h:m:s):        00:16:32        00:18:26
Real Elapsed (h:m:s):        00:12:53        00:14:24
Memory (MB):                  2875.39         2875.36
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:14:22
Total Memory (MB):     2875.36
Executable Version:    22.16-s078_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_558_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_557_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_556_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_555_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_554_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_553_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_552_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_551_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_550_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_549_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_548_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_547_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_546_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_545_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_544_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_543_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_542_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_541_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_540_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_539_1' has no pins; it cannot be saved to database.
Finished exporting design database to file 'riscv_core_incr.db' for 'riscv_core' (command execution time mm:ss cpu = 00:01, real = 00:02).
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
(write_design): Writing Genus content. Constraint interface is 'smsc'
Exporting design data for 'riscv_core' to outputs_Jun18-13:22:54/riscv_core_m...
%# Begin write_design (06/18 13:36:54, mem=2875.36M)
Info    : Generating design database. [PHYS-90]
        : Writing netlist: outputs_Jun18-13:22:54/riscv_core_m.v
        : The database contains all the files required to restore the design in the specified application.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: outputs_Jun18-13:22:54/riscv_core_m.metrics.json
  Setting attribute of root '/': 'set_boundary_change' = 
Info    : Generating design database. [PHYS-90]
        : Writing write_script: outputs_Jun18-13:22:54/riscv_core_m.g
No scan chains were found.
Info    : Generating design database. [PHYS-90]
        : Writing common preserve file for dont_touch and dont_use attribute settings across multiple objects, to be passed to Innovus: outputs_Jun18-13:22:54/riscv_core_m.preserve.tcl
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode multi-corner file: outputs_Jun18-13:22:54/riscv_core_m.mmmc.tcl
File outputs_Jun18-13:22:54/riscv_core_m.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:02).
Info: file outputs_Jun18-13:22:54/riscv_core_m.default_emulate_constraint_mode.sdc has been written
Info: file outputs_Jun18-13:22:54/riscv_core_m.default_emulate_constraint_mode.sdc has been written
Info    : Generating design database. [PHYS-90]
        : Writing 1-pass LEC data to Innovus: outputs_Jun18-13:22:54/riscv_core_m.lec.taf.gz
Info    : Generating design database. [PHYS-90]
        : Writing Timing Derate file: outputs_Jun18-13:22:54/riscv_core_m.derate.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: outputs_Jun18-13:22:54/riscv_core_m.genus_setup.tcl
** To load the database source outputs_Jun18-13:22:54/riscv_core_m.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'riscv_core' (command execution time mm:ss cpu = 00:03, real = 00:07).
.
%# End write_design (06/18 13:37:01, total cpu=08:00:03, real=08:00:07, peak res=3263.70M, current mem=2875.36M)
Finished SDC export (command execution time mm:ss (real) = 00:01).
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/riscv_core/riscv_core_mv.fv.json' for netlist 'outputs_Jun18-13:22:54/riscv_core_m.v'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Jun18-13:22:54/intermediate2final.lec.do'.
        : Alias mapping flow is enabled.
Info    : Wrote composite dofile. [CFM-2]
        : The composite dofile 'outputs_Jun18-13:22:54/rtl2final.lec.do' includes two compare operations: rtl-to-fv_map and fv_map-to-revised. The 'fv_map' netlist was automatically written in the verification directory during the syn_map command.
Final Runtime & Memory.
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:29 (Jun18) |  245.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:40(00:00:47) |  00:00:32(00:00:47) |   3.7(  5.4) |   13:23:16 (Jun18) |   1.22 GB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:50(00:06:28) |  00:05:10(00:05:41) |  36.1( 38.9) |   13:28:57 (Jun18) |   3.05 GB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:12:22(00:12:43) |  00:06:31(00:06:15) |  45.4( 42.8) |   13:35:12 (Jun18) |   3.13 GB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:16(00:14:15) |  00:01:54(00:01:32) |  13.2( 10.5) |   13:36:44 (Jun18) |   3.12 GB | INCREMENTAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:30(00:14:36) |  00:00:13(00:00:21) |   1.6(  2.4) |   13:37:05 (Jun18) |   3.13 GB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
============================
Synthesis Finished .........
============================
============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 18 2025  01:37:05 pm
  Module:                 riscv_core
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                                                                    Library 
         Gate           Instances    Area                   Library                  Domain 
--------------------------------------------------------------------------------------------
AN2D0BWP16P90                 415   107.568    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
AN2D0P75BWP16P90              118    30.586    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
AN2D2BWP16P90                   1     0.311    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
AN3D0BWP16P90                  25     7.776    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
AN3D0P75BWP16P90               10     3.110    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
AN4D0BWP16P90                  51    18.507    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
AN4D0P75BWP16P90                4     1.452    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
AO21D0BWP16P90                160    49.766    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
AO21D1BWP16P90                  7     2.177    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
AO22D0BWP16P90                243   113.374    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
AO22D1BWP16P90                  3     1.400    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
AO22D2BWP16P90                  1     0.518    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
AOAI211D0BWP16P90              10     4.147    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
AOI211D0BWP16P90              125    38.880    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
AOI21D0BWP16P90               186    48.211    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
AOI221D0BWP16P90              172    80.248    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
AOI222D0BWP16P90              333   172.627    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
AOI22D0BWP16P90              2654   825.500    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
AOI31D0BWP16P90                13     4.044    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
AOI31SKPD4BWP16P90LVT           1     0.933    tcbn16ffcllbwp16p90lvtssgnp0p72v125c  timing 
AOI32D0BWP16P90                43    15.604    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
AOI33D0BWP16P90                 1     0.415    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
BUFFD0P75BWP16P90               1     0.207    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
BUFFD2BWP16P90                  1     0.259    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
CKAN2D1BWP16P90                 1     0.311    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
CKAN2D2BWP16P90                 1     0.363    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
CKAN2D4BWP16P90                 1     0.570    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
CKLNQD1BWP16P90                52    43.131    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
CKND1BWP16P90                  14     2.177    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
CKND2BWP16P90                   1     0.207    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
CKND2BWP16P90LVT                1     0.207    tcbn16ffcllbwp16p90lvtssgnp0p72v125c  timing 
CKND3BWP16P90                   2     0.518    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
CKNR2D2BWP16P90                15     4.666    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
DFCNQD0BWP16P90              1173  1337.783    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
DFCNQD1BWP16P90                60    68.429    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
DFCNQD2BWP16P90                 1     1.140    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
DFCNQND0BWP16P90               12    14.930    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
DFCNQND1BWP16P90               64    79.626    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
DFSNQD0BWP16P90                 5     6.221    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
EDFCNQD0BWP16P90               48    77.138    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
FA1D0BWP16P90                 979  1015.027    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
FA1OPTCD4BWP16P90               1     1.866    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
FCICOD0BWP16P90                 1     0.467    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
HA1D0BWP16P90                 146   128.667    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
IAO21D0BWP16P90                34    10.575    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
IAO21D1BWP16P90                 1     0.311    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
IAO22D0BWP16P90                16     7.465    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
IAOI21D0BWP16P90               21     8.709    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
IAOI21D2BWP16P90                1     0.570    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
IAOI21D4BWP16P90                1     0.933    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
IIND3D0BWP16P90                12     5.599    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
IIND3D1BWP16P90                 1     0.467    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
IIND3D2BWP16P90                 2     1.037    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
IIND4D0BWP16P90                 3     1.555    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
IINR3D0BWP16P90                 7     3.266    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
IINR3D1BWP16P90                 1     0.467    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
IINR3D4BWP16P90                 1     0.933    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
IINR4D0BWP16P90                 2     1.037    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
IND2D0BWP16P90                254    65.837    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
IND2D0P75BWP16P90               1     0.259    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
IND2OPTPBD1BWP16P90             1     0.415    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
IND2OPTPBD2BWP16P90             1     0.415    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
IND3D0BWP16P90                 58    18.040    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
IND3D0P75BWP16P90               1     0.311    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
IND3D4BWP16P90LVT               1     0.933    tcbn16ffcllbwp16p90lvtssgnp0p72v125c  timing 
IND4D0BWP16P90                 45    16.330    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
IND4D1BWP16P90                  1     0.363    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
INR2D0BWP16P90                238    61.690    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
INR2D0P75BWP16P90               2     0.518    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
INR2OPTPBD1BWP16P90             1     0.415    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
INR2OPTPBD2BWP16P90             1     0.415    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
INR3D0BWP16P90                 41    12.753    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
INR3D0P75BWP16P90               1     0.311    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
INR3OPTPAD1BWP16P90             1     0.518    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
INR4D0BWP16P90                 70    25.402    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
INVD0BWP16P90                 800   124.416    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
INVD0P75BWP16P90               67    10.420    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
INVSKND0P75BWP16P90            17     2.644    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
INVSKND4BWP16P90                1     0.311    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
INVSKPD0P75BWP16P90            11     1.711    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
INVSKPD2BWP16P90                6     1.244    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
INVSKPD4BWP16P90LVT             1     0.311    tcbn16ffcllbwp16p90lvtssgnp0p72v125c  timing 
IOA21D0BWP16P90               494   153.654    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
IOA21D0BWP16P90LVT              1     0.311    tcbn16ffcllbwp16p90lvtssgnp0p72v125c  timing 
IOA21D1BWP16P90                 1     0.311    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
IOA22D0BWP16P90                81    37.791    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
IOA22D1BWP16P90                 1     0.467    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
IOA22D2BWP16P90                 1     0.622    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
IOAI21D0BWP16P90               39    16.174    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
LHQD0BWP16P90                 992   771.379    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
MAOI222D0BWP16P90              62    22.499    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
MAOI22D0BWP16P90              128    59.720    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
MOAI22D0BWP16P90               21     9.798    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
MOAI22D1BWP16P90                3     1.400    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
MUX2D0BWP16P90                390   202.176    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
MUX2D0P75BWP16P90               1     0.518    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
MUX2ND0BWP16P90                 3     1.866    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
MUX2ND0P75BWP16P90              2     1.244    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
MUX3D0BWP16P90                 26    22.913    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
MUX3ND0BWP16P90                 1     0.985    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
ND2D0BWP16P90                 818   169.620    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
ND2D0P75BWP16P90                5     1.037    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
ND2D1BWP16P90                   1     0.207    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
ND2D1P5BWP16P90                 1     0.311    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
ND2SKNBD1BWP16P90               1     0.207    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
ND2SKNBD2BWP16P90               2     0.622    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
ND2SKNBD2BWP16P90LVT            1     0.311    tcbn16ffcllbwp16p90lvtssgnp0p72v125c  timing 
ND2SKNBD3BWP16P90LVT            1     0.415    tcbn16ffcllbwp16p90lvtssgnp0p72v125c  timing 
ND2SKND0P75BWP16P90            30     6.221    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
ND2SKND1BWP16P90                5     1.037    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
ND2SKND2BWP16P90                2     0.622    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
ND2SKND4BWP16P90                1     0.518    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
ND3D0BWP16P90                 200    51.840    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
ND3SKNBD1BWP16P90               1     0.259    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
ND4D0BWP16P90                 412   128.148    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
ND4SKND1BWP16P90                1     0.311    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
NR2D0BWP16P90                 496   102.851    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
NR2D4BWP16P90                   1     0.518    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
NR2SKPBD1BWP16P90               6     1.244    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
NR2SKPBD2BWP16P90LVT            1     0.311    tcbn16ffcllbwp16p90lvtssgnp0p72v125c  timing 
NR2SKPBD6BWP16P90               1     0.726    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
NR2SKPD0P75BWP16P90            11     2.281    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
NR3D0BWP16P90                  49    12.701    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
NR3OPTPAD1BWP16P90              1     0.311    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
NR3SKPBD3BWP16P90               1     0.570    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
NR3SKPD0P75BWP16P90             1     0.259    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
NR4D0BWP16P90                  66    20.529    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
NR4SKPBD3BWP16P90               1     0.726    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
NR4SKPD0P75BWP16P90LVT          1     0.311    tcbn16ffcllbwp16p90lvtssgnp0p72v125c  timing 
OA21D0BWP16P90                 57    17.729    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
OA22D0BWP16P90                 15     6.998    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
OAI211D0BWP16P90              187    58.164    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
OAI211SKND0P75BWP16P90          1     0.311    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
OAI211SKPD0P75BWP16P90          1     0.311    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
OAI21D0BWP16P90               364    94.349    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
OAI221D0BWP16P90              275   128.304    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
OAI222D0BWP16P90               58    30.067    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
OAI22D0BWP16P90              1759   547.119    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
OAI22SKPD2BWP16P90              1     0.518    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
OAI31D0BWP16P90                32     9.953    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
OAI32D0BWP16P90                38    13.789    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
OAI33D0BWP16P90                 1     0.415    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
OAOI211D0BWP16P90              13     5.391    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
OAOI211D1BWP16P90               1     0.415    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
OR2D0BWP16P90                 270    69.984    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
OR2D0P75BWP16P90               12     3.110    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
OR2D2BWP16P90                   2     0.622    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
OR3D0BWP16P90                  39    12.131    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
OR3D0P75BWP16P90                5     1.555    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
OR3D1BWP16P90                   2     0.622    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
OR3D2BWP16P90                   3     1.089    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
OR4D0BWP16P90                 128    46.449    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
OR4D2BWP16P90                   1     0.415    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
XNR2D0BWP16P90                416   215.654    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
XNR2D0P75BWP16P90               2     1.037    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
XNR3D0BWP16P90                 10     9.850    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
XNR4D0BWP16P90                  3     4.044    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
XOR2D0BWP16P90                350   181.440    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
XOR2D0P75BWP16P90               1     0.518    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
XOR4D0BWP16P90                  2     2.696    tcbn16ffcllbwp16p90ssgnp0p72v125c     timing 
--------------------------------------------------------------------------------------------
total                       17294  7973.873                                         


               Library               Instances   Area   Instances % 
--------------------------------------------------------------------
tcbn16ffcllbwp16p90lvtssgnp0p72v125c         9    4.044         0.1 
tcbn16ffcllbwp16p90ssgnp0p72v125c        17285 7969.830        99.9 

                                                       
            Type             Instances   Area   Area % 
-------------------------------------------------------
sequential                        2355 2356.646   29.6 
inverter                           921  144.167    1.8 
buffer                               2    0.467    0.0 
clock_gating_integrated_cell        52   43.131    0.5 
unresolved                          33    0.000    0.0 
logic                            13964 5429.462   68.1 
physical_cells                       0    0.000    0.0 
-------------------------------------------------------
total                            17327 7973.873  100.0 

Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Instance: /riscv_core
Power Unit: W
PDB Frames: /stim#0/frame#0
  -------------------------------------------------------------------------
    Category         Leakage     Internal    Switching        Total    Row%
  -------------------------------------------------------------------------
      memory     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
    register     2.36980e-06  2.65096e-05  3.87328e-06  3.27527e-05  23.07%
       latch     1.11815e-06  1.13396e-05  2.29392e-06  1.47516e-05  10.39%
       logic     6.26036e-06  3.08412e-05  5.70228e-05  9.41244e-05  66.30%
        bbox     0.00000e+00  0.00000e+00  3.47328e-07  3.47328e-07   0.24%
       clock     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
         pad     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
          pm     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
  -------------------------------------------------------------------------
    Subtotal     9.74831e-06  6.86905e-05  6.35373e-05  1.41976e-04 100.00%
  Percentage           6.87%       48.38%       44.75%      100.00% 100.00%
  -------------------------------------------------------------------------
#@ End verbose source ./all.tcl
legacy_genus:/> report area
============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 18 2025  01:37:40 pm
  Module:                 riscv_core
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                   Instance                                          Module                        Cell Count  Cell Area  Net Area   Total Area 
------------------------------------------------------------------------------------------------------------------------------------------------
riscv_core                                                                                              17294   7973.873  4111.376    12085.250 
  ex_stage_i_alu_i_alu_ff_i                    alu_ff                                                      54     15.085     8.648       23.734 
  id_stage_i_decoder_i                         riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE0_SHARED         499    139.139    88.122      227.260 
  id_stage_i_registers_i_riscv_register_file_i riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_        4310   1883.814  1043.927     2927.741 
legacy_genus:/> exit

Lic Summary:
[13:38:58.425529] Cdslmd servers: ip-10-55-110-204
[13:38:58.425546] Feature usage summary:
[13:38:58.425547] Genus_Synthesis

Normal exit.