// Copyright (c) 2004-2020 Microchip Technology Inc. and its subsidiaries.
// SPDX-License-Identifier: MIT

#ifndef _VTSS_VENICE_C_F2DF__API_SD10G65_UTE
#define _VTSS_VENICE_C_F2DF__API_SD10G65_UTE


/* Generation Tag is  UTE_release_vts_ute_tcllib_20180312_trunk_bjo */

/* ================================================================= *
 *               Note: This code is autogenerated from the
 *                     Universal Tcl Environment (UTE) which provides
 *                     consistent setup functions for
 *       ^             - Verification
 *      / \            - Validation
 *     /   \           - Test Pattern Generation and
 *    /  |  \          - Software
 *   /   !   \         It should not be modified manually.
 *  /_________\        In case there is a need for modifications,
 *                     please contact
 *                       Patrick Urban <patrick.urban@microsemi.com> or
 *                       Alexander Koch <alexander.koch@microsemi.com> or
 *                       Mark Venneboerger <mark.venneboerger@microsemi.com>
 *                     Please use Bugzilla for reporting issues or requesting enhancements:
 *                     Bugzilla: Tools->Victoria
 *                     http://projissuetracker/bugzilla/enter_bug.cgi?product=Victoria
 * ================================================================= */

#include <vtss_phy_options.h>
#if defined(VTSS_ARCH_VENICE_C)
#include "vtss_venice_c_inc.h"


/* Warning: dft10g_setup_main: Target VENICE_DEV1 automatically derived from -chip option does not match with -tx_target option. Overwriting VENICE_DEV1 with VENICE_GLOBAL */
/* Warning: dft10g_setup_main: Target VENICE_DEV1 automatically derived from -chip option does not match with -rx_target option. Overwriting VENICE_DEV1 with VENICE_GLOBAL */
/* Warning: Target VENICE_DEV1_32 automatically derived from -chip option does not match with -target option. Overwriting VENICE_DEV1_32 with VENICE_GLOBAL32 */
static vtss_rc venice_c_f2df_sd10g_f2df_register_cfg(vtss_state_t *vtss_state, const vtss_sd10g65_setup_f2df_struct_t *const res_struct, vtss_port_no_t port_no) {
    u32 value;

    vtss_rc rc = VTSS_RC_OK;
    if( res_struct->pwrcycle[0] == 1 ) {
    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
        (res_struct->rx_synth_cfg0__synth_ena[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG2,
        (res_struct->rx_rcpll_cfg2__pll_ena[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG2_PLL_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG2_PLL_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG8,
        (res_struct->ib_cfg8__ib_bias_mode[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG8_IB_BIAS_MODE : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG8_IB_BIAS_MODE);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0,
        (res_struct->ib_cfg0__ib_dfe_ena[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_DFE_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_DFE_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0,
        (res_struct->ib_cfg0__ib_ia_ena[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_IA_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_IA_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0,
        (res_struct->ib_cfg0__ib_ld_ena[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_LD_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_LD_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0,
        (res_struct->ib_cfg0__ib_clkdiv_ena[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_CLKDIV_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_CLKDIV_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0,
        (res_struct->ib_cfg0__ib_eqz_ena[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_EQZ_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_EQZ_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0,
        (res_struct->ib_cfg0__ib_sam_ena[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_SAM_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_SAM_ENA);

    MEPA_MSLEEP(1);

    } 

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_SBUS_RX_CFG,
        (res_struct->sbus_rx_cfg__sbus_loopdrv_ena[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_SBUS_RX_CFG_SBUS_LOOPDRV_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_SBUS_RX_CFG_SBUS_LOOPDRV_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_SBUS_RX_CFG,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_SBUS_RX_CFG_SBUS_SPARE_POOL(res_struct->sbus_rx_cfg__sbus_spare_pool[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_SBUS_RX_CFG_SBUS_SPARE_POOL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_SBUS_RX_CFG,
        (res_struct->sbus_rx_cfg__sbus_bias_en[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_SBUS_RX_CFG_SBUS_BIAS_EN : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_SBUS_RX_CFG_SBUS_BIAS_EN);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_SBUS_RX_CFG,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_SBUS_RX_CFG_SBUS_BIAS_SPEED_SEL(res_struct->sbus_rx_cfg__sbus_bias_speed_sel[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_SBUS_RX_CFG_SBUS_BIAS_SPEED_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG2,
        (res_struct->rx_rcpll_cfg2__pll_ena[1] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG2_PLL_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG2_PLL_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
        (res_struct->rx_synth_cfg0__synth_ena[1] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2,
        (res_struct->rx_synth_cfg2__synth_aux_ena[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2_SYNTH_AUX_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2_SYNTH_AUX_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0,
        (res_struct->ib_cfg0__ib_clkdiv_ena[1] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_CLKDIV_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_CLKDIV_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0,
        (res_struct->ib_cfg0__ib_vbulk_sel[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_VBULK_SEL : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_VBULK_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0,
        (res_struct->ib_cfg0__ib_sam_ena[1] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_SAM_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_SAM_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG8,
        (res_struct->ib_cfg8__ib_bias_mode[1] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG8_IB_BIAS_MODE : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG8_IB_BIAS_MODE);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG8,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG8_IB_CML_CURR(res_struct->ib_cfg8__ib_cml_curr[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG8_IB_CML_CURR);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG8,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG8_IB_BIAS_ADJ(res_struct->ib_cfg8__ib_bias_adj[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG8_IB_BIAS_ADJ);

    if(res_struct->chip_needs_hrate_toggle[0] == 1) {
    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0,
        VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_IF_MODE_SEL(res_struct->des_cfg0__des_if_mode_sel[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_IF_MODE_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0,
        (res_struct->des_cfg0__des_dis[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_DIS : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_DIS);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0,
        (res_struct->des_cfg0__des_dis[1] ? VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_DIS : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_DIS);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0,
        (res_struct->des_cfg0__des_dis[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_DIS : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_DIS);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0,
        (res_struct->des_cfg0__des_dis[1] ? VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_DIS : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_DIS);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0,
        (res_struct->des_cfg0__des_dis[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_DIS : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_DIS);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0,
        (res_struct->des_cfg0__des_dis[1] ? VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_DIS : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_DIS);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0,
        (res_struct->des_cfg0__des_dis[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_DIS : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_DIS);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0,
        (res_struct->des_cfg0__des_dis[1] ? VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_DIS : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_DIS);

    } 

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_SPARE_POOL(res_struct->rx_synth_cfg0__synth_spare_pool[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_SPARE_POOL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_OFF_COMP_ENA(res_struct->rx_synth_cfg0__synth_off_comp_ena[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_OFF_COMP_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
        (res_struct->rx_synth_cfg0__synth_speed_sel[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_SPEED_SEL : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_SPEED_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_FBDIV_SEL(res_struct->rx_synth_cfg0__synth_fbdiv_sel[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_FBDIV_SEL);

    CSR_WARM_WR(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG3,
        res_struct->rx_synth_cfg3__synth_freqm_0[0]);

    CSR_WARM_WR(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG4,
        res_struct->rx_synth_cfg4__synth_freqn_0[0]);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1,
        (res_struct->rx_synth_cfg1__synth_freq_mult_byp[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1_SYNTH_FREQ_MULT_BYP : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1_SYNTH_FREQ_MULT_BYP);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1_SYNTH_FREQ_MULT_HI(res_struct->rx_synth_cfg1__synth_freq_mult_hi[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1_SYNTH_FREQ_MULT_HI);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1_SYNTH_FREQ_MULT(res_struct->rx_synth_cfg1__synth_freq_mult[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1_SYNTH_FREQ_MULT);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1_SYNTH_FREQM_1(res_struct->rx_synth_cfg1__synth_freqm_1[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1_SYNTH_FREQM_1);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1_SYNTH_FREQN_1(res_struct->rx_synth_cfg1__synth_freqn_1[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG1_SYNTH_FREQN_1);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_FB_STEP(res_struct->rx_synth_cfg0__synth_fb_step[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_FB_STEP);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_I2_STEP(res_struct->rx_synth_cfg0__synth_i2_step[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_I2_STEP);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
        (res_struct->rx_synth_cfg0__synth_hrate_ena[1] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_HRATE_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
        (res_struct->rx_synth_cfg0__synth_i2_ena[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_I2_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_I2_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
        (res_struct->rx_synth_cfg0__synth_conv_ena[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_CONV_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_CONV_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_SYNC_CTRL,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_SYNC_CTRL_SYNTH_SC_SYNC_TIMER_SEL(res_struct->rx_synth_sync_ctrl__synth_sc_sync[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_SYNC_CTRL_SYNTH_SC_SYNC_TIMER_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2_SYNTH_PHASE_DATA(res_struct->rx_synth_cfg2__synth_phase_data[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2_SYNTH_PHASE_DATA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2,
        (res_struct->rx_synth_cfg2__synth_cpmd_dig_ena[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2_SYNTH_CPMD_DIG_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2_SYNTH_CPMD_DIG_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
        (res_struct->rx_synth_cfg0__synth_p_step[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_P_STEP : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_P_STEP);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
        (res_struct->rx_synth_cfg0__synth_i1_step[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_I1_STEP : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_I1_STEP);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1E(res_struct->rx_synth_cfg2__synth_dv_ctrl_i1e[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1E);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1M(res_struct->rx_synth_cfg2__synth_dv_ctrl_i1m[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1M);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF,
        (res_struct->rx_synth_cdrlf__synth_integ3_ena[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF_SYNTH_INTEG3_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF_SYNTH_INTEG3_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF_SYNTH_INTEG1_MAX1(res_struct->rx_synth_cdrlf__synth_integ1_max1[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF_SYNTH_INTEG1_MAX1);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF_SYNTH_INTEG1_MAX0(res_struct->rx_synth_cdrlf__synth_integ1_max0[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF_SYNTH_INTEG1_MAX0);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF_SYNTH_INTEG1_LIM(res_struct->rx_synth_cdrlf__synth_integ1_lim[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF_SYNTH_INTEG1_LIM);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF_SYNTH_INTEG1_FSEL(res_struct->rx_synth_cdrlf__synth_integ1_fsel[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF_SYNTH_INTEG1_FSEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF_SYNTH_INTEG2_FSEL(res_struct->rx_synth_cdrlf__synth_integ2_fsel[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF_SYNTH_INTEG2_FSEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_RIB_ADJ(res_struct->ib_cfg0__ib_rib_adj[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_RIB_ADJ);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0,
        (res_struct->ib_cfg0__ib_eqz_ena[1] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_EQZ_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_EQZ_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0,
        (res_struct->ib_cfg0__ib_dfe_ena[1] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_DFE_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_DFE_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0,
        (res_struct->ib_cfg0__ib_ld_ena[1] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_LD_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_LD_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0,
        (res_struct->ib_cfg0__ib_ia_ena[1] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_IA_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_IA_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0,
        (res_struct->ib_cfg0__ib_ia_sdet_ena[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_IA_SDET_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_IA_SDET_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG3,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG3_IB_EQ_LD1_OFFSET(res_struct->ib_cfg3__ib_eq_ld1_offset[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG3_IB_EQ_LD1_OFFSET);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG3,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG3_IB_LDSD_DIVSEL(res_struct->ib_cfg3__ib_ldsd_divsel[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG3_IB_LDSD_DIVSEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG3,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG3_IB_IA_SDET_LEVEL(res_struct->ib_cfg3__ib_ia_sdet_level[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG3_IB_IA_SDET_LEVEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG3,
        (res_struct->ib_cfg3__ib_sdet_sel[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG3_IB_SDET_SEL : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG3_IB_SDET_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_OFFS_VALUE(res_struct->ib_cfg5__ib_offs_value[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_OFFS_VALUE);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5,
        (res_struct->ib_cfg5__ib_calmux_ena[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_CALMUX_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_CALMUX_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG6,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG6_IB_SAM_OFFS_ADJ(res_struct->ib_cfg6__ib_sam_offs_adj[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG6_IB_SAM_OFFS_ADJ);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG6,
        (res_struct->ib_cfg6__ib_auto_agc_adj[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG6_IB_AUTO_AGC_ADJ : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG6_IB_AUTO_AGC_ADJ);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG7,
        (res_struct->ib_cfg7__ib_dfe_gain_adj_s[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG7_IB_DFE_GAIN_ADJ_S : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG7_IB_DFE_GAIN_ADJ_S);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG7,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG7_IB_DFE_GAIN_ADJ(res_struct->ib_cfg7__ib_dfe_gain_adj[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG7_IB_DFE_GAIN_ADJ);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG7,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG7_IB_DFE_OFFSET_H(res_struct->ib_cfg7__ib_dfe_offset_h[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG7_IB_DFE_OFFSET_H);

    if( res_struct->skip_cal[0] == 0 ) {
    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG8,
        (res_struct->ib_cfg8__ib_lat_neutral[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG8_IB_LAT_NEUTRAL : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG8_IB_LAT_NEUTRAL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG8,
        (res_struct->ib_cfg8__ib_lat_neutral[1] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG8_IB_LAT_NEUTRAL : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG8_IB_LAT_NEUTRAL);

    } 

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4_IB_EQZ_C_ADJ_IB(res_struct->ib_cfg4__ib_eqz_c_adj_ib[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4_IB_EQZ_C_ADJ_IB);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4_IB_EQZ_C_ADJ_ES0(res_struct->ib_cfg4__ib_eqz_c_adj_es0[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4_IB_EQZ_C_ADJ_ES0);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4_IB_EQZ_C_ADJ_ES1(res_struct->ib_cfg4__ib_eqz_c_adj_es1[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4_IB_EQZ_C_ADJ_ES1);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4_IB_EQZ_C_ADJ_ES2(res_struct->ib_cfg4__ib_eqz_c_adj_es2[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4_IB_EQZ_C_ADJ_ES2);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4_IB_EQZ_C_MODE(res_struct->ib_cfg4__ib_eqz_c_mode[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4_IB_EQZ_C_MODE);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4_IB_EQZ_L_MODE(res_struct->ib_cfg4__ib_eqz_l_mode[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4_IB_EQZ_L_MODE);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4_IB_VSCOPE_H_THRES(res_struct->ib_cfg4__ib_vscope_h_thres[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4_IB_VSCOPE_H_THRES);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4_IB_VSCOPE_L_THRES(res_struct->ib_cfg4__ib_vscope_l_thres[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4_IB_VSCOPE_L_THRES);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4_IB_MAIN_THRES(res_struct->ib_cfg4__ib_main_thres[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG4_IB_MAIN_THRES);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG3,
        (res_struct->ib_cfg3__ib_set_sdet[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG3_IB_SET_SDET : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG3_IB_SET_SDET);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_SIG_SEL(res_struct->ib_cfg0__ib_sig_sel[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG0_IB_SIG_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG10,
        (res_struct->ib_cfg10__ib_loop_drv[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG10_IB_LOOP_DRV : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG10_IB_LOOP_DRV);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG10,
        (res_struct->ib_cfg10__ib_loop_rec[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG10_IB_LOOP_REC : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG10_IB_LOOP_REC);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG11,
        (res_struct->ib_cfg11__ib_ena_400_inp[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG11_IB_ENA_400_INP : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG11_IB_ENA_400_INP);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG11,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG11_IB_TC_DFE(res_struct->ib_cfg11__ib_tc_dfe[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG11_IB_TC_DFE);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG11,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG11_IB_TC_EQ(res_struct->ib_cfg11__ib_tc_eq[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG11_IB_TC_EQ);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_DES_F2DF_MOEBDIV_CFG0,
        VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_MOEBDIV_CFG0_MOEBDIV_BW_CDR_SEL_A(res_struct->moebdiv_cfg0__moebdiv_bw_cdr_sel_a[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_DES_F2DF_MOEBDIV_CFG0_MOEBDIV_BW_CDR_SEL_A);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_DES_F2DF_MOEBDIV_CFG0,
        VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_MOEBDIV_CFG0_MOEBDIV_BW_CDR_SEL_B(res_struct->moebdiv_cfg0__moebdiv_bw_cdr_sel_b[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_DES_F2DF_MOEBDIV_CFG0_MOEBDIV_BW_CDR_SEL_B);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_DES_F2DF_MOEBDIV_CFG0,
        (res_struct->moebdiv_cfg0__moebdiv_cpmd_swap[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_MOEBDIV_CFG0_MOEBDIV_CPMD_SWAP : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_MOEBDIV_CFG0_MOEBDIV_CPMD_SWAP);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_DES_F2DF_MOEBDIV_CFG0,
        (res_struct->moebdiv_cfg0__moebdiv_dis[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_MOEBDIV_CFG0_MOEBDIV_DIS : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_MOEBDIV_CFG0_MOEBDIV_DIS);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0,
        (res_struct->des_cfg0__des_inv_m[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_INV_M : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_INV_M);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0,
        (res_struct->des_cfg0__des_inv_h[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_INV_H : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_INV_H);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0,
        (res_struct->des_cfg0__des_inv_l[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_INV_L : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_INV_L);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0,
        VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_IF_MODE_SEL(res_struct->des_cfg0__des_if_mode_sel[1]),
        VTSS_M_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_IF_MODE_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG2,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG2_PLL_VCO_CUR(res_struct->rx_rcpll_cfg2__pll_vco_cur[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG2_PLL_VCO_CUR);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG2,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG2_PLL_VREG18(res_struct->rx_rcpll_cfg2__pll_vreg18[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG2_PLL_VREG18);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG2,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG2_PLL_LPF_CUR(res_struct->rx_rcpll_cfg2__pll_lpf_cur[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG2_PLL_LPF_CUR);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG2,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG2_PLL_LPF_RES(res_struct->rx_rcpll_cfg2__pll_lpf_res[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG2_PLL_LPF_RES);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG0,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG0_PLLF_START_CNT(res_struct->rx_rcpll_cfg0__pllf_start_cnt[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG0_PLLF_START_CNT);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG0,
        (res_struct->rx_rcpll_cfg0__pllf_syn_clk_ena[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG0_PLLF_SYN_CLK_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG0_PLLF_SYN_CLK_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG0,
        (res_struct->rx_rcpll_cfg0__pllf_loop_ctrl_ena[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG0_PLLF_LOOP_CTRL_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG0_PLLF_LOOP_CTRL_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG0,
        (res_struct->rx_rcpll_cfg0__pllf_loop_ena[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG0_PLLF_LOOP_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG0_PLLF_LOOP_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG0,
        (res_struct->rx_rcpll_cfg0__pllf_ena[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG0_PLLF_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG0_PLLF_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG1,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG1_PLLF_REF_CNT_END(res_struct->rx_rcpll_cfg1__pllf_ref_cnt_end[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG1_PLLF_REF_CNT_END);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG0,
        (res_struct->rx_rcpll_cfg0__pllf_oor_recal_ena[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG0_PLLF_OOR_RECAL_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG0_PLLF_OOR_RECAL_ENA);

    if(res_struct->chip_needs_hrate_toggle[0] == 1) {
    MEPA_MSLEEP(10);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0,
        VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_IF_MODE_SEL(res_struct->des_cfg0__des_if_mode_sel[2]),
        VTSS_M_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_IF_MODE_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
        (res_struct->rx_synth_cfg0__synth_hrate_ena[2] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_HRATE_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
        (res_struct->rx_synth_cfg0__synth_hrate_ena[3] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_HRATE_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
        (res_struct->rx_synth_cfg0__synth_hrate_ena[4] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_HRATE_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
        (res_struct->rx_synth_cfg0__synth_hrate_ena[5] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_HRATE_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
        (res_struct->rx_synth_cfg0__synth_ena[2] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
        (res_struct->rx_synth_cfg0__synth_ena[3] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
        (res_struct->rx_synth_cfg0__synth_ena[4] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
        (res_struct->rx_synth_cfg0__synth_ena[5] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0,
        VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_IF_MODE_SEL(res_struct->des_cfg0__des_if_mode_sel[3]),
        VTSS_M_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_IF_MODE_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
        (res_struct->rx_synth_cfg0__synth_hrate_ena[6] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_HRATE_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
        (res_struct->rx_synth_cfg0__synth_hrate_ena[7] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_HRATE_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
        (res_struct->rx_synth_cfg0__synth_hrate_ena[8] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_HRATE_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
        (res_struct->rx_synth_cfg0__synth_hrate_ena[9] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_HRATE_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_HRATE_ENA);

    MEPA_MSLEEP(2);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
        (res_struct->rx_synth_cfg0__synth_ena[6] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
        (res_struct->rx_synth_cfg0__synth_ena[7] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
        (res_struct->rx_synth_cfg0__synth_ena[8] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0,
        (res_struct->rx_synth_cfg0__synth_ena[9] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG0_SYNTH_ENA);

    MEPA_MSLEEP(2);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0,
        VTSS_F_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_IF_MODE_SEL(res_struct->des_cfg0__des_if_mode_sel[1]),
        VTSS_M_VENICE_GLOBAL32_F2DF_DES_F2DF_DES_CFG0_DES_IF_MODE_SEL);

    MEPA_MSLEEP(50);

    }  else {
    MEPA_MSLEEP(10);

} 
    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG0,
        (res_struct->rx_rcpll_cfg0__pllf_ena[1] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG0_PLLF_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG0_PLLF_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG0,
        (res_struct->rx_rcpll_cfg0__pllf_oor_recal_ena[1] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG0_PLLF_OOR_RECAL_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_CFG0_PLLF_OOR_RECAL_ENA);

    MEPA_MSLEEP(2);

    CSR_RD(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_STAT0, &value);
    if (VTSS_F_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_STAT0_PLLF_LOCK_STAT & ~value) {
        VTSS_E("VENICE_GLOBAL32::F2DF_RX_RCPLL_STAT0.PLLF_LOCK_STAT mismatch (is: %u, expected: 1)", value);
        rc = VTSS_RC_ERROR;
    } else {
        VTSS_D("VENICE_GLOBAL32::F2DF_RX_RCPLL_STAT0.PLLF_LOCK_STAT match (is: %u)", value);
    }

    CSR_RD(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_STAT1, &value);
    if (VTSS_X_VENICE_GLOBAL32_F2DF_RX_RCPLL_F2DF_RX_RCPLL_STAT1_PLLF_FSM_STAT(value) != 13) {
        VTSS_E("VENICE_GLOBAL32::F2DF_RX_RCPLL_STAT1.PLLF_FSM_STAT mismatch (is: %u, expected: 13)", value);
        rc = VTSS_RC_ERROR;
    } else {
        VTSS_D("VENICE_GLOBAL32::F2DF_RX_RCPLL_STAT1.PLLF_FSM_STAT match (is: %u)", value);
    }

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG2,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG2_IB_EQZ_GAIN(res_struct->ib_cfg2__ib_eqz_gain[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG2_IB_EQZ_GAIN);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG1,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG1_IB_AMP_L(res_struct->ib_cfg1__ib_amp_l[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG1_IB_AMP_L);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG1,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG1_IB_EQZ_L0(res_struct->ib_cfg1__ib_eqz_l0[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG1_IB_EQZ_L0);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG1,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG1_IB_EQZ_L1(res_struct->ib_cfg1__ib_eqz_l1[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG1_IB_EQZ_L1);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG1,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG1_IB_EQZ_L2(res_struct->ib_cfg1__ib_eqz_l2[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG1_IB_EQZ_L2);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG1,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG1_IB_AGC_L(res_struct->ib_cfg1__ib_agc_l[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG1_IB_AGC_L);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG1,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG1_IB_AMP_C(res_struct->ib_cfg1__ib_amp_c[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG1_IB_AMP_C);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG1,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG1_IB_EQZ_C0(res_struct->ib_cfg1__ib_eqz_c0[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG1_IB_EQZ_C0);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG1,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG1_IB_EQZ_C1(res_struct->ib_cfg1__ib_eqz_c1[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG1_IB_EQZ_C1);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG1,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG1_IB_EQZ_C2(res_struct->ib_cfg1__ib_eqz_c2[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG1_IB_EQZ_C2);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG9,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG9_IB_DFE_COEF1(res_struct->ib_cfg9__ib_dfe_coef1[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG9_IB_DFE_COEF1);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG3,
        (res_struct->ib_cfg3__ib_sdet_sel[1] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG3_IB_SDET_SEL : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG3_IB_SDET_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG3,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG3_IB_SDET_CLK_DIV(res_struct->ib_cfg3__ib_sdet_clk_div[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG3_IB_SDET_CLK_DIV);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG3,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG3_IB_IA_SDET_LEVEL(res_struct->ib_cfg3__ib_ia_sdet_level[1]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG3_IB_IA_SDET_LEVEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_OFFS_VALUE(res_struct->ib_cfg5__ib_offs_value[1]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_OFFS_VALUE);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_OFFS_BLKSEL(res_struct->ib_cfg5__ib_offs_blksel[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_OFFS_BLKSEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5,
        (res_struct->ib_cfg5__ib_ia_offs_cal_ena[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_IA_OFFS_CAL_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_IA_OFFS_CAL_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5,
        (res_struct->ib_cfg5__ib_ia_offs_cal_ena[1] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_IA_OFFS_CAL_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_IA_OFFS_CAL_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_OFFS_BLKSEL(res_struct->ib_cfg5__ib_offs_blksel[1]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_OFFS_BLKSEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5,
        (res_struct->ib_cfg5__ib_ia_offs_cal_ena[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_IA_OFFS_CAL_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_IA_OFFS_CAL_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5,
        (res_struct->ib_cfg5__ib_ia_offs_cal_ena[1] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_IA_OFFS_CAL_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_IA_OFFS_CAL_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_OFFS_BLKSEL(res_struct->ib_cfg5__ib_offs_blksel[2]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_OFFS_BLKSEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5,
        (res_struct->ib_cfg5__ib_ia_offs_cal_ena[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_IA_OFFS_CAL_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_IA_OFFS_CAL_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5,
        (res_struct->ib_cfg5__ib_ia_offs_cal_ena[1] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_IA_OFFS_CAL_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_IA_OFFS_CAL_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5,
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_OFFS_BLKSEL(res_struct->ib_cfg5__ib_offs_blksel[3]),
        VTSS_M_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_OFFS_BLKSEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5,
        (res_struct->ib_cfg5__ib_ia_offs_cal_ena[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_IA_OFFS_CAL_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_IA_OFFS_CAL_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5,
        (res_struct->ib_cfg5__ib_ia_offs_cal_ena[1] ? VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_IA_OFFS_CAL_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_IB_F2DF_IB_CFG5_IB_IA_OFFS_CAL_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I2E(res_struct->rx_synth_cfg2__synth_dv_ctrl_i2e[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I2E);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1M(res_struct->rx_synth_cfg2__synth_dv_ctrl_i1m[1]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1M);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1E(res_struct->rx_synth_cfg2__synth_dv_ctrl_i1e[1]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1E);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF,
        (res_struct->rx_synth_cdrlf__synth_integ3_ena[1] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF_SYNTH_INTEG3_ENA : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF_SYNTH_INTEG3_ENA);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF_SYNTH_INTEG1_LIM(res_struct->rx_synth_cdrlf__synth_integ1_lim[1]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF_SYNTH_INTEG1_LIM);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF_SYNTH_INTEG1_MAX0(res_struct->rx_synth_cdrlf__synth_integ1_max0[1]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF_SYNTH_INTEG1_MAX0);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF_SYNTH_INTEG1_MAX1(res_struct->rx_synth_cdrlf__synth_integ1_max1[1]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF_SYNTH_INTEG1_MAX1);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF_SYNTH_INTEG1_FSEL(res_struct->rx_synth_cdrlf__synth_integ1_fsel[1]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF_SYNTH_INTEG1_FSEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF_SYNTH_INTEG2_FSEL(res_struct->rx_synth_cdrlf__synth_integ2_fsel[1]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_RX_SYNTH_CDRLF_SYNTH_INTEG2_FSEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_SIDE_DET_BIT_SEL(res_struct->f2df_cfg_stat__f2df_side_det_bit_sel[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_SIDE_DET_BIT_SEL);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_SIDE_DET_ONES_WEIGHT(res_struct->f2df_cfg_stat__f2df_side_det_ones_weight[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_SIDE_DET_ONES_WEIGHT);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_SIDE_DET_ZEROS_WEIGHT(res_struct->f2df_cfg_stat__f2df_side_det_zeros_weight[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_SIDE_DET_ZEROS_WEIGHT);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_TOG_DET_CNT(res_struct->f2df_cfg_stat__f2df_tog_det_cnt[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_TOG_DET_CNT);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT,
        (res_struct->f2df_cfg_stat__f2df_data_valid_propper_side[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_DATA_VALID_PROPPER_SIDE : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_DATA_VALID_PROPPER_SIDE);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT,
        (res_struct->f2df_cfg_stat__f2df_sticky_clr[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_STICKY_CLR : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_STICKY_CLR);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT,
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_SAMPLE_DIV(res_struct->f2df_cfg_stat__f2df_sample_mode_div[0]),
        VTSS_M_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_SAMPLE_DIV);

    CSR_WARM_WRM(port_no, VTSS_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT,
        (res_struct->f2df_cfg_stat__f2df_enable[0] ? VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_ENABLE : 0),
        VTSS_F_VENICE_GLOBAL32_F2DF_RX_SYNTH_F2DF_CFG_STAT_F2DF_ENABLE);

  return rc;
}

vtss_rc vtss_venice_c_f2df_sd10g_setup_f2df(vtss_state_t *vtss_state, const vtss_sd10g65_setup_f2df_args_t config, vtss_port_no_t port_no) {
    vtss_sd10g65_setup_f2df_struct_t calc_results;
    vtss_rc ret_val;
    VTSS_D("This function is generated with UTE based on TAG:  UTE_release_vts_ute_tcllib_20180312_trunk_bjo");
    ret_val = vtss_calc_sd10g65_setup_f2df(config, &calc_results);
    if(ret_val == VTSS_RC_OK) {
        ret_val |= venice_c_f2df_sd10g_f2df_register_cfg(vtss_state, &calc_results, port_no);
    }
    return ret_val;
}
#endif
#endif
