==============================================================
File generated on Sat Apr 20 17:36:36 +0300 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Apr 20 17:39:01 +0300 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Apr 20 17:41:31 +0300 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Apr 20 17:42:09 +0300 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Apr 20 17:43:29 +0300 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'yuz_digit/sigmoid.c' ... 
INFO: [HLS 200-10] Analyzing design file 'yuz_digit/relu.c' ... 
INFO: [HLS 200-10] Analyzing design file 'yuz_digit/main.c' ... 
WARNING: [HLS 200-40] yuz_digit/main.c:20:7: warning: '/*' within block comment [-Wcomment]
      /*
      ^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'yuz_digit/linear.c' ... 
INFO: [HLS 200-10] Analyzing design file 'yuz_digit/layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'yuz_digit/flatten.c' ... 
INFO: [HLS 200-10] Analyzing design file 'yuz_digit/conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 105.711 ; gain = 19.723
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 105.711 ; gain = 19.723
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:43 . Memory (MB): peak = 577.395 ; gain = 491.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'weighted_sum' into 'dense_layer' (yuz_digit/layer.c:38) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid' into 'dense_layer' (yuz_digit/layer.c:38) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_layer' into 'net' (yuz_digit/main.c:115) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:43 . Memory (MB): peak = 577.395 ; gain = 491.406
INFO: [XFORM 203-102] Partitioning array 'stride' (yuz_digit/main.c:93) automatically.
INFO: [XFORM 203-102] Partitioning array 'filter_size' (yuz_digit/main.c:94) automatically.
INFO: [XFORM 203-102] Partitioning array 'output_size' (yuz_digit/main.c:96) automatically.
INFO: [XFORM 203-602] Inlining function 'weighted_sum' into 'dense_layer' (yuz_digit/layer.c:38) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid' into 'dense_layer' (yuz_digit/layer.c:38) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_layer' into 'net' (yuz_digit/main.c:115) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:44 . Memory (MB): peak = 577.395 ; gain = 491.406
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 577.395 ; gain = 491.406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'net' ...
WARNING: [SYN 201-107] Renaming port name 'net/input' to 'net/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'net/output' to 'net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.883 seconds; current allocated memory: 93.208 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 93.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 94.009 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 94.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'net_fadd_32ns_32ns_32_5_full_dsp_1' to 'net_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'net_fmul_32ns_32ns_32_4_max_dsp_1' to 'net_fmul_32ns_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'net_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'net_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d'.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 95.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'net/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'net/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'net' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'net_fptrunc_64ns_32_1_1' to 'net_fptrunc_64ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'net_fpext_32ns_64_1_1' to 'net_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'net_dadd_64ns_64ns_64_5_full_dsp_1' to 'net_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'net_ddiv_64ns_64ns_64_31_1' to 'net_ddiv_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'net_dexp_64ns_64ns_64_18_full_dsp_1' to 'net_dexp_64ns_64nhbi' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'net/output_r_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'net/output_r_address0' to 0.
WARNING: [RTGEN 206-101] Port 'net/output_r_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'net/output_r_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'net/output_r_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'net/output_r_we0' to 0.
WARNING: [RTGEN 206-101] Port 'net/output_r_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'net/output_r_d0' to 0.
WARNING: [RTGEN 206-101] Port 'net/output_r_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'net/output_r_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'net/output_r_address1' to 0.
WARNING: [RTGEN 206-101] Port 'net/output_r_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'net/output_r_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'net/output_r_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'net/output_r_we1' to 0.
WARNING: [RTGEN 206-101] Port 'net/output_r_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'net/output_r_d1' to 0.
WARNING: [RTGEN 206-101] Port 'net/output_r_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'net_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'net_ddiv_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'net_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'net_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'net_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'net_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'net_fptrunc_64ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'net'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 96.101 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_2d_filters_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'net_dense_linear_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'net_output_of_conv_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'net_output_assign_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:51 . Memory (MB): peak = 577.395 ; gain = 491.406
INFO: [SYSC 207-301] Generating SystemC RTL for net.
INFO: [VHDL 208-304] Generating VHDL RTL for net.
INFO: [VLOG 209-307] Generating Verilog RTL for net.
INFO: [HLS 200-112] Total elapsed time: 51.046 seconds; peak allocated memory: 96.101 MB.
==============================================================
File generated on Sat Apr 20 17:48:44 +0300 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'yuz_digit/sigmoid.c' ... 
INFO: [HLS 200-10] Analyzing design file 'yuz_digit/relu.c' ... 
INFO: [HLS 200-10] Analyzing design file 'yuz_digit/main.c' ... 
WARNING: [HLS 200-40] yuz_digit/main.c:23:7: warning: '/*' within block comment [-Wcomment]
      /*
      ^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'yuz_digit/linear.c' ... 
INFO: [HLS 200-10] Analyzing design file 'yuz_digit/layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'yuz_digit/flatten.c' ... 
INFO: [HLS 200-10] Analyzing design file 'yuz_digit/conv.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:28 . Memory (MB): peak = 106.383 ; gain = 20.277
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:28 . Memory (MB): peak = 106.383 ; gain = 20.277
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:39 . Memory (MB): peak = 577.793 ; gain = 491.688
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'weighted_sum' into 'dense_layer' (yuz_digit/layer.c:38) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid' into 'dense_layer' (yuz_digit/layer.c:38) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_layer' into 'net' (yuz_digit/main.c:118) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:40 . Memory (MB): peak = 577.793 ; gain = 491.688
INFO: [XFORM 203-102] Partitioning array 'stride' (yuz_digit/main.c:96) automatically.
INFO: [XFORM 203-102] Partitioning array 'filter_size' (yuz_digit/main.c:97) automatically.
INFO: [XFORM 203-102] Partitioning array 'output_size' (yuz_digit/main.c:99) automatically.
INFO: [XFORM 203-602] Inlining function 'weighted_sum' into 'dense_layer' (yuz_digit/layer.c:38) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid' into 'dense_layer' (yuz_digit/layer.c:38) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_layer' into 'net' (yuz_digit/main.c:118) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:40 . Memory (MB): peak = 577.793 ; gain = 491.688
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 577.793 ; gain = 491.688
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'net' ...
WARNING: [SYN 201-107] Renaming port name 'net/input' to 'net/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'net/output' to 'net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.277 seconds; current allocated memory: 93.506 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 93.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 94.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 94.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'net_fadd_32ns_32ns_32_5_full_dsp_1' to 'net_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'net_fmul_32ns_32ns_32_4_max_dsp_1' to 'net_fmul_32ns_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'net_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'net_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d'.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 95.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'net/input_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'net/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'net_fptrunc_64ns_32_1_1' to 'net_fptrunc_64ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'net_fpext_32ns_64_1_1' to 'net_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'net_dadd_64ns_64ns_64_5_full_dsp_1' to 'net_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'net_ddiv_64ns_64ns_64_31_1' to 'net_ddiv_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'net_dexp_64ns_64ns_64_18_full_dsp_1' to 'net_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'net_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'net_ddiv_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'net_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'net_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'net_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'net_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'net_fptrunc_64ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'net'.
INFO: [HLS 200-111]  Elapsed time: 0.561 seconds; current allocated memory: 96.485 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_2d_filters_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'net_dense_linear_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'net_output_of_conv_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'net_output_assign_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:47 . Memory (MB): peak = 577.793 ; gain = 491.688
INFO: [SYSC 207-301] Generating SystemC RTL for net.
INFO: [VHDL 208-304] Generating VHDL RTL for net.
INFO: [VLOG 209-307] Generating Verilog RTL for net.
INFO: [HLS 200-112] Total elapsed time: 47.395 seconds; peak allocated memory: 96.485 MB.
