set ::env(PDK) {sky130A}
set ::env(STD_CELL_LIBRARY) {sky130_fd_sc_hd}
set ::env(DESIGN_NAME) {usb}
set ::env(VERILOG_FILES) {/openlane/designs/usb/src/usb2p0_core.v}
set ::env(CLOCK_PORT) {clk_48}
set ::env(CLOCK_NET) {clk_48}
set ::env(FP_CORE_UTIL) {40}
set ::env(SYNTH_MAX_FANOUT) {6}
set ::env(CLOCK_PERIOD) {15}
set ::env(SYNTH_STRATEGY) {DELAY 0}
