{
   guistr: "# # String gsaved with Nlview 6.6.5b  2016-09-06 bk=1.3687 VDI=39 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port spi_rtl_0 -pg 1 -y 200 -defaultsOSRD
preplace port spi_rtl_1 -pg 1 -y 340 -defaultsOSRD
preplace port spi_rtl_2 -pg 1 -y 620 -defaultsOSRD
preplace port spi_rtl_3 -pg 1 -y 480 -defaultsOSRD
preplace port sys_clk -pg 1 -y 500 -defaultsOSRD
preplace port sys_resetn -pg 1 -y 480 -defaultsOSRD
preplace port UART_TX_0 -pg 1 -y 130 -defaultsOSRD
preplace port UART_TX_1 -pg 1 -y 710 -defaultsOSRD
preplace port UART_RX_0 -pg 1 -y 100 -defaultsOSRD
preplace port UART_RX_1 -pg 1 -y 630 -defaultsOSRD
preplace inst interface_axi_master_0 -pg 1 -lvl 3 -y 90 -defaultsOSRD
preplace inst axi_spi_0 -pg 1 -lvl 5 -y 210 -defaultsOSRD
preplace inst interface_axi_master_1 -pg 1 -lvl 3 -y 430 -defaultsOSRD
preplace inst axi_spi_1 -pg 1 -lvl 5 -y 350 -defaultsOSRD
preplace inst jtag_axi_0 -pg 1 -lvl 3 -y 290 -defaultsOSRD
preplace inst axi_spi_2 -pg 1 -lvl 5 -y 630 -defaultsOSRD
preplace inst uart_transceiver_0 -pg 1 -lvl 2 -y 110 -defaultsOSRD
preplace inst axi_spi_3 -pg 1 -lvl 5 -y 490 -defaultsOSRD
preplace inst uart_transceiver_1 -pg 1 -lvl 2 -y 640 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -y 430 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -y 490 -defaultsOSRD
preplace netloc axi_quad_spi_0_SPI_0 1 5 1 NJ
preplace netloc uart_transceiver_0_o_RX_Byte 1 2 1 430
preplace netloc UART_RX_0_1 1 0 2 NJ 100 NJ
preplace netloc interface_axi_master_0_if00_load_out 1 1 3 170 210 NJ 210 790
preplace netloc clk_wiz_0_locked 1 1 4 NJ 500 450 220 830 170 1120
preplace netloc interface_axi_master_1_if00_load_out 1 1 3 180 550 NJ 550 790
preplace netloc axi_interconnect_0_M02_AXI 1 4 1 1100
preplace netloc uart_transceiver_1_o_TX_Active 1 2 1 500
preplace netloc uart_transceiver_0_o_TX_Serial 1 2 4 460J 190 810J 130 NJ 130 NJ
preplace netloc interface_axi_master_0_if00_data_out 1 1 3 180 200 NJ 200 800
preplace netloc sys_clk_1 1 0 1 NJ
preplace netloc jtag_axi_0_M_AXI 1 3 1 N
preplace netloc UART_RX_1_1 1 0 2 NJ 630 NJ
preplace netloc axi_quad_spi_1_SPI_0 1 5 1 NJ
preplace netloc uart_transceiver_0_o_TX_Done 1 2 1 440
preplace netloc uart_transceiver_1_o_RX_Done 1 2 1 470
preplace netloc uart_transceiver_1_o_TX_Done 1 2 1 490
preplace netloc resetn_1 1 0 1 NJ
preplace netloc interface_axi_master_1_M00_AXI 1 3 1 810
preplace netloc clk_wiz_0_clk_out1 1 1 4 N 460 480 230 840 190 1110
preplace netloc axi_quad_spi_2_SPI_0 1 5 1 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 1100
preplace netloc interface_axi_master_1_if00_data_out 1 1 3 170 530 NJ 530 800
preplace netloc axi_interconnect_0_M01_AXI 1 4 1 1140
preplace netloc interface_axi_master_0_M00_AXI 1 3 1 820
preplace netloc uart_transceiver_0_o_RX_Done 1 2 1 440
preplace netloc uart_transceiver_1_o_RX_Byte 1 2 1 460
preplace netloc clk_wiz_0_uart 1 1 1 160
preplace netloc axi_quad_spi_3_SPI_0 1 5 1 NJ
preplace netloc axi_interconnect_0_M03_AXI 1 4 1 N
preplace netloc uart_transceiver_1_o_TX_Serial 1 2 4 430J 710 NJ 710 NJ 710 NJ
preplace netloc uart_transceiver_0_o_TX_Active 1 2 1 480
preplace netloc clk_wiz_0_spi 1 1 4 N 480 440J 670 NJ 670 1130
levelinfo -pg 1 0 90 310 650 970 1260 1390 -top 0 -bot 730
",
}
{
   da_board_cnt: "4",
}