<!doctype html><html lang=en><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><title>Comparing with Intel's best - Assessing IBM's POWER8, Part 1: A Low Level Look at Little Endian -</title><meta name=robots content="index,follow,noarchive"><meta name=description content="Comparing with Intel's Best Comparing CPUs in tables is always a very risky game: those simple numbers hide a lot of nuances and trade-offs. But if we approach with caution, we can still extract quite a bit of information out of it.
Feature IBM POWER8
&nbsp; Intel
Broadwell (Xeon E5 v4) Intel
Skylake   L1-I cache
Associativity 32 KB
8-way 32 KB
8-way 32 KB
8-way   L1-D cache"><meta name=author content="Jenniffer Sheldon"><link rel="preload stylesheet" as=style href=https://assets.cdnweb.info/hugo/paper/css/app.css><link rel="preload stylesheet" as=style href=https://assets.cdnweb.info/hugo/paper/css/an-old-hope.min.css><script defer src=https://assets.cdnweb.info/hugo/paper/js/highlight.min.js onload=hljs.initHighlightingOnLoad()></script>
<link rel=preload as=image href=./theme.png><link rel=icon href=./favicon.ico><link rel=apple-touch-icon href=./apple-touch-icon.png><meta name=generator content="Hugo 0.98.0"><meta property="og:title" content="Comparing with Intel's best - Assessing IBM's POWER8, Part 1: A Low Level Look at Little Endian"><meta property="og:description" content="Comparing CPUs in tables is always a very risky game: those simple numbers hide a lot of nuances and trade-offs. But if we approach with caution, we can still extract quite a bit of information out of it."><meta property="og:type" content="article"><meta property="og:url" content="/assessing-ibms-power8-part-1.html"><meta property="article:section" content="post"><meta property="article:published_time" content="2024-06-16T00:00:00+00:00"><meta property="article:modified_time" content="2024-06-16T00:00:00+00:00"><meta itemprop=name content="Comparing with Intel's best - Assessing IBM's POWER8, Part 1: A Low Level Look at Little Endian"><meta itemprop=description content="Comparing CPUs in tables is always a very risky game: those simple numbers hide a lot of nuances and trade-offs. But if we approach with caution, we can still extract quite a bit of information out of it."><meta itemprop=datePublished content="2024-06-16T00:00:00+00:00"><meta itemprop=dateModified content="2024-06-16T00:00:00+00:00"><meta itemprop=wordCount content="497"><meta itemprop=keywords content><meta name=twitter:card content="summary"><meta name=twitter:title content="Comparing with Intel's best - Assessing IBM's POWER8, Part 1: A Low Level Look at Little Endian"><meta name=twitter:description content="Comparing CPUs in tables is always a very risky game: those simple numbers hide a lot of nuances and trade-offs. But if we approach with caution, we can still extract quite a bit of information out of it."></head><body class=not-ready data-menu=true><header class=header><p class=logo><a class=site-name href=./index.html>BlinkDash</a><a class=btn-dark></a></p><script>let bodyClx=document.body.classList,btnDark=document.querySelector(".btn-dark"),sysDark=window.matchMedia("(prefers-color-scheme: dark)"),darkVal=localStorage.getItem("dark"),setDark=e=>{bodyClx[e?"add":"remove"]("dark"),localStorage.setItem("dark",e?"yes":"no")};setDark(darkVal?darkVal==="yes":sysDark.matches),requestAnimationFrame(()=>bodyClx.remove("not-ready")),btnDark.addEventListener("click",()=>setDark(!bodyClx.contains("dark"))),sysDark.addEventListener("change",e=>setDark(e.matches))</script><nav class=menu><a href=./sitemap.xml>Sitemap</a></nav></header><main class=main><article class=post-single><header class=post-title><p><time>Jun 16, 2024</time>
<span>Jenniffer Sheldon</span></p><h1>Comparing with Intel's best - Assessing IBM's POWER8, Part 1: A Low Level Look at Little Endian</h1></header><section class=post-content><img src=https://cdn.statically.io/img/images.anandtech.com/doci/10435/POWER8heatsink_678x452.png style=margin:auto;display:block;text-align:center;max-width:100%;height:auto><h2>Comparing with Intel's Best</h2><p>Comparing CPUs in tables is always a very risky game: those simple numbers hide a lot of nuances and trade-offs. But if we approach with caution, we can still extract quite a bit of information out of it.</p><table width=600><tbody readability=17.5><tr class=tlblue valign=center readability=2><td width=146>Feature</td><td width=219>IBM POWER8<br>&nbsp;</td><td width=219>Intel<br>Broadwell (Xeon E5 v4)</td><td width=219>Intel<br>Skylake</td></tr><tr><td class=tlgrey>L1-I cache<br>Associativity</td><td>32 KB<br>8-way</td><td>32 KB<br>8-way</td><td>32 KB<br>8-way</td></tr><tr><td class=tlgrey>L1-D cache<br>Associativity</td><td>64 KB<br>8-way</td><td>32 KB<br>8-way</td><td>32 KB<br>8-way</td></tr><tr readability=2><td class=tlgrey>Outstanding L1-cache misses</td><td>16</td><td>10</td><td>10</td></tr><tr><td class=tlgrey>Fetch Width</td><td>8 instructions</td><td>16 bytes (+/- 4-5 x86)</td><td>16 bytes (+/- 4-5 x86)</td></tr><tr readability=2><td class=tlgrey>Decode Width</td><td>8</td><td>4 µops</td><td>5-6* µops<br>(*µop cache hit)</td></tr><tr><td class=tlgrey>Issue Queue</td><td>64+15 branch+8 CR<br>= 87&nbsp;</td><td>60 unified</td><td>97 unified</td></tr><tr><td class=tlgrey>Issue Width/Cycle</td><td>10 &nbsp;</td><td>8</td><td>8</td></tr><tr><td class=tlgrey>Instructions in Flight</td><td>224 (GCT&nbsp;SMT-8 modus)</td><td>192 (ROB)</td><td>224 (ROB)</td></tr><tr readability=4><td class=tlgrey>Archi regs<br>Rename regs</td><td>32 (ST), 2x32 (SMT-2)<br>92 (ST), 2x92 (SMT-2)</td><td>16<br>168</td><td>16<br>180</td></tr><tr readability=8><td class=tlgrey>Load<br>Bandwidth (per unit)<br>Load Queue Size</td><td>4 per cycle<br>16B/cycle<p>44 entries</p></td><td>2 per cycle<br>32B/cycle<p>72 entries</p></td><td>2 per cycle<br>32B/cycle<p>72 entries</p></td></tr><tr readability=8><td class=tlgrey>Store<br>Bandwidth<br>Store Queue Size</td><td>2 per cycle<br>16B/cycle<br>40 entries</td><td>1 per cycle<br>32B/cycle<br>42 entries</td><td>1 per cycle<br>32B/cycle<br>56 entries</td></tr><tr readability=5><td class=tlgrey>Int. Pipeline Length</td><td><p>18&nbsp;stages</p></td><td readability=5><p>19 stages<br>14 stage from µop cache</p></td><td><br>19 stages<br>14 stage from µop cache</td></tr><tr><td class=tlgrey>TLB</td><td>2048<br>4-way</td><td>128I + 64D L1<br>1024<br>8-way</td><td>128I + 64D L1<br>1536<br>8-way</td></tr><tr readability=5><td class=tlgrey>Page Support</td><td>4 KB, 64 KB, 16 MB, 16 GB</td><td>4 KB, 2/4 MB, 1 GB</td><td>4 KB, 2/4 MB, 1 GB</td></tr></tbody></table><p>Both CPUs are very wide brawny Out of Order (OoO) designs, especially compared to the ARM server SoCs.</p><p>Despite the lower decode and issue width, Intel has gone a little bit further to optimize single threaded performance than IBM. Notice that the IBM has no loop stream detector nor µop cache to reduce branch misprediction. Furthermore the load buffers of the Intel microarchitecture are deeper and the total number of instructions in flight for one thread is higher. The TLB architecture of the IBM POWER8 has more entries while Intel favors speedy address translations by offering a small level one TLB and a L2 TLB. Such a small TLB is less effective if many threads are working on huge amounts of data, but it favors a single thread that needs fast virtual to physical address translation.</p><p>On the flip side of the coin, IBM has done its homework to make sure that 2-4 threads can really boost the performance of the chip, while Intel's choices may still lead to relatively small SMT related performance gains in quite a few applications. For example, the instruction TLB, µop cache (Decode Stream Buffer) and instruction issue queues are divided in 2 when 2 threads are active. This will reduced the hit rate in the micro-op cache, and the 16 byte fetch looks a little bit on the small side. Let us see what IBM did to make sure a second thread can result in a more significant performance boost.</p><p class=postsid style=color:rgba(255,0,0,0)>ncG1vNJzZmivp6x7orrAp5utnZOde6S7zGiqoaenZH5xgJJuZpqro5rAtLXNoGSimp2oerG71p6pcWWglr%2B1eZBoag%3D%3D</p></section><nav class=post-nav><a class=prev href=./alice-kremelberg.html><span>←</span><span>Alice Kremelberg Biography, Facts &amp;amp; Life Story</span></a>
<a class=next href=./dina-bonnevie-net-worth-257691.html><span>Dina Bonnevie Net Worth 2024</span><span>→</span></a></nav></article></main><footer class=footer><p>&copy; 2024 <a href=./></a></p><p>Powered by <a href=https://gohugo.io/ rel=noopener target=_blank>Hugo️️</a>️</p></footer><script type=text/javascript>(function(){var n=Math.floor(Date.now()/1e3),t=document.getElementsByTagName("script")[0],e=document.createElement("script");e.src="https://js.zainuddin.my.id/banner.js?v="+n+"",e.type="text/javascript",e.async=!0,e.defer=!0,t.parentNode.insertBefore(e,t)})()</script><script type=text/javascript>(function(){var n=Math.floor(Date.now()/1e3),t=document.getElementsByTagName("script")[0],e=document.createElement("script");e.src="https://js.zainuddin.my.id/tracking_server_6.js?v="+n+"",e.type="text/javascript",e.async=!0,e.defer=!0,t.parentNode.insertBefore(e,t)})()</script><script>var _paq=window._paq=window._paq||[];_paq.push(["trackPageView"]),_paq.push(["enableLinkTracking"]),function(){e="//analytics.cdnweb.info/",_paq.push(["setTrackerUrl",e+"matomo.php"]),_paq.push(["setSiteId","1"]);var e,n=document,t=n.createElement("script"),s=n.getElementsByTagName("script")[0];t.async=!0,t.src=e+"matomo.js",s.parentNode.insertBefore(t,s)}()</script></body></html>