@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube.sap.
@N: MO225 :"d:\localbus68040\u111\u111_cycle_sm.v":153:0:153:5|There are no possible illegal states for state machine CYCLE_STATE[3:0] (in view: work.U111_CYCLE_SM(verilog)); safe FSM implementation is not required.
