
*** Running vivado
    with args -log arch_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source arch_wrapper.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source arch_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'arch.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
arch_clk_wiz_0_0

Command: synth_design -top arch_wrapper -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10090 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.230 ; gain = 167.086 ; free physical = 117 ; free virtual = 4556
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'arch_wrapper' [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/hdl/arch_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'arch' [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/hdl/arch.v:13]
INFO: [Synth 8-638] synthesizing module 'arch_SDC_CLL_AD1_driver_v_0_2_0_0' [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/ip/arch_SDC_CLL_AD1_driver_v_0_2_0_0/synth/arch_SDC_CLL_AD1_driver_v_0_2_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'SDC_CLL_AD1_driver_v_0_2' [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_AD1_driver_v_0_2/synth/SDC_CLL_AD1_driver_v_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'AD1_driver_v' [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/sources_1/new/AD1_driver_v.v:5]
INFO: [Synth 8-638] synthesizing module 'AD_driver' [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/sources_1/imports/new/AD_driver.sv:3]
INFO: [Synth 8-256] done synthesizing module 'AD_driver' (1#1) [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/sources_1/imports/new/AD_driver.sv:3]
WARNING: [Synth 8-350] instance 'AD1' of module 'AD_driver' requires 13 connections, but only 9 given [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/sources_1/new/AD1_driver_v.v:29]
INFO: [Synth 8-256] done synthesizing module 'AD1_driver_v' (2#1) [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/sources_1/new/AD1_driver_v.v:5]
INFO: [Synth 8-256] done synthesizing module 'SDC_CLL_AD1_driver_v_0_2' (3#1) [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_AD1_driver_v_0_2/synth/SDC_CLL_AD1_driver_v_0_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'arch_SDC_CLL_AD1_driver_v_0_2_0_0' (4#1) [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/ip/arch_SDC_CLL_AD1_driver_v_0_2_0_0/synth/arch_SDC_CLL_AD1_driver_v_0_2_0_0.v:56]
WARNING: [Synth 8-350] instance 'SDC_CLL_AD1_driver_v_0_2_0' of module 'arch_SDC_CLL_AD1_driver_v_0_2_0_0' requires 9 connections, but only 8 given [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/hdl/arch.v:49]
INFO: [Synth 8-638] synthesizing module 'arch_SDC_CLL_clk_box_0_0_0_0' [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/ip/arch_SDC_CLL_clk_box_0_0_0_0/synth/arch_SDC_CLL_clk_box_0_0_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'SDC_CLL_clk_box_0_0' [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_clk_box_0_0/synth/SDC_CLL_clk_box_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'clk_box' [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/sources_1/new/clk_box.v:3]
	Parameter RATE1 bound to: 6 - type: integer 
	Parameter RATE2 bound to: 204 - type: integer 
	Parameter RATE3 bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'divisor_f' [/home/mzvic/CePIA/CARGAS/david_code/Mod_COM_pines_A/divisor_f.sv:14]
	Parameter div bound to: 6 - type: integer 
	Parameter div2 bound to: 10 - type: integer 
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divisor_f' (5#1) [/home/mzvic/CePIA/CARGAS/david_code/Mod_COM_pines_A/divisor_f.sv:14]
WARNING: [Synth 8-350] instance 'clk_divClk1' of module 'divisor_f' requires 4 connections, but only 3 given [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/sources_1/new/clk_box.v:23]
INFO: [Synth 8-638] synthesizing module 'divisor_f__parameterized0' [/home/mzvic/CePIA/CARGAS/david_code/Mod_COM_pines_A/divisor_f.sv:14]
	Parameter div bound to: 204 - type: integer 
	Parameter div2 bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divisor_f__parameterized0' (5#1) [/home/mzvic/CePIA/CARGAS/david_code/Mod_COM_pines_A/divisor_f.sv:14]
WARNING: [Synth 8-350] instance 'clk_divClk2' of module 'divisor_f' requires 4 connections, but only 3 given [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/sources_1/new/clk_box.v:32]
WARNING: [Synth 8-350] instance 'clk_divClk3' of module 'divisor_f' requires 4 connections, but only 3 given [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/sources_1/new/clk_box.v:41]
INFO: [Synth 8-256] done synthesizing module 'clk_box' (6#1) [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/sources_1/new/clk_box.v:3]
INFO: [Synth 8-256] done synthesizing module 'SDC_CLL_clk_box_0_0' (7#1) [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_clk_box_0_0/synth/SDC_CLL_clk_box_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'arch_SDC_CLL_clk_box_0_0_0_0' (8#1) [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/ip/arch_SDC_CLL_clk_box_0_0_0_0/synth/arch_SDC_CLL_clk_box_0_0_0_0.v:56]
WARNING: [Synth 8-350] instance 'SDC_CLL_clk_box_0_0_0' of module 'arch_SDC_CLL_clk_box_0_0_0_0' requires 4 connections, but only 2 given [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/hdl/arch.v:58]
INFO: [Synth 8-638] synthesizing module 'arch_clk_wiz_0_0' [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/ip/arch_clk_wiz_0_0/arch_clk_wiz_0_0.v:71]
INFO: [Synth 8-638] synthesizing module 'arch_clk_wiz_0_0_clk_wiz' [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/ip/arch_clk_wiz_0_0/arch_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (9#1) [/opt/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20396]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 51.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 17.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 17 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (10#1) [/opt/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (11#1) [/opt/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'arch_clk_wiz_0_0_clk_wiz' (12#1) [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/ip/arch_clk_wiz_0_0/arch_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'arch_clk_wiz_0_0' (13#1) [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/ip/arch_clk_wiz_0_0/arch_clk_wiz_0_0.v:71]
INFO: [Synth 8-638] synthesizing module 'arch_package_ext_0_0' [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/ip/arch_package_ext_0_0/synth/arch_package_ext_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'package_ext' [/home/mzvic/CePIA/CARGAS/david_code/Mod_COM_pines_A/package_ext.v:6]
	Parameter BAUD bound to: 3126 - type: integer 
	Parameter SEND_RATE bound to: 133280 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pack_ext' [/home/mzvic/CePIA/CARGAS/david_code/Mod_COM_pines_A/pack_ext.sv:9]
	Parameter BAUD bound to: 3126 - type: integer 
	Parameter SEND_RATE bound to: 133280 - type: integer 
	Parameter SELECT bound to: 6'b000000 
	Parameter RCV1_P1 bound to: 6'b000001 
	Parameter RCV1_P2 bound to: 6'b000010 
	Parameter RCV1_P3 bound to: 6'b000011 
	Parameter RCV2_P1 bound to: 6'b000100 
	Parameter RCV2_P2 bound to: 6'b000101 
	Parameter RCV2_P3 bound to: 6'b000110 
	Parameter RCV3_P1 bound to: 6'b000111 
	Parameter RCV3_P2 bound to: 6'b001000 
	Parameter RCV3_P3 bound to: 6'b001001 
	Parameter RCV4_P1 bound to: 6'b001010 
	Parameter RCV4_P2 bound to: 6'b001011 
	Parameter RCV4_P3 bound to: 6'b001100 
	Parameter RCV5_P1 bound to: 6'b001101 
	Parameter RCV5_P2 bound to: 6'b001110 
	Parameter RCV5_P3 bound to: 6'b001111 
	Parameter RCV6_P1 bound to: 6'b010000 
	Parameter RCV6_P2 bound to: 6'b010001 
	Parameter RCV6_P3 bound to: 6'b010010 
	Parameter RCV7_P1 bound to: 6'b010011 
	Parameter RCV7_P2 bound to: 6'b010100 
	Parameter RCV7_P3 bound to: 6'b010101 
	Parameter RCV8_P1 bound to: 6'b010110 
	Parameter RCV8_P2 bound to: 6'b010111 
	Parameter RCV8_P3 bound to: 6'b011000 
	Parameter RCV9_P1 bound to: 6'b011001 
	Parameter RCV9_P2 bound to: 6'b011010 
	Parameter RCV9_P3 bound to: 6'b011011 
	Parameter RCV10_P1 bound to: 6'b011100 
	Parameter RCV10_P2 bound to: 6'b011101 
	Parameter RCV10_P3 bound to: 6'b011110 
	Parameter RCV11_P1 bound to: 6'b011111 
	Parameter RCV11_P2 bound to: 6'b100000 
	Parameter RCV11_P3 bound to: 6'b100001 
	Parameter RCV12_P1 bound to: 6'b100010 
	Parameter RCV12_P2 bound to: 6'b100011 
	Parameter RCV12_P3 bound to: 6'b100100 
	Parameter RCV13_P1 bound to: 6'b100101 
	Parameter RCV13_P2 bound to: 6'b100110 
	Parameter RCV13_P3 bound to: 6'b100111 
	Parameter RCV14_P1 bound to: 6'b101000 
	Parameter RCV14_P2 bound to: 6'b101001 
	Parameter RCV14_P3 bound to: 6'b101010 
	Parameter RCV15_P1 bound to: 6'b101011 
	Parameter RCV15_P2 bound to: 6'b101100 
	Parameter RCV15_P3 bound to: 6'b101101 
	Parameter RCV16_P1 bound to: 6'b101110 
	Parameter RCV16_P2 bound to: 6'b101111 
	Parameter RCV16_P3 bound to: 6'b110000 
	Parameter RCV17_P1 bound to: 6'b110001 
	Parameter RCV17_P2 bound to: 6'b110010 
	Parameter RCV17_P3 bound to: 6'b110011 
	Parameter RCV18_P1 bound to: 6'b110100 
	Parameter RCV18_P2 bound to: 6'b110101 
	Parameter RCV18_P3 bound to: 6'b110110 
	Parameter RCV19_P1 bound to: 6'b110111 
	Parameter RCV19_P2 bound to: 6'b111000 
	Parameter RCV19_P3 bound to: 6'b111001 
	Parameter RCV20_P1 bound to: 6'b111010 
	Parameter RCV20_P2 bound to: 6'b111011 
	Parameter RCV20_P3 bound to: 6'b111100 
	Parameter FLAG_01_M bound to: 6'b000000 
	Parameter FLAG_01_L bound to: 6'b000001 
	Parameter FLAG_02_M bound to: 6'b000010 
	Parameter FLAG_02_L bound to: 6'b000011 
	Parameter FLAG_03_M bound to: 6'b000100 
	Parameter FLAG_03_L bound to: 6'b000101 
	Parameter FLAG_04_M bound to: 6'b000110 
	Parameter FLAG_04_L bound to: 6'b000111 
	Parameter FLAG_05_M bound to: 6'b001000 
	Parameter FLAG_05_L bound to: 6'b001001 
	Parameter FLAG_06_M bound to: 6'b001010 
	Parameter FLAG_06_L bound to: 6'b001011 
	Parameter FLAG_07_M bound to: 6'b001100 
	Parameter FLAG_07_L bound to: 6'b001101 
	Parameter FLAG_08_M bound to: 6'b001110 
	Parameter FLAG_08_L bound to: 6'b001111 
	Parameter FLAG_09_M bound to: 6'b010000 
	Parameter FLAG_09_L bound to: 6'b010001 
	Parameter FLAG_10_M bound to: 6'b010010 
	Parameter FLAG_10_L bound to: 6'b010011 
	Parameter FLAG_11_M bound to: 6'b010100 
	Parameter FLAG_11_L bound to: 6'b010101 
	Parameter FLAG_12_M bound to: 6'b010110 
	Parameter FLAG_12_L bound to: 6'b010111 
	Parameter FLAG_13_M bound to: 6'b011000 
	Parameter FLAG_13_L bound to: 6'b011001 
	Parameter IN_01_M bound to: 6'b011010 
	Parameter IN_01_L bound to: 6'b011011 
	Parameter IN_02_M bound to: 6'b011100 
	Parameter IN_02_L bound to: 6'b011101 
	Parameter IN_03_M bound to: 6'b011110 
	Parameter IN_03_L bound to: 6'b011111 
	Parameter IN_04_M bound to: 6'b100000 
	Parameter IN_04_L bound to: 6'b100001 
	Parameter IN_05_M bound to: 6'b100010 
	Parameter IN_05_L bound to: 6'b100011 
	Parameter IN_06_M bound to: 6'b100100 
	Parameter IN_06_L bound to: 6'b100101 
	Parameter IN_07_M bound to: 6'b100110 
	Parameter IN_07_L bound to: 6'b100111 
	Parameter IN_08_M bound to: 6'b101000 
	Parameter IN_08_L bound to: 6'b101001 
	Parameter IN_09_M bound to: 6'b101010 
	Parameter IN_09_L bound to: 6'b101011 
	Parameter IN_10_M bound to: 6'b101100 
	Parameter IN_10_L bound to: 6'b101101 
	Parameter IN_11_M bound to: 6'b101110 
	Parameter IN_11_L bound to: 6'b101111 
	Parameter IN_12_M bound to: 6'b110000 
	Parameter IN_12_L bound to: 6'b110001 
	Parameter IN_13_M bound to: 6'b110010 
	Parameter IN_13_L bound to: 6'b110011 
INFO: [Synth 8-638] synthesizing module 'pin_rx' [/home/mzvic/CePIA/CARGAS/david_code/Mod_COM_pines_A/pin_rx.sv:17]
	Parameter BAUD bound to: 3126 - type: integer 
	Parameter IDLE bound to: 1'b0 
	Parameter WAIT bound to: 1'b1 
	Parameter RCV bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'divisor_f__parameterized1' [/home/mzvic/CePIA/CARGAS/david_code/Mod_COM_pines_A/divisor_f.sv:14]
	Parameter div bound to: 3126 - type: integer 
	Parameter div2 bound to: 10 - type: integer 
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divisor_f__parameterized1' (13#1) [/home/mzvic/CePIA/CARGAS/david_code/Mod_COM_pines_A/divisor_f.sv:14]
WARNING: [Synth 8-350] instance 'baudgen1' of module 'divisor_f' requires 4 connections, but only 3 given [/home/mzvic/CePIA/CARGAS/david_code/Mod_COM_pines_A/pin_rx.sv:52]
INFO: [Synth 8-638] synthesizing module 'div_f_pin' [/home/mzvic/CePIA/CARGAS/david_code/Mod_COM_pines_A/div_f_pin.sv:16]
	Parameter div bound to: 3126 - type: integer 
	Parameter N bound to: 12 - type: integer 
	Parameter M2 bound to: 1563 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div_f_pin' (14#1) [/home/mzvic/CePIA/CARGAS/david_code/Mod_COM_pines_A/div_f_pin.sv:16]
INFO: [Synth 8-256] done synthesizing module 'pin_rx' (15#1) [/home/mzvic/CePIA/CARGAS/david_code/Mod_COM_pines_A/pin_rx.sv:17]
INFO: [Synth 8-638] synthesizing module 'pin_tx' [/home/mzvic/CePIA/CARGAS/david_code/Mod_COM_pines_A/pin_tx.sv:19]
	Parameter BAUD bound to: 3126 - type: integer 
	Parameter SENDRATE bound to: 133280 - type: integer 
INFO: [Synth 8-638] synthesizing module 'signal_gen_pin' [/home/mzvic/CePIA/CARGAS/david_code/Mod_COM_pines_A/signal_gen_pin.sv:3]
	Parameter BAUD bound to: 3126 - type: integer 
	Parameter SEND_RATE bound to: 133280 - type: integer 
	Parameter N bound to: 18 - type: integer 
	Parameter B bound to: 12 - type: integer 
	Parameter INACTIVO bound to: 2'b00 
	Parameter CONTINUO bound to: 2'b01 
	Parameter EVENTO bound to: 2'b10 
WARNING: [Synth 8-87] always_comb on 'en_clk_B_reg' did not result in combinational logic [/home/mzvic/CePIA/CARGAS/david_code/Mod_COM_pines_A/signal_gen_pin.sv:68]
WARNING: [Synth 8-87] always_comb on 'load_reg' did not result in combinational logic [/home/mzvic/CePIA/CARGAS/david_code/Mod_COM_pines_A/signal_gen_pin.sv:69]
INFO: [Synth 8-256] done synthesizing module 'signal_gen_pin' (16#1) [/home/mzvic/CePIA/CARGAS/david_code/Mod_COM_pines_A/signal_gen_pin.sv:3]
WARNING: [Synth 8-350] instance 'dut0' of module 'signal_gen_pin' requires 9 connections, but only 6 given [/home/mzvic/CePIA/CARGAS/david_code/Mod_COM_pines_A/pin_tx.sv:47]
INFO: [Synth 8-256] done synthesizing module 'pin_tx' (17#1) [/home/mzvic/CePIA/CARGAS/david_code/Mod_COM_pines_A/pin_tx.sv:19]
WARNING: [Synth 8-350] instance 'TX0' of module 'pin_tx' requires 6 connections, but only 5 given [/home/mzvic/CePIA/CARGAS/david_code/Mod_COM_pines_A/pack_ext.sv:948]
INFO: [Synth 8-256] done synthesizing module 'pack_ext' (18#1) [/home/mzvic/CePIA/CARGAS/david_code/Mod_COM_pines_A/pack_ext.sv:9]
INFO: [Synth 8-256] done synthesizing module 'package_ext' (19#1) [/home/mzvic/CePIA/CARGAS/david_code/Mod_COM_pines_A/package_ext.v:6]
INFO: [Synth 8-256] done synthesizing module 'arch_package_ext_0_0' (20#1) [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/ip/arch_package_ext_0_0/synth/arch_package_ext_0_0.v:56]
WARNING: [Synth 8-689] width (12) of port connection 'in_01' does not match port width (14) of module 'arch_package_ext_0_0' [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/hdl/arch.v:67]
WARNING: [Synth 8-350] instance 'package_ext_0' of module 'arch_package_ext_0_0' requires 38 connections, but only 17 given [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/hdl/arch.v:65]
INFO: [Synth 8-256] done synthesizing module 'arch' (21#1) [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/hdl/arch.v:13]
INFO: [Synth 8-256] done synthesizing module 'arch_wrapper' (22#1) [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/hdl/arch_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1069.668 ; gain = 207.523 ; free physical = 116 ; free virtual = 4512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin TX0:en_signal to constant 0 [/home/mzvic/CePIA/CARGAS/david_code/Mod_COM_pines_A/pack_ext.sv:948]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1069.668 ; gain = 207.523 ; free physical = 115 ; free virtual = 4512
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/ip/arch_clk_wiz_0_0/arch_clk_wiz_0_0_board.xdc] for cell 'arch_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/ip/arch_clk_wiz_0_0/arch_clk_wiz_0_0_board.xdc] for cell 'arch_i/clk_wiz_0/inst'
Parsing XDC File [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/ip/arch_clk_wiz_0_0/arch_clk_wiz_0_0.xdc] for cell 'arch_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/ip/arch_clk_wiz_0_0/arch_clk_wiz_0_0.xdc] for cell 'arch_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/ip/arch_clk_wiz_0_0/arch_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/arch_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/arch_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc]
Finished Parsing XDC File [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/arch_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/arch_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/mzvic/CePIA/CARGAS/test1/test1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mzvic/CePIA/CARGAS/test1/test1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mzvic/CePIA/CARGAS/test1/test1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/arch_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/arch_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1408.309 ; gain = 0.000 ; free physical = 112 ; free virtual = 4373
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1408.309 ; gain = 546.164 ; free physical = 107 ; free virtual = 4369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1408.309 ; gain = 546.164 ; free physical = 107 ; free virtual = 4369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for arch_i/clk_wiz_0/inst. (constraint file  /home/mzvic/CePIA/CARGAS/test1/test1.runs/synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for arch_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for arch_i/SDC_CLL_AD1_driver_v_0_2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for arch_i/SDC_CLL_clk_box_0_0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for arch_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for arch_i/package_ext_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1408.309 ; gain = 546.164 ; free physical = 107 ; free virtual = 4369
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_rcv_reg' in module 'pack_ext'
INFO: [Synth 8-802] inferred FSM for state register 'state_send_reg' in module 'pack_ext'
INFO: [Synth 8-5546] ROM "out_20" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_19" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_18" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_17" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_09" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_08" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_07" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_06" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_05" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_04" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_03" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_02" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_01" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "capt_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'load_reg' [/home/mzvic/CePIA/CARGAS/david_code/Mod_COM_pines_A/signal_gen_pin.sv:69]
WARNING: [Synth 8-327] inferring latch for variable 'en_clk_B_reg' [/home/mzvic/CePIA/CARGAS/david_code/Mod_COM_pines_A/signal_gen_pin.sv:68]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  SELECT |                           000000 |                           000000
                 RCV1_P1 |                           000001 |                           000001
                 RCV1_P2 |                           000010 |                           000010
                 RCV1_P3 |                           000011 |                           000011
                 RCV2_P1 |                           000100 |                           000100
                 RCV2_P2 |                           000101 |                           000101
                 RCV2_P3 |                           000110 |                           000110
                 RCV3_P1 |                           000111 |                           000111
                 RCV3_P2 |                           001000 |                           001000
                 RCV3_P3 |                           001001 |                           001001
                 RCV4_P1 |                           001010 |                           001010
                 RCV4_P2 |                           001011 |                           001011
                 RCV4_P3 |                           001100 |                           001100
                 RCV5_P1 |                           001101 |                           001101
                 RCV5_P2 |                           001110 |                           001110
                 RCV5_P3 |                           001111 |                           001111
                 RCV6_P1 |                           010000 |                           010000
                 RCV6_P2 |                           010001 |                           010001
                 RCV6_P3 |                           010010 |                           010010
                 RCV7_P1 |                           010011 |                           010011
                 RCV7_P2 |                           010100 |                           010100
                 RCV7_P3 |                           010101 |                           010101
                 RCV8_P1 |                           010110 |                           010110
                 RCV8_P2 |                           010111 |                           010111
                 RCV8_P3 |                           011000 |                           011000
                 RCV9_P1 |                           011001 |                           011001
                 RCV9_P2 |                           011010 |                           011010
                 RCV9_P3 |                           011011 |                           011011
                RCV10_P1 |                           011100 |                           011100
                RCV10_P2 |                           011101 |                           011101
                RCV10_P3 |                           011110 |                           011110
                RCV11_P1 |                           011111 |                           011111
                RCV11_P2 |                           100000 |                           100000
                RCV11_P3 |                           100001 |                           100001
                RCV12_P1 |                           100010 |                           100010
                RCV12_P2 |                           100011 |                           100011
                RCV12_P3 |                           100100 |                           100100
                RCV13_P1 |                           100101 |                           100101
                RCV13_P2 |                           100110 |                           100110
                RCV13_P3 |                           100111 |                           100111
                RCV14_P1 |                           101000 |                           101000
                RCV14_P2 |                           101001 |                           101001
                RCV14_P3 |                           101010 |                           101010
                RCV15_P1 |                           101011 |                           101011
                RCV15_P2 |                           101100 |                           101100
                RCV15_P3 |                           101101 |                           101101
                RCV16_P1 |                           101110 |                           101110
                RCV16_P2 |                           101111 |                           101111
                RCV16_P3 |                           110000 |                           110000
                RCV17_P1 |                           110001 |                           110001
                RCV17_P2 |                           110010 |                           110010
                RCV17_P3 |                           110011 |                           110011
                RCV18_P1 |                           110100 |                           110100
                RCV18_P2 |                           110101 |                           110101
                RCV18_P3 |                           110110 |                           110110
                RCV19_P1 |                           110111 |                           110111
                RCV19_P2 |                           111000 |                           111000
                RCV19_P3 |                           111001 |                           111001
                RCV20_P1 |                           111010 |                           111010
                RCV20_P2 |                           111011 |                           111011
                RCV20_P3 |                           111100 |                           111100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_rcv_reg' using encoding 'sequential' in module 'pack_ext'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               FLAG_01_M |                           000000 |                           000000
                 IN_01_M |                           000001 |                           011010
               FLAG_01_L |                           000010 |                           000001
                 IN_01_L |                           000011 |                           011011
               FLAG_02_M |                           000100 |                           000010
                 IN_02_M |                           000101 |                           011100
               FLAG_02_L |                           000110 |                           000011
                 IN_02_L |                           000111 |                           011101
               FLAG_03_M |                           001000 |                           000100
                 IN_03_M |                           001001 |                           011110
               FLAG_03_L |                           001010 |                           000101
                 IN_03_L |                           001011 |                           011111
               FLAG_04_M |                           001100 |                           000110
                 IN_04_M |                           001101 |                           100000
               FLAG_04_L |                           001110 |                           000111
                 IN_04_L |                           001111 |                           100001
               FLAG_05_M |                           010000 |                           001000
                 IN_05_M |                           010001 |                           100010
               FLAG_05_L |                           010010 |                           001001
                 IN_05_L |                           010011 |                           100011
               FLAG_06_M |                           010100 |                           001010
                 IN_06_M |                           010101 |                           100100
               FLAG_06_L |                           010110 |                           001011
                 IN_06_L |                           010111 |                           100101
               FLAG_07_M |                           011000 |                           001100
                 IN_07_M |                           011001 |                           100110
               FLAG_07_L |                           011010 |                           001101
                 IN_07_L |                           011011 |                           100111
               FLAG_08_M |                           011100 |                           001110
                 IN_08_M |                           011101 |                           101000
               FLAG_08_L |                           011110 |                           001111
                 IN_08_L |                           011111 |                           101001
               FLAG_09_M |                           100000 |                           010000
                 IN_09_M |                           100001 |                           101010
               FLAG_09_L |                           100010 |                           010001
                 IN_09_L |                           100011 |                           101011
               FLAG_10_M |                           100100 |                           010010
                 IN_10_M |                           100101 |                           101100
               FLAG_10_L |                           100110 |                           010011
                 IN_10_L |                           100111 |                           101101
               FLAG_11_M |                           101000 |                           010100
                 IN_11_M |                           101001 |                           101110
               FLAG_11_L |                           101010 |                           010101
                 IN_11_L |                           101011 |                           101111
               FLAG_12_M |                           101100 |                           010110
                 IN_12_M |                           101101 |                           110000
               FLAG_12_L |                           101110 |                           010111
                 IN_12_L |                           101111 |                           110001
               FLAG_13_M |                           110000 |                           011000
                 IN_13_M |                           110001 |                           110010
               FLAG_13_L |                           110010 |                           011001
                 IN_13_L |                           110011 |                           110011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_send_reg' using encoding 'sequential' in module 'pack_ext'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1408.309 ; gain = 546.164 ; free physical = 114 ; free virtual = 4357
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1' (divisor_f) to 'arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk3'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               21 Bit    Registers := 20    
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 28    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	  52 Input      8 Bit        Muxes := 1     
	  82 Input      6 Bit        Muxes := 1     
	  52 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
	  61 Input      1 Bit        Muxes := 23    
	  52 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AD_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module divisor_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module divisor_f__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module divisor_f__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module div_f_pin 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module pin_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
Module signal_gen_pin 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module pin_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pack_ext 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 20    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 28    
	                1 Bit    Registers := 2     
+---Muxes : 
	  52 Input      8 Bit        Muxes := 1     
	  82 Input      6 Bit        Muxes := 1     
	  52 Input      6 Bit        Muxes := 1     
	  61 Input      1 Bit        Muxes := 23    
	  52 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1408.309 ; gain = 546.164 ; free physical = 113 ; free virtual = 4357
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1408.309 ; gain = 546.164 ; free physical = 114 ; free virtual = 4358
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1408.309 ; gain = 546.164 ; free physical = 114 ; free virtual = 4358

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arch_i/package_ext_0/\inst/pack1_ext/TX0/dut0/aux1_reg )
INFO: [Synth 8-3332] Sequential element (inst/pack1_ext/TX0/dut0/load_reg) is unused and will be removed from module arch_package_ext_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pack1_ext/TX0/dut0/en_clk_B_reg) is unused and will be removed from module arch_package_ext_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pack1_ext/RX0/data_shift_reg[9]) is unused and will be removed from module arch_package_ext_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pack1_ext/RX0/data_shift_reg[8]) is unused and will be removed from module arch_package_ext_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pack1_ext/TX0/dut0/aux1_reg) is unused and will be removed from module arch_package_ext_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pack1_ext/TX0/dut0/aux2_reg) is unused and will be removed from module arch_package_ext_0_0.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1408.309 ; gain = 546.164 ; free physical = 118 ; free virtual = 4341
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1408.309 ; gain = 546.164 ; free physical = 118 ; free virtual = 4341

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1408.309 ; gain = 546.164 ; free physical = 132 ; free virtual = 4301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1408.309 ; gain = 546.164 ; free physical = 121 ; free virtual = 4290
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1408.309 ; gain = 546.164 ; free physical = 110 ; free virtual = 4279
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1408.309 ; gain = 546.164 ; free physical = 110 ; free virtual = 4279

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1408.309 ; gain = 546.164 ; free physical = 110 ; free virtual = 4279
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1408.309 ; gain = 546.164 ; free physical = 110 ; free virtual = 4279
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1408.309 ; gain = 546.164 ; free physical = 110 ; free virtual = 4279
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1408.309 ; gain = 546.164 ; free physical = 110 ; free virtual = 4279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1408.309 ; gain = 546.164 ; free physical = 110 ; free virtual = 4279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1408.309 ; gain = 546.164 ; free physical = 110 ; free virtual = 4279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1408.309 ; gain = 546.164 ; free physical = 110 ; free virtual = 4279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name          | RTL Name                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|arch_package_ext_0_0 | inst/pack1_ext/TX0/data_shift_reg[10] | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |    14|
|3     |LUT1       |    61|
|4     |LUT2       |    40|
|5     |LUT3       |    30|
|6     |LUT4       |   113|
|7     |LUT5       |    23|
|8     |LUT6       |    88|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |    42|
|11    |MUXF8      |    21|
|12    |SRL16E     |     1|
|13    |FDRE       |   801|
|14    |FDSE       |    11|
|15    |IBUF       |     4|
|16    |OBUF       |     3|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------------------+------+
|      |Instance                       |Module                            |Cells |
+------+-------------------------------+----------------------------------+------+
|1     |top                            |                                  |  1256|
|2     |  arch_i                       |arch                              |  1250|
|3     |    SDC_CLL_AD1_driver_v_0_2_0 |arch_SDC_CLL_AD1_driver_v_0_2_0_0 |    67|
|4     |      inst                     |SDC_CLL_AD1_driver_v_0_2          |    67|
|5     |        inst                   |AD1_driver_v                      |    67|
|6     |          AD1                  |AD_driver                         |    67|
|7     |    SDC_CLL_clk_box_0_0_0      |arch_SDC_CLL_clk_box_0_0_0_0      |    27|
|8     |      inst                     |SDC_CLL_clk_box_0_0               |    27|
|9     |        inst                   |clk_box                           |    27|
|10    |          clk_divClk1          |divisor_f                         |     7|
|11    |          clk_divClk2          |divisor_f__parameterized0         |    20|
|12    |    clk_wiz_0                  |arch_clk_wiz_0_0                  |     5|
|13    |      inst                     |arch_clk_wiz_0_0_clk_wiz          |     5|
|14    |    package_ext_0              |arch_package_ext_0_0              |  1151|
|15    |      inst                     |package_ext                       |  1151|
|16    |        pack1_ext              |pack_ext                          |  1151|
|17    |          RX0                  |pin_rx                            |   165|
|18    |            baudgen0           |div_f_pin                         |    34|
|19    |            baudgen1           |divisor_f__parameterized1         |    33|
|20    |          TX0                  |pin_tx                            |   152|
|21    |            dut0               |signal_gen_pin                    |   116|
+------+-------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1408.309 ; gain = 546.164 ; free physical = 110 ; free virtual = 4279
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1408.309 ; gain = 108.438 ; free physical = 110 ; free virtual = 4279
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1408.309 ; gain = 546.164 ; free physical = 110 ; free virtual = 4279
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
107 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1408.309 ; gain = 461.660 ; free physical = 107 ; free virtual = 4280
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1440.324 ; gain = 0.000 ; free physical = 118 ; free virtual = 4275
INFO: [Common 17-206] Exiting Vivado at Mon Dec  4 15:00:05 2023...
