

================================================================
== Vitis HLS Report for 'traffic'
================================================================
* Date:           Mon Feb  7 17:46:41 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        TrafficLights
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.934 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     34|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       0|     34|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |and_ln40_fu_82_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln55_fu_130_p2   |       and|   0|  0|   2|           1|           1|
    |ew_rule_1_fu_70_p2   |       and|   0|  0|   2|           1|           1|
    |ew_rule_2_fu_94_p2   |       and|   0|  0|   2|           1|           1|
    |ns_rule_3_fu_106_p2  |       and|   0|  0|   2|           1|           1|
    |ew                   |        or|   0|  0|   2|           1|           1|
    |ns                   |        or|   0|  0|   2|           1|           1|
    |or_ln55_1_fu_136_p2  |        or|   0|  0|   2|           1|           1|
    |or_ln55_2_fu_142_p2  |        or|   0|  0|   2|           1|           1|
    |or_ln55_fu_112_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln97_fu_154_p2    |        or|   0|  0|   2|           1|           1|
    |ew_rule_5_fu_148_p2  |       xor|   0|  0|   2|           1|           2|
    |ns_rule_4_fu_118_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln26_1_fu_88_p2  |       xor|   0|  0|   2|           2|           1|
    |xor_ln26_fu_76_p2    |       xor|   0|  0|   2|           1|           1|
    |xor_ln40_fu_100_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln55_fu_124_p2   |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  34|          18|          20|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_start   |   in|    1|  ap_ctrl_hs|       traffic|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|       traffic|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|       traffic|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|       traffic|  return value|
|stg        |   in|    1|     ap_none|           stg|        scalar|
|dr         |   in|    1|     ap_none|            dr|        scalar|
|sus        |   in|    1|     ap_none|           sus|        scalar|
|jos        |   in|    1|     ap_none|           jos|        scalar|
|ew         |  out|    1|      ap_vld|            ew|       pointer|
|ew_ap_vld  |  out|    1|      ap_vld|            ew|       pointer|
|ns         |  out|    1|      ap_vld|            ns|       pointer|
|ns_ap_vld  |  out|    1|      ap_vld|            ns|       pointer|
+-----------+-----+-----+------------+--------------+--------------+

