I0: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0
i1: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid
m2: op_hcompute_hw_output_stencil_port_controller_garnet
I3: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0
r4: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg0
r5: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg1
r6: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg2
p7: op_hcompute_hw_output_stencil$inner_compute$ule_268_hw_input_global_wrapper_stencil_1_269_i2607_i1705
p8: op_hcompute_hw_output_stencil$inner_compute$ult_hw_input_global_wrapper_stencil_1_266_267_i2605_i571
p9: op_hcompute_hw_output_stencil$inner_compute$bitor_267_269_270_i2608_i532
p10: op_hcompute_hw_output_stencil$inner_compute$bitxor_270_269_271_i2609_i173
p11: op_hcompute_hw_output_stencil$inner_compute$mux_271_272_273_i2610_i1784
r12: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg3
r13: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg4
r14: pnr_pipelining14
r15: pnr_pipelining15
r16: pnr_pipelining16
r17: pnr_pipelining17
r18: pnr_pipelining18
