#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Fri Nov 10 18:59:30 2023
# Process ID: 377742
# Current directory: /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base
# Command line: vivado
# Log file: /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/vivado.log
# Journal file: /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/backup/xiaojing/md-uni-fpga-dev/src'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 7802.043 ; gain = 167.473 ; free physical = 247970 ; free virtual = 255798
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 40
[Fri Nov 10 19:02:48 2023] Launched synth_1...
Run output will be captured here: /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.runs/synth_1/runme.log
[Fri Nov 10 19:02:48 2023] Launched impl_1...
Run output will be captured here: /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 40
[Fri Nov 10 19:02:58 2023] Launched synth_1...
Run output will be captured here: /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 40
[Fri Nov 10 19:03:24 2023] Launched synth_1...
Run output will be captured here: /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.runs/synth_1/runme.log
[Fri Nov 10 19:03:24 2023] Launched impl_1...
Run output will be captured here: /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu37p-fsvh2892-2L-e
INFO: [Device 21-403] Loading part xcvu37p-fsvh2892-2L-e
INFO: [Project 1-454] Reading design checkpoint '/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/ip/bram_ctrl_axi4/bram_ctrl_axi4.dcp' for cell 'bram_ctrl_axi4_inst'
INFO: [Project 1-454] Reading design checkpoint '/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_bram_axil_0/xdma_bram_axil_0.dcp' for cell 'xdma_wrapper_i/xdma_i/bram_axil'
INFO: [Project 1-454] Reading design checkpoint '/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_bram_ctrl_axil_0/xdma_bram_ctrl_axil_0.dcp' for cell 'xdma_wrapper_i/xdma_i/bram_ctrl_axil'
INFO: [Project 1-454] Reading design checkpoint '/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_buf_sysclk_0/xdma_buf_sysclk_0.dcp' for cell 'xdma_wrapper_i/xdma_i/buf_sysclk'
INFO: [Project 1-454] Reading design checkpoint '/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_clk_wiz_0/xdma_clk_wiz_0.dcp' for cell 'xdma_wrapper_i/xdma_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_hbm_inst_0/xdma_hbm_inst_0.dcp' for cell 'xdma_wrapper_i/xdma_i/hbm_inst'
INFO: [Project 1-454] Reading design checkpoint '/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_ila_axi_cu_0/xdma_ila_axi_cu_0.dcp' for cell 'xdma_wrapper_i/xdma_i/ila_axi_cu'
INFO: [Project 1-454] Reading design checkpoint '/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_ila_axi_xdma_before_0/xdma_ila_axi_xdma_before_0.dcp' for cell 'xdma_wrapper_i/xdma_i/ila_axi_xdma_before'
INFO: [Project 1-454] Reading design checkpoint '/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_ila_axil_0/xdma_ila_axil_0.dcp' for cell 'xdma_wrapper_i/xdma_i/ila_axil'
INFO: [Project 1-454] Reading design checkpoint '/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_proc_sys_reset_100m_0/xdma_proc_sys_reset_100m_0.dcp' for cell 'xdma_wrapper_i/xdma_i/proc_sys_reset_100m'
INFO: [Project 1-454] Reading design checkpoint '/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_proc_sys_reset_300m_0/xdma_proc_sys_reset_300m_0.dcp' for cell 'xdma_wrapper_i/xdma_i/proc_sys_reset_300m'
INFO: [Project 1-454] Reading design checkpoint '/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_proc_sys_reset_450m_0/xdma_proc_sys_reset_450m_0.dcp' for cell 'xdma_wrapper_i/xdma_i/proc_sys_reset_450m'
INFO: [Project 1-454] Reading design checkpoint '/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/xdma_xdma_0.dcp' for cell 'xdma_wrapper_i/xdma_i/xdma'
INFO: [Project 1-454] Reading design checkpoint '/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xbar_0/xdma_xbar_0.dcp' for cell 'xdma_wrapper_i/xdma_i/interconnect_axi_xdma/xbar'
INFO: [Project 1-454] Reading design checkpoint '/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_auto_cc_0/xdma_auto_cc_0.dcp' for cell 'xdma_wrapper_i/xdma_i/interconnect_axi_xdma/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_auto_ds_0/xdma_auto_ds_0.dcp' for cell 'xdma_wrapper_i/xdma_i/interconnect_axi_xdma/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_auto_pc_0/xdma_auto_pc_0.dcp' for cell 'xdma_wrapper_i/xdma_i/interconnect_axi_xdma/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xbar_1/xdma_xbar_1.dcp' for cell 'xdma_wrapper_i/xdma_i/interconnect_axil/xbar'
INFO: [Project 1-454] Reading design checkpoint '/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_auto_cc_1/xdma_auto_cc_1.dcp' for cell 'xdma_wrapper_i/xdma_i/interconnect_axil/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_auto_pc_1/xdma_auto_pc_1.dcp' for cell 'xdma_wrapper_i/xdma_i/interconnect_axil/m01_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9346.848 ; gain = 0.000 ; free physical = 246041 ; free virtual = 253938
INFO: [Netlist 29-17] Analyzing 5957 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. xdma_wrapper_i/xdma_i/clk_wiz/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'xdma_wrapper_i/xdma_i/clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance xdma_wrapper_i/xdma_i/hbm_inst/inst/TWO_STACK.u_HBM_REF_CLK_IBUF_1/INBUF_INST. Found overlapping instances within the shape: xdma_wrapper_i/xdma_i/hbm_inst/inst/TWO_STACK.u_HBM_REF_CLK_IBUF_0/INBUF_INST and xdma_wrapper_i/xdma_i/hbm_inst/inst/TWO_STACK.u_HBM_REF_CLK_IBUF_1/INBUF_INST.
INFO: [Chipscope 16-324] Core: xdma_wrapper_i/xdma_i/ila_axi_cu UUID: d636d54c-387b-5534-8a18-ae890238cc6e 
INFO: [Chipscope 16-324] Core: xdma_wrapper_i/xdma_i/ila_axi_xdma_before UUID: 929da3ad-a95b-577f-a044-a5fb5729ff8b 
INFO: [Chipscope 16-324] Core: xdma_wrapper_i/xdma_i/ila_axil UUID: 6200c530-f4c4-5aa6-8e93-f82ae019e347 
Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_proc_sys_reset_100m_0/xdma_proc_sys_reset_100m_0_board.xdc] for cell 'xdma_wrapper_i/xdma_i/proc_sys_reset_100m/U0'
Finished Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_proc_sys_reset_100m_0/xdma_proc_sys_reset_100m_0_board.xdc] for cell 'xdma_wrapper_i/xdma_i/proc_sys_reset_100m/U0'
Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/source/xdma_xdma_0_pcie4_uscaleplus_ip.xdc] for cell 'xdma_wrapper_i/xdma_i/xdma/inst'
Finished Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/source/xdma_xdma_0_pcie4_uscaleplus_ip.xdc] for cell 'xdma_wrapper_i/xdma_i/xdma/inst'
Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/xdma_xdma_0_board.xdc] for cell 'xdma_wrapper_i/xdma_i/xdma/inst'
Finished Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/xdma_xdma_0_board.xdc] for cell 'xdma_wrapper_i/xdma_i/xdma/inst'
Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc] for cell 'xdma_wrapper_i/xdma_i/xdma/inst/pcie4c_ip_i/inst'
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'xdma_wrapper_i/xdma_i/xdma/inst/pcie4c_ip_i/inst/xdma_xdma_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_xdma_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_xdma_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:225]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'xdma_wrapper_i/xdma_i/xdma/inst/pcie4c_ip_i/inst/xdma_xdma_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_xdma_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_xdma_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:225]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'xdma_wrapper_i/xdma_i/xdma/inst/pcie4c_ip_i/inst/xdma_xdma_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_xdma_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_xdma_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:225]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'xdma_wrapper_i/xdma_i/xdma/inst/pcie4c_ip_i/inst/xdma_xdma_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_xdma_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_xdma_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:225]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'xdma_wrapper_i/xdma_i/xdma/inst/pcie4c_ip_i/inst/xdma_xdma_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_xdma_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_xdma_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:225]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'xdma_wrapper_i/xdma_i/xdma/inst/pcie4c_ip_i/inst/xdma_xdma_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_xdma_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_xdma_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:225]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'xdma_wrapper_i/xdma_i/xdma/inst/pcie4c_ip_i/inst/xdma_xdma_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_xdma_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_xdma_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:225]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'xdma_wrapper_i/xdma_i/xdma/inst/pcie4c_ip_i/inst/xdma_xdma_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_xdma_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_xdma_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:225]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'xdma_wrapper_i/xdma_i/xdma/inst/pcie4c_ip_i/inst/xdma_xdma_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_xdma_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_xdma_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:225]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'xdma_wrapper_i/xdma_i/xdma/inst/pcie4c_ip_i/inst/xdma_xdma_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_xdma_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_xdma_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:225]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'xdma_wrapper_i/xdma_i/xdma/inst/pcie4c_ip_i/inst/xdma_xdma_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_xdma_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_xdma_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:225]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'xdma_wrapper_i/xdma_i/xdma/inst/pcie4c_ip_i/inst/xdma_xdma_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_xdma_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_xdma_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:225]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'xdma_wrapper_i/xdma_i/xdma/inst/pcie4c_ip_i/inst/xdma_xdma_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_xdma_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_xdma_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:225]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'xdma_wrapper_i/xdma_i/xdma/inst/pcie4c_ip_i/inst/xdma_xdma_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_xdma_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_xdma_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:225]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'xdma_wrapper_i/xdma_i/xdma/inst/pcie4c_ip_i/inst/xdma_xdma_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_xdma_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_xdma_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:225]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'xdma_wrapper_i/xdma_i/xdma/inst/pcie4c_ip_i/inst/xdma_xdma_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_xdma_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_xdma_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:225]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:254]
INFO: [Timing 38-2] Deriving generated clocks [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:254]
Finished Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc] for cell 'xdma_wrapper_i/xdma_i/xdma/inst/pcie4c_ip_i/inst'
Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/ip_0/ip_0/synth/xdma_xdma_0_pcie4c_ip_gt.xdc] for cell 'xdma_wrapper_i/xdma_i/xdma/inst/pcie4c_ip_i/inst/xdma_xdma_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_xdma_0_pcie4c_ip_gt_i/inst'
Finished Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/ip_0/ip_0/synth/xdma_xdma_0_pcie4c_ip_gt.xdc] for cell 'xdma_wrapper_i/xdma_i/xdma/inst/pcie4c_ip_i/inst/xdma_xdma_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_xdma_0_pcie4c_ip_gt_i/inst'
Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_proc_sys_reset_450m_0/xdma_proc_sys_reset_450m_0.xdc] for cell 'xdma_wrapper_i/xdma_i/proc_sys_reset_450m/U0'
Finished Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_proc_sys_reset_450m_0/xdma_proc_sys_reset_450m_0.xdc] for cell 'xdma_wrapper_i/xdma_i/proc_sys_reset_450m/U0'
Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_proc_sys_reset_450m_0/xdma_proc_sys_reset_450m_0_board.xdc] for cell 'xdma_wrapper_i/xdma_i/proc_sys_reset_450m/U0'
Finished Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_proc_sys_reset_450m_0/xdma_proc_sys_reset_450m_0_board.xdc] for cell 'xdma_wrapper_i/xdma_i/proc_sys_reset_450m/U0'
Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_proc_sys_reset_300m_0/xdma_proc_sys_reset_300m_0.xdc] for cell 'xdma_wrapper_i/xdma_i/proc_sys_reset_300m/U0'
Finished Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_proc_sys_reset_300m_0/xdma_proc_sys_reset_300m_0.xdc] for cell 'xdma_wrapper_i/xdma_i/proc_sys_reset_300m/U0'
Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_proc_sys_reset_300m_0/xdma_proc_sys_reset_300m_0_board.xdc] for cell 'xdma_wrapper_i/xdma_i/proc_sys_reset_300m/U0'
Finished Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_proc_sys_reset_300m_0/xdma_proc_sys_reset_300m_0_board.xdc] for cell 'xdma_wrapper_i/xdma_i/proc_sys_reset_300m/U0'
Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_proc_sys_reset_100m_0/xdma_proc_sys_reset_100m_0.xdc] for cell 'xdma_wrapper_i/xdma_i/proc_sys_reset_100m/U0'
Finished Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_proc_sys_reset_100m_0/xdma_proc_sys_reset_100m_0.xdc] for cell 'xdma_wrapper_i/xdma_i/proc_sys_reset_100m/U0'
Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_buf_sysclk_0/xdma_buf_sysclk_0_board.xdc] for cell 'xdma_wrapper_i/xdma_i/buf_sysclk/U0'
Finished Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_buf_sysclk_0/xdma_buf_sysclk_0_board.xdc] for cell 'xdma_wrapper_i/xdma_i/buf_sysclk/U0'
Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_ila_axil_0/ila_v6_2/constraints/ila.xdc] for cell 'xdma_wrapper_i/xdma_i/ila_axil/inst'
Finished Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_ila_axil_0/ila_v6_2/constraints/ila.xdc] for cell 'xdma_wrapper_i/xdma_i/ila_axil/inst'
Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_ila_axil_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'xdma_wrapper_i/xdma_i/ila_axil/inst'
Finished Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_ila_axil_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'xdma_wrapper_i/xdma_i/ila_axil/inst'
Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_ila_axi_xdma_before_0/ila_v6_2/constraints/ila.xdc] for cell 'xdma_wrapper_i/xdma_i/ila_axi_xdma_before/inst'
Finished Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_ila_axi_xdma_before_0/ila_v6_2/constraints/ila.xdc] for cell 'xdma_wrapper_i/xdma_i/ila_axi_xdma_before/inst'
Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_ila_axi_xdma_before_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'xdma_wrapper_i/xdma_i/ila_axi_xdma_before/inst'
Finished Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_ila_axi_xdma_before_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'xdma_wrapper_i/xdma_i/ila_axi_xdma_before/inst'
Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_ila_axi_cu_0/ila_v6_2/constraints/ila.xdc] for cell 'xdma_wrapper_i/xdma_i/ila_axi_cu/inst'
Finished Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_ila_axi_cu_0/ila_v6_2/constraints/ila.xdc] for cell 'xdma_wrapper_i/xdma_i/ila_axi_cu/inst'
Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_ila_axi_cu_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'xdma_wrapper_i/xdma_i/ila_axi_cu/inst'
Finished Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_ila_axi_cu_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'xdma_wrapper_i/xdma_i/ila_axi_cu/inst'
Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_hbm_inst_0/hdl/par/hbm_ip.xdc] for cell 'xdma_wrapper_i/xdma_i/hbm_inst/inst'
WARNING: [Constraints 18-619] A clock with name 'xmc_clk' already exists, overwriting the previous clock with the same name. [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_hbm_inst_0/hdl/par/hbm_ip.xdc:4]
Finished Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_hbm_inst_0/hdl/par/hbm_ip.xdc] for cell 'xdma_wrapper_i/xdma_i/hbm_inst/inst'
Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_clk_wiz_0/xdma_clk_wiz_0.xdc] for cell 'xdma_wrapper_i/xdma_i/clk_wiz/inst'
INFO: [Timing 38-2] Deriving generated clocks [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_clk_wiz_0/xdma_clk_wiz_0.xdc:57]
Finished Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_clk_wiz_0/xdma_clk_wiz_0.xdc] for cell 'xdma_wrapper_i/xdma_i/clk_wiz/inst'
Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_clk_wiz_0/xdma_clk_wiz_0_board.xdc] for cell 'xdma_wrapper_i/xdma_i/clk_wiz/inst'
Finished Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_clk_wiz_0/xdma_clk_wiz_0_board.xdc] for cell 'xdma_wrapper_i/xdma_i/clk_wiz/inst'
Sourcing Tcl File [/mnt/backup/xiaojing/md-uni-fpga-dev/constr/f37x/pins_md.xdc]
WARNING: [Vivado 12-584] No ports matched 'qsfp_refclk_p'. [/mnt/backup/xiaojing/md-uni-fpga-dev/constr/f37x/pins_md.xdc:96]
Got num_ports == 0
WARNING: [Constraints 18-619] A clock with name 'xmc_clk' already exists, overwriting the previous clock with the same name. [/mnt/backup/xiaojing/md-uni-fpga-dev/constr/f37x/pins_md.xdc:113]
Finished Sourcing Tcl File [/mnt/backup/xiaojing/md-uni-fpga-dev/constr/f37x/pins_md.xdc]
Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/constr/f37x/general.xdc]
Finished Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/constr/f37x/general.xdc]
Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_auto_cc_0/xdma_auto_cc_0_clocks.xdc] for cell 'xdma_wrapper_i/xdma_i/interconnect_axi_xdma/m00_couplers/auto_cc/inst'
WARNING: [Timing 38-3] User defined clock exists on pin xdma_wrapper_i/xdma_i/xdma/inst/pcie4c_ip_i/inst/xdma_xdma_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_xdma_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_xdma_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:117] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_auto_cc_0/xdma_auto_cc_0_clocks.xdc:16]
INFO: [Timing 38-2] Deriving generated clocks [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_auto_cc_0/xdma_auto_cc_0_clocks.xdc:16]
Finished Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_auto_cc_0/xdma_auto_cc_0_clocks.xdc] for cell 'xdma_wrapper_i/xdma_i/interconnect_axi_xdma/m00_couplers/auto_cc/inst'
Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_auto_ds_0/xdma_auto_ds_0_clocks.xdc] for cell 'xdma_wrapper_i/xdma_i/interconnect_axi_xdma/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_auto_ds_0/xdma_auto_ds_0_clocks.xdc] for cell 'xdma_wrapper_i/xdma_i/interconnect_axi_xdma/m00_couplers/auto_ds/inst'
Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_auto_cc_1/xdma_auto_cc_1_clocks.xdc] for cell 'xdma_wrapper_i/xdma_i/interconnect_axil/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_auto_cc_1/xdma_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_auto_cc_1/xdma_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_auto_cc_1/xdma_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_auto_cc_1/xdma_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_auto_cc_1/xdma_auto_cc_1_clocks.xdc] for cell 'xdma_wrapper_i/xdma_i/interconnect_axil/m01_couplers/auto_cc/inst'
Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/ip_0/xdma_xdma_0_pcie4c_ip_board.xdc] for cell 'xdma_wrapper_i/xdma_i/xdma/inst/pcie4c_ip_i/inst'
Finished Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/ip_0/xdma_xdma_0_pcie4c_ip_board.xdc] for cell 'xdma_wrapper_i/xdma_i/xdma/inst/pcie4c_ip_i/inst'
Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/ip_0/synth/xdma_xdma_0_pcie4c_ip_late.xdc] for cell 'xdma_wrapper_i/xdma_i/xdma/inst/pcie4c_ip_i/inst'
Finished Parsing XDC File [/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.gen/sources_1/bd/xdma/ip/xdma_xdma_0/ip_0/synth/xdma_xdma_0_pcie4c_ip_late.xdc] for cell 'xdma_wrapper_i/xdma_i/xdma/inst/pcie4c_ip_i/inst'
INFO: [Project 1-1715] 4 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 12398.277 ; gain = 0.000 ; free physical = 243955 ; free virtual = 251852
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2353 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 1604 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 172 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 66 instances
  HBM_TWO_STACK_INTF => HBM_TWO_STACK_INTF (HBM_REF_CLK(x2), HBM_SNGLBLI_INTF_APB(x2), HBM_SNGLBLI_INTF_AXI(x32)): 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 17 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 452 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 14 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 16 instances

open_run: Time (s): cpu = 00:07:43 ; elapsed = 00:04:59 . Memory (MB): peak = 12398.277 ; gain = 3827.879 ; free physical = 243513 ; free virtual = 251411
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group -filter { MARK_DEBUG == "TRUE" } ]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list xdma_wrapper_i/xdma_i/clk_wiz/inst/clk_out3 ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list RL_inst/axi_araddr_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list RL_inst/axi_arready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list RL_inst/axi_arvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list RL_inst/axi_awaddr_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list RL_inst/axi_awvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list RL_inst/axi_rlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list RL_inst/axi_rvalid ]]
set_property port_width 1 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list RL_inst/axi_awready ]]
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list xdma_wrapper_i/xdma_i/clk_wiz/inst/clk_out3 ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list RL_inst/axi_araddr_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list RL_inst/axi_arready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list RL_inst/axi_arvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list RL_inst/axi_awaddr_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list RL_inst/axi_awvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list RL_inst/axi_rlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list RL_inst/axi_rvalid ]]
set_property port_width 1 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list RL_inst/axi_awready ]]
reset_run synth_1
save_constraints -force
launch_runs impl_1 -jobs 40
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Nov 10 21:36:16 2023] Launched synth_1...
Run output will be captured here: /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.runs/synth_1/runme.log
[Fri Nov 10 21:36:16 2023] Launched impl_1...
Run output will be captured here: /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.runs/impl_1/runme.log
close_design
close_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 13353.625 ; gain = 0.000 ; free physical = 244241 ; free virtual = 252101
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_4
set_property -dict [list CONFIG.Component_Name {ila_4}] [get_ips ila_4]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'ila_4' to 'ila_4' is not allowed and is ignored.
generate_target {instantiation_template} [get_files /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.srcs/sources_1/ip/ila_4/ila_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_4'...
set_property generate_synth_checkpoint false [get_files  /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.srcs/sources_1/ip/ila_4/ila_4.xci]
generate_target all [get_files  /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.srcs/sources_1/ip/ila_4/ila_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_4'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_4'...
export_ip_user_files -of_objects [get_files /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.srcs/sources_1/ip/ila_4/ila_4.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.srcs/sources_1/ip/ila_4/ila_4.xci] -directory /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.ip_user_files/sim_scripts -ip_user_files_dir /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.ip_user_files -ipstatic_source_dir /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.cache/compile_simlib/modelsim} {questa=/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.cache/compile_simlib/questa} {ies=/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.cache/compile_simlib/ies} {xcelium=/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.cache/compile_simlib/xcelium} {vcs=/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.cache/compile_simlib/vcs} {riviera=/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_PROBE1_WIDTH {8} CONFIG.C_NUM_OF_PROBES {2}] [get_ips ila_4]
generate_target all [get_files  /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.srcs/sources_1/ip/ila_4/ila_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_4'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_4'...
export_ip_user_files -of_objects [get_files /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.srcs/sources_1/ip/ila_4/ila_4.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.srcs/sources_1/ip/ila_4/ila_4.xci] -directory /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.ip_user_files/sim_scripts -ip_user_files_dir /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.ip_user_files -ipstatic_source_dir /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.cache/compile_simlib/modelsim} {questa=/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.cache/compile_simlib/questa} {ies=/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.cache/compile_simlib/ies} {xcelium=/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.cache/compile_simlib/xcelium} {vcs=/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.cache/compile_simlib/vcs} {riviera=/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_PROBE20_WIDTH {14} CONFIG.C_PROBE17_WIDTH {6} CONFIG.C_PROBE12_WIDTH {256} CONFIG.C_PROBE10_WIDTH {36} CONFIG.C_PROBE5_WIDTH {256} CONFIG.C_PROBE3_WIDTH {36} CONFIG.C_NUM_OF_PROBES {24}] [get_ips ila_4]
generate_target all [get_files  /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.srcs/sources_1/ip/ila_4/ila_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_4'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_4'...
export_ip_user_files -of_objects [get_files /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.srcs/sources_1/ip/ila_4/ila_4.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.srcs/sources_1/ip/ila_4/ila_4.xci] -directory /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.ip_user_files/sim_scripts -ip_user_files_dir /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.ip_user_files -ipstatic_source_dir /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.cache/compile_simlib/modelsim} {questa=/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.cache/compile_simlib/questa} {ies=/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.cache/compile_simlib/ies} {xcelium=/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.cache/compile_simlib/xcelium} {vcs=/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.cache/compile_simlib/vcs} {riviera=/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
launch_runs synth_1 -jobs 40
[Fri Nov 10 22:32:18 2023] Launched synth_1...
Run output will be captured here: /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.runs/synth_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
launch_runs impl_1 -jobs 40
[Fri Nov 10 22:51:33 2023] Launched synth_1...
Run output will be captured here: /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.runs/synth_1/runme.log
[Fri Nov 10 22:51:33 2023] Launched impl_1...
Run output will be captured here: /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 40
[Sat Nov 11 00:11:26 2023] Launched impl_1...
Run output will be captured here: /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/inspurA
set_property PROGRAM.FILE {/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.runs/impl_1/md_base_top.bit} [get_hw_devices xcvu37p_0]
set_property PROBES.FILE {/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.runs/impl_1/md_base_top.ltx} [get_hw_devices xcvu37p_0]
set_property FULL_PROBES.FILE {/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.runs/impl_1/md_base_top.ltx} [get_hw_devices xcvu37p_0]
current_hw_device [get_hw_devices xcvu37p_0]
refresh_hw_device [lindex [get_hw_devices xcvu37p_0] 0]
INFO: [Labtools 27-2302] Device xcvu37p (JTAG device index = 0) is programmed with a design that has 4 ILA core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'RL_inst/U_ila_4' at location 'uuid_D21CC15BF864506DAACB7CB3B7C1372A' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xcvu37p_0 and the probes file(s) /mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.runs/impl_1/md_base_top.ltx.
The device design has 4 ILA core(s) and 0 VIO core(s). 3 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
refresh_hw_device: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 13706.832 ; gain = 0.000 ; free physical = 241602 ; free virtual = 250599
set_property PROBES.FILE {/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.runs/impl_1/md_base_top.ltx} [get_hw_devices xcvu37p_0]
set_property FULL_PROBES.FILE {/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.runs/impl_1/md_base_top.ltx} [get_hw_devices xcvu37p_0]
set_property PROGRAM.FILE {/mnt/backup/xiaojing/md-uni-fpga-dev/build/f37x_RLv1/md_base/md_base.runs/impl_1/md_base_top.bit} [get_hw_devices xcvu37p_0]
program_hw_devices [get_hw_devices xcvu37p_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 13706.832 ; gain = 0.000 ; free physical = 241656 ; free virtual = 250654
refresh_hw_device [lindex [get_hw_devices xcvu37p_0] 0]
INFO: [Labtools 27-2302] Device xcvu37p (JTAG device index = 0) is programmed with a design that has 4 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcvu37p_0] -filter {CELL_NAME=~"RL_inst/U_ila_4"}]]
WARNING: Simulation object xdma_wrapper_i/xdma_i/cu_axi_1_WREADY was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/cu_axi_1_AWADDR was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_1 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_2 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_3 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/cu_axi_1_BRESP was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/cu_axi_1_BVALID was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/cu_axi_1_BREADY was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/cu_axi_1_ARADDR was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_4 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_5 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_6 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/cu_axi_1_RREADY was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/cu_axi_1_WVALID was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/cu_axi_1_ARVALID was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/cu_axi_1_ARREADY was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/cu_axi_1_RDATA was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/cu_axi_1_AWVALID was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/cu_axi_1_AWREADY was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/cu_axi_1_RRESP was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/cu_axi_1_WDATA was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/cu_axi_1_WSTRB was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/cu_axi_1_RVALID was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_7 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_8 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_9 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_10 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_11 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_12 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/cu_axi_1_AWID was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/cu_axi_1_BID was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/cu_axi_1_AWLEN was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_13 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/cu_axi_1_AWSIZE was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/cu_axi_1_AWBURST was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/cu_axi_1_ARID was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_14 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_15 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/cu_axi_1_ARLEN was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/cu_axi_1_ARSIZE was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/cu_axi_1_ARBURST was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_16 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_17 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const1>_1 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const1>_2 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_18 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_19 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const1>_3 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const1> was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_20 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_21 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_22 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_23 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_24 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_25 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_26 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_27 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_28 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_29 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_30 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_31 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_32 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_33 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_34 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_35 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/cu_axi_1_RID was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_36 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/cu_axi_1_RLAST was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_37 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/cu_axi_1_WLAST was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_38 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_39 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_40 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_41 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_42 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_43 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_44 was not found in the design.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcvu37p_0] -filter {CELL_NAME=~"xdma_wrapper_i/xdma_i/ila_axi_cu"}]]
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_WREADY was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_AWADDR was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_BRESP was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_BVALID was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_BREADY was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_ARADDR was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_RREADY was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_WVALID was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_ARVALID was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_ARREADY was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_RDATA was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_AWVALID was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_AWREADY was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_RRESP was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_WDATA was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_WSTRB was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_RVALID was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_ARPROT was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_AWPROT was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_AWID was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_BID was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_AWLEN was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_45 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_AWSIZE was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_AWBURST was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_ARID was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_AWLOCK was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_ARLEN was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_ARSIZE was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_ARBURST was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_ARLOCK was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_ARCACHE was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_AWCACHE was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_46 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_47 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_48 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_49 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_50 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_51 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_52 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_53 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_54 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_55 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_56 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_57 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_58 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_59 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_60 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_61 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_62 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_RID was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_63 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_RLAST was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_64 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/xdma_M_AXI_WLAST was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_65 was not found in the design.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcvu37p_0] -filter {CELL_NAME=~"xdma_wrapper_i/xdma_i/ila_axi_xdma_before"}]]
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_WREADY was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_AWADDR was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_BRESP was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_BVALID was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_BREADY was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_ARADDR was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_RREADY was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_WVALID was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_ARVALID was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_ARREADY was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_RDATA was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_AWVALID was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_AWREADY was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_RRESP was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_WDATA was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_WSTRB was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_RVALID was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_ARPROT was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_AWPROT was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_66 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_67 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_AWLEN was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_68 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_AWSIZE was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_AWBURST was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_69 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_AWLOCK was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_ARLEN was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_ARSIZE was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_ARBURST was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_ARLOCK was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_ARCACHE was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_AWCACHE was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_ARREGION was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_ARQOS was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_70 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_AWREGION was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_AWQOS was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_71 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_72 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_RLAST was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0>_73 was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/interconnect_axil_M01_AXI_WLAST was not found in the design.
WARNING: Simulation object xdma_wrapper_i/xdma_i/<const0> was not found in the design.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_4 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcvu37p_0] -filter {CELL_NAME=~"xdma_wrapper_i/xdma_i/ila_axil"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {RL_inst/RL_Begin_en} {RL_inst/axi_araddr} {RL_inst/axi_araddr_en} {RL_inst/axi_araddr_reg_n_0_} {RL_inst/axi_arready} {RL_inst/axi_arvalid} {RL_inst/axi_awaddr} {RL_inst/axi_awaddr_reg_n_0_} {RL_inst/axi_awready} {RL_inst/axi_awvalid} {RL_inst/axi_rdata} {RL_inst/AXI_read_state} {RL_inst/axi_rlast} {RL_inst/axi_rvalid} {RL_inst/axi_rvalid_1} {RL_inst/axi_wdata} {RL_inst/axi_wlast} {RL_inst/axi_wready} {RL_inst/axi_wvalid} {RL_inst/n_0_0} {RL_inst/n_0_1} {RL_inst/New_Homecell_begin_Cnt} {RL_inst/New_Homecell_begin_en} {RL_inst/ONE_LEN_DONE} {RL_inst/read_valid_cnt} {RL_inst/Update_ALL_Force_Ram_done} }
