<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="newcpu3.0.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CPU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CPU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CPU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CPU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CPU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CPU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CPU.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ControlUnit_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IP_ROM_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mux4_5_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Muxfa6_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="exemem_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="t_CPU_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="t_CPU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="t_CPU_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="t_CPU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="t_CP_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="t_CP_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="t_CP_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="t_CP_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="t_CU_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="t_Mf6_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="t_Reg_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="t_Reg_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="t_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1463145133" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1463145133">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464019538" xil_pn:in_ck="8822684608785648747" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1464019538">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="ControlUnit.v"/>
      <outfile xil_pn:name="Extender.v"/>
      <outfile xil_pn:name="IP_RAM.v"/>
      <outfile xil_pn:name="IP_ROM.v"/>
      <outfile xil_pn:name="Mux2_32.v"/>
      <outfile xil_pn:name="Mux2_5.v"/>
      <outfile xil_pn:name="Mux4_32.v"/>
      <outfile xil_pn:name="Muxfa6.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="Reg.v"/>
      <outfile xil_pn:name="exemem.v"/>
      <outfile xil_pn:name="forBranch.v"/>
      <outfile xil_pn:name="forJ.v"/>
      <outfile xil_pn:name="forS.v"/>
      <outfile xil_pn:name="idexe.v"/>
      <outfile xil_pn:name="ifid.v"/>
      <outfile xil_pn:name="memwb.v"/>
      <outfile xil_pn:name="t_CP.v"/>
      <outfile xil_pn:name="t_CU.v"/>
      <outfile xil_pn:name="t_Mf6.v"/>
      <outfile xil_pn:name="t_Reg.v"/>
      <outfile xil_pn:name="t_test.v"/>
      <outfile xil_pn:name="test.v"/>
    </transform>
    <transform xil_pn:end_ts="1463968190" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1864665593813995101" xil_pn:start_ts="1463968190">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463968190" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-9132336775880359909" xil_pn:start_ts="1463968190">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463675222" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8854169253882456725" xil_pn:start_ts="1463675222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464019538" xil_pn:in_ck="8822684608785648747" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1464019538">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="ControlUnit.v"/>
      <outfile xil_pn:name="Extender.v"/>
      <outfile xil_pn:name="IP_RAM.v"/>
      <outfile xil_pn:name="IP_ROM.v"/>
      <outfile xil_pn:name="Mux2_32.v"/>
      <outfile xil_pn:name="Mux2_5.v"/>
      <outfile xil_pn:name="Mux4_32.v"/>
      <outfile xil_pn:name="Muxfa6.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="Reg.v"/>
      <outfile xil_pn:name="exemem.v"/>
      <outfile xil_pn:name="forBranch.v"/>
      <outfile xil_pn:name="forJ.v"/>
      <outfile xil_pn:name="forS.v"/>
      <outfile xil_pn:name="idexe.v"/>
      <outfile xil_pn:name="ifid.v"/>
      <outfile xil_pn:name="memwb.v"/>
      <outfile xil_pn:name="t_CP.v"/>
      <outfile xil_pn:name="t_CU.v"/>
      <outfile xil_pn:name="t_Mf6.v"/>
      <outfile xil_pn:name="t_Reg.v"/>
      <outfile xil_pn:name="t_test.v"/>
      <outfile xil_pn:name="test.v"/>
    </transform>
    <transform xil_pn:end_ts="1464019544" xil_pn:in_ck="8822684608785648747" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1501934902155885561" xil_pn:start_ts="1464019538">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="t_CP_beh.prj"/>
      <outfile xil_pn:name="t_CP_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1464752978" xil_pn:in_ck="8352704786003024786" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5271671846714906172" xil_pn:start_ts="1464752977">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="t_CP_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1463732867" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1463732867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463732867" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-9170577632583679235" xil_pn:start_ts="1463732867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463732867" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8854169253882456725" xil_pn:start_ts="1463732867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463732867" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1463732867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463732867" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="9179435267887864767" xil_pn:start_ts="1463732867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463732867" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756275229" xil_pn:start_ts="1463732867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463732867" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8786533916666709665" xil_pn:start_ts="1463732867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463738840" xil_pn:in_ck="-2440425746277898613" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4755317930000381372" xil_pn:start_ts="1463738822">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="CPU.lso"/>
      <outfile xil_pn:name="CPU.ngc"/>
      <outfile xil_pn:name="CPU.ngr"/>
      <outfile xil_pn:name="CPU.prj"/>
      <outfile xil_pn:name="CPU.syr"/>
      <outfile xil_pn:name="CPU.xst"/>
      <outfile xil_pn:name="CPU_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
