{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684996152063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684996152068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 14:29:11 2023 " "Processing started: Thu May 25 14:29:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684996152068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684996152068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off responder -c responder " "Command: quartus_map --read_settings_files=on --write_settings_files=off responder -c responder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684996152068 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684996152445 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684996152445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "responder.v 1 1 " "Found 1 design units, including 1 entities, in source file responder.v" { { "Info" "ISGN_ENTITY_NAME" "1 responder " "Found entity 1: responder" {  } { { "responder.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/responder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684996162455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684996162455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_module.v 1 1 " "Found 1 design units, including 1 entities, in source file timer_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer_module " "Found entity 1: Timer_module" {  } { { "Timer_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Timer_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684996162460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684996162460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer_module.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Buzzer_module " "Found entity 1: Buzzer_module" {  } { { "Buzzer_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Buzzer_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684996162461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684996162461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_module.v 1 1 " "Found 1 design units, including 1 entities, in source file select_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Select_module " "Found entity 1: Select_module" {  } { { "Select_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Select_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684996162464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684996162464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_module.v 1 1 " "Found 1 design units, including 1 entities, in source file display_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_module " "Found entity 1: Display_module" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684996162466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684996162466 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "responder " "Elaborating entity \"responder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684996162503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Select_module Select_module:U1 " "Elaborating entity \"Select_module\" for hierarchy \"Select_module:U1\"" {  } { { "responder.v" "U1" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/responder.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684996162510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer_module Timer_module:U2 " "Elaborating entity \"Timer_module\" for hierarchy \"Timer_module:U2\"" {  } { { "responder.v" "U2" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/responder.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684996162540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buzzer_module Buzzer_module:U3 " "Elaborating entity \"Buzzer_module\" for hierarchy \"Buzzer_module:U3\"" {  } { { "responder.v" "U3" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/responder.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684996162541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_module Display_module:U4 " "Elaborating entity \"Display_module\" for hierarchy \"Display_module:U4\"" {  } { { "responder.v" "U4" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/responder.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684996162543 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Display_module.v(36) " "Verilog HDL Case Statement warning at Display_module.v(36): incomplete case statement has no default case item" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 36 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684996162546 "|responder|Display_module:U4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_DigitronCS_Out Display_module.v(34) " "Verilog HDL Always Construct warning at Display_module.v(34): inferring latch(es) for variable \"W_DigitronCS_Out\", which holds its previous value in one or more paths through the always construct" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684996162546 "|responder|Display_module:U4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Player_Number Display_module.v(46) " "Verilog HDL Always Construct warning at Display_module.v(46): variable \"Player_Number\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684996162546 "|responder|Display_module:U4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "TimerH Display_module.v(47) " "Verilog HDL Always Construct warning at Display_module.v(47): variable \"TimerH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684996162546 "|responder|Display_module:U4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "TimerL Display_module.v(48) " "Verilog HDL Always Construct warning at Display_module.v(48): variable \"TimerL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684996162546 "|responder|Display_module:U4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Display_module.v(51) " "Verilog HDL Case Statement warning at Display_module.v(51): incomplete case statement has no default case item" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 51 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684996162546 "|responder|Display_module:U4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_Digitron_Out Display_module.v(43) " "Verilog HDL Always Construct warning at Display_module.v(43): inferring latch(es) for variable \"W_Digitron_Out\", which holds its previous value in one or more paths through the always construct" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684996162546 "|responder|Display_module:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[0\] Display_module.v(43) " "Inferred latch for \"W_Digitron_Out\[0\]\" at Display_module.v(43)" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684996162546 "|responder|Display_module:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[1\] Display_module.v(43) " "Inferred latch for \"W_Digitron_Out\[1\]\" at Display_module.v(43)" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684996162546 "|responder|Display_module:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[2\] Display_module.v(43) " "Inferred latch for \"W_Digitron_Out\[2\]\" at Display_module.v(43)" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684996162546 "|responder|Display_module:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[3\] Display_module.v(43) " "Inferred latch for \"W_Digitron_Out\[3\]\" at Display_module.v(43)" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684996162546 "|responder|Display_module:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[4\] Display_module.v(43) " "Inferred latch for \"W_Digitron_Out\[4\]\" at Display_module.v(43)" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684996162546 "|responder|Display_module:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[5\] Display_module.v(43) " "Inferred latch for \"W_Digitron_Out\[5\]\" at Display_module.v(43)" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684996162546 "|responder|Display_module:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[6\] Display_module.v(43) " "Inferred latch for \"W_Digitron_Out\[6\]\" at Display_module.v(43)" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684996162546 "|responder|Display_module:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[7\] Display_module.v(43) " "Inferred latch for \"W_Digitron_Out\[7\]\" at Display_module.v(43)" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684996162546 "|responder|Display_module:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_DigitronCS_Out.1110 Display_module.v(34) " "Inferred latch for \"W_DigitronCS_Out.1110\" at Display_module.v(34)" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684996162546 "|responder|Display_module:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_DigitronCS_Out.1011 Display_module.v(34) " "Inferred latch for \"W_DigitronCS_Out.1011\" at Display_module.v(34)" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684996162546 "|responder|Display_module:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_DigitronCS_Out.0111 Display_module.v(34) " "Inferred latch for \"W_DigitronCS_Out.0111\" at Display_module.v(34)" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684996162546 "|responder|Display_module:U4"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U4\|W_Digitron_Out\[0\] " "Latch Display_module:U4\|W_Digitron_Out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Display_module:U4\|W_DigitronCS_Out.0111_174 " "Ports D and ENA on the latch are fed by the same signal Display_module:U4\|W_DigitronCS_Out.0111_174" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 34 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684996163015 ""}  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684996163015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U4\|W_Digitron_Out\[1\] " "Latch Display_module:U4\|W_Digitron_Out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Timer_module:U2\|TimerL\[2\] " "Ports D and ENA on the latch are fed by the same signal Timer_module:U2\|TimerL\[2\]" {  } { { "Timer_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Timer_module.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684996163015 ""}  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684996163015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U4\|W_Digitron_Out\[2\] " "Latch Display_module:U4\|W_Digitron_Out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Timer_module:U2\|TimerL\[2\] " "Ports D and ENA on the latch are fed by the same signal Timer_module:U2\|TimerL\[2\]" {  } { { "Timer_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Timer_module.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684996163015 ""}  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684996163015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U4\|W_Digitron_Out\[3\] " "Latch Display_module:U4\|W_Digitron_Out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Display_module:U4\|W_DigitronCS_Out.0111_174 " "Ports D and ENA on the latch are fed by the same signal Display_module:U4\|W_DigitronCS_Out.0111_174" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 34 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684996163015 ""}  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684996163015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U4\|W_Digitron_Out\[4\] " "Latch Display_module:U4\|W_Digitron_Out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Display_module:U4\|W_DigitronCS_Out.0111_174 " "Ports D and ENA on the latch are fed by the same signal Display_module:U4\|W_DigitronCS_Out.0111_174" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 34 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684996163015 ""}  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684996163015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U4\|W_Digitron_Out\[5\] " "Latch Display_module:U4\|W_Digitron_Out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Display_module:U4\|W_DigitronCS_Out.0111_174 " "Ports D and ENA on the latch are fed by the same signal Display_module:U4\|W_DigitronCS_Out.0111_174" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 34 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684996163015 ""}  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684996163015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U4\|W_Digitron_Out\[6\] " "Latch Display_module:U4\|W_Digitron_Out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Display_module:U4\|W_DigitronCS_Out.0111_174 " "Ports D and ENA on the latch are fed by the same signal Display_module:U4\|W_DigitronCS_Out.0111_174" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 34 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684996163015 ""}  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684996163015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U4\|W_DigitronCS_Out.1110_158 " "Latch Display_module:U4\|W_DigitronCS_Out.1110_158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Display_module:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Display_module:U4\|cnt\[0\]" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684996163015 ""}  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684996163015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U4\|W_DigitronCS_Out.1011_166 " "Latch Display_module:U4\|W_DigitronCS_Out.1011_166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Display_module:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Display_module:U4\|cnt\[0\]" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684996163015 ""}  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684996163015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U4\|W_DigitronCS_Out.0111_174 " "Latch Display_module:U4\|W_DigitronCS_Out.0111_174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Display_module:U4\|cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal Display_module:U4\|cnt\[1\]" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684996163015 ""}  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Display_module.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684996163015 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Timer_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/Timer_module.v" 34 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1684996163018 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1684996163018 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Digitron_Out\[7\] GND " "Pin \"Digitron_Out\[7\]\" is stuck at GND" {  } { { "responder.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/responder.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684996163056 "|responder|Digitron_Out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DigitronCS_Out\[1\] VCC " "Pin \"DigitronCS_Out\[1\]\" is stuck at VCC" {  } { { "responder.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/12 responder/responder.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684996163056 "|responder|DigitronCS_Out[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1684996163056 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684996163132 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684996163639 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684996163639 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "215 " "Implemented 215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684996163782 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684996163782 ""} { "Info" "ICUT_CUT_TM_LCELLS" "187 " "Implemented 187 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684996163782 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684996163782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684996163801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 14:29:23 2023 " "Processing ended: Thu May 25 14:29:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684996163801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684996163801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684996163801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684996163801 ""}
