Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jul 11 05:46:31 2018
| Host         : Miguel running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file topLevel_timing_summary_routed.rpt -rpx topLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : topLevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: md5/currentState_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: md5/currentState_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: md5/currentState_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.906        0.000                      0                  129        0.265        0.000                      0                  129        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.906        0.000                      0                  129        0.265        0.000                      0                  129        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 md5/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 0.890ns (19.722%)  route 3.623ns (80.278%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.724     5.327    md5/clk_IBUF_BUFG
    SLICE_X88Y66         FDRE                                         r  md5/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  md5/i_reg[15]/Q
                         net (fo=2, routed)           0.809     6.654    md5/i_reg[15]
    SLICE_X89Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.778 r  md5/currentState[2]_i_9/O
                         net (fo=1, routed)           1.103     7.881    md5/currentState[2]_i_9_n_0
    SLICE_X89Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.005 r  md5/currentState[2]_i_3/O
                         net (fo=5, routed)           0.605     8.610    md5/currentState[2]_i_3_n_0
    SLICE_X89Y68         LUT4 (Prop_lut4_I3_O)        0.124     8.734 r  md5/i[0]_i_1/O
                         net (fo=31, routed)          1.105     9.839    md5/i[0]_i_1_n_0
    SLICE_X88Y63         FDRE                                         r  md5/i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.607    15.030    md5/clk_IBUF_BUFG
    SLICE_X88Y63         FDRE                                         r  md5/i_reg[0]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X88Y63         FDRE (Setup_fdre_C_R)       -0.524    14.745    md5/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 md5/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 0.890ns (19.722%)  route 3.623ns (80.278%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.724     5.327    md5/clk_IBUF_BUFG
    SLICE_X88Y66         FDRE                                         r  md5/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  md5/i_reg[15]/Q
                         net (fo=2, routed)           0.809     6.654    md5/i_reg[15]
    SLICE_X89Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.778 r  md5/currentState[2]_i_9/O
                         net (fo=1, routed)           1.103     7.881    md5/currentState[2]_i_9_n_0
    SLICE_X89Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.005 r  md5/currentState[2]_i_3/O
                         net (fo=5, routed)           0.605     8.610    md5/currentState[2]_i_3_n_0
    SLICE_X89Y68         LUT4 (Prop_lut4_I3_O)        0.124     8.734 r  md5/i[0]_i_1/O
                         net (fo=31, routed)          1.105     9.839    md5/i[0]_i_1_n_0
    SLICE_X88Y63         FDRE                                         r  md5/i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.607    15.030    md5/clk_IBUF_BUFG
    SLICE_X88Y63         FDRE                                         r  md5/i_reg[1]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X88Y63         FDRE (Setup_fdre_C_R)       -0.524    14.745    md5/i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 md5/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 0.890ns (19.722%)  route 3.623ns (80.278%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.724     5.327    md5/clk_IBUF_BUFG
    SLICE_X88Y66         FDRE                                         r  md5/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  md5/i_reg[15]/Q
                         net (fo=2, routed)           0.809     6.654    md5/i_reg[15]
    SLICE_X89Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.778 r  md5/currentState[2]_i_9/O
                         net (fo=1, routed)           1.103     7.881    md5/currentState[2]_i_9_n_0
    SLICE_X89Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.005 r  md5/currentState[2]_i_3/O
                         net (fo=5, routed)           0.605     8.610    md5/currentState[2]_i_3_n_0
    SLICE_X89Y68         LUT4 (Prop_lut4_I3_O)        0.124     8.734 r  md5/i[0]_i_1/O
                         net (fo=31, routed)          1.105     9.839    md5/i[0]_i_1_n_0
    SLICE_X88Y63         FDRE                                         r  md5/i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.607    15.030    md5/clk_IBUF_BUFG
    SLICE_X88Y63         FDRE                                         r  md5/i_reg[2]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X88Y63         FDRE (Setup_fdre_C_R)       -0.524    14.745    md5/i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 md5/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 0.890ns (19.722%)  route 3.623ns (80.278%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.724     5.327    md5/clk_IBUF_BUFG
    SLICE_X88Y66         FDRE                                         r  md5/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  md5/i_reg[15]/Q
                         net (fo=2, routed)           0.809     6.654    md5/i_reg[15]
    SLICE_X89Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.778 r  md5/currentState[2]_i_9/O
                         net (fo=1, routed)           1.103     7.881    md5/currentState[2]_i_9_n_0
    SLICE_X89Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.005 r  md5/currentState[2]_i_3/O
                         net (fo=5, routed)           0.605     8.610    md5/currentState[2]_i_3_n_0
    SLICE_X89Y68         LUT4 (Prop_lut4_I3_O)        0.124     8.734 r  md5/i[0]_i_1/O
                         net (fo=31, routed)          1.105     9.839    md5/i[0]_i_1_n_0
    SLICE_X88Y63         FDRE                                         r  md5/i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.607    15.030    md5/clk_IBUF_BUFG
    SLICE_X88Y63         FDRE                                         r  md5/i_reg[3]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X88Y63         FDRE (Setup_fdre_C_R)       -0.524    14.745    md5/i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.955ns  (required time - arrival time)
  Source:                 md5/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 0.890ns (19.938%)  route 3.574ns (80.062%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.724     5.327    md5/clk_IBUF_BUFG
    SLICE_X88Y66         FDRE                                         r  md5/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  md5/i_reg[15]/Q
                         net (fo=2, routed)           0.809     6.654    md5/i_reg[15]
    SLICE_X89Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.778 r  md5/currentState[2]_i_9/O
                         net (fo=1, routed)           1.103     7.881    md5/currentState[2]_i_9_n_0
    SLICE_X89Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.005 r  md5/currentState[2]_i_3/O
                         net (fo=5, routed)           0.605     8.610    md5/currentState[2]_i_3_n_0
    SLICE_X89Y68         LUT4 (Prop_lut4_I3_O)        0.124     8.734 r  md5/i[0]_i_1/O
                         net (fo=31, routed)          1.056     9.790    md5/i[0]_i_1_n_0
    SLICE_X88Y64         FDRE                                         r  md5/i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.607    15.030    md5/clk_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  md5/i_reg[4]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X88Y64         FDRE (Setup_fdre_C_R)       -0.524    14.745    md5/i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                  4.955    

Slack (MET) :             4.955ns  (required time - arrival time)
  Source:                 md5/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 0.890ns (19.938%)  route 3.574ns (80.062%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.724     5.327    md5/clk_IBUF_BUFG
    SLICE_X88Y66         FDRE                                         r  md5/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  md5/i_reg[15]/Q
                         net (fo=2, routed)           0.809     6.654    md5/i_reg[15]
    SLICE_X89Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.778 r  md5/currentState[2]_i_9/O
                         net (fo=1, routed)           1.103     7.881    md5/currentState[2]_i_9_n_0
    SLICE_X89Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.005 r  md5/currentState[2]_i_3/O
                         net (fo=5, routed)           0.605     8.610    md5/currentState[2]_i_3_n_0
    SLICE_X89Y68         LUT4 (Prop_lut4_I3_O)        0.124     8.734 r  md5/i[0]_i_1/O
                         net (fo=31, routed)          1.056     9.790    md5/i[0]_i_1_n_0
    SLICE_X88Y64         FDRE                                         r  md5/i_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.607    15.030    md5/clk_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  md5/i_reg[5]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X88Y64         FDRE (Setup_fdre_C_R)       -0.524    14.745    md5/i_reg[5]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                  4.955    

Slack (MET) :             4.955ns  (required time - arrival time)
  Source:                 md5/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 0.890ns (19.938%)  route 3.574ns (80.062%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.724     5.327    md5/clk_IBUF_BUFG
    SLICE_X88Y66         FDRE                                         r  md5/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  md5/i_reg[15]/Q
                         net (fo=2, routed)           0.809     6.654    md5/i_reg[15]
    SLICE_X89Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.778 r  md5/currentState[2]_i_9/O
                         net (fo=1, routed)           1.103     7.881    md5/currentState[2]_i_9_n_0
    SLICE_X89Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.005 r  md5/currentState[2]_i_3/O
                         net (fo=5, routed)           0.605     8.610    md5/currentState[2]_i_3_n_0
    SLICE_X89Y68         LUT4 (Prop_lut4_I3_O)        0.124     8.734 r  md5/i[0]_i_1/O
                         net (fo=31, routed)          1.056     9.790    md5/i[0]_i_1_n_0
    SLICE_X88Y64         FDRE                                         r  md5/i_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.607    15.030    md5/clk_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  md5/i_reg[6]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X88Y64         FDRE (Setup_fdre_C_R)       -0.524    14.745    md5/i_reg[6]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                  4.955    

Slack (MET) :             4.955ns  (required time - arrival time)
  Source:                 md5/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 0.890ns (19.938%)  route 3.574ns (80.062%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.724     5.327    md5/clk_IBUF_BUFG
    SLICE_X88Y66         FDRE                                         r  md5/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  md5/i_reg[15]/Q
                         net (fo=2, routed)           0.809     6.654    md5/i_reg[15]
    SLICE_X89Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.778 r  md5/currentState[2]_i_9/O
                         net (fo=1, routed)           1.103     7.881    md5/currentState[2]_i_9_n_0
    SLICE_X89Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.005 r  md5/currentState[2]_i_3/O
                         net (fo=5, routed)           0.605     8.610    md5/currentState[2]_i_3_n_0
    SLICE_X89Y68         LUT4 (Prop_lut4_I3_O)        0.124     8.734 r  md5/i[0]_i_1/O
                         net (fo=31, routed)          1.056     9.790    md5/i[0]_i_1_n_0
    SLICE_X88Y64         FDRE                                         r  md5/i_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.607    15.030    md5/clk_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  md5/i_reg[7]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X88Y64         FDRE (Setup_fdre_C_R)       -0.524    14.745    md5/i_reg[7]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                  4.955    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 md5/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.890ns (20.401%)  route 3.473ns (79.599%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.724     5.327    md5/clk_IBUF_BUFG
    SLICE_X88Y66         FDRE                                         r  md5/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  md5/i_reg[15]/Q
                         net (fo=2, routed)           0.809     6.654    md5/i_reg[15]
    SLICE_X89Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.778 r  md5/currentState[2]_i_9/O
                         net (fo=1, routed)           1.103     7.881    md5/currentState[2]_i_9_n_0
    SLICE_X89Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.005 r  md5/currentState[2]_i_3/O
                         net (fo=5, routed)           0.605     8.610    md5/currentState[2]_i_3_n_0
    SLICE_X89Y68         LUT4 (Prop_lut4_I3_O)        0.124     8.734 r  md5/i[0]_i_1/O
                         net (fo=31, routed)          0.955     9.689    md5/i[0]_i_1_n_0
    SLICE_X88Y65         FDRE                                         r  md5/i_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.606    15.029    md5/clk_IBUF_BUFG
    SLICE_X88Y65         FDRE                                         r  md5/i_reg[10]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X88Y65         FDRE (Setup_fdre_C_R)       -0.524    14.744    md5/i_reg[10]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 md5/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.890ns (20.401%)  route 3.473ns (79.599%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.724     5.327    md5/clk_IBUF_BUFG
    SLICE_X88Y66         FDRE                                         r  md5/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  md5/i_reg[15]/Q
                         net (fo=2, routed)           0.809     6.654    md5/i_reg[15]
    SLICE_X89Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.778 r  md5/currentState[2]_i_9/O
                         net (fo=1, routed)           1.103     7.881    md5/currentState[2]_i_9_n_0
    SLICE_X89Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.005 r  md5/currentState[2]_i_3/O
                         net (fo=5, routed)           0.605     8.610    md5/currentState[2]_i_3_n_0
    SLICE_X89Y68         LUT4 (Prop_lut4_I3_O)        0.124     8.734 r  md5/i[0]_i_1/O
                         net (fo=31, routed)          0.955     9.689    md5/i[0]_i_1_n_0
    SLICE_X88Y65         FDRE                                         r  md5/i_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.606    15.029    md5/clk_IBUF_BUFG
    SLICE_X88Y65         FDRE                                         r  md5/i_reg[11]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X88Y65         FDRE (Setup_fdre_C_R)       -0.524    14.744    md5/i_reg[11]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  5.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 md5/i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.602     1.521    md5/clk_IBUF_BUFG
    SLICE_X88Y66         FDRE                                         r  md5/i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  md5/i_reg[14]/Q
                         net (fo=2, routed)           0.125     1.811    md5/i_reg[14]
    SLICE_X88Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  md5/i_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.921    md5/i_reg[12]_i_1_n_5
    SLICE_X88Y66         FDRE                                         r  md5/i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.872     2.037    md5/clk_IBUF_BUFG
    SLICE_X88Y66         FDRE                                         r  md5/i_reg[14]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X88Y66         FDRE (Hold_fdre_C_D)         0.134     1.655    md5/i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 md5/i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.601     1.520    md5/clk_IBUF_BUFG
    SLICE_X88Y67         FDRE                                         r  md5/i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y67         FDRE (Prop_fdre_C_Q)         0.164     1.684 r  md5/i_reg[18]/Q
                         net (fo=2, routed)           0.125     1.810    md5/i_reg[18]
    SLICE_X88Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  md5/i_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.920    md5/i_reg[16]_i_1_n_5
    SLICE_X88Y67         FDRE                                         r  md5/i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.871     2.036    md5/clk_IBUF_BUFG
    SLICE_X88Y67         FDRE                                         r  md5/i_reg[18]/C
                         clock pessimism             -0.515     1.520    
    SLICE_X88Y67         FDRE (Hold_fdre_C_D)         0.134     1.654    md5/i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 md5/i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.600     1.519    md5/clk_IBUF_BUFG
    SLICE_X88Y68         FDRE                                         r  md5/i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y68         FDRE (Prop_fdre_C_Q)         0.164     1.683 r  md5/i_reg[22]/Q
                         net (fo=2, routed)           0.125     1.809    md5/i_reg[22]
    SLICE_X88Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  md5/i_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.919    md5/i_reg[20]_i_1_n_5
    SLICE_X88Y68         FDRE                                         r  md5/i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.870     2.035    md5/clk_IBUF_BUFG
    SLICE_X88Y68         FDRE                                         r  md5/i_reg[22]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X88Y68         FDRE (Hold_fdre_C_D)         0.134     1.653    md5/i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 md5/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    md5/clk_IBUF_BUFG
    SLICE_X88Y63         FDRE                                         r  md5/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  md5/i_reg[2]/Q
                         net (fo=2, routed)           0.125     1.812    md5/i_reg_n_0_[2]
    SLICE_X88Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  md5/i_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.922    md5/i_reg[0]_i_2_n_5
    SLICE_X88Y63         FDRE                                         r  md5/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.874     2.039    md5/clk_IBUF_BUFG
    SLICE_X88Y63         FDRE                                         r  md5/i_reg[2]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y63         FDRE (Hold_fdre_C_D)         0.134     1.656    md5/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 md5/i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    md5/clk_IBUF_BUFG
    SLICE_X88Y65         FDRE                                         r  md5/i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  md5/i_reg[10]/Q
                         net (fo=2, routed)           0.125     1.812    md5/i_reg[10]
    SLICE_X88Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  md5/i_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.922    md5/i_reg[8]_i_1_n_5
    SLICE_X88Y65         FDRE                                         r  md5/i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.873     2.038    md5/clk_IBUF_BUFG
    SLICE_X88Y65         FDRE                                         r  md5/i_reg[10]/C
                         clock pessimism             -0.515     1.522    
    SLICE_X88Y65         FDRE (Hold_fdre_C_D)         0.134     1.656    md5/i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 md5/i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.598     1.517    md5/clk_IBUF_BUFG
    SLICE_X88Y70         FDRE                                         r  md5/i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  md5/i_reg[30]/Q
                         net (fo=2, routed)           0.127     1.808    md5/i_reg[30]
    SLICE_X88Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.918 r  md5/i_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.918    md5/i_reg[28]_i_1_n_5
    SLICE_X88Y70         FDRE                                         r  md5/i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.868     2.033    md5/clk_IBUF_BUFG
    SLICE_X88Y70         FDRE                                         r  md5/i_reg[30]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X88Y70         FDRE (Hold_fdre_C_D)         0.134     1.651    md5/i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 md5/i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    md5/clk_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  md5/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  md5/i_reg[6]/Q
                         net (fo=2, routed)           0.129     1.815    md5/i_reg[6]
    SLICE_X88Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.925 r  md5/i_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.925    md5/i_reg[4]_i_1_n_5
    SLICE_X88Y64         FDRE                                         r  md5/i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.874     2.039    md5/clk_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  md5/i_reg[6]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y64         FDRE (Hold_fdre_C_D)         0.134     1.656    md5/i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 md5/blockCounter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/blockCounter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.598     1.517    md5/clk_IBUF_BUFG
    SLICE_X86Y70         FDRE                                         r  md5/blockCounter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y70         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  md5/blockCounter_reg[30]/Q
                         net (fo=2, routed)           0.133     1.791    md5/blockCounter_reg_n_0_[30]
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  md5/blockCounter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    md5/blockCounter_reg[28]_i_1_n_5
    SLICE_X86Y70         FDRE                                         r  md5/blockCounter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.868     2.033    md5/clk_IBUF_BUFG
    SLICE_X86Y70         FDRE                                         r  md5/blockCounter_reg[30]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X86Y70         FDRE (Hold_fdre_C_D)         0.105     1.622    md5/blockCounter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 md5/blockCounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/blockCounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.602     1.521    md5/clk_IBUF_BUFG
    SLICE_X86Y66         FDRE                                         r  md5/blockCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  md5/blockCounter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.795    md5/blockCounter_reg_n_0_[14]
    SLICE_X86Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.906 r  md5/blockCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    md5/blockCounter_reg[12]_i_1_n_5
    SLICE_X86Y66         FDRE                                         r  md5/blockCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.872     2.037    md5/clk_IBUF_BUFG
    SLICE_X86Y66         FDRE                                         r  md5/blockCounter_reg[14]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X86Y66         FDRE (Hold_fdre_C_D)         0.105     1.626    md5/blockCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 md5/blockCounter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/blockCounter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.601     1.520    md5/clk_IBUF_BUFG
    SLICE_X86Y67         FDRE                                         r  md5/blockCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  md5/blockCounter_reg[18]/Q
                         net (fo=2, routed)           0.133     1.794    md5/blockCounter_reg_n_0_[18]
    SLICE_X86Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.905 r  md5/blockCounter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    md5/blockCounter_reg[16]_i_1_n_5
    SLICE_X86Y67         FDRE                                         r  md5/blockCounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.871     2.036    md5/clk_IBUF_BUFG
    SLICE_X86Y67         FDRE                                         r  md5/blockCounter_reg[18]/C
                         clock pessimism             -0.515     1.520    
    SLICE_X86Y67         FDRE (Hold_fdre_C_D)         0.105     1.625    md5/blockCounter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y63    md5/blockCounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y65    md5/blockCounter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y65    md5/blockCounter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y66    md5/blockCounter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y66    md5/blockCounter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y66    md5/blockCounter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y66    md5/blockCounter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y67    md5/blockCounter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y67    md5/blockCounter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y63    md5/blockCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y63    md5/blockCounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y63    md5/blockCounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y63    md5/blockCounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y64    md5/blockCounter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y64    md5/blockCounter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y64    md5/blockCounter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y64    md5/blockCounter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y63    md5/i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y63    md5/i_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y63    md5/blockCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y65    md5/blockCounter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y65    md5/blockCounter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y65    md5/blockCounter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y65    md5/blockCounter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y66    md5/blockCounter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y66    md5/blockCounter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y66    md5/blockCounter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y66    md5/blockCounter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y66    md5/blockCounter_reg[14]/C



