{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718715936434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718715936441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 14:05:36 2024 " "Processing started: Tue Jun 18 14:05:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718715936441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715936441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world " "Command: quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715936441 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718715937722 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718715937723 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nio2_sys.qsys " "Elaborating Platform Designer system entity \"nio2_sys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718715947661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.14:05:51 Progress: Loading dma_test/nio2_sys.qsys " "2024.06.18.14:05:51 Progress: Loading dma_test/nio2_sys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715951809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.14:05:52 Progress: Reading input file " "2024.06.18.14:05:52 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715952585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.14:05:52 Progress: Adding clk_0 \[clock_source 18.1\] " "2024.06.18.14:05:52 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715952680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.14:05:53 Progress: Parameterizing module clk_0 " "2024.06.18.14:05:53 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715953483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.14:05:53 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2024.06.18.14:05:53 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715953484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.14:05:53 Progress: Parameterizing module cpu " "2024.06.18.14:05:53 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715953690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.14:05:53 Progress: Adding dma \[altera_avalon_dma 18.1\] " "2024.06.18.14:05:53 Progress: Adding dma \[altera_avalon_dma 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715953696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.14:05:53 Progress: Parameterizing module dma " "2024.06.18.14:05:53 Progress: Parameterizing module dma" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715953756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.14:05:53 Progress: Adding dma_access_0 \[dma_access 1.1\] " "2024.06.18.14:05:53 Progress: Adding dma_access_0 \[dma_access 1.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715953758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.14:05:54 Progress: Parameterizing module dma_access_0 " "2024.06.18.14:05:54 Progress: Parameterizing module dma_access_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715954173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.14:05:54 Progress: Adding dma_access_2_0 \[dma_access_2 1.2\] " "2024.06.18.14:05:54 Progress: Adding dma_access_2_0 \[dma_access_2 1.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715954173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.14:05:54 Progress: Parameterizing module dma_access_2_0 " "2024.06.18.14:05:54 Progress: Parameterizing module dma_access_2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715954215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.14:05:54 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2024.06.18.14:05:54 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715954216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.14:05:54 Progress: Parameterizing module jtag_uart " "2024.06.18.14:05:54 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715954248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.14:05:54 Progress: Adding led_pio \[altera_avalon_pio 18.1\] " "2024.06.18.14:05:54 Progress: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715954248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.14:05:54 Progress: Parameterizing module led_pio " "2024.06.18.14:05:54 Progress: Parameterizing module led_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715954267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.14:05:54 Progress: Adding nios_custom_instr_floating_point_0 \[altera_nios_custom_instr_floating_point 18.1\] " "2024.06.18.14:05:54 Progress: Adding nios_custom_instr_floating_point_0 \[altera_nios_custom_instr_floating_point 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715954268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.14:05:54 Progress: Parameterizing module nios_custom_instr_floating_point_0 " "2024.06.18.14:05:54 Progress: Parameterizing module nios_custom_instr_floating_point_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715954350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.14:05:54 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.1\] " "2024.06.18.14:05:54 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715954351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.14:05:54 Progress: Parameterizing module onchip_mem " "2024.06.18.14:05:54 Progress: Parameterizing module onchip_mem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715954370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.14:05:54 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2024.06.18.14:05:54 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715954370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.14:05:54 Progress: Parameterizing module sdram " "2024.06.18.14:05:54 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715954395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.14:05:54 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.1\] " "2024.06.18.14:05:54 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715954396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.14:05:54 Progress: Parameterizing module sys_clk_timer " "2024.06.18.14:05:54 Progress: Parameterizing module sys_clk_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715954443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.14:05:54 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\] " "2024.06.18.14:05:54 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715954444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.14:05:54 Progress: Parameterizing module sysid " "2024.06.18.14:05:54 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715954464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.14:05:54 Progress: Building connections " "2024.06.18.14:05:54 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715954464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.14:05:54 Progress: Parameterizing connections " "2024.06.18.14:05:54 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715954523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.14:05:54 Progress: Validating " "2024.06.18.14:05:54 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715954525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.14:05:55 Progress: Done reading input file " "2024.06.18.14:05:55 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715955628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nio2_sys.dma: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Nio2_sys.dma: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715957352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nio2_sys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nio2_sys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715957353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nio2_sys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Nio2_sys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715957353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nio2_sys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Nio2_sys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715957353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nio2_sys.sysid: Time stamp will be automatically updated when this component is generated. " "Nio2_sys.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715957353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nio2_sys: Generating nio2_sys \"nio2_sys\" for QUARTUS_SYNTH " "Nio2_sys: Generating nio2_sys \"nio2_sys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715958193 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nio2_sys: \"No matching role found for cpu_custom_instruction_master_translator:ci_slave:ci_slave_result (result)\" " "Nio2_sys: \"No matching role found for cpu_custom_instruction_master_translator:ci_slave:ci_slave_result (result)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715967935 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nio2_sys: \"No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\" " "Nio2_sys: \"No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715967935 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nio2_sys: \"No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\" " "Nio2_sys: \"No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715967936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nio2_sys\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"nio2_sys\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715970271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma: softresetEnable = 1 " "Dma: softresetEnable = 1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715970275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma: Starting RTL generation for module 'nio2_sys_dma' " "Dma: Starting RTL generation for module 'nio2_sys_dma'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715970280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=nio2_sys_dma --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_8363644936775632184.dir/0002_dma_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_8363644936775632184.dir/0002_dma_gen//nio2_sys_dma_component_configuration.pl  --do_build_sim=0  \] " "Dma:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=nio2_sys_dma --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_8363644936775632184.dir/0002_dma_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_8363644936775632184.dir/0002_dma_gen//nio2_sys_dma_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715970280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma: # 2024.06.18 14:06:10 (*)   nio2_sys_dma: allowing these transactions: word, hw, byte_access " "Dma: # 2024.06.18 14:06:10 (*)   nio2_sys_dma: allowing these transactions: word, hw, byte_access" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715970787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma: Done RTL generation for module 'nio2_sys_dma' " "Dma: Done RTL generation for module 'nio2_sys_dma'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715970787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma: \"nio2_sys\" instantiated altera_avalon_dma \"dma\" " "Dma: \"nio2_sys\" instantiated altera_avalon_dma \"dma\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715970808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_access_0: \"nio2_sys\" instantiated dma_access \"dma_access_0\" " "Dma_access_0: \"nio2_sys\" instantiated dma_access \"dma_access_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715970817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'nio2_sys_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'nio2_sys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715970835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nio2_sys_jtag_uart --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_8363644936775632184.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_8363644936775632184.dir/0004_jtag_uart_gen//nio2_sys_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nio2_sys_jtag_uart --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_8363644936775632184.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_8363644936775632184.dir/0004_jtag_uart_gen//nio2_sys_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715970835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'nio2_sys_jtag_uart' " "Jtag_uart: Done RTL generation for module 'nio2_sys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715971153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"nio2_sys\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"nio2_sys\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715971168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Starting RTL generation for module 'nio2_sys_led_pio' " "Led_pio: Starting RTL generation for module 'nio2_sys_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715971174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nio2_sys_led_pio --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_8363644936775632184.dir/0005_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_8363644936775632184.dir/0005_led_pio_gen//nio2_sys_led_pio_component_configuration.pl  --do_build_sim=0  \] " "Led_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nio2_sys_led_pio --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_8363644936775632184.dir/0005_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_8363644936775632184.dir/0005_led_pio_gen//nio2_sys_led_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715971174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Done RTL generation for module 'nio2_sys_led_pio' " "Led_pio: Done RTL generation for module 'nio2_sys_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715971388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: \"nio2_sys\" instantiated altera_avalon_pio \"led_pio\" " "Led_pio: \"nio2_sys\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715971392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_custom_instr_floating_point_0: \"nio2_sys\" instantiated altera_nios_custom_instr_floating_point \"nios_custom_instr_floating_point_0\" " "Nios_custom_instr_floating_point_0: \"nio2_sys\" instantiated altera_nios_custom_instr_floating_point \"nios_custom_instr_floating_point_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715971400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'nio2_sys_sdram' " "Sdram: Starting RTL generation for module 'nio2_sys_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715971410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nio2_sys_sdram --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_8363644936775632184.dir/0006_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_8363644936775632184.dir/0006_sdram_gen//nio2_sys_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nio2_sys_sdram --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_8363644936775632184.dir/0006_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_8363644936775632184.dir/0006_sdram_gen//nio2_sys_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715971410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'nio2_sys_sdram' " "Sdram: Done RTL generation for module 'nio2_sys_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715971831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"nio2_sys\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"nio2_sys\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715971855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Starting RTL generation for module 'nio2_sys_sys_clk_timer' " "Sys_clk_timer: Starting RTL generation for module 'nio2_sys_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715971871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nio2_sys_sys_clk_timer --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_8363644936775632184.dir/0007_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_8363644936775632184.dir/0007_sys_clk_timer_gen//nio2_sys_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \] " "Sys_clk_timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nio2_sys_sys_clk_timer --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_8363644936775632184.dir/0007_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_8363644936775632184.dir/0007_sys_clk_timer_gen//nio2_sys_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715971872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Done RTL generation for module 'nio2_sys_sys_clk_timer' " "Sys_clk_timer: Done RTL generation for module 'nio2_sys_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715972126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: \"nio2_sys\" instantiated altera_avalon_timer \"sys_clk_timer\" " "Sys_clk_timer: \"nio2_sys\" instantiated altera_avalon_timer \"sys_clk_timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715972133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"nio2_sys\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"nio2_sys\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715972142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_custom_instruction_master_translator: \"nio2_sys\" instantiated altera_customins_master_translator \"cpu_custom_instruction_master_translator\" " "Cpu_custom_instruction_master_translator: \"nio2_sys\" instantiated altera_customins_master_translator \"cpu_custom_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715972147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_custom_instruction_master_multi_xconnect: \"nio2_sys\" instantiated altera_customins_xconnect \"cpu_custom_instruction_master_multi_xconnect\" " "Cpu_custom_instruction_master_multi_xconnect: \"nio2_sys\" instantiated altera_customins_xconnect \"cpu_custom_instruction_master_multi_xconnect\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715972160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_custom_instruction_master_multi_slave_translator0: \"nio2_sys\" instantiated altera_customins_slave_translator \"cpu_custom_instruction_master_multi_slave_translator0\" " "Cpu_custom_instruction_master_multi_slave_translator0: \"nio2_sys\" instantiated altera_customins_slave_translator \"cpu_custom_instruction_master_multi_slave_translator0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715972163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715986725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715987459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715988213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715988967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715989759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715990592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715991467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715992095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nio2_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nio2_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715999017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nio2_sys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nio2_sys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715999040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nio2_sys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nio2_sys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715999051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nio2_sys_cpu_cpu' " "Cpu: Starting RTL generation for module 'nio2_sys_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715999071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nio2_sys_cpu_cpu --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_8363644936775632184.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_8363644936775632184.dir/0014_cpu_gen//nio2_sys_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nio2_sys_cpu_cpu --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_8363644936775632184.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_8363644936775632184.dir/0014_cpu_gen//nio2_sys_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718715999071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 14:06:39 (*) Starting Nios II generation " "Cpu: # 2024.06.18 14:06:39 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 14:06:39 (*)   Checking for plaintext license. " "Cpu: # 2024.06.18 14:06:39 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 14:06:40 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2024.06.18 14:06:40 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 14:06:40 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.06.18 14:06:40 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 14:06:40 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.06.18 14:06:40 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 14:06:40 (*)   Plaintext license not found. " "Cpu: # 2024.06.18 14:06:40 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 14:06:40 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2024.06.18 14:06:40 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 14:06:41 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2024.06.18 14:06:41 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 14:06:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.06.18 14:06:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 14:06:41 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.06.18 14:06:41 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 14:06:41 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2024.06.18 14:06:41 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 14:06:41 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.06.18 14:06:41 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 14:06:41 (*)   Creating all objects for CPU " "Cpu: # 2024.06.18 14:06:41 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 14:06:41 (*)     Testbench " "Cpu: # 2024.06.18 14:06:41 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 14:06:41 (*)     Instruction decoding " "Cpu: # 2024.06.18 14:06:41 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 14:06:41 (*)       Instruction fields " "Cpu: # 2024.06.18 14:06:41 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 14:06:41 (*)       Instruction decodes " "Cpu: # 2024.06.18 14:06:41 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 14:06:41 (*)       Signals for RTL simulation waveforms " "Cpu: # 2024.06.18 14:06:41 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 14:06:41 (*)       Instruction controls " "Cpu: # 2024.06.18 14:06:41 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 14:06:41 (*)     Pipeline frontend " "Cpu: # 2024.06.18 14:06:41 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 14:06:41 (*)     Pipeline backend " "Cpu: # 2024.06.18 14:06:41 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 14:06:43 (*)   Generating RTL from CPU objects " "Cpu: # 2024.06.18 14:06:43 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 14:06:45 (*)   Creating encrypted RTL " "Cpu: # 2024.06.18 14:06:45 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 14:06:45 (*) Done Nios II generation " "Cpu: # 2024.06.18 14:06:45 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nio2_sys_cpu_cpu' " "Cpu: Done RTL generation for module 'nio2_sys_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716005982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716006000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716006023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716006045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716006066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716006091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_011: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_011\" " "Router_011: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_011\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716006115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\" " "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716006122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716006137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716006148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716006157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716006169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716006178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\" " "Cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716006188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716006215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716006235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716006252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716006273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716006274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_007: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_007\" " "Cmd_mux_007: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716006297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716006298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716006307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716006316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_007: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_007\" " "Rsp_demux_007: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716006326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716006344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716006345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716006361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716006362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716006368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716006384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716006399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716008165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_007\" " "Avalon_st_adapter_007: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716009566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716009577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_007\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_007\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716009586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nio2_sys: Done \"nio2_sys\" with 48 modules, 77 files " "Nio2_sys: Done \"nio2_sys\" with 48 modules, 77 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716009598 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nio2_sys.qsys " "Finished elaborating Platform Designer system entity \"nio2_sys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716010818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hello_world.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hello_world.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hello_world " "Found entity 1: hello_world" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/hello_world.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716011829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716011829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716011856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716011856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716011870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716011870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_mult " "Found entity 1: fp_mult" {  } { { "fp_mult.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716011882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716011882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mult/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fp_mult/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fp_mult) " "Found design unit 1: dspba_library_package (fp_mult)" {  } { { "fp_mult/dspba_library_package.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716012597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mult/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fp_mult/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "fp_mult/dspba_library.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012613 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "fp_mult/dspba_library.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012613 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "fp_mult/dspba_library.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012613 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "fp_mult/dspba_library.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012613 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "fp_mult/dspba_library.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012613 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "fp_mult/dspba_library.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716012613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mult/fp_mult_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_mult/fp_mult_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_mult_0002-normal " "Found design unit 1: fp_mult_0002-normal" {  } { { "fp_mult/fp_mult_0002.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult/fp_mult_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012631 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_mult_0002 " "Found entity 1: fp_mult_0002" {  } { { "fp_mult/fp_mult_0002.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult/fp_mult_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716012631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_add.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add " "Found entity 1: fp_add" {  } { { "fp_add.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716012640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_add/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fp_add/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fp_add) " "Found design unit 1: dspba_library_package (fp_add)" {  } { { "fp_add/dspba_library_package.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716012648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_add/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fp_add/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "fp_add/dspba_library.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012656 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "fp_add/dspba_library.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012656 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "fp_add/dspba_library.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012656 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "fp_add/dspba_library.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012656 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "fp_add/dspba_library.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012656 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "fp_add/dspba_library.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716012656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_add/fp_add_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_add/fp_add_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_add_0002-normal " "Found design unit 1: fp_add_0002-normal" {  } { { "fp_add/fp_add_0002.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add/fp_add_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012668 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_add_0002 " "Found entity 1: fp_add_0002" {  } { { "fp_add/fp_add_0002.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add/fp_add_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716012668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/nio2_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/nio2_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys " "Found entity 1: nio2_sys" {  } { { "db/ip/nio2_sys/nio2_sys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716012692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nio2_sys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716012700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/nio2_sys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716012707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/nio2_sys/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716012724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "db/ip/nio2_sys/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716012743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "db/ip/nio2_sys/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716012761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/nio2_sys/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716012781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/nio2_sys/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716012805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716012814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012824 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716012824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716012842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012883 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012883 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012883 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012883 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716012883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718716012932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716012942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716012962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716012983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716012983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716013008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716013042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013070 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716013070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716013094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716013116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716013155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716013193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nio2_sys/submodules/altera_reset_controller.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716013216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nio2_sys/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716013241 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718716013262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/nio2_sys/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716013267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/dma_access.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/dma_access.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_access " "Found entity 1: dma_access" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716013277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v 36 36 " "Found 36 design units, including 36 entities, in source file db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_hw_qsys_mult_single " "Found entity 1: fpoint_hw_qsys_mult_single" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg " "Found entity 2: fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_hw_qsys_addsub_single_altbarrel_shift_44e " "Found entity 3: fpoint_hw_qsys_addsub_single_altbarrel_shift_44e" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b " "Found entity 4: fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 878 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b " "Found entity 5: fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b " "Found entity 6: fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_hw_qsys_addsub_single_altpriority_encoder_iha " "Found entity 7: fpoint_hw_qsys_addsub_single_altpriority_encoder_iha" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 975 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_hw_qsys_addsub_single_altpriority_encoder_lha " "Found entity 8: fpoint_hw_qsys_addsub_single_altpriority_encoder_lha" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_hw_qsys_addsub_single_altpriority_encoder_qha " "Found entity 9: fpoint_hw_qsys_addsub_single_altpriority_encoder_qha" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 1019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_hw_qsys_addsub_single_altpriority_encoder_aja " "Found entity 10: fpoint_hw_qsys_addsub_single_altpriority_encoder_aja" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b " "Found entity 11: fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 1079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8 " "Found entity 12: fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 1112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_hw_qsys_addsub_single_altpriority_encoder_64b " "Found entity 13: fpoint_hw_qsys_addsub_single_altpriority_encoder_64b" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 1160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_hw_qsys_addsub_single_altpriority_encoder_94b " "Found entity 14: fpoint_hw_qsys_addsub_single_altpriority_encoder_94b" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b " "Found entity 15: fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 1212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b " "Found entity 16: fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 1245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_hw_qsys_addsub_single_altpriority_encoder_6la " "Found entity 17: fpoint_hw_qsys_addsub_single_altpriority_encoder_6la" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_hw_qsys_addsub_single_altpriority_encoder_9la " "Found entity 18: fpoint_hw_qsys_addsub_single_altpriority_encoder_9la" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 1310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_hw_qsys_addsub_single_altpriority_encoder_ela " "Found entity 19: fpoint_hw_qsys_addsub_single_altpriority_encoder_ela" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_hw_qsys_addsub_single_altpriority_encoder_uma " "Found entity 20: fpoint_hw_qsys_addsub_single_altpriority_encoder_uma" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 1366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_hw_qsys_addsub_single_altpriority_encoder_tma " "Found entity 21: fpoint_hw_qsys_addsub_single_altpriority_encoder_tma" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 1394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_hw_qsys_addsub_single " "Found entity 22: fpoint_hw_qsys_addsub_single" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_hw_qsys_div_single_altfp_div_csa_vhf " "Found entity 23: fpoint_hw_qsys_div_single_altfp_div_csa_vhf" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 3488 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "24 fpoint_hw_qsys_div_single_altfp_div_csa_mke " "Found entity 24: fpoint_hw_qsys_div_single_altfp_div_csa_mke" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 3588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "25 fpoint_hw_qsys_div_single_altfp_div_csa_2jh " "Found entity 25: fpoint_hw_qsys_div_single_altfp_div_csa_2jh" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 3699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "26 fpoint_hw_qsys_div_single_altfp_div_csa_rle " "Found entity 26: fpoint_hw_qsys_div_single_altfp_div_csa_rle" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 3822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "27 fpoint_hw_qsys_div_single_altfp_div_csa_pke " "Found entity 27: fpoint_hw_qsys_div_single_altfp_div_csa_pke" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 3937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "28 fpoint_hw_qsys_div_single_altfp_div_csa_qle " "Found entity 28: fpoint_hw_qsys_div_single_altfp_div_csa_qle" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 4048 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "29 fpoint_hw_qsys_div_single_qds_block_mab " "Found entity 29: fpoint_hw_qsys_div_single_qds_block_mab" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 4159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "30 fpoint_hw_qsys_div_single_srt_block_int_02n " "Found entity 30: fpoint_hw_qsys_div_single_srt_block_int_02n" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 4348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "31 fpoint_hw_qsys_div_single_qds_block_ls9 " "Found entity 31: fpoint_hw_qsys_div_single_qds_block_ls9" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 4565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "32 fpoint_hw_qsys_div_single_srt_block_int_84n " "Found entity 32: fpoint_hw_qsys_div_single_srt_block_int_84n" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 4754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "33 fpoint_hw_qsys_div_single_srt_block_int_fum " "Found entity 33: fpoint_hw_qsys_div_single_srt_block_int_fum" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 4967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "34 fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh " "Found entity 34: fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 5152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "35 fpoint_hw_qsys_div_single " "Found entity 35: fpoint_hw_qsys_div_single" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 5718 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""} { "Info" "ISGN_ENTITY_NAME" "36 fpoint_hw_qsys " "Found entity 36: fpoint_hw_qsys" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 7345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716013479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/fpoint_qsys.v 23 23 " "Found 23 design units, including 23 entities, in source file db/ip/nio2_sys/submodules/fpoint_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_qsys_mult_single " "Found entity 1: fpoint_qsys_mult_single" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013591 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_qsys_addsub_single_altbarrel_shift_fjg " "Found entity 2: fpoint_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013591 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_qsys_addsub_single_altbarrel_shift_44e " "Found entity 3: fpoint_qsys_addsub_single_altbarrel_shift_44e" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013591 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_qsys_addsub_single_altpriority_encoder_i0b " "Found entity 4: fpoint_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 878 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013591 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_qsys_addsub_single_altpriority_encoder_l0b " "Found entity 5: fpoint_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013591 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_qsys_addsub_single_altpriority_encoder_q0b " "Found entity 6: fpoint_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013591 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_qsys_addsub_single_altpriority_encoder_iha " "Found entity 7: fpoint_qsys_addsub_single_altpriority_encoder_iha" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 975 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013591 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_qsys_addsub_single_altpriority_encoder_lha " "Found entity 8: fpoint_qsys_addsub_single_altpriority_encoder_lha" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013591 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_qsys_addsub_single_altpriority_encoder_qha " "Found entity 9: fpoint_qsys_addsub_single_altpriority_encoder_qha" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013591 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_qsys_addsub_single_altpriority_encoder_aja " "Found entity 10: fpoint_qsys_addsub_single_altpriority_encoder_aja" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013591 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_qsys_addsub_single_altpriority_encoder_a2b " "Found entity 11: fpoint_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013591 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_qsys_addsub_single_altpriority_encoder_9u8 " "Found entity 12: fpoint_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013591 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_qsys_addsub_single_altpriority_encoder_64b " "Found entity 13: fpoint_qsys_addsub_single_altpriority_encoder_64b" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013591 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_qsys_addsub_single_altpriority_encoder_94b " "Found entity 14: fpoint_qsys_addsub_single_altpriority_encoder_94b" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013591 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_qsys_addsub_single_altpriority_encoder_e4b " "Found entity 15: fpoint_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013591 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_qsys_addsub_single_altpriority_encoder_u5b " "Found entity 16: fpoint_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013591 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_qsys_addsub_single_altpriority_encoder_6la " "Found entity 17: fpoint_qsys_addsub_single_altpriority_encoder_6la" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013591 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_qsys_addsub_single_altpriority_encoder_9la " "Found entity 18: fpoint_qsys_addsub_single_altpriority_encoder_9la" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013591 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_qsys_addsub_single_altpriority_encoder_ela " "Found entity 19: fpoint_qsys_addsub_single_altpriority_encoder_ela" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013591 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_qsys_addsub_single_altpriority_encoder_uma " "Found entity 20: fpoint_qsys_addsub_single_altpriority_encoder_uma" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013591 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_qsys_addsub_single_altpriority_encoder_tma " "Found entity 21: fpoint_qsys_addsub_single_altpriority_encoder_tma" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013591 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_qsys_addsub_single " "Found entity 22: fpoint_qsys_addsub_single" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013591 ""} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_qsys " "Found entity 23: fpoint_qsys" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 3477 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716013591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/fpoint_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/fpoint_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_wrapper " "Found entity 1: fpoint_wrapper" {  } { { "db/ip/nio2_sys/submodules/fpoint_wrapper.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716013608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_cpu " "Found entity 1: nio2_sys_cpu" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716013625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716013625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_cpu_cpu_ic_data_module " "Found entity 1: nio2_sys_cpu_cpu_ic_data_module" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014749 ""} { "Info" "ISGN_ENTITY_NAME" "2 nio2_sys_cpu_cpu_ic_tag_module " "Found entity 2: nio2_sys_cpu_cpu_ic_tag_module" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014749 ""} { "Info" "ISGN_ENTITY_NAME" "3 nio2_sys_cpu_cpu_bht_module " "Found entity 3: nio2_sys_cpu_cpu_bht_module" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014749 ""} { "Info" "ISGN_ENTITY_NAME" "4 nio2_sys_cpu_cpu_register_bank_a_module " "Found entity 4: nio2_sys_cpu_cpu_register_bank_a_module" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014749 ""} { "Info" "ISGN_ENTITY_NAME" "5 nio2_sys_cpu_cpu_register_bank_b_module " "Found entity 5: nio2_sys_cpu_cpu_register_bank_b_module" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014749 ""} { "Info" "ISGN_ENTITY_NAME" "6 nio2_sys_cpu_cpu_dc_tag_module " "Found entity 6: nio2_sys_cpu_cpu_dc_tag_module" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014749 ""} { "Info" "ISGN_ENTITY_NAME" "7 nio2_sys_cpu_cpu_dc_data_module " "Found entity 7: nio2_sys_cpu_cpu_dc_data_module" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014749 ""} { "Info" "ISGN_ENTITY_NAME" "8 nio2_sys_cpu_cpu_dc_victim_module " "Found entity 8: nio2_sys_cpu_cpu_dc_victim_module" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014749 ""} { "Info" "ISGN_ENTITY_NAME" "9 nio2_sys_cpu_cpu_nios2_oci_debug " "Found entity 9: nio2_sys_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014749 ""} { "Info" "ISGN_ENTITY_NAME" "10 nio2_sys_cpu_cpu_nios2_oci_break " "Found entity 10: nio2_sys_cpu_cpu_nios2_oci_break" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014749 ""} { "Info" "ISGN_ENTITY_NAME" "11 nio2_sys_cpu_cpu_nios2_oci_xbrk " "Found entity 11: nio2_sys_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014749 ""} { "Info" "ISGN_ENTITY_NAME" "12 nio2_sys_cpu_cpu_nios2_oci_dbrk " "Found entity 12: nio2_sys_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014749 ""} { "Info" "ISGN_ENTITY_NAME" "13 nio2_sys_cpu_cpu_nios2_oci_itrace " "Found entity 13: nio2_sys_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014749 ""} { "Info" "ISGN_ENTITY_NAME" "14 nio2_sys_cpu_cpu_nios2_oci_td_mode " "Found entity 14: nio2_sys_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014749 ""} { "Info" "ISGN_ENTITY_NAME" "15 nio2_sys_cpu_cpu_nios2_oci_dtrace " "Found entity 15: nio2_sys_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014749 ""} { "Info" "ISGN_ENTITY_NAME" "16 nio2_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: nio2_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014749 ""} { "Info" "ISGN_ENTITY_NAME" "17 nio2_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: nio2_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014749 ""} { "Info" "ISGN_ENTITY_NAME" "18 nio2_sys_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: nio2_sys_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014749 ""} { "Info" "ISGN_ENTITY_NAME" "19 nio2_sys_cpu_cpu_nios2_oci_fifo " "Found entity 19: nio2_sys_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014749 ""} { "Info" "ISGN_ENTITY_NAME" "20 nio2_sys_cpu_cpu_nios2_oci_pib " "Found entity 20: nio2_sys_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014749 ""} { "Info" "ISGN_ENTITY_NAME" "21 nio2_sys_cpu_cpu_nios2_oci_im " "Found entity 21: nio2_sys_cpu_cpu_nios2_oci_im" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014749 ""} { "Info" "ISGN_ENTITY_NAME" "22 nio2_sys_cpu_cpu_nios2_performance_monitors " "Found entity 22: nio2_sys_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014749 ""} { "Info" "ISGN_ENTITY_NAME" "23 nio2_sys_cpu_cpu_nios2_avalon_reg " "Found entity 23: nio2_sys_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014749 ""} { "Info" "ISGN_ENTITY_NAME" "24 nio2_sys_cpu_cpu_ociram_sp_ram_module " "Found entity 24: nio2_sys_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014749 ""} { "Info" "ISGN_ENTITY_NAME" "25 nio2_sys_cpu_cpu_nios2_ocimem " "Found entity 25: nio2_sys_cpu_cpu_nios2_ocimem" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014749 ""} { "Info" "ISGN_ENTITY_NAME" "26 nio2_sys_cpu_cpu_nios2_oci " "Found entity 26: nio2_sys_cpu_cpu_nios2_oci" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014749 ""} { "Info" "ISGN_ENTITY_NAME" "27 nio2_sys_cpu_cpu " "Found entity 27: nio2_sys_cpu_cpu" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716014749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_cpu_cpu_debug_slave_sysclk " "Found entity 1: nio2_sys_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716014768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_cpu_cpu_debug_slave_tck " "Found entity 1: nio2_sys_cpu_cpu_debug_slave_tck" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716014786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_cpu_cpu_debug_slave_wrapper " "Found entity 1: nio2_sys_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716014804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_cpu_cpu_test_bench " "Found entity 1: nio2_sys_cpu_cpu_test_bench" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_test_bench.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716014825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_cpu_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_cpu_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_cpu_custom_instruction_master_multi_xconnect " "Found entity 1: nio2_sys_cpu_custom_instruction_master_multi_xconnect" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716014842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_dma.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_dma_read_data_mux " "Found entity 1: nio2_sys_dma_read_data_mux" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014894 ""} { "Info" "ISGN_ENTITY_NAME" "2 nio2_sys_dma_byteenables " "Found entity 2: nio2_sys_dma_byteenables" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014894 ""} { "Info" "ISGN_ENTITY_NAME" "3 nio2_sys_dma_fifo_module_fifo_ram_module " "Found entity 3: nio2_sys_dma_fifo_module_fifo_ram_module" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014894 ""} { "Info" "ISGN_ENTITY_NAME" "4 nio2_sys_dma_fifo_module " "Found entity 4: nio2_sys_dma_fifo_module" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014894 ""} { "Info" "ISGN_ENTITY_NAME" "5 nio2_sys_dma_mem_read " "Found entity 5: nio2_sys_dma_mem_read" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014894 ""} { "Info" "ISGN_ENTITY_NAME" "6 nio2_sys_dma_mem_write " "Found entity 6: nio2_sys_dma_mem_write" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014894 ""} { "Info" "ISGN_ENTITY_NAME" "7 nio2_sys_dma " "Found entity 7: nio2_sys_dma" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 555 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716014894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_irq_mapper " "Found entity 1: nio2_sys_irq_mapper" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_irq_mapper.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716014915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_jtag_uart_sim_scfifo_w " "Found entity 1: nio2_sys_jtag_uart_sim_scfifo_w" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014950 ""} { "Info" "ISGN_ENTITY_NAME" "2 nio2_sys_jtag_uart_scfifo_w " "Found entity 2: nio2_sys_jtag_uart_scfifo_w" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014950 ""} { "Info" "ISGN_ENTITY_NAME" "3 nio2_sys_jtag_uart_sim_scfifo_r " "Found entity 3: nio2_sys_jtag_uart_sim_scfifo_r" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014950 ""} { "Info" "ISGN_ENTITY_NAME" "4 nio2_sys_jtag_uart_scfifo_r " "Found entity 4: nio2_sys_jtag_uart_scfifo_r" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014950 ""} { "Info" "ISGN_ENTITY_NAME" "5 nio2_sys_jtag_uart " "Found entity 5: nio2_sys_jtag_uart" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716014950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_led_pio " "Found entity 1: nio2_sys_led_pio" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_led_pio.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716014966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716014966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0 " "Found entity 1: nio2_sys_mm_interconnect_0" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716015008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nio2_sys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716015024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_avalon_st_adapter_007 " "Found entity 1: nio2_sys_mm_interconnect_0_avalon_st_adapter_007" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716015061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 " "Found entity 1: nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716015082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716015116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_cmd_demux " "Found entity 1: nio2_sys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716015150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nio2_sys_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716015170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_cmd_demux_003 " "Found entity 1: nio2_sys_mm_interconnect_0_cmd_demux_003" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux_003.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716015180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_cmd_mux " "Found entity 1: nio2_sys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716015208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nio2_sys_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716015228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_cmd_mux_004 " "Found entity 1: nio2_sys_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716015265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_cmd_mux_007 " "Found entity 1: nio2_sys_mm_interconnect_0_cmd_mux_007" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_007.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_007.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716015289 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nio2_sys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nio2_sys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718716015306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nio2_sys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nio2_sys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718716015308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_router_default_decode " "Found entity 1: nio2_sys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015324 ""} { "Info" "ISGN_ENTITY_NAME" "2 nio2_sys_mm_interconnect_0_router " "Found entity 2: nio2_sys_mm_interconnect_0_router" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716015324 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nio2_sys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nio2_sys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718716015329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nio2_sys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nio2_sys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718716015330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_router_001_default_decode " "Found entity 1: nio2_sys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015343 ""} { "Info" "ISGN_ENTITY_NAME" "2 nio2_sys_mm_interconnect_0_router_001 " "Found entity 2: nio2_sys_mm_interconnect_0_router_001" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716015343 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nio2_sys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nio2_sys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718716015348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nio2_sys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nio2_sys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718716015349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_router_002_default_decode " "Found entity 1: nio2_sys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015363 ""} { "Info" "ISGN_ENTITY_NAME" "2 nio2_sys_mm_interconnect_0_router_002 " "Found entity 2: nio2_sys_mm_interconnect_0_router_002" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716015363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nio2_sys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nio2_sys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718716015367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nio2_sys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nio2_sys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718716015368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_router_004_default_decode " "Found entity 1: nio2_sys_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015377 ""} { "Info" "ISGN_ENTITY_NAME" "2 nio2_sys_mm_interconnect_0_router_004 " "Found entity 2: nio2_sys_mm_interconnect_0_router_004" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716015377 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nio2_sys_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nio2_sys_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718716015383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nio2_sys_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nio2_sys_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718716015384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_router_005_default_decode " "Found entity 1: nio2_sys_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015404 ""} { "Info" "ISGN_ENTITY_NAME" "2 nio2_sys_mm_interconnect_0_router_005 " "Found entity 2: nio2_sys_mm_interconnect_0_router_005" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716015404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nio2_sys_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at nio2_sys_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718716015408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nio2_sys_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at nio2_sys_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718716015409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_router_008_default_decode " "Found entity 1: nio2_sys_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015421 ""} { "Info" "ISGN_ENTITY_NAME" "2 nio2_sys_mm_interconnect_0_router_008 " "Found entity 2: nio2_sys_mm_interconnect_0_router_008" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716015421 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nio2_sys_mm_interconnect_0_router_011.sv(48) " "Verilog HDL Declaration information at nio2_sys_mm_interconnect_0_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718716015429 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nio2_sys_mm_interconnect_0_router_011.sv(49) " "Verilog HDL Declaration information at nio2_sys_mm_interconnect_0_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718716015430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_router_011_default_decode " "Found entity 1: nio2_sys_mm_interconnect_0_router_011_default_decode" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015455 ""} { "Info" "ISGN_ENTITY_NAME" "2 nio2_sys_mm_interconnect_0_router_011 " "Found entity 2: nio2_sys_mm_interconnect_0_router_011" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716015455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_rsp_demux " "Found entity 1: nio2_sys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716015479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nio2_sys_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716015501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_rsp_demux_007 " "Found entity 1: nio2_sys_mm_interconnect_0_rsp_demux_007" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux_007.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716015522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_rsp_mux " "Found entity 1: nio2_sys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716015544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nio2_sys_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716015581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_sdram_input_efifo_module " "Found entity 1: nio2_sys_sdram_input_efifo_module" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_sdram.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015621 ""} { "Info" "ISGN_ENTITY_NAME" "2 nio2_sys_sdram " "Found entity 2: nio2_sys_sdram" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_sdram.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716015621 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nio2_sys_sdram_test_component.v(236) " "Verilog HDL warning at nio2_sys_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_sdram_test_component.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1718716015648 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nio2_sys_sdram_test_component.v(237) " "Verilog HDL warning at nio2_sys_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_sdram_test_component.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1718716015649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_sdram_test_component_ram_module " "Found entity 1: nio2_sys_sdram_test_component_ram_module" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_sdram_test_component.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015669 ""} { "Info" "ISGN_ENTITY_NAME" "2 nio2_sys_sdram_test_component " "Found entity 2: nio2_sys_sdram_test_component" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_sdram_test_component.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716015669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_sys_clk_timer " "Found entity 1: nio2_sys_sys_clk_timer" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_sys_clk_timer.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716015688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_sysid " "Found entity 1: nio2_sys_sysid" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_sysid.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716015713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716015713 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nio2_sys_sdram.v(318) " "Verilog HDL or VHDL warning at nio2_sys_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_sdram.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1718716015813 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nio2_sys_sdram.v(328) " "Verilog HDL or VHDL warning at nio2_sys_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_sdram.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1718716015813 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nio2_sys_sdram.v(338) " "Verilog HDL or VHDL warning at nio2_sys_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_sdram.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1718716015813 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nio2_sys_sdram.v(682) " "Verilog HDL or VHDL warning at nio2_sys_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_sdram.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1718716015815 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hello_world " "Elaborating entity \"hello_world\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718716016912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys nio2_sys:inst " "Elaborating entity \"nio2_sys\" for hierarchy \"nio2_sys:inst\"" {  } { { "hello_world.bdf" "inst" { Schematic "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/hello_world.bdf" { { 128 608 1120 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716016940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu nio2_sys:inst\|nio2_sys_cpu:cpu " "Elaborating entity \"nio2_sys_cpu\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\"" {  } { { "db/ip/nio2_sys/nio2_sys.v" "cpu" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716017053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu " "Elaborating entity \"nio2_sys_cpu_cpu\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu.v" "cpu" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716017118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_test_bench nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_test_bench:the_nio2_sys_cpu_cpu_test_bench " "Elaborating entity \"nio2_sys_cpu_cpu_test_bench\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_test_bench:the_nio2_sys_cpu_cpu_test_bench\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_test_bench" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 6029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716017797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_ic_data_module nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_ic_data_module:nio2_sys_cpu_cpu_ic_data " "Elaborating entity \"nio2_sys_cpu_cpu_ic_data_module\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_ic_data_module:nio2_sys_cpu_cpu_ic_data\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "nio2_sys_cpu_cpu_ic_data" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 7037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716017874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_ic_data_module:nio2_sys_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_ic_data_module:nio2_sys_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716018265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716018461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716018461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_ic_data_module:nio2_sys_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_ic_data_module:nio2_sys_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716018477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_ic_tag_module nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_ic_tag_module:nio2_sys_cpu_cpu_ic_tag " "Elaborating entity \"nio2_sys_cpu_cpu_ic_tag_module\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_ic_tag_module:nio2_sys_cpu_cpu_ic_tag\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "nio2_sys_cpu_cpu_ic_tag" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 7103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716018663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_ic_tag_module:nio2_sys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_ic_tag_module:nio2_sys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716018734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lgj1 " "Found entity 1: altsyncram_lgj1" {  } { { "db/altsyncram_lgj1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_lgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716018959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716018959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lgj1 nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_ic_tag_module:nio2_sys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_lgj1:auto_generated " "Elaborating entity \"altsyncram_lgj1\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_ic_tag_module:nio2_sys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_lgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716018976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_bht_module nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_bht_module:nio2_sys_cpu_cpu_bht " "Elaborating entity \"nio2_sys_cpu_cpu_bht_module\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_bht_module:nio2_sys_cpu_cpu_bht\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "nio2_sys_cpu_cpu_bht" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 7301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716019140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_bht_module:nio2_sys_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_bht_module:nio2_sys_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716019203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716019441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716019441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_bht_module:nio2_sys_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_bht_module:nio2_sys_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716019460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_register_bank_a_module nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_register_bank_a_module:nio2_sys_cpu_cpu_register_bank_a " "Elaborating entity \"nio2_sys_cpu_cpu_register_bank_a_module\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_register_bank_a_module:nio2_sys_cpu_cpu_register_bank_a\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "nio2_sys_cpu_cpu_register_bank_a" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 8259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716019618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_register_bank_a_module:nio2_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_register_bank_a_module:nio2_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716019674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716019813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716019813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_register_bank_a_module:nio2_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_register_bank_a_module:nio2_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716019832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_register_bank_b_module nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_register_bank_b_module:nio2_sys_cpu_cpu_register_bank_b " "Elaborating entity \"nio2_sys_cpu_cpu_register_bank_b_module\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_register_bank_b_module:nio2_sys_cpu_cpu_register_bank_b\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "nio2_sys_cpu_cpu_register_bank_b" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 8277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716020018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_dc_tag_module nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_tag_module:nio2_sys_cpu_cpu_dc_tag " "Elaborating entity \"nio2_sys_cpu_cpu_dc_tag_module\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_tag_module:nio2_sys_cpu_cpu_dc_tag\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "nio2_sys_cpu_cpu_dc_tag" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 9242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716020223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_tag_module:nio2_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_tag_module:nio2_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716020271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fpi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fpi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fpi1 " "Found entity 1: altsyncram_fpi1" {  } { { "db/altsyncram_fpi1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_fpi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716020497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716020497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fpi1 nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_tag_module:nio2_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_fpi1:auto_generated " "Elaborating entity \"altsyncram_fpi1\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_tag_module:nio2_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_fpi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716020513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_dc_data_module nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_data_module:nio2_sys_cpu_cpu_dc_data " "Elaborating entity \"nio2_sys_cpu_cpu_dc_data_module\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_data_module:nio2_sys_cpu_cpu_dc_data\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "nio2_sys_cpu_cpu_dc_data" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 9308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716020649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_data_module:nio2_sys_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_data_module:nio2_sys_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716020701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716020945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716020945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_data_module:nio2_sys_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_data_module:nio2_sys_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716020956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_dc_victim_module nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_victim_module:nio2_sys_cpu_cpu_dc_victim " "Elaborating entity \"nio2_sys_cpu_cpu_dc_victim_module\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_victim_module:nio2_sys_cpu_cpu_dc_victim\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "nio2_sys_cpu_cpu_dc_victim" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 9420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716021098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_victim_module:nio2_sys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_victim_module:nio2_sys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716021147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716021414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716021414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_victim_module:nio2_sys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_victim_module:nio2_sys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716021426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_oci nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_oci\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_oci" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 10280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716021561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_oci_debug nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_debug:the_nio2_sys_cpu_cpu_nios2_oci_debug " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_oci_debug\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_debug:the_nio2_sys_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_oci_debug" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716021668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_debug:the_nio2_sys_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_debug:the_nio2_sys_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716021823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_oci_break nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_break:the_nio2_sys_cpu_cpu_nios2_oci_break " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_oci_break\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_break:the_nio2_sys_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_oci_break" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716021921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_oci_xbrk nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_xbrk:the_nio2_sys_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_xbrk:the_nio2_sys_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716022063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_oci_dbrk nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_dbrk:the_nio2_sys_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_dbrk:the_nio2_sys_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716022159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_oci_itrace nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_itrace:the_nio2_sys_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_oci_itrace\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_itrace:the_nio2_sys_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716022250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_oci_dtrace nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_dtrace:the_nio2_sys_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_dtrace:the_nio2_sys_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716022350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_oci_td_mode nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_dtrace:the_nio2_sys_cpu_cpu_nios2_oci_dtrace\|nio2_sys_cpu_cpu_nios2_oci_td_mode:nio2_sys_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_dtrace:the_nio2_sys_cpu_cpu_nios2_oci_dtrace\|nio2_sys_cpu_cpu_nios2_oci_td_mode:nio2_sys_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "nio2_sys_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716022478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_oci_fifo nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_fifo:the_nio2_sys_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_oci_fifo\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_fifo:the_nio2_sys_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716022529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_fifo:the_nio2_sys_cpu_cpu_nios2_oci_fifo\|nio2_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nio2_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_fifo:the_nio2_sys_cpu_cpu_nios2_oci_fifo\|nio2_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nio2_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716022653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_fifo:the_nio2_sys_cpu_cpu_nios2_oci_fifo\|nio2_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nio2_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_fifo:the_nio2_sys_cpu_cpu_nios2_oci_fifo\|nio2_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nio2_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716022745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_oci_fifo_cnt_inc nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_fifo:the_nio2_sys_cpu_cpu_nios2_oci_fifo\|nio2_sys_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nio2_sys_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_fifo:the_nio2_sys_cpu_cpu_nios2_oci_fifo\|nio2_sys_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nio2_sys_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716022840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_oci_pib nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_pib:the_nio2_sys_cpu_cpu_nios2_oci_pib " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_oci_pib\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_pib:the_nio2_sys_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_oci_pib" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716022906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_oci_im nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_im:the_nio2_sys_cpu_cpu_nios2_oci_im " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_oci_im\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_im:the_nio2_sys_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_oci_im" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716022995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_avalon_reg nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_avalon_reg\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716023082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_ocimem nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_ocimem\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_ocimem" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716023175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_ociram_sp_ram_module nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram " "Elaborating entity \"nio2_sys_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "nio2_sys_cpu_cpu_ociram_sp_ram" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716023296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716023378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716023562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716023562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716023574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_debug_slave_wrapper nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"nio2_sys_cpu_cpu_debug_slave_wrapper\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716023674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_debug_slave_tck nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck " "Elaborating entity \"nio2_sys_cpu_cpu_debug_slave_tck\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_wrapper.v" "the_nio2_sys_cpu_cpu_debug_slave_tck" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716023702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_debug_slave_sysclk nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_sysclk:the_nio2_sys_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"nio2_sys_cpu_cpu_debug_slave_sysclk\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_sysclk:the_nio2_sys_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_wrapper.v" "the_nio2_sys_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716023831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nio2_sys_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nio2_sys_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_wrapper.v" "nio2_sys_cpu_cpu_debug_slave_phy" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716024093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nio2_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nio2_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716024128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nio2_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nio2_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716024301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nio2_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nio2_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716024586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_dma nio2_sys:inst\|nio2_sys_dma:dma " "Elaborating entity \"nio2_sys_dma\" for hierarchy \"nio2_sys:inst\|nio2_sys_dma:dma\"" {  } { { "db/ip/nio2_sys/nio2_sys.v" "dma" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716024705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_dma_read_data_mux nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_read_data_mux:the_nio2_sys_dma_read_data_mux " "Elaborating entity \"nio2_sys_dma_read_data_mux\" for hierarchy \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_read_data_mux:the_nio2_sys_dma_read_data_mux\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "the_nio2_sys_dma_read_data_mux" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716024741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_dma_byteenables nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_byteenables:the_nio2_sys_dma_byteenables " "Elaborating entity \"nio2_sys_dma_byteenables\" for hierarchy \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_byteenables:the_nio2_sys_dma_byteenables\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "the_nio2_sys_dma_byteenables" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716024761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_dma_fifo_module nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module " "Elaborating entity \"nio2_sys_dma_fifo_module\" for hierarchy \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "the_nio2_sys_dma_fifo_module" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716024780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_dma_fifo_module_fifo_ram_module nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram " "Elaborating entity \"nio2_sys_dma_fifo_module_fifo_ram_module\" for hierarchy \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "nio2_sys_dma_fifo_module_fifo_ram" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716024800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dp nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborating entity \"lpm_ram_dp\" for hierarchy \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "lpm_ram_dp_component" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716024921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 228 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716024931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Instantiated megafunction \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file UNUSED " "Parameter \"lpm_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716024932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_EAB=ON " "Parameter \"lpm_hint\" = \"USE_EAB=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716024932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716024932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716024932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_rdaddress_control REGISTERED " "Parameter \"lpm_rdaddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716024932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716024932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 5 " "Parameter \"lpm_widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716024932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_wraddress_control REGISTERED " "Parameter \"lpm_wraddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716024932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "suppress_memory_conversion_warnings ON " "Parameter \"suppress_memory_conversion_warnings\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716024932 ""}  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 228 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718716024932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram " "Elaborating entity \"altdpram\" for hierarchy \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\"" {  } { { "lpm_ram_dp.tdf" "sram" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716025142 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\", which is child of megafunction instantiation \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } } { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 228 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716025164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf" 206 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716025227 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "altdpram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf" 206 4 0 } } { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 228 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716025242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1j02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1j02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1j02 " "Found entity 1: altsyncram_1j02" {  } { { "db/altsyncram_1j02.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_1j02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716025346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1j02 nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated " "Elaborating entity \"altsyncram_1j02\" for hierarchy \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716025364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_dma_mem_read nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_mem_read:the_nio2_sys_dma_mem_read " "Elaborating entity \"nio2_sys_dma_mem_read\" for hierarchy \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_mem_read:the_nio2_sys_dma_mem_read\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "the_nio2_sys_dma_mem_read" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716025472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_dma_mem_write nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_mem_write:the_nio2_sys_dma_mem_write " "Elaborating entity \"nio2_sys_dma_mem_write\" for hierarchy \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_mem_write:the_nio2_sys_dma_mem_write\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "the_nio2_sys_dma_mem_write" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716025490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_access nio2_sys:inst\|dma_access:dma_access_0 " "Elaborating entity \"dma_access\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\"" {  } { { "db/ip/nio2_sys/nio2_sys.v" "dma_access_0" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716025510 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result dma_access.v(30) " "Verilog HDL Always Construct warning at dma_access.v(30): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718716025512 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] dma_access.v(30) " "Inferred latch for \"result\[0\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025515 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] dma_access.v(30) " "Inferred latch for \"result\[1\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025515 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] dma_access.v(30) " "Inferred latch for \"result\[2\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025515 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] dma_access.v(30) " "Inferred latch for \"result\[3\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025515 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] dma_access.v(30) " "Inferred latch for \"result\[4\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025515 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] dma_access.v(30) " "Inferred latch for \"result\[5\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025515 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] dma_access.v(30) " "Inferred latch for \"result\[6\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025515 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] dma_access.v(30) " "Inferred latch for \"result\[7\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025515 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] dma_access.v(30) " "Inferred latch for \"result\[8\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025515 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] dma_access.v(30) " "Inferred latch for \"result\[9\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025515 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] dma_access.v(30) " "Inferred latch for \"result\[10\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025515 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] dma_access.v(30) " "Inferred latch for \"result\[11\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025516 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] dma_access.v(30) " "Inferred latch for \"result\[12\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025516 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] dma_access.v(30) " "Inferred latch for \"result\[13\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025516 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] dma_access.v(30) " "Inferred latch for \"result\[14\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025516 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] dma_access.v(30) " "Inferred latch for \"result\[15\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025516 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] dma_access.v(30) " "Inferred latch for \"result\[16\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025516 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] dma_access.v(30) " "Inferred latch for \"result\[17\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025516 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] dma_access.v(30) " "Inferred latch for \"result\[18\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025516 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] dma_access.v(30) " "Inferred latch for \"result\[19\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025516 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] dma_access.v(30) " "Inferred latch for \"result\[20\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025516 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] dma_access.v(30) " "Inferred latch for \"result\[21\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025516 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] dma_access.v(30) " "Inferred latch for \"result\[22\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025516 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] dma_access.v(30) " "Inferred latch for \"result\[23\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025516 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] dma_access.v(30) " "Inferred latch for \"result\[24\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025516 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] dma_access.v(30) " "Inferred latch for \"result\[25\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025516 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] dma_access.v(30) " "Inferred latch for \"result\[26\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025516 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] dma_access.v(30) " "Inferred latch for \"result\[27\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025516 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] dma_access.v(30) " "Inferred latch for \"result\[28\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025516 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] dma_access.v(30) " "Inferred latch for \"result\[29\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025516 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] dma_access.v(30) " "Inferred latch for \"result\[30\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025516 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] dma_access.v(30) " "Inferred latch for \"result\[31\]\" at dma_access.v(30)" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025516 "|hello_world|nio2_sys:inst|dma_access:dma_access_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_wrapper nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd " "Elaborating entity \"fpoint_wrapper\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\"" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "fpadd" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716025540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance " "Elaborating entity \"fpoint_qsys\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_wrapper.v" "fpoint_instance" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_wrapper.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716025557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_mult_single nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult " "Elaborating entity \"fpoint_qsys_mult_single\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "the_fp_mult" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 3542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716025587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "exp_add_adder" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716025781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 604 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716025792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716025792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716025792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716025792 ""}  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 604 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718716025792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgd " "Found entity 1: add_sub_jgd" {  } { { "db/add_sub_jgd.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_jgd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716025886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716025886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jgd nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\|add_sub_jgd:auto_generated " "Elaborating entity \"add_sub_jgd\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\|add_sub_jgd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716025895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "exp_adj_adder" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716025967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 628 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716025977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716025977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716025977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716025977 ""}  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 628 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718716025977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v0c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_v0c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v0c " "Found entity 1: add_sub_v0c" {  } { { "db/add_sub_v0c.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_v0c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716026073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716026073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_v0c nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\|add_sub_v0c:auto_generated " "Elaborating entity \"add_sub_v0c\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\|add_sub_v0c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716026082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "exp_bias_subtr" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716026143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 652 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716026155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716026155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716026155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716026155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716026155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716026155 ""}  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 652 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718716026155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_idg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_idg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_idg " "Found entity 1: add_sub_idg" {  } { { "db/add_sub_idg.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_idg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716026248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716026248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_idg nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated " "Elaborating entity \"add_sub_idg\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716026257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "man_round_adder" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716026317 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 678 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716026328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716026328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716026328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716026328 ""}  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 678 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718716026328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bmb " "Found entity 1: add_sub_bmb" {  } { { "db/add_sub_bmb.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_bmb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716026423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716026423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bmb nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated " "Elaborating entity \"add_sub_bmb\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716026431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "man_product2_mult" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716026665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 699 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716026676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 5 " "Parameter \"lpm_pipeline\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716026676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716026676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716026676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716026676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716026676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716026676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716026676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716026676 ""}  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 699 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718716026676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9ct.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9ct.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9ct " "Found entity 1: mult_9ct" {  } { { "db/mult_9ct.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/mult_9ct.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716026773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716026773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_9ct nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_9ct:auto_generated " "Elaborating entity \"mult_9ct\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_9ct:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716026801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub " "Elaborating entity \"fpoint_qsys_addsub_single\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "the_fp_addsub" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 3554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716026877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altbarrel_shift_fjg nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift " "Elaborating entity \"fpoint_qsys_addsub_single_altbarrel_shift_fjg\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "lbarrel_shift" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716026959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altbarrel_shift_44e nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift " "Elaborating entity \"fpoint_qsys_addsub_single_altbarrel_shift_44e\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "rbarrel_shift" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716026983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_9u8 nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_9u8\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "leading_zeroes_cnt" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716027010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_aja nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_aja\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder7" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716027026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_q0b nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_q0b\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder10" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716027043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_l0b nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_l0b\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder11" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716027058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_i0b nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_i0b\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder13" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716027073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_qha nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_qha\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder9" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716027122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_lha nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_lha\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder15" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716027138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_iha nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\|fpoint_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_iha\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\|fpoint_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder17" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716027154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_a2b nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_a2b\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder8" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716027205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_tma nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_tma\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "trailing_zeros_cnt" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716027327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_u5b nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_u5b\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder21" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716027343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_e4b nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_e4b\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder23" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716027362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_94b nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_94b\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder25" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716027379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_64b nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_64b\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder27" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716027393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_uma nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_uma\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder22" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716027494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_ela nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_ela\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder30" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716027556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_9la nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_9la\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder32" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716027599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_6la nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\|fpoint_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_6la\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\|fpoint_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder34" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716027623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "add_sub1" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716027667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2630 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716027679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716027680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716027680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716027680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716027680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716027680 ""}  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2630 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718716027680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3mh " "Found entity 1: add_sub_3mh" {  } { { "db/add_sub_3mh.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_3mh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716027773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716027773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3mh nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\|add_sub_3mh:auto_generated " "Elaborating entity \"add_sub_3mh\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\|add_sub_3mh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716027785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "add_sub3" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716027930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2682 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716027943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716027943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716027943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716027943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716027943 ""}  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2682 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718716027943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_poe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_poe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_poe " "Found entity 1: add_sub_poe" {  } { { "db/add_sub_poe.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_poe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716028037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716028037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_poe nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated " "Elaborating entity \"add_sub_poe\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716028046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "add_sub4" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716028110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2707 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716028122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716028122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716028122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716028122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716028122 ""}  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2707 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718716028122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rne " "Found entity 1: add_sub_rne" {  } { { "db/add_sub_rne.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_rne.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716028213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716028213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rne nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\|add_sub_rne:auto_generated " "Elaborating entity \"add_sub_rne\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\|add_sub_rne:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716028222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "add_sub5" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716028280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2732 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716028290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716028292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716028292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716028292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716028292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716028292 ""}  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2732 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718716028292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2lh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2lh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2lh " "Found entity 1: add_sub_2lh" {  } { { "db/add_sub_2lh.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_2lh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716028383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716028383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2lh nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\|add_sub_2lh:auto_generated " "Elaborating entity \"add_sub_2lh\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\|add_sub_2lh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716028391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "man_2comp_res_lower" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716028528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2775 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716028541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716028541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716028541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716028541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716028541 ""}  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2775 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718716028541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2eh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2eh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2eh " "Found entity 1: add_sub_2eh" {  } { { "db/add_sub_2eh.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_2eh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716028642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716028642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2eh nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\|add_sub_2eh:auto_generated " "Elaborating entity \"add_sub_2eh\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\|add_sub_2eh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716028652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "man_2comp_res_upper0" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716028720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2792 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716028730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716028731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716028731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716028731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716028731 ""}  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2792 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718716028731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7vg " "Found entity 1: add_sub_7vg" {  } { { "db/add_sub_7vg.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_7vg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716028818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716028818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7vg nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\|add_sub_7vg:auto_generated " "Elaborating entity \"add_sub_7vg\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\|add_sub_7vg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716028827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "man_2comp_res_upper1" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716028890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2809 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716028900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716028900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716028900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716028900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716028900 ""}  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2809 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718716028900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "man_res_rounding_add_sub_lower" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716029181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2885 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716029192 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716029192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716029192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716029192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716029192 ""}  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2885 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718716029192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_18f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_18f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_18f " "Found entity 1: add_sub_18f" {  } { { "db/add_sub_18f.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_18f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716029282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716029282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_18f nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_18f:auto_generated " "Elaborating entity \"add_sub_18f\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_18f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716029291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "man_res_rounding_add_sub_upper1" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716029356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2910 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716029367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716029367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716029367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716029367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716029367 ""}  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2910 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718716029367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_agf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_agf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_agf " "Found entity 1: add_sub_agf" {  } { { "db/add_sub_agf.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_agf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716029456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716029456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_agf nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_agf:auto_generated " "Elaborating entity \"add_sub_agf\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_agf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716029466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "trailing_zeros_limit_comparator" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716029612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2936 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716029622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716029623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716029623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716029623 ""}  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2936 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718716029623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e7g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e7g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e7g " "Found entity 1: cmpr_e7g" {  } { { "db/cmpr_e7g.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/cmpr_e7g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716029704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716029704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e7g nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated " "Elaborating entity \"cmpr_e7g\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716029713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_jtag_uart nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart " "Elaborating entity \"nio2_sys_jtag_uart\" for hierarchy \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\"" {  } { { "db/ip/nio2_sys/nio2_sys.v" "jtag_uart" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716029758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_jtag_uart_scfifo_w nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w " "Elaborating entity \"nio2_sys_jtag_uart_scfifo_w\" for hierarchy \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" "the_nio2_sys_jtag_uart_scfifo_w" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716029781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" "wfifo" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716030089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716030097 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716030097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716030097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716030097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716030097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716030097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716030097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716030097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716030097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716030097 ""}  } { { "db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718716030097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716030186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716030186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716030197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716030247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716030247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716030263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716030320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716030320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716030344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716030430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716030430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716030464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716030545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716030545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716030566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716030645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716030645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716030666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_jtag_uart_scfifo_r nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_r:the_nio2_sys_jtag_uart_scfifo_r " "Elaborating entity \"nio2_sys_jtag_uart_scfifo_r\" for hierarchy \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_r:the_nio2_sys_jtag_uart_scfifo_r\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" "the_nio2_sys_jtag_uart_scfifo_r" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716030753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" "nio2_sys_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716031307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716031329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716031329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716031329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716031329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716031329 ""}  } { { "db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718716031329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716031380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716031415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_led_pio nio2_sys:inst\|nio2_sys_led_pio:led_pio " "Elaborating entity \"nio2_sys_led_pio\" for hierarchy \"nio2_sys:inst\|nio2_sys_led_pio:led_pio\"" {  } { { "db/ip/nio2_sys/nio2_sys.v" "led_pio" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716031465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_sdram nio2_sys:inst\|nio2_sys_sdram:sdram " "Elaborating entity \"nio2_sys_sdram\" for hierarchy \"nio2_sys:inst\|nio2_sys_sdram:sdram\"" {  } { { "db/ip/nio2_sys/nio2_sys.v" "sdram" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716033200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_sdram_input_efifo_module nio2_sys:inst\|nio2_sys_sdram:sdram\|nio2_sys_sdram_input_efifo_module:the_nio2_sys_sdram_input_efifo_module " "Elaborating entity \"nio2_sys_sdram_input_efifo_module\" for hierarchy \"nio2_sys:inst\|nio2_sys_sdram:sdram\|nio2_sys_sdram_input_efifo_module:the_nio2_sys_sdram_input_efifo_module\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_sdram.v" "the_nio2_sys_sdram_input_efifo_module" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716033264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_sys_clk_timer nio2_sys:inst\|nio2_sys_sys_clk_timer:sys_clk_timer " "Elaborating entity \"nio2_sys_sys_clk_timer\" for hierarchy \"nio2_sys:inst\|nio2_sys_sys_clk_timer:sys_clk_timer\"" {  } { { "db/ip/nio2_sys/nio2_sys.v" "sys_clk_timer" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716033294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_sysid nio2_sys:inst\|nio2_sys_sysid:sysid " "Elaborating entity \"nio2_sys_sysid\" for hierarchy \"nio2_sys:inst\|nio2_sys_sysid:sysid\"" {  } { { "db/ip/nio2_sys/nio2_sys.v" "sysid" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716033323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator nio2_sys:inst\|altera_customins_master_translator:cpu_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"nio2_sys:inst\|altera_customins_master_translator:cpu_custom_instruction_master_translator\"" {  } { { "db/ip/nio2_sys/nio2_sys.v" "cpu_custom_instruction_master_translator" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716033342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_custom_instruction_master_multi_xconnect nio2_sys:inst\|nio2_sys_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect " "Elaborating entity \"nio2_sys_cpu_custom_instruction_master_multi_xconnect\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect\"" {  } { { "db/ip/nio2_sys/nio2_sys.v" "cpu_custom_instruction_master_multi_xconnect" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716033367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator nio2_sys:inst\|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"nio2_sys:inst\|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0\"" {  } { { "db/ip/nio2_sys/nio2_sys.v" "cpu_custom_instruction_master_multi_slave_translator0" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716033386 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/nio2_sys/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718716033387 "|hello_world|nio2_sys:inst|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/nio2_sys/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718716033387 "|hello_world|nio2_sys:inst|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/nio2_sys/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718716033388 "|hello_world|nio2_sys:inst|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nio2_sys_mm_interconnect_0\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/nio2_sys/nio2_sys.v" "mm_interconnect_0" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716033407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716033694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716033715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_read_master_translator\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "dma_read_master_translator" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716033738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_write_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_write_master_translator\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "dma_write_master_translator" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716033763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716033785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dma_access_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dma_access_0_avalon_slave_0_translator\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "dma_access_0_avalon_slave_0_translator" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 1152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716033808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dma_control_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dma_control_port_slave_translator\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "dma_control_port_slave_translator" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 1216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716033829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 1280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716033857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 1344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716033880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 1408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716033902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "led_pio_s1_translator" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716033924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 1536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716033947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 1617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716033969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716033989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_read_master_agent\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "dma_read_master_agent" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 1779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716034009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_write_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_write_master_agent\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "dma_write_master_agent" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 1860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716034035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 1944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716034059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716034087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716034111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 2819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716034249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716034270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716034303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 2901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716034367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_router nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router:router " "Elaborating entity \"nio2_sys_mm_interconnect_0_router\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router:router\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "router" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 2917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716034394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_router_default_decode nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router:router\|nio2_sys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nio2_sys_mm_interconnect_0_router_default_decode\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router:router\|nio2_sys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716034429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_router_001 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nio2_sys_mm_interconnect_0_router_001\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "router_001" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 2933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716034453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_router_001_default_decode nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_001:router_001\|nio2_sys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nio2_sys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_001:router_001\|nio2_sys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716034483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_router_002 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nio2_sys_mm_interconnect_0_router_002\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "router_002" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 2949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716034504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_router_002_default_decode nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_002:router_002\|nio2_sys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nio2_sys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_002:router_002\|nio2_sys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716034534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_router_004 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nio2_sys_mm_interconnect_0_router_004\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "router_004" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716034581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_router_004_default_decode nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_004:router_004\|nio2_sys_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nio2_sys_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_004:router_004\|nio2_sys_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716034605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_router_005 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nio2_sys_mm_interconnect_0_router_005\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "router_005" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 2997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716034628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_router_005_default_decode nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_005:router_005\|nio2_sys_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nio2_sys_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_005:router_005\|nio2_sys_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_005.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716034650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_router_008 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"nio2_sys_mm_interconnect_0_router_008\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "router_008" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716034710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_router_008_default_decode nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_008:router_008\|nio2_sys_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"nio2_sys_mm_interconnect_0_router_008_default_decode\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_008:router_008\|nio2_sys_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716034733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_router_011 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_011:router_011 " "Elaborating entity \"nio2_sys_mm_interconnect_0_router_011\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_011:router_011\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "router_011" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716034808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_router_011_default_decode nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_011:router_011\|nio2_sys_mm_interconnect_0_router_011_default_decode:the_default_decode " "Elaborating entity \"nio2_sys_mm_interconnect_0_router_011_default_decode\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_011:router_011\|nio2_sys_mm_interconnect_0_router_011_default_decode:the_default_decode\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_011.sv" "the_default_decode" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_011.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716034834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716034854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716034899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716034919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_cmd_demux nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nio2_sys_mm_interconnect_0_cmd_demux\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716034942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_cmd_demux_001 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nio2_sys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716034972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_cmd_demux_003 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"nio2_sys_mm_interconnect_0_cmd_demux_003\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "cmd_demux_003" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716035006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_cmd_mux nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nio2_sys_mm_interconnect_0_cmd_mux\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716035032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_cmd_mux_001 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nio2_sys_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716035057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_001.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716035089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716035106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_cmd_mux_004 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"nio2_sys_mm_interconnect_0_cmd_mux_004\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716035152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_004.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716035178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716035192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_cmd_mux_007 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007 " "Elaborating entity \"nio2_sys_mm_interconnect_0_cmd_mux_007\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "cmd_mux_007" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716035232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_007.sv" "arb" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_007.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716035265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716035280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_rsp_demux nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nio2_sys_mm_interconnect_0_rsp_demux\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716035306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_rsp_demux_001 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"nio2_sys_mm_interconnect_0_rsp_demux_001\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716035332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_rsp_demux_007 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_demux_007:rsp_demux_007 " "Elaborating entity \"nio2_sys_mm_interconnect_0_rsp_demux_007\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_demux_007:rsp_demux_007\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "rsp_demux_007" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716035416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_rsp_mux nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nio2_sys_mm_interconnect_0_rsp_mux\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716035443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716035488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716035504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_rsp_mux_001 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nio2_sys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716035526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716035551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716035623 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718716035630 "|hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718716035631 "|hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718716035631 "|hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 4025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716035678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_avalon_st_adapter nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nio2_sys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 4054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716035717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716035735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_avalon_st_adapter_007 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007 " "Elaborating entity \"nio2_sys_mm_interconnect_0_avalon_st_adapter_007\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "avalon_st_adapter_007" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 4257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716035893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\|nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0 " "Elaborating entity \"nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\|nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007.v" "error_adapter_0" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716035922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_irq_mapper nio2_sys:inst\|nio2_sys_irq_mapper:irq_mapper " "Elaborating entity \"nio2_sys_irq_mapper\" for hierarchy \"nio2_sys:inst\|nio2_sys_irq_mapper:irq_mapper\"" {  } { { "db/ip/nio2_sys/nio2_sys.v" "irq_mapper" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716035955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nio2_sys:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nio2_sys:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/nio2_sys/nio2_sys.v" "rst_controller" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716035974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nio2_sys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nio2_sys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/nio2_sys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716035993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nio2_sys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nio2_sys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/nio2_sys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716036014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst2 " "Elaborating entity \"pll\" for hierarchy \"pll:inst2\"" {  } { { "hello_world.bdf" "inst2" { Schematic "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/hello_world.bdf" { { 0 320 480 184 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716036033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:inst2\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:inst2\|pll_0002:pll_inst\"" {  } { { "pll.v" "pll_inst" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/pll.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716036042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/pll/pll_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716036185 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1718716036201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/pll/pll_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716036214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -2500 ps " "Parameter \"phase_shift1\" = \"-2500 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716036214 ""}  } { { "pll/pll_0002.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/pll/pll_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718716036214 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nio2_sys_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nio2_sys_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718716037613 "|hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_itrace:the_nio2_sys_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1718716038583 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.06.18.14:07:23 Progress: Loading slded954572/alt_sld_fab_wrapper_hw.tcl " "2024.06.18.14:07:23 Progress: Loading slded954572/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716043235 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716047320 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716047575 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716052806 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716052899 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716053015 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716053134 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716053141 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716053142 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1718716053865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded954572/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slded954572/alt_sld_fab.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/slded954572/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716054153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716054153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716054275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716054275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716054326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716054326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716054411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716054411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716054520 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716054520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716054520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716054617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716054617 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716059369 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718716063028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718716063028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718716063028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718716063028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718716063028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718716063028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718716063028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718716063028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718716063028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718716063028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718716063028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718716063028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718716063028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718716063028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718716063028 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1718716063028 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|data_exp_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|data_exp_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718716063028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718716063028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 78 " "Parameter WIDTH set to 78" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718716063028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718716063028 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718716063028 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1718716063028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716063105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716063105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716063105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716063105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716063105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716063105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716063105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716063105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716063105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716063105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716063105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716063105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716063105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716063105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716063105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716063105 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718716063105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716063220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716063220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0 " "Elaborated megafunction instantiation \"nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716063486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0 " "Instantiated megafunction \"nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716063486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716063486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 78 " "Parameter \"WIDTH\" = \"78\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716063486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718716063486 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718716063486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_kuv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_kuv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_kuv " "Found entity 1: shift_taps_kuv" {  } { { "db/shift_taps_kuv.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/shift_taps_kuv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716063592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716063592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1gc1 " "Found entity 1: altsyncram_1gc1" {  } { { "db/altsyncram_1gc1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_1gc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716063756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716063756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/cntr_ohf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716063885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716063885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/cmpr_a9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716063986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716063986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b1h " "Found entity 1: cntr_b1h" {  } { { "db/cntr_b1h.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/cntr_b1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718716064109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716064109 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1718716065624 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1718716065624 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1718716065688 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1718716065688 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1718716065688 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1718716065688 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1718716065688 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1718716065707 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_CKE VCC " "Pin \"oDRAM_CKE\" is stuck at VCC" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/hello_world.bdf" { { 360 360 536 376 "oDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718716069699 "|hello_world|oDRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1718716069699 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "524 " "524 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1718716072147 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716072504 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716072916 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fp_add 16 " "Ignored 16 assignments for entity \"fp_add\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fp_add -sip fp_add.sip -library lib_fp_add " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fp_add -sip fp_add.sip -library lib_fp_add was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1718716073172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fp_add -sip fp_add.sip -library lib_fp_add " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fp_add -sip fp_add.sip -library lib_fp_add was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1718716073172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fp_add -sip fp_add.sip -library lib_fp_add " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fp_add -sip fp_add.sip -library lib_fp_add was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1718716073172 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1718716073172 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fp_add_0002 65 " "Ignored 65 assignments for entity \"fp_add_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1718716073172 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fp_mult 16 " "Ignored 16 assignments for entity \"fp_mult\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fp_mult -sip fp_mult.sip -library lib_fp_mult " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fp_mult -sip fp_mult.sip -library lib_fp_mult was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1718716073172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fp_mult -sip fp_mult.sip -library lib_fp_mult " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fp_mult -sip fp_mult.sip -library lib_fp_mult was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1718716073172 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fp_mult -sip fp_mult.sip -library lib_fp_mult " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fp_mult -sip fp_mult.sip -library lib_fp_mult was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1718716073172 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1718716073172 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fp_mult_0002 65 " "Ignored 65 assignments for entity \"fp_mult_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1718716073172 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/hello_world.map.smsg " "Generated suppressed messages file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/hello_world.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716074946 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "15 0 2 0 0 " "Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718716079855 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718716079855 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1718716080267 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1718716080267 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1718716080290 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1718716080290 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6529 " "Implemented 6529 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718716080865 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718716080865 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1718716080865 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6101 " "Implemented 6101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718716080865 ""} { "Info" "ICUT_CUT_TM_RAMS" "373 " "Implemented 373 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1718716080865 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1718716080865 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1718716080865 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718716080865 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5143 " "Peak virtual memory: 5143 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718716080978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 14:08:00 2024 " "Processing ended: Tue Jun 18 14:08:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718716080978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:24 " "Elapsed time: 00:02:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718716080978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718716080978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718716080978 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1718716082816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718716082823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 14:08:02 2024 " "Processing started: Tue Jun 18 14:08:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718716082823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1718716082823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hello_world -c hello_world " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1718716082824 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1718716083044 ""}
{ "Info" "0" "" "Project  = hello_world" {  } {  } 0 0 "Project  = hello_world" 0 0 "Fitter" 0 0 1718716083044 ""}
{ "Info" "0" "" "Revision = hello_world" {  } {  } 0 0 "Revision = hello_world" 0 0 "Fitter" 0 0 1718716083044 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1718716083335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1718716083335 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hello_world 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"hello_world\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1718716083407 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718716083459 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718716083459 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1718716083555 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1718716083555 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1718716083576 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1718716084077 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1718716084144 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1718716085197 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1718716085384 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1718716100895 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 4205 global CLKCTRL_G2 " "pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 4205 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1718716101307 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G3 " "pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1718716101307 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1718716101307 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718716101309 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1718716103811 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1718716103811 ""}
{ "Info" "ISTA_SDC_FOUND" "hw_dev_tutorial.sdc " "Reading SDC File: 'hw_dev_tutorial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1718716103923 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1718716103925 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1718716103927 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.sdc " "Reading SDC File: 'c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1718716103941 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718716104020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718716104020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718716104020 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1718716104020 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1718716104209 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1718716104210 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718716104213 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1718716104213 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1718716104214 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718716104215 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718716104215 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718716104215 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     sopc_clk " "  20.000     sopc_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718716104215 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1718716104215 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1718716104561 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1718716104579 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1718716104755 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718716104755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718716104755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718716104755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718716104755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718716104755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718716104755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718716104755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718716104755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718716104755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718716104755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718716104755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718716104755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718716104755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718716104755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718716104755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718716104755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718716104755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718716104755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718716104755 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718716104755 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1718716104755 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1718716104756 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1718716104781 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1718716104783 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1718716104792 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1718716106489 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "26 Block RAM " "Packed 26 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1718716106507 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "96 DSP block " "Packed 96 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1718716106507 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1718716106507 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O output buffer " "Packed 52 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1718716106507 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "35 " "Created 35 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1718716106507 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1718716106507 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM_A\[12\] " "Node \"oDRAM_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718716106992 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1718716106992 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718716106992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1718716114196 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1718716116660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:25 " "Fitter placement preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718716139380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1718716159863 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1718716171352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718716171352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1718716176156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1718716196464 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1718716196464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1718716206856 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1718716206856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:24 " "Fitter routing operations ending: elapsed time is 00:00:24" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718716206864 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 25.76 " "Total time spent on timing analysis during the Fitter is 25.76 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1718716214577 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1718716214690 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1718716217630 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1718716217634 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1718716221244 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:19 " "Fitter post-fit operations ending: elapsed time is 00:00:19" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718716233948 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1718716234429 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/hello_world.fit.smsg " "Generated suppressed messages file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/hello_world.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1718716234966 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6996 " "Peak virtual memory: 6996 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718716238495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 14:10:38 2024 " "Processing ended: Tue Jun 18 14:10:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718716238495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:36 " "Elapsed time: 00:02:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718716238495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:30 " "Total CPU time (on all processors): 00:03:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718716238495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1718716238495 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1718716240378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718716240385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 14:10:40 2024 " "Processing started: Tue Jun 18 14:10:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718716240385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1718716240385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hello_world -c hello_world " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1718716240385 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1718716241649 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1718716249989 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1718716250270 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1718716250967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718716251189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 14:10:51 2024 " "Processing ended: Tue Jun 18 14:10:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718716251189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718716251189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718716251189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1718716251189 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1718716252056 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1718716252983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718716252989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 14:10:52 2024 " "Processing started: Tue Jun 18 14:10:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718716252989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1718716252989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hello_world -c hello_world " "Command: quartus_sta hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1718716252989 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1718716253272 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fp_add 16 " "Ignored 16 assignments for entity \"fp_add\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fp_add -sip fp_add.sip -library lib_fp_add " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fp_add -sip fp_add.sip -library lib_fp_add was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1718716254447 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fp_add -sip fp_add.sip -library lib_fp_add " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fp_add -sip fp_add.sip -library lib_fp_add was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1718716254447 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fp_add -sip fp_add.sip -library lib_fp_add " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fp_add -sip fp_add.sip -library lib_fp_add was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1718716254447 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1718716254447 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fp_add_0002 65 " "Ignored 65 assignments for entity \"fp_add_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1718716254447 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fp_mult 16 " "Ignored 16 assignments for entity \"fp_mult\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fp_mult -sip fp_mult.sip -library lib_fp_mult " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fp_mult -sip fp_mult.sip -library lib_fp_mult was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1718716254447 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fp_mult -sip fp_mult.sip -library lib_fp_mult " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fp_mult -sip fp_mult.sip -library lib_fp_mult was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1718716254447 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fp_mult -sip fp_mult.sip -library lib_fp_mult " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fp_mult -sip fp_mult.sip -library lib_fp_mult was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1718716254447 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1718716254447 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fp_mult_0002 65 " "Ignored 65 assignments for entity \"fp_mult_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1718716254447 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1718716254976 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1718716254976 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718716255023 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718716255024 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1718716255915 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1718716255915 ""}
{ "Info" "ISTA_SDC_FOUND" "hw_dev_tutorial.sdc " "Reading SDC File: 'hw_dev_tutorial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1718716256000 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1718716256001 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1718716256006 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.sdc " "Reading SDC File: 'c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1718716256021 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718716256074 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718716256074 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718716256074 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718716256074 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1718716256074 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1718716256135 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716256316 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718716256319 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716256319 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1718716256321 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1718716256370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.284 " "Worst-case setup slack is 10.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716256679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716256679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.284               0.000 sopc_clk  " "   10.284               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716256679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.300               0.000 altera_reserved_tck  " "   23.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716256679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718716256679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.129 " "Worst-case hold slack is 0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716256728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716256728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 altera_reserved_tck  " "    0.129               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716256728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 sopc_clk  " "    0.239               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716256728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718716256728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.182 " "Worst-case recovery slack is 14.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716256748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716256748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.182               0.000 sopc_clk  " "   14.182               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716256748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.620               0.000 altera_reserved_tck  " "   48.620               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716256748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718716256748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.496 " "Worst-case removal slack is 0.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716256768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716256768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 sopc_clk  " "    0.496               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716256768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.859               0.000 altera_reserved_tck  " "    0.859               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716256768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718716256768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.892 " "Worst-case minimum pulse width slack is 8.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716256773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716256773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.892               0.000 sopc_clk  " "    8.892               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716256773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.895               0.000 altera_reserved_tck  " "   48.895               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716256773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718716256773 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716256819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716256819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716256819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716256819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716256819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.549 ns " "Worst Case Available Settling Time: 18.549 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716256819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716256819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716256819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716256819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716256819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716256819 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716256819 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.284 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.284" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256880 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256880 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256880 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716256880 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.284  " "Path #1: Setup slack is 10.284 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|nio2_sys_dma:dma\|control\[2\]~DUPLICATE " "From Node    : nio2_sys:inst\|nio2_sys_dma:dma\|control\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[13\] " "To Node      : nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.237      7.237  R        clock network delay " "     7.237      7.237  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.237      0.000     uTco  nio2_sys:inst\|nio2_sys_dma:dma\|control\[2\]~DUPLICATE " "     7.237      0.000     uTco  nio2_sys:inst\|nio2_sys_dma:dma\|control\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.237      0.000 FF  CELL  inst\|dma\|control\[2\]~DUPLICATE\|q " "     7.237      0.000 FF  CELL  inst\|dma\|control\[2\]~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.529      1.292 FF    IC  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[17\]~1\|datac " "     8.529      1.292 FF    IC  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[17\]~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.937      0.408 FF  CELL  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[17\]~1\|combout " "     8.937      0.408 FF  CELL  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[17\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.889      0.952 FF    IC  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[16\]~30\|datab " "     9.889      0.952 FF    IC  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[16\]~30\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.376      0.487 FR  CELL  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[16\]~30\|combout " "    10.376      0.487 FR  CELL  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[16\]~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.262      0.886 RR    IC  inst\|mm_interconnect_0\|sdram_s1_agent\|WideOr0\|datac " "    11.262      0.886 RR    IC  inst\|mm_interconnect_0\|sdram_s1_agent\|WideOr0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.685      0.423 RF  CELL  inst\|mm_interconnect_0\|sdram_s1_agent\|WideOr0\|combout " "    11.685      0.423 RF  CELL  inst\|mm_interconnect_0\|sdram_s1_agent\|WideOr0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.459      0.774 FF    IC  inst\|mm_interconnect_0\|cmd_demux_003\|WideOr0~3\|datae " "    12.459      0.774 FF    IC  inst\|mm_interconnect_0\|cmd_demux_003\|WideOr0~3\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.652      0.193 FR  CELL  inst\|mm_interconnect_0\|cmd_demux_003\|WideOr0~3\|combout " "    12.652      0.193 FR  CELL  inst\|mm_interconnect_0\|cmd_demux_003\|WideOr0~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.777      1.125 RR    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|Equal2~1\|datab " "    13.777      1.125 RR    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|Equal2~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.273      0.496 RR  CELL  inst\|dma\|the_nio2_sys_dma_fifo_module\|Equal2~1\|combout " "    14.273      0.496 RR  CELL  inst\|dma\|the_nio2_sys_dma_fifo_module\|Equal2~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.836      0.563 RR    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision\|dataa " "    14.836      0.563 RR    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.316      0.480 RF  CELL  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision\|combout " "    15.316      0.480 RF  CELL  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.182      0.866 FF    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|last_write_data\[13\]\|ena " "    16.182      0.866 FF    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|last_write_data\[13\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.750      0.568 FF  CELL  nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[13\] " "    16.750      0.568 FF  CELL  nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.029      6.029  R        clock network delay " "    26.029      6.029  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.134      1.105           clock pessimism removed " "    27.134      1.105           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.034     -0.100           clock uncertainty " "    27.034     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.034      0.000     uTsu  nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[13\] " "    27.034      0.000     uTsu  nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.750 " "Data Arrival Time  :    16.750" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.034 " "Data Required Time :    27.034" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.284  " "Slack              :    10.284 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256882 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716256882 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.300 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.300" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716256889 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.300  " "Path #1: Setup slack is 23.300 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.470      2.470  F        clock network delay " "    52.470      2.470  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.470      0.000     uTco  altera_internal_jtag~FF_13 " "    52.470      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.363      0.893 RR  CELL  altera_internal_jtag\|tdo " "    53.363      0.893 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.363      0.000 RR    IC  altera_reserved_tdo~output\|i " "    53.363      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.390      3.027 RR  CELL  altera_reserved_tdo~output\|o " "    56.390      3.027 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.390      0.000 RR  CELL  altera_reserved_tdo " "    56.390      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    56.390 " "Data Arrival Time  :    56.390" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.300  " "Slack              :    23.300 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256889 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716256889 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.129 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.129" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716256895 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.129  " "Path #1: Hold slack is 0.129 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[10\] " "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\] " "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.115      2.115  R        clock network delay " "     2.115      2.115  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.115      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[10\] " "     2.115      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.115      0.000 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[10\]\|q " "     2.115      0.000 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[10\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.320      0.205 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~47\|dataf " "     2.320      0.205 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~47\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.365      0.045 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~47\|combout " "     2.365      0.045 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~47\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.365      0.000 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\]\|d " "     2.365      0.000 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.422      0.057 FF  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\] " "     2.422      0.057 FF  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.441      2.441  R        clock network delay " "     2.441      2.441  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.293     -0.148           clock pessimism removed " "     2.293     -0.148           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.293      0.000           clock uncertainty " "     2.293      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.293      0.000      uTh  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\] " "     2.293      0.000      uTh  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.422 " "Data Arrival Time  :     2.422" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.293 " "Data Required Time :     2.293" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.129  " "Slack              :     0.129 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256895 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716256895 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.239 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.239" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256941 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716256941 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.239  " "Path #1: Hold slack is 0.239 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_st_data\[0\] " "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_st_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|d_writedata\[0\] " "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|d_writedata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.026      6.026  R        clock network delay " "     6.026      6.026  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.026      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_st_data\[0\] " "     6.026      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_st_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.026      0.000 FF  CELL  inst\|cpu\|cpu\|M_st_data\[0\]\|q " "     6.026      0.000 FF  CELL  inst\|cpu\|cpu\|M_st_data\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.239      0.213 FF    IC  inst\|cpu\|cpu\|d_writedata_nxt\[0\]~7\|dataf " "     6.239      0.213 FF    IC  inst\|cpu\|cpu\|d_writedata_nxt\[0\]~7\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.284      0.045 FF  CELL  inst\|cpu\|cpu\|d_writedata_nxt\[0\]~7\|combout " "     6.284      0.045 FF  CELL  inst\|cpu\|cpu\|d_writedata_nxt\[0\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.284      0.000 FF    IC  inst\|cpu\|d_writedata\[0\]\|d " "     6.284      0.000 FF    IC  inst\|cpu\|d_writedata\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.340      0.056 FF  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|d_writedata\[0\] " "     6.340      0.056 FF  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|d_writedata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.219      7.219  R        clock network delay " "     7.219      7.219  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.101     -1.118           clock pessimism removed " "     6.101     -1.118           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.101      0.000           clock uncertainty " "     6.101      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.101      0.000      uTh  nio2_sys:inst\|nio2_sys_cpu:cpu\|d_writedata\[0\] " "     6.101      0.000      uTh  nio2_sys:inst\|nio2_sys_cpu:cpu\|d_writedata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.340 " "Data Arrival Time  :     6.340" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.101 " "Data Required Time :     6.101" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.239  " "Slack              :     0.239 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256942 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716256942 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.182 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.182" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716256966 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.182  " "Path #1: Recovery slack is 14.182 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_pc_plus_one\[18\] " "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_pc_plus_one\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.290      7.290  R        clock network delay " "     7.290      7.290  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.290      0.000     uTco  nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     7.290      0.000     uTco  nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.290      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     7.290      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.693      1.403 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|dataf " "     8.693      1.403 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.766      0.073 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     8.766      0.073 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.364      3.598 FF    IC  inst\|cpu\|cpu\|M_pc_plus_one\[18\]\|clrn " "    12.364      3.598 FF    IC  inst\|cpu\|cpu\|M_pc_plus_one\[18\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.840      0.476 FR  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_pc_plus_one\[18\] " "    12.840      0.476 FR  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_pc_plus_one\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.021      6.021  R        clock network delay " "    26.021      6.021  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.122      1.101           clock pessimism removed " "    27.122      1.101           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.022     -0.100           clock uncertainty " "    27.022     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.022      0.000     uTsu  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_pc_plus_one\[18\] " "    27.022      0.000     uTsu  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_pc_plus_one\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.840 " "Data Arrival Time  :    12.840" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.022 " "Data Required Time :    27.022" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.182  " "Slack              :    14.182 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256966 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716256966 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.620 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.620" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716256970 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 48.620  " "Path #1: Recovery slack is 48.620 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.164      2.164  R        clock network delay " "     2.164      2.164  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.164      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.164      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.164      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.164      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.163      0.999 FF    IC  inst\|jtag_uart\|nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     3.163      0.999 FF    IC  inst\|jtag_uart\|nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.631      0.468 FR  CELL  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate " "     3.631      0.468 FR  CELL  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.518      2.518  F        clock network delay " "    52.518      2.518  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.561      0.043           clock pessimism removed " "    52.561      0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.251     -0.310           clock uncertainty " "    52.251     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.251      0.000     uTsu  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate " "    52.251      0.000     uTsu  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.631 " "Data Arrival Time  :     3.631" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.251 " "Data Required Time :    52.251" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    48.620  " "Slack              :    48.620 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256970 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716256970 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.496 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.496" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716256984 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.496  " "Path #1: Removal slack is 0.496 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6 " "From Node    : nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a42 " "To Node      : nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.075      6.075  R        clock network delay " "     6.075      6.075  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.075      0.000     uTco  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6 " "     6.075      0.000     uTco  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.075      0.000 RR  CELL  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|dffe6\|q " "     6.075      0.000 RR  CELL  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.597      0.522 RR    IC  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|altsyncram4\|ram_block7a31\|clr0 " "     6.597      0.522 RR    IC  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|altsyncram4\|ram_block7a31\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.820      0.223 RF  CELL  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a42 " "     6.820      0.223 RF  CELL  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.425      7.425  R        clock network delay " "     7.425      7.425  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.324     -1.101           clock pessimism removed " "     6.324     -1.101           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.324      0.000           clock uncertainty " "     6.324      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.324      0.000      uTh  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a42 " "     6.324      0.000      uTh  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.820 " "Data Arrival Time  :     6.820" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.324 " "Data Required Time :     6.324" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.496  " "Slack              :     0.496 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256984 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716256984 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.859 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.859" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716256987 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.859  " "Path #1: Removal slack is 0.859 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\] " "To Node      : nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.894      1.894  R        clock network delay " "     1.894      1.894  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.894      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.894      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.894      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.894      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.895      1.001 RR    IC  inst\|jtag_uart\|nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\]\|clrn " "     2.895      1.001 RR    IC  inst\|jtag_uart\|nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.321      0.426 RF  CELL  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\] " "     3.321      0.426 RF  CELL  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.505      2.505  R        clock network delay " "     2.505      2.505  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.462     -0.043           clock pessimism removed " "     2.462     -0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.462      0.000           clock uncertainty " "     2.462      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.462      0.000      uTh  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\] " "     2.462      0.000      uTh  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.321 " "Data Arrival Time  :     3.321" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.462 " "Data Required Time :     2.462" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.859  " "Slack              :     0.859 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716256987 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716256987 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1718716256989 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1718716257039 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1718716262686 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718716263196 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718716263196 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718716263196 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718716263196 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1718716263196 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716263393 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718716263396 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716263396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.378 " "Worst-case setup slack is 10.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716263551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716263551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.378               0.000 sopc_clk  " "   10.378               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716263551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.440               0.000 altera_reserved_tck  " "   23.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716263551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718716263551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.117 " "Worst-case hold slack is 0.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716263598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716263598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 altera_reserved_tck  " "    0.117               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716263598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 sopc_clk  " "    0.227               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716263598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718716263598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.446 " "Worst-case recovery slack is 14.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716263619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716263619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.446               0.000 sopc_clk  " "   14.446               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716263619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.693               0.000 altera_reserved_tck  " "   48.693               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716263619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718716263619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.418 " "Worst-case removal slack is 0.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716263638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716263638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 sopc_clk  " "    0.418               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716263638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.793               0.000 altera_reserved_tck  " "    0.793               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716263638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718716263638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.921 " "Worst-case minimum pulse width slack is 8.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716263644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716263644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.921               0.000 sopc_clk  " "    8.921               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716263644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.891               0.000 altera_reserved_tck  " "   48.891               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716263644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718716263644 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716263692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716263692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716263692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716263692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716263692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.579 ns " "Worst Case Available Settling Time: 18.579 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716263692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716263692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716263692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716263692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716263692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716263692 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716263692 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.378 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.378" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263744 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716263744 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.378  " "Path #1: Setup slack is 10.378 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_tag_module:nio2_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_fpi1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG " "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_tag_module:nio2_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_fpi1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|A_mem_stall " "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|A_mem_stall" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.983      8.983  R        clock network delay " "     8.983      8.983  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.983      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_tag_module:nio2_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_fpi1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG " "     8.983      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_tag_module:nio2_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_fpi1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.134      0.151 RF  CELL  inst\|cpu\|cpu\|nio2_sys_cpu_cpu_dc_tag\|the_altsyncram\|auto_generated\|ram_block1a0\|portbdataout\[1\] " "     9.134      0.151 RF  CELL  inst\|cpu\|cpu\|nio2_sys_cpu_cpu_dc_tag\|the_altsyncram\|auto_generated\|ram_block1a0\|portbdataout\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.048      1.914 FF    IC  inst\|cpu\|cpu\|M_dc_hit~3\|datad " "    11.048      1.914 FF    IC  inst\|cpu\|cpu\|M_dc_hit~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.325      0.277 FF  CELL  inst\|cpu\|cpu\|M_dc_hit~3\|combout " "    11.325      0.277 FF  CELL  inst\|cpu\|cpu\|M_dc_hit~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.487      0.162 FF    IC  inst\|cpu\|cpu\|M_dc_hit~5\|datad " "    11.487      0.162 FF    IC  inst\|cpu\|cpu\|M_dc_hit~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.773      0.286 FF  CELL  inst\|cpu\|cpu\|M_dc_hit~5\|combout " "    11.773      0.286 FF  CELL  inst\|cpu\|cpu\|M_dc_hit~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.421      0.648 FF    IC  inst\|cpu\|cpu\|M_dc_hit~6\|datab " "    12.421      0.648 FF    IC  inst\|cpu\|cpu\|M_dc_hit~6\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.938      0.517 FF  CELL  inst\|cpu\|cpu\|M_dc_hit~6\|combout " "    12.938      0.517 FF  CELL  inst\|cpu\|cpu\|M_dc_hit~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.573      0.635 FF    IC  inst\|cpu\|cpu\|M_dc_hit~7\|datae " "    13.573      0.635 FF    IC  inst\|cpu\|cpu\|M_dc_hit~7\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.765      0.192 FF  CELL  inst\|cpu\|cpu\|M_dc_hit~7\|combout " "    13.765      0.192 FF  CELL  inst\|cpu\|cpu\|M_dc_hit~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.485      0.720 FF    IC  inst\|cpu\|cpu\|A_mem_stall_nxt~3\|dataf " "    14.485      0.720 FF    IC  inst\|cpu\|cpu\|A_mem_stall_nxt~3\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.574      0.089 FR  CELL  inst\|cpu\|cpu\|A_mem_stall_nxt~3\|combout " "    14.574      0.089 FR  CELL  inst\|cpu\|cpu\|A_mem_stall_nxt~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.532      0.958 RR    IC  inst\|cpu\|cpu\|A_mem_stall_nxt~4\|datab " "    15.532      0.958 RR    IC  inst\|cpu\|cpu\|A_mem_stall_nxt~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.071      0.539 RR  CELL  inst\|cpu\|cpu\|A_mem_stall_nxt~4\|combout " "    16.071      0.539 RR  CELL  inst\|cpu\|cpu\|A_mem_stall_nxt~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.071      0.000 RR    IC  inst\|cpu\|cpu\|A_mem_stall\|d " "    16.071      0.000 RR    IC  inst\|cpu\|cpu\|A_mem_stall\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.293      0.222 RR  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|A_mem_stall " "    16.293      0.222 RR  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|A_mem_stall" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.098      6.098  R        clock network delay " "    26.098      6.098  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.771      0.673           clock pessimism removed " "    26.771      0.673           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.671     -0.100           clock uncertainty " "    26.671     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.671      0.000     uTsu  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|A_mem_stall " "    26.671      0.000     uTsu  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|A_mem_stall" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.293 " "Data Arrival Time  :    16.293" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.671 " "Data Required Time :    26.671" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.378  " "Slack              :    10.378 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263745 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716263745 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.440 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.440" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263753 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716263753 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.440  " "Path #1: Setup slack is 23.440 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.529      2.529  F        clock network delay " "    52.529      2.529  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.529      0.000     uTco  altera_internal_jtag~FF_13 " "    52.529      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.456      0.927 RR  CELL  altera_internal_jtag\|tdo " "    53.456      0.927 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.456      0.000 RR    IC  altera_reserved_tdo~output\|i " "    53.456      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.250      2.794 RR  CELL  altera_reserved_tdo~output\|o " "    56.250      2.794 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.250      0.000 RR  CELL  altera_reserved_tdo " "    56.250      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    56.250 " "Data Arrival Time  :    56.250" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.440  " "Slack              :    23.440 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263754 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716263754 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.117 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.117" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716263760 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.117  " "Path #1: Hold slack is 0.117 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[10\] " "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\] " "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.048      2.048  R        clock network delay " "     2.048      2.048  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.048      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[10\] " "     2.048      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.048      0.000 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[10\]\|q " "     2.048      0.000 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[10\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.231      0.183 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~47\|dataf " "     2.231      0.183 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~47\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.279      0.048 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~47\|combout " "     2.279      0.048 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~47\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.279      0.000 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\]\|d " "     2.279      0.000 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.338      0.059 FF  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\] " "     2.338      0.059 FF  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.359      2.359  R        clock network delay " "     2.359      2.359  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.221     -0.138           clock pessimism removed " "     2.221     -0.138           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.221      0.000           clock uncertainty " "     2.221      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.221      0.000      uTh  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\] " "     2.221      0.000      uTh  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.338 " "Data Arrival Time  :     2.338" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.221 " "Data Required Time :     2.221" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.117  " "Slack              :     0.117 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263760 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716263760 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.227 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.227" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716263801 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.227  " "Path #1: Hold slack is 0.227 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|nio2_sys_sdram:sdram\|m_state.000010000 " "From Node    : nio2_sys:inst\|nio2_sys_sdram:sdram\|m_state.000010000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_sdram:sdram\|oe " "To Node      : nio2_sys:inst\|nio2_sys_sdram:sdram\|oe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.081      6.081  R        clock network delay " "     6.081      6.081  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.081      0.000     uTco  nio2_sys:inst\|nio2_sys_sdram:sdram\|m_state.000010000 " "     6.081      0.000     uTco  nio2_sys:inst\|nio2_sys_sdram:sdram\|m_state.000010000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.081      0.000 RR  CELL  inst\|sdram\|m_state.000010000\|q " "     6.081      0.000 RR  CELL  inst\|sdram\|m_state.000010000\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.432      1.351 RR    IC  inst\|sdram\|oe\|sload " "     7.432      1.351 RR    IC  inst\|sdram\|oe\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.148      0.716 RR  CELL  nio2_sys:inst\|nio2_sys_sdram:sdram\|oe " "     8.148      0.716 RR  CELL  nio2_sys:inst\|nio2_sys_sdram:sdram\|oe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.594      8.594  R        clock network delay " "     8.594      8.594  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.921     -0.673           clock pessimism removed " "     7.921     -0.673           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.921      0.000           clock uncertainty " "     7.921      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.921      0.000      uTh  nio2_sys:inst\|nio2_sys_sdram:sdram\|oe " "     7.921      0.000      uTh  nio2_sys:inst\|nio2_sys_sdram:sdram\|oe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.148 " "Data Arrival Time  :     8.148" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.921 " "Data Required Time :     7.921" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.227  " "Slack              :     0.227 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263801 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716263801 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.446 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.446" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716263827 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.446  " "Path #1: Recovery slack is 14.446 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_pc_plus_one\[18\] " "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_pc_plus_one\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.257      7.257  R        clock network delay " "     7.257      7.257  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.257      0.000     uTco  nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     7.257      0.000     uTco  nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.257      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     7.257      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.562      1.305 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|dataf " "     8.562      1.305 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.640      0.078 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     8.640      0.078 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.069      3.429 FF    IC  inst\|cpu\|cpu\|M_pc_plus_one\[18\]\|clrn " "    12.069      3.429 FF    IC  inst\|cpu\|cpu\|M_pc_plus_one\[18\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.536      0.467 FR  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_pc_plus_one\[18\] " "    12.536      0.467 FR  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_pc_plus_one\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.064      6.064  R        clock network delay " "    26.064      6.064  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.082      1.018           clock pessimism removed " "    27.082      1.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.982     -0.100           clock uncertainty " "    26.982     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.982      0.000     uTsu  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_pc_plus_one\[18\] " "    26.982      0.000     uTsu  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_pc_plus_one\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.536 " "Data Arrival Time  :    12.536" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.982 " "Data Required Time :    26.982" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.446  " "Slack              :    14.446 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263827 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716263827 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.693 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.693" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263830 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263830 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263830 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716263830 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 48.693  " "Path #1: Recovery slack is 48.693 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.093      2.093  R        clock network delay " "     2.093      2.093  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.093      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.093      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.093      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.093      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.033      0.940 FF    IC  inst\|jtag_uart\|nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     3.033      0.940 FF    IC  inst\|jtag_uart\|nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.492      0.459 FR  CELL  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate " "     3.492      0.459 FR  CELL  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.455      2.455  F        clock network delay " "    52.455      2.455  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.495      0.040           clock pessimism removed " "    52.495      0.040           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.185     -0.310           clock uncertainty " "    52.185     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.185      0.000     uTsu  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate " "    52.185      0.000     uTsu  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.492 " "Data Arrival Time  :     3.492" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.185 " "Data Required Time :    52.185" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    48.693  " "Slack              :    48.693 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263831 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716263831 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.418 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.418" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716263844 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.418  " "Path #1: Removal slack is 0.418 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6 " "From Node    : nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a40 " "To Node      : nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a40" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.132      6.132  R        clock network delay " "     6.132      6.132  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.132      0.000     uTco  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6 " "     6.132      0.000     uTco  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.132      0.000 RR  CELL  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|dffe6\|q " "     6.132      0.000 RR  CELL  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.615      0.483 RR    IC  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|altsyncram4\|ram_block7a31\|clr0 " "     6.615      0.483 RR    IC  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|altsyncram4\|ram_block7a31\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.839      0.224 RF  CELL  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a40 " "     6.839      0.224 RF  CELL  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a40" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.439      7.439  R        clock network delay " "     7.439      7.439  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.421     -1.018           clock pessimism removed " "     6.421     -1.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.421      0.000           clock uncertainty " "     6.421      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.421      0.000      uTh  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a40 " "     6.421      0.000      uTh  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a40" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.839 " "Data Arrival Time  :     6.839" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.421 " "Data Required Time :     6.421" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.418  " "Slack              :     0.418 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263844 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716263844 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.793 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.793" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716263848 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.793  " "Path #1: Removal slack is 0.793 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\] " "To Node      : nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.832      1.832  R        clock network delay " "     1.832      1.832  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.832      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.832      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.832      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.832      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.747      0.915 RR    IC  inst\|jtag_uart\|nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\]\|clrn " "     2.747      0.915 RR    IC  inst\|jtag_uart\|nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.160      0.413 RF  CELL  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\] " "     3.160      0.413 RF  CELL  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.407      2.407  R        clock network delay " "     2.407      2.407  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.367     -0.040           clock pessimism removed " "     2.367     -0.040           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.367      0.000           clock uncertainty " "     2.367      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.367      0.000      uTh  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\] " "     2.367      0.000      uTh  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.160 " "Data Arrival Time  :     3.160" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.367 " "Data Required Time :     2.367" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.793  " "Slack              :     0.793 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716263848 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716263848 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1718716263850 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1718716264210 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1718716269552 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718716270106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718716270106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718716270106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718716270106 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1718716270106 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716270352 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718716270355 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716270355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.004 " "Worst-case setup slack is 14.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716270418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716270418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.004               0.000 sopc_clk  " "   14.004               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716270418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.357               0.000 altera_reserved_tck  " "   25.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716270418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718716270418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.026 " "Worst-case hold slack is 0.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716270472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716270472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.026               0.000 altera_reserved_tck  " "    0.026               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716270472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 sopc_clk  " "    0.150               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716270472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718716270472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.027 " "Worst-case recovery slack is 16.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716270491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716270491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.027               0.000 sopc_clk  " "   16.027               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716270491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.556               0.000 altera_reserved_tck  " "   49.556               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716270491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718716270491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.284 " "Worst-case removal slack is 0.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716270512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716270512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 sopc_clk  " "    0.284               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716270512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 altera_reserved_tck  " "    0.384               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716270512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718716270512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.495 " "Worst-case minimum pulse width slack is 8.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716270520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716270520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.495               0.000 sopc_clk  " "    8.495               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716270520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.796               0.000 altera_reserved_tck  " "   48.796               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716270520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718716270520 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716270555 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716270555 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716270555 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716270555 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716270555 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.089 ns " "Worst Case Available Settling Time: 19.089 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716270555 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716270555 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716270555 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716270555 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716270555 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716270555 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716270555 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.004 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.004" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270616 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716270616 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.004  " "Path #1: Setup slack is 14.004 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|nio2_sys_dma:dma\|control\[2\]~DUPLICATE " "From Node    : nio2_sys:inst\|nio2_sys_dma:dma\|control\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[21\] " "To Node      : nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.952      3.952  R        clock network delay " "     3.952      3.952  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.952      0.000     uTco  nio2_sys:inst\|nio2_sys_dma:dma\|control\[2\]~DUPLICATE " "     3.952      0.000     uTco  nio2_sys:inst\|nio2_sys_dma:dma\|control\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.952      0.000 FF  CELL  inst\|dma\|control\[2\]~DUPLICATE\|q " "     3.952      0.000 FF  CELL  inst\|dma\|control\[2\]~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.882      0.930 FF    IC  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[17\]~1\|datac " "     4.882      0.930 FF    IC  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[17\]~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.073      0.191 FF  CELL  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[17\]~1\|combout " "     5.073      0.191 FF  CELL  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[17\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.757      0.684 FF    IC  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[16\]~30\|datab " "     5.757      0.684 FF    IC  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[16\]~30\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.974      0.217 FR  CELL  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[16\]~30\|combout " "     5.974      0.217 FR  CELL  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[16\]~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.558      0.584 RR    IC  inst\|mm_interconnect_0\|sdram_s1_agent\|WideOr0\|datac " "     6.558      0.584 RR    IC  inst\|mm_interconnect_0\|sdram_s1_agent\|WideOr0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.766      0.208 RF  CELL  inst\|mm_interconnect_0\|sdram_s1_agent\|WideOr0\|combout " "     6.766      0.208 RF  CELL  inst\|mm_interconnect_0\|sdram_s1_agent\|WideOr0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.299      0.533 FF    IC  inst\|mm_interconnect_0\|cmd_demux_003\|WideOr0~3\|datae " "     7.299      0.533 FF    IC  inst\|mm_interconnect_0\|cmd_demux_003\|WideOr0~3\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.395      0.096 FR  CELL  inst\|mm_interconnect_0\|cmd_demux_003\|WideOr0~3\|combout " "     7.395      0.096 FR  CELL  inst\|mm_interconnect_0\|cmd_demux_003\|WideOr0~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.154      0.759 RR    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision~0\|datab " "     8.154      0.759 RR    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.377      0.223 RF  CELL  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision~0\|combout " "     8.377      0.223 RF  CELL  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.754      0.377 FF    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision\|datab " "     8.754      0.377 FF    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.965      0.211 FF  CELL  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision\|combout " "     8.965      0.211 FF  CELL  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.555      0.590 FF    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|last_write_data\[21\]\|ena " "     9.555      0.590 FF    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|last_write_data\[21\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.801      0.246 FF  CELL  nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[21\] " "     9.801      0.246 FF  CELL  nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.323      3.323  R        clock network delay " "    23.323      3.323  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.905      0.582           clock pessimism removed " "    23.905      0.582           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.805     -0.100           clock uncertainty " "    23.805     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.805      0.000     uTsu  nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[21\] " "    23.805      0.000     uTsu  nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.801 " "Data Arrival Time  :     9.801" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.805 " "Data Required Time :    23.805" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.004  " "Slack              :    14.004 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270617 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716270617 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.357 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.357" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716270624 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 25.357  " "Path #1: Setup slack is 25.357 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.719      1.719  F        clock network delay " "    51.719      1.719  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.719      0.000     uTco  altera_internal_jtag~FF_13 " "    51.719      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.145      0.426 FF  CELL  altera_internal_jtag\|tdo " "    52.145      0.426 FF  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.145      0.000 FF    IC  altera_reserved_tdo~output\|i " "    52.145      0.000 FF    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.333      2.188 FF  CELL  altera_reserved_tdo~output\|o " "    54.333      2.188 FF  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.333      0.000 FF  CELL  altera_reserved_tdo " "    54.333      0.000 FF  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  F  oExt  altera_reserved_tdo " "    79.690    -20.000  F  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    54.333 " "Data Arrival Time  :    54.333" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    25.357  " "Slack              :    25.357 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270624 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716270624 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.026 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.026" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270631 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716270631 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.026  " "Path #1: Hold slack is 0.026 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[10\] " "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\] " "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.060      1.060  R        clock network delay " "     1.060      1.060  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.060      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[10\] " "     1.060      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.060      0.000 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[10\]\|q " "     1.060      0.000 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[10\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.179      0.119 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~47\|dataf " "     1.179      0.119 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~47\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.204      0.025 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~47\|combout " "     1.204      0.025 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~47\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.204      0.000 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\]\|d " "     1.204      0.000 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.230      0.026 FF  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\] " "     1.230      0.026 FF  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.285      1.285  R        clock network delay " "     1.285      1.285  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.204     -0.081           clock pessimism removed " "     1.204     -0.081           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.204      0.000           clock uncertainty " "     1.204      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.204      0.000      uTh  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\] " "     1.204      0.000      uTh  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.230 " "Data Arrival Time  :     1.230" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.204 " "Data Required Time :     1.204" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.026  " "Slack              :     0.026 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270632 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716270632 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.150 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.150" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716270675 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.150  " "Path #1: Hold slack is 0.150 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_st_data\[0\] " "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_st_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|d_writedata\[0\] " "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|d_writedata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.323      3.323  R        clock network delay " "     3.323      3.323  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.323      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_st_data\[0\] " "     3.323      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_st_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.323      0.000 FF  CELL  inst\|cpu\|cpu\|M_st_data\[0\]\|q " "     3.323      0.000 FF  CELL  inst\|cpu\|cpu\|M_st_data\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.454      0.131 FF    IC  inst\|cpu\|cpu\|d_writedata_nxt\[0\]~7\|dataf " "     3.454      0.131 FF    IC  inst\|cpu\|cpu\|d_writedata_nxt\[0\]~7\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.479      0.025 FF  CELL  inst\|cpu\|cpu\|d_writedata_nxt\[0\]~7\|combout " "     3.479      0.025 FF  CELL  inst\|cpu\|cpu\|d_writedata_nxt\[0\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.479      0.000 FF    IC  inst\|cpu\|d_writedata\[0\]\|d " "     3.479      0.000 FF    IC  inst\|cpu\|d_writedata\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.504      0.025 FF  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|d_writedata\[0\] " "     3.504      0.025 FF  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|d_writedata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.942      3.942  R        clock network delay " "     3.942      3.942  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.354     -0.588           clock pessimism removed " "     3.354     -0.588           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.354      0.000           clock uncertainty " "     3.354      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.354      0.000      uTh  nio2_sys:inst\|nio2_sys_cpu:cpu\|d_writedata\[0\] " "     3.354      0.000      uTh  nio2_sys:inst\|nio2_sys_cpu:cpu\|d_writedata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.504 " "Data Arrival Time  :     3.504" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.354 " "Data Required Time :     3.354" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.150  " "Slack              :     0.150 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270675 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716270675 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.027 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.027" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716270699 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 16.027  " "Path #1: Recovery slack is 16.027 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|A_ci_multi_src1\[5\] " "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|A_ci_multi_src1\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.980      3.980  R        clock network delay " "     3.980      3.980  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.980      0.000     uTco  nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.980      0.000     uTco  nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.980      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.980      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.960      0.980 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|dataf " "     4.960      0.980 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      0.040 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     5.000      0.040 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.538      2.538 FF    IC  inst\|cpu\|cpu\|A_ci_multi_src1\[5\]\|clrn " "     7.538      2.538 FF    IC  inst\|cpu\|cpu\|A_ci_multi_src1\[5\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.771      0.233 FR  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|A_ci_multi_src1\[5\] " "     7.771      0.233 FR  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|A_ci_multi_src1\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.318      3.318  R        clock network delay " "    23.318      3.318  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.898      0.580           clock pessimism removed " "    23.898      0.580           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.798     -0.100           clock uncertainty " "    23.798     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.798      0.000     uTsu  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|A_ci_multi_src1\[5\] " "    23.798      0.000     uTsu  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|A_ci_multi_src1\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.771 " "Data Arrival Time  :     7.771" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.798 " "Data Required Time :    23.798" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.027  " "Slack              :    16.027 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270699 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716270699 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.556 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.556" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716270704 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 49.556  " "Path #1: Recovery slack is 49.556 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.081      1.081  R        clock network delay " "     1.081      1.081  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.081      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.081      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.081      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.081      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.752      0.671 FF    IC  inst\|jtag_uart\|nio2_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     1.752      0.671 FF    IC  inst\|jtag_uart\|nio2_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.983      0.231 FR  CELL  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     1.983      0.231 FR  CELL  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.831      1.831  F        clock network delay " "    51.831      1.831  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.849      0.018           clock pessimism removed " "    51.849      0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.539     -0.310           clock uncertainty " "    51.539     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.539      0.000     uTsu  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    51.539      0.000     uTsu  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.983 " "Data Arrival Time  :     1.983" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.539 " "Data Required Time :    51.539" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    49.556  " "Slack              :    49.556 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270704 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716270704 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.284 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.284" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270719 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716270719 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.284  " "Path #1: Removal slack is 0.284 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6 " "From Node    : nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a42 " "To Node      : nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.352      3.352  R        clock network delay " "     3.352      3.352  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.352      0.000     uTco  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6 " "     3.352      0.000     uTco  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.352      0.000 RR  CELL  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|dffe6\|q " "     3.352      0.000 RR  CELL  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.674      0.322 RR    IC  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|altsyncram4\|ram_block7a31\|clr0 " "     3.674      0.322 RR    IC  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|altsyncram4\|ram_block7a31\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.809      0.135 RF  CELL  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a42 " "     3.809      0.135 RF  CELL  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.105      4.105  R        clock network delay " "     4.105      4.105  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.525     -0.580           clock pessimism removed " "     3.525     -0.580           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.525      0.000           clock uncertainty " "     3.525      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.525      0.000      uTh  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a42 " "     3.525      0.000      uTh  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.809 " "Data Arrival Time  :     3.809" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.525 " "Data Required Time :     3.525" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.284  " "Slack              :     0.284 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270720 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716270720 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.384 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.384" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270723 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716270723 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.384  " "Path #1: Removal slack is 0.384 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\] " "To Node      : nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.892      0.892  R        clock network delay " "     0.892      0.892  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.892      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     0.892      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.892      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     0.892      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.467      0.575 RR    IC  inst\|jtag_uart\|nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\]\|clrn " "     1.467      0.575 RR    IC  inst\|jtag_uart\|nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.673      0.206 RF  CELL  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\] " "     1.673      0.206 RF  CELL  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.307      1.307  R        clock network delay " "     1.307      1.307  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.289     -0.018           clock pessimism removed " "     1.289     -0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.289      0.000           clock uncertainty " "     1.289      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.289      0.000      uTh  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\] " "     1.289      0.000      uTh  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.673 " "Data Arrival Time  :     1.673" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.289 " "Data Required Time :     1.289" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.384  " "Slack              :     0.384 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716270724 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716270724 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1718716270726 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718716271292 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718716271292 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718716271292 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718716271292 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1718716271292 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716271497 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718716271500 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716271500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.607 " "Worst-case setup slack is 14.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716271547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716271547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.607               0.000 sopc_clk  " "   14.607               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716271547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.535               0.000 altera_reserved_tck  " "   25.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716271547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718716271547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.010 " "Worst-case hold slack is 0.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716271596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716271596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 altera_reserved_tck  " "    0.010               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716271596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 sopc_clk  " "    0.135               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716271596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718716271596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.534 " "Worst-case recovery slack is 16.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716271619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716271619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.534               0.000 sopc_clk  " "   16.534               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716271619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.695               0.000 altera_reserved_tck  " "   49.695               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716271619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718716271619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.222 " "Worst-case removal slack is 0.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716271637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716271637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 sopc_clk  " "    0.222               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716271637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 altera_reserved_tck  " "    0.331               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716271637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718716271637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.449 " "Worst-case minimum pulse width slack is 8.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716271644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716271644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.449               0.000 sopc_clk  " "    8.449               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716271644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.786               0.000 altera_reserved_tck  " "   48.786               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718716271644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718716271644 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716271685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716271685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716271685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716271685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716271685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.166 ns " "Worst Case Available Settling Time: 19.166 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716271685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716271685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716271685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716271685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716271685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718716271685 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716271685 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.607 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.607" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716271731 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.607  " "Path #1: Setup slack is 14.607 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|nio2_sys_dma:dma\|control\[2\]~DUPLICATE " "From Node    : nio2_sys:inst\|nio2_sys_dma:dma\|control\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[13\] " "To Node      : nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.828      3.828  R        clock network delay " "     3.828      3.828  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.828      0.000     uTco  nio2_sys:inst\|nio2_sys_dma:dma\|control\[2\]~DUPLICATE " "     3.828      0.000     uTco  nio2_sys:inst\|nio2_sys_dma:dma\|control\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.828      0.000 FF  CELL  inst\|dma\|control\[2\]~DUPLICATE\|q " "     3.828      0.000 FF  CELL  inst\|dma\|control\[2\]~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.634      0.806 FF    IC  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[17\]~1\|datac " "     4.634      0.806 FF    IC  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[17\]~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.826      0.192 FF  CELL  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[17\]~1\|combout " "     4.826      0.192 FF  CELL  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[17\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.415      0.589 FF    IC  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[16\]~30\|datab " "     5.415      0.589 FF    IC  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[16\]~30\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.633      0.218 FR  CELL  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[16\]~30\|combout " "     5.633      0.218 FR  CELL  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[16\]~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.151      0.518 RR    IC  inst\|mm_interconnect_0\|sdram_s1_agent\|WideOr0\|datac " "     6.151      0.518 RR    IC  inst\|mm_interconnect_0\|sdram_s1_agent\|WideOr0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.355      0.204 RF  CELL  inst\|mm_interconnect_0\|sdram_s1_agent\|WideOr0\|combout " "     6.355      0.204 RF  CELL  inst\|mm_interconnect_0\|sdram_s1_agent\|WideOr0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.818      0.463 FF    IC  inst\|mm_interconnect_0\|cmd_demux_003\|WideOr0~3\|datae " "     6.818      0.463 FF    IC  inst\|mm_interconnect_0\|cmd_demux_003\|WideOr0~3\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.910      0.092 FR  CELL  inst\|mm_interconnect_0\|cmd_demux_003\|WideOr0~3\|combout " "     6.910      0.092 FR  CELL  inst\|mm_interconnect_0\|cmd_demux_003\|WideOr0~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.587      0.677 RR    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision~0\|datab " "     7.587      0.677 RR    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.811      0.224 RF  CELL  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision~0\|combout " "     7.811      0.224 RF  CELL  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.133      0.322 FF    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision\|datab " "     8.133      0.322 FF    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.343      0.210 FF  CELL  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision\|combout " "     8.343      0.210 FF  CELL  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.857      0.514 FF    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|last_write_data\[13\]\|ena " "     8.857      0.514 FF    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|last_write_data\[13\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.080      0.223 FF  CELL  nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[13\] " "     9.080      0.223 FF  CELL  nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.233      3.233  R        clock network delay " "    23.233      3.233  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.787      0.554           clock pessimism removed " "    23.787      0.554           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.687     -0.100           clock uncertainty " "    23.687     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.687      0.000     uTsu  nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[13\] " "    23.687      0.000     uTsu  nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.080 " "Data Arrival Time  :     9.080" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.687 " "Data Required Time :    23.687" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.607  " "Slack              :    14.607 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271731 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716271731 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.535 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.535" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716271738 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 25.535  " "Path #1: Setup slack is 25.535 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.756      1.756  F        clock network delay " "    51.756      1.756  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.756      0.000     uTco  altera_internal_jtag~FF_13 " "    51.756      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.242      0.486 RR  CELL  altera_internal_jtag\|tdo " "    52.242      0.486 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.242      0.000 RR    IC  altera_reserved_tdo~output\|i " "    52.242      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.155      1.913 RR  CELL  altera_reserved_tdo~output\|o " "    54.155      1.913 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.155      0.000 RR  CELL  altera_reserved_tdo " "    54.155      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    54.155 " "Data Arrival Time  :    54.155" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    25.535  " "Slack              :    25.535 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271738 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716271738 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.010 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.010" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271744 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716271744 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.010  " "Path #1: Hold slack is 0.010 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[10\] " "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\] " "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.964      0.964  R        clock network delay " "     0.964      0.964  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.964      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[10\] " "     0.964      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.964      0.000 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[10\]\|q " "     0.964      0.000 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[10\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.067      0.103 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~47\|dataf " "     1.067      0.103 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~47\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.092      0.025 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~47\|combout " "     1.092      0.025 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~47\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.092      0.000 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\]\|d " "     1.092      0.000 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.116      0.024 FF  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\] " "     1.116      0.024 FF  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.178      1.178  R        clock network delay " "     1.178      1.178  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.106     -0.072           clock pessimism removed " "     1.106     -0.072           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.106      0.000           clock uncertainty " "     1.106      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.106      0.000      uTh  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\] " "     1.106      0.000      uTh  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.116 " "Data Arrival Time  :     1.116" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.106 " "Data Required Time :     1.106" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.010  " "Slack              :     0.010 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271745 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716271745 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.135 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.135" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716271791 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.135  " "Path #1: Hold slack is 0.135 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|nio2_sys_sdram:sdram\|m_state.000010000 " "From Node    : nio2_sys:inst\|nio2_sys_sdram:sdram\|m_state.000010000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_sdram:sdram\|oe " "To Node      : nio2_sys:inst\|nio2_sys_sdram:sdram\|oe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.232      3.232  R        clock network delay " "     3.232      3.232  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.232      0.000     uTco  nio2_sys:inst\|nio2_sys_sdram:sdram\|m_state.000010000 " "     3.232      0.000     uTco  nio2_sys:inst\|nio2_sys_sdram:sdram\|m_state.000010000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.232      0.000 RR  CELL  inst\|sdram\|m_state.000010000\|q " "     3.232      0.000 RR  CELL  inst\|sdram\|m_state.000010000\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.983      0.751 RR    IC  inst\|sdram\|oe\|sload " "     3.983      0.751 RR    IC  inst\|sdram\|oe\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.328      0.345 RR  CELL  nio2_sys:inst\|nio2_sys_sdram:sdram\|oe " "     4.328      0.345 RR  CELL  nio2_sys:inst\|nio2_sys_sdram:sdram\|oe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.562      4.562  R        clock network delay " "     4.562      4.562  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.193     -0.369           clock pessimism removed " "     4.193     -0.369           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.193      0.000           clock uncertainty " "     4.193      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.193      0.000      uTh  nio2_sys:inst\|nio2_sys_sdram:sdram\|oe " "     4.193      0.000      uTh  nio2_sys:inst\|nio2_sys_sdram:sdram\|oe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.328 " "Data Arrival Time  :     4.328" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.193 " "Data Required Time :     4.193" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.135  " "Slack              :     0.135 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271791 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716271791 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.534 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.534" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716271810 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 16.534  " "Path #1: Recovery slack is 16.534 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|datab_regout\[21\] " "To Node      : nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|datab_regout\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.853      3.853  R        clock network delay " "     3.853      3.853  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.853      0.000     uTco  nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.853      0.000     uTco  nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.853      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.853      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.694      0.841 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|dataf " "     4.694      0.841 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.734      0.040 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     4.734      0.040 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.957      2.223 FF    IC  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|datab_regout\[21\]\|clrn " "     6.957      2.223 FF    IC  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|datab_regout\[21\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.170      0.213 FR  CELL  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|datab_regout\[21\] " "     7.170      0.213 FR  CELL  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|datab_regout\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.252      3.252  R        clock network delay " "    23.252      3.252  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.804      0.552           clock pessimism removed " "    23.804      0.552           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.704     -0.100           clock uncertainty " "    23.704     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.704      0.000     uTsu  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|datab_regout\[21\] " "    23.704      0.000     uTsu  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|datab_regout\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.170 " "Data Arrival Time  :     7.170" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.704 " "Data Required Time :    23.704" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.534  " "Slack              :    16.534 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271810 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716271810 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.695 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.695" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716271815 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 49.695  " "Path #1: Recovery slack is 49.695 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.994      0.994  R        clock network delay " "     0.994      0.994  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.994      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     0.994      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.994      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     0.994      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.582      0.588 FF    IC  inst\|jtag_uart\|nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     1.582      0.588 FF    IC  inst\|jtag_uart\|nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.798      0.216 FR  CELL  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate " "     1.798      0.216 FR  CELL  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.786      1.786  F        clock network delay " "    51.786      1.786  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.803      0.017           clock pessimism removed " "    51.803      0.017           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.493     -0.310           clock uncertainty " "    51.493     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.493      0.000     uTsu  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate " "    51.493      0.000     uTsu  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.798 " "Data Arrival Time  :     1.798" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.493 " "Data Required Time :    51.493" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    49.695  " "Slack              :    49.695 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271815 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716271815 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.222 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.222" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716271833 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.222  " "Path #1: Removal slack is 0.222 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6 " "From Node    : nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a42 " "To Node      : nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.260      3.260  R        clock network delay " "     3.260      3.260  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.260      0.000     uTco  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6 " "     3.260      0.000     uTco  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.260      0.000 RR  CELL  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|dffe6\|q " "     3.260      0.000 RR  CELL  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.540      0.280 RR    IC  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|altsyncram4\|ram_block7a31\|clr0 " "     3.540      0.280 RR    IC  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|altsyncram4\|ram_block7a31\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.671      0.131 RF  CELL  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a42 " "     3.671      0.131 RF  CELL  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.001      4.001  R        clock network delay " "     4.001      4.001  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.449     -0.552           clock pessimism removed " "     3.449     -0.552           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.449      0.000           clock uncertainty " "     3.449      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.449      0.000      uTh  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a42 " "     3.449      0.000      uTh  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.671 " "Data Arrival Time  :     3.671" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.449 " "Data Required Time :     3.449" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.222  " "Slack              :     0.222 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271833 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716271833 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.331 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.331" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716271837 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.331  " "Path #1: Removal slack is 0.331 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\] " "To Node      : nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.810      0.810  R        clock network delay " "     0.810      0.810  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.810      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     0.810      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.810      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     0.810      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.315      0.505 RR    IC  inst\|jtag_uart\|nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\]\|clrn " "     1.315      0.505 RR    IC  inst\|jtag_uart\|nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.508      0.193 RF  CELL  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\] " "     1.508      0.193 RF  CELL  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.195      1.195  R        clock network delay " "     1.195      1.195  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.177     -0.018           clock pessimism removed " "     1.177     -0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.177      0.000           clock uncertainty " "     1.177      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.177      0.000      uTh  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\] " "     1.177      0.000      uTh  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|td_shift\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.508 " "Data Arrival Time  :     1.508" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.177 " "Data Required Time :     1.177" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.331  " "Slack              :     0.331 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718716271837 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718716271837 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1718716273885 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1718716273887 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 20 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5402 " "Peak virtual memory: 5402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718716274059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 14:11:14 2024 " "Processing ended: Tue Jun 18 14:11:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718716274059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718716274059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718716274059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1718716274059 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 68 s " "Quartus Prime Full Compilation was successful. 0 errors, 68 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1718716275061 ""}
