
寄存器描述
====================

+---------------------+------------------------------------+
| 名称                | 描述                               |
+---------------------+------------------------------------+
| `irrx_config`_      | RX configure                       |
+---------------------+------------------------------------+
| `irrx_int_sts`_     | RX interrupt status                |
+---------------------+------------------------------------+
| `irrx_pw_config`_   | RX pulse width threshold           |
+---------------------+------------------------------------+
| `irrx_data_count`_  | RX data bit count                  |
+---------------------+------------------------------------+
| `irrx_data_word0`_  | RX low 32-bit data                 |
+---------------------+------------------------------------+
| `irrx_data_word1`_  | RX high 32-bit data                |
+---------------------+------------------------------------+
| `ir_fifo_config_0`_ | FIFO status                        |
+---------------------+------------------------------------+
| `ir_fifo_config_1`_ | FIFO threshold and available count |
+---------------------+------------------------------------+
| `ir_fifo_rdata`_    | RX FIFO                            |
+---------------------+------------------------------------+

irrx_config
-------------
 
**地址：**  0x2000a640
 
.. figure:: ../../picture/ir_irrx_config.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                                                    |
    +==========+==============================+========+=============+=========================================================================================+
    | 31:12    | RSVD                         |        |             |                                                                                         |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------+
    | 11:8     | cr_irrx_deg_cnt              | r/w    | 4'd0        | De-glitch function cycle count                                                          |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------+
    | 7:5      | RSVD                         |        |             |                                                                                         |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------+
    | 4        | cr_irrx_deg_en               | r/w    | 1'b0        | Enable signal of IRRX input de-glitch function                                          |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------+
    | 3:2      | cr_irrx_mode                 | r/w    | 2'd0        | IRRX mode                                                                               |
    +          +                              +        +             +                                                                                         +
    |          |                              |        |             | 0: NEC                                                                                  |
    +          +                              +        +             +                                                                                         +
    |          |                              |        |             | 1: RC5                                                                                  |
    +          +                              +        +             +                                                                                         +
    |          |                              |        |             | 2: SW pulse-width detection mode (SWM)                                                  |
    +          +                              +        +             +                                                                                         +
    |          |                              |        |             | 3: Reserved                                                                             |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------+
    | 1        | cr_irrx_in_inv               | r/w    | 1'b1        | Input inverse signal                                                                    |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------+
    | 0        | cr_irrx_en                   | r/w    | 1'b0        | Enable signal of IRRX function                                                          |
    +          +                              +        +             +                                                                                         +
    |          |                              |        |             | Asserting this bit will trigger the transaction, and should be de-asserted after finish |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------+

irrx_int_sts
--------------
 
**地址：**  0x2000a644
 
.. figure:: ../../picture/ir_irrx_int_sts.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                                                       |
    +==========+==============================+========+=============+============================================================================================+
    | 31:27    | RSVD                         |        |             |                                                                                            |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------------------+
    | 26       | cr_irrx_fer_en               | r/w    | 1'b1        | Interrupt enable of irrx_fer_int                                                           |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------------------+
    | 25       | cr_irrx_frdy_en              | r/w    | 1'b1        | Interrupt enable of irrx_frdy_int                                                          |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------------------+
    | 24       | cr_irrx_end_en               | r/w    | 1'b1        | Interrupt enable of irrx_end_int                                                           |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------------------+
    | 23:19    | RSVD                         |        |             |                                                                                            |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------------------+
    | 18       | rsvd                         | rsvd   | 1'b0        |                                                                                            |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------------------+
    | 17       | rsvd                         | rsvd   | 1'b0        |                                                                                            |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------------------+
    | 16       | cr_irrx_end_clr              | w1c    | 1'b0        | Interrupt clear of irrx_end_int                                                            |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------------------+
    | 15:11    | RSVD                         |        |             |                                                                                            |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------------------+
    | 10       | cr_irrx_fer_mask             | r/w    | 1'b1        | Interrupt mask of irrx_fer_int                                                             |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------------------+
    | 9        | cr_irrx_frdy_mask            | r/w    | 1'b1        | Interrupt mask of irrx_frdy_int                                                            |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------------------+
    | 8        | cr_irrx_end_mask             | r/w    | 1'b1        | Interrupt mask of irrx_end_int                                                             |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------------------+
    | 7:3      | RSVD                         |        |             |                                                                                            |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------------------+
    | 2        | irrx_fer_int                 | r      | 1'b0        | IRRX FIFO error interrupt, auto-cleared when FIFO overflow/underflow error flag is cleared |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------------------+
    | 1        | irrx_frdy_int                | r      | 1'b0        | IRRX FIFO ready (rx_fifo_cnt > rx_fifo_th) interrupt, auto-cleared when data is popped     |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------------------+
    | 0        | irrx_end_int                 | r      | 1'b0        | IRRX transfer end interrupt                                                                |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------------------+

irrx_pw_config
----------------
 
**地址：**  0x2000a648
 
.. figure:: ../../picture/ir_irrx_pw_config.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                                        |
    +==========+==============================+========+=============+=============================================================================+
    | 31:16    | cr_irrx_end_th               | r/w    | 16'd8999    | Pulse width threshold to trigger END condition                              |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------+
    | 15:0     | cr_irrx_data_th              | r/w    | 16'd3399    | Pulse width threshold for Logic0/1 detection (Don't care if SWM is enabled) |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------+

irrx_data_count
-----------------
 
**地址：**  0x2000a650
 
.. figure:: ../../picture/ir_irrx_data_count.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                          |
    +==========+==============================+========+=============+===============================================+
    | 31:7     | RSVD                         |        |             |                                               |
    +----------+------------------------------+--------+-------------+-----------------------------------------------+
    | 6:0      | sts_irrx_data_cnt            | r      | 7'd0        | RX data bit count (pulse-width count for SWM) |
    +----------+------------------------------+--------+-------------+-----------------------------------------------+

irrx_data_word0
-----------------
 
**地址：**  0x2000a654
 
.. figure:: ../../picture/ir_irrx_data_word0.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------+
    | 位       | 名称                         |权限    | 复位值      | 描述           |
    +==========+==============================+========+=============+================+
    | 31:0     | sts_irrx_data_word0          | r      | 32'h0       | RX data word 0 |
    +----------+------------------------------+--------+-------------+----------------+

irrx_data_word1
-----------------
 
**地址：**  0x2000a658
 
.. figure:: ../../picture/ir_irrx_data_word1.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------+
    | 位       | 名称                         |权限    | 复位值      | 描述           |
    +==========+==============================+========+=============+================+
    | 31:0     | sts_irrx_data_word1          | r      | 32'h0       | RX data word 1 |
    +----------+------------------------------+--------+-------------+----------------+

ir_fifo_config_0
------------------
 
**地址：**  0x2000a680
 
.. figure:: ../../picture/ir_ir_fifo_config_0.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                     |
    +==========+==============================+========+=============+==========================================================+
    | 31:8     | RSVD                         |        |             |                                                          |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 7        | rx_fifo_underflow            | r      | 1'b0        | Underflow flag of RX FIFO, can be cleared by rx_fifo_clr |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 6        | rx_fifo_overflow             | r      | 1'b0        | Overflow flag of RX FIFO, can be cleared by rx_fifo_clr  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 5:4      | RSVD                         |        |             |                                                          |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 3        | rx_fifo_clr                  | w1c    | 1'b0        | Clear signal of RX FIFO                                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 2:0      | RSVD                         |        |             |                                                          |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+

ir_fifo_config_1
------------------
 
**地址：**  0x2000a684
 
.. figure:: ../../picture/ir_ir_fifo_config_1.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                                                                     |
    +==========+==============================+========+=============+==========================================================================================================+
    | 31:30    | RSVD                         |        |             |                                                                                                          |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------+
    | 29:24    | rx_fifo_th                   | r/w    | 6'd0        | RX FIFO threshold, irrx_frdy_int will not be asserted if rx_fifo_cnt is less than this value             |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------+
    | 23:15    | RSVD                         |        |             |                                                                                                          |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------+
    | 14:8     | rx_fifo_cnt                  | r      | 7'd0        | RX FIFO available count                                                                                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------+
    | 7:32     | RSVD                         |        |             |                                                                                                          |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------+
    | 31:0     | tx_fifo_wdata                | w      | 32'h0       | IRTX  FIFO data                                                                                          |
    +          +                              +        +             +                                                                                                          +
    |          |                              |        |             | Normal Mode: Each entry contains a 32-bit data word, LSB is sent first                                   |
    +          +                              +        +             +                                                                                                          +
    |          |                              |        |             | Software Mode: Each entry contains 4 pulse widths, [7:0] is the 1st pulse, [15:8] is the 2nd pulse, etc) |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------+

ir_fifo_rdata
---------------
 
**地址：**  0x2000a68c
 
.. figure:: ../../picture/ir_ir_fifo_rdata.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                         |
    +==========+==============================+========+=============+==============================================+
    | 31:16    | RSVD                         |        |             |                                              |
    +----------+------------------------------+--------+-------------+----------------------------------------------+
    | 15:0     | rx_fifo_rdata                | r      | 16'h0       | IRRX FIFO pulse width data for Software Mode |
    +----------+------------------------------+--------+-------------+----------------------------------------------+

