Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mitchell_multiplier
Version: T-2022.03-SP5
Date   : Wed Jun  5 14:51:11 2024
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              26.00
  Critical Path Length:          1.30
  Critical Path Slack:          -1.30
  Critical Path Clk Period:      0.00
  Total Negative Slack:        -57.73
  No. of Violating Paths:       48.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1375
  Buf/Inv Cell Count:             264
  Buf Cell Count:                  44
  Inv Cell Count:                 220
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1375
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1328.404002
  Noncombinational Area:     0.000000
  Buf/Inv Area:            153.482000
  Total Buffer Area:            36.44
  Total Inverter Area:         117.04
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              1328.404002
  Design Area:            1328.404002


  Design Rules
  -----------------------------------
  Total Number of Nets:          1421
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: kamino.ceid.upatras.gr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.36
  Logic Optimization:                 16.26
  Mapping Optimization:               20.21
  -----------------------------------------
  Overall Compile Time:               40.62
  Overall Compile Wall Clock Time:    41.76

  --------------------------------------------------------------------

  Design  WNS: 1.30  TNS: 57.73  Number of Violating Paths: 48


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
