[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ModPortRange/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:1:1: No timescale set for "MyInterface".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:9:1: No timescale set for "range_itf_port".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:17:1: No timescale set for "mem_if".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:25:1: No timescale set for "memory_ctrl1".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:32:1: No timescale set for "ConnectTB".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:35:1: No timescale set for "middle".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:39:1: No timescale set for "range_itf_port2".
[INF:CP0300] Compilation...
[INF:CP0304] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:32:1: Compile interface "work@ConnectTB".
[INF:CP0304] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:1:1: Compile interface "work@MyInterface".
[INF:CP0304] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:17:1: Compile interface "work@mem_if".
[INF:CP0303] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:25:1: Compile module "work@memory_ctrl1".
[INF:CP0303] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:35:1: Compile module "work@middle".
[INF:CP0303] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:9:1: Compile module "work@range_itf_port".
[INF:CP0303] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:39:1: Compile module "work@range_itf_port2".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayNet                                               5
ArrayTypespec                                         15
Constant                                              34
Design                                                 1
IODecl                                                 3
Identifier                                            21
Interface                                              3
InterfaceTypespec                                     11
LogicNet                                               3
LogicTypespec                                          8
Modport                                                3
Module                                                 4
ModuleTypespec                                         4
Port                                                  11
Range                                                 17
RefObj                                                 2
RefTypespec                                           35
SourceFile                                             1
Variable                                               3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ModPortRange/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllInterfaces:
\_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:32:1, endln:33:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@ConnectTB)
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:32:1, endln:33:13
    |vpiName:work@ConnectTB
  |vpiVariable:
  \_Variable: (work@ConnectTB.con_i), line:32:40, endln:32:45
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:32:1, endln:33:13
    |vpiTypespec:
    \_RefTypespec: (work@ConnectTB.con_i), line:32:29, endln:32:33
      |vpiParent:
      \_Variable: (work@ConnectTB.con_i), line:32:40, endln:32:45
      |vpiFullName:work@ConnectTB.con_i
      |vpiActual:
      \_LogicTypespec: , line:32:29, endln:32:33
    |vpiName:con_i
    |vpiFullName:work@ConnectTB.con_i
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypedef:
  \_LogicTypespec: , line:32:29, endln:32:33
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:32:1, endln:33:13
    |vpiRange:
    \_Range: , line:32:34, endln:32:39
      |vpiParent:
      \_LogicTypespec: , line:32:29, endln:32:33
      |vpiLeftRange:
      \_Constant: , line:32:35, endln:32:36
        |vpiParent:
        \_Range: , line:32:34, endln:32:39
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:32:37, endln:32:38
        |vpiParent:
        \_Range: , line:32:34, endln:32:39
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:32:29, endln:32:33
  |vpiImportTypespec:
  \_Variable: (work@ConnectTB.con_i), line:32:40, endln:32:45
  |vpiImportTypespec:
  \_LogicNet: (work@ConnectTB.con_i), line:32:40, endln:32:45
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:32:1, endln:33:13
    |vpiName:con_i
    |vpiFullName:work@ConnectTB.con_i
    |vpiNetType:1
  |vpiDefName:work@ConnectTB
  |vpiNet:
  \_LogicNet: (work@ConnectTB.con_i), line:32:40, endln:32:45
  |vpiPort:
  \_Port: (con_i), line:32:40, endln:32:45
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:32:1, endln:33:13
    |vpiName:con_i
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@ConnectTB.con_i.con_i), line:32:40, endln:32:45
      |vpiParent:
      \_Port: (con_i), line:32:40, endln:32:45
      |vpiName:con_i
      |vpiFullName:work@ConnectTB.con_i.con_i
      |vpiActual:
      \_LogicNet: (work@ConnectTB.con_i), line:32:40, endln:32:45
    |vpiTypespec:
    \_RefTypespec: (work@ConnectTB.con_i), line:32:29, endln:32:33
      |vpiParent:
      \_Port: (con_i), line:32:40, endln:32:45
      |vpiFullName:work@ConnectTB.con_i
      |vpiActual:
      \_LogicTypespec: , line:32:29, endln:32:33
|vpiAllInterfaces:
\_Interface: work@MyInterface (work@MyInterface), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:1:1, endln:7:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@MyInterface)
    |vpiParent:
    \_Interface: work@MyInterface (work@MyInterface), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:1:1, endln:7:13
    |vpiName:work@MyInterface
  |vpiVariable:
  \_Variable: (work@MyInterface.my_logic), line:2:10, endln:2:18
    |vpiParent:
    \_Interface: work@MyInterface (work@MyInterface), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:1:1, endln:7:13
    |vpiTypespec:
    \_RefTypespec: (work@MyInterface.my_logic), line:2:4, endln:2:9
      |vpiParent:
      \_Variable: (work@MyInterface.my_logic), line:2:10, endln:2:18
      |vpiFullName:work@MyInterface.my_logic
      |vpiActual:
      \_LogicTypespec: , line:2:4, endln:2:9
    |vpiName:my_logic
    |vpiFullName:work@MyInterface.my_logic
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypedef:
  \_LogicTypespec: , line:2:4, endln:2:9
    |vpiParent:
    \_Interface: work@MyInterface (work@MyInterface), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:1:1, endln:7:13
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:4, endln:2:9
  |vpiImportTypespec:
  \_Variable: (work@MyInterface.my_logic), line:2:10, endln:2:18
  |vpiImportTypespec:
  \_LogicNet: (work@MyInterface.my_logic), line:2:10, endln:2:18
    |vpiParent:
    \_Interface: work@MyInterface (work@MyInterface), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:1:1, endln:7:13
    |vpiTypespec:
    \_RefTypespec: (work@MyInterface.my_logic), line:2:4, endln:2:9
      |vpiParent:
      \_LogicNet: (work@MyInterface.my_logic), line:2:10, endln:2:18
      |vpiFullName:work@MyInterface.my_logic
      |vpiActual:
      \_LogicTypespec: , line:2:4, endln:2:9
    |vpiName:my_logic
    |vpiFullName:work@MyInterface.my_logic
    |vpiNetType:36
  |vpiDefName:work@MyInterface
  |vpiNet:
  \_LogicNet: (work@MyInterface.my_logic), line:2:10, endln:2:18
  |vpiModport:
  \_Modport: (work@MyInterface.MyModPort), line:3:12, endln:6:5
    |vpiParent:
    \_Interface: work@MyInterface (work@MyInterface), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:1:1, endln:7:13
    |vpiName:
    \_Identifier: (work@MyInterface.MyModPort)
      |vpiParent:
      \_Modport: (work@MyInterface.MyModPort), line:3:12, endln:6:5
      |vpiName:work@MyInterface.MyModPort
    |vpiIODecl:
    \_IODecl: (my_logic), line:5:19, endln:5:27
      |vpiParent:
      \_Modport: (work@MyInterface.MyModPort), line:3:12, endln:6:5
      |vpiDirection:2
      |vpiName:my_logic
    |vpiInterface:
    \_Interface: work@MyInterface (work@MyInterface), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:1:1, endln:7:13
|vpiAllInterfaces:
\_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:17:1, endln:22:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@mem_if)
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:17:1, endln:22:13
    |vpiName:work@mem_if
  |vpiVariable:
  \_Variable: (work@mem_if.clk), line:17:30, endln:17:33
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:17:1, endln:22:13
    |vpiTypespec:
    \_RefTypespec: (work@mem_if.clk), line:17:25, endln:17:29
      |vpiParent:
      \_Variable: (work@mem_if.clk), line:17:30, endln:17:33
      |vpiFullName:work@mem_if.clk
      |vpiActual:
      \_LogicTypespec: , line:17:25, endln:17:29
    |vpiName:clk
    |vpiFullName:work@mem_if.clk
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypedef:
  \_LogicTypespec: , line:17:25, endln:17:29
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:17:1, endln:22:13
  |vpiImportTypespec:
  \_LogicTypespec: , line:17:25, endln:17:29
  |vpiImportTypespec:
  \_Variable: (work@mem_if.clk), line:17:30, endln:17:33
  |vpiImportTypespec:
  \_LogicNet: (work@mem_if.clk), line:17:30, endln:17:33
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:17:1, endln:22:13
    |vpiName:clk
    |vpiFullName:work@mem_if.clk
    |vpiNetType:1
  |vpiDefName:work@mem_if
  |vpiNet:
  \_LogicNet: (work@mem_if.clk), line:17:30, endln:17:33
  |vpiModport:
  \_Modport: (work@mem_if.system), line:19:12, endln:19:30
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:17:1, endln:22:13
    |vpiName:
    \_Identifier: (work@mem_if.system)
      |vpiParent:
      \_Modport: (work@mem_if.system), line:19:12, endln:19:30
      |vpiName:work@mem_if.system
    |vpiIODecl:
    \_IODecl: (clk), line:19:26, endln:19:29
      |vpiParent:
      \_Modport: (work@mem_if.system), line:19:12, endln:19:30
      |vpiDirection:1
      |vpiName:clk
    |vpiInterface:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:17:1, endln:22:13
  |vpiModport:
  \_Modport: (work@mem_if.memory), line:20:12, endln:20:31
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:17:1, endln:22:13
    |vpiName:
    \_Identifier: (work@mem_if.memory)
      |vpiParent:
      \_Modport: (work@mem_if.memory), line:20:12, endln:20:31
      |vpiName:work@mem_if.memory
    |vpiIODecl:
    \_IODecl: (clk), line:20:27, endln:20:30
      |vpiParent:
      \_Modport: (work@mem_if.memory), line:20:12, endln:20:31
      |vpiDirection:2
      |vpiName:clk
    |vpiInterface:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:17:1, endln:22:13
  |vpiPort:
  \_Port: (clk), line:17:30, endln:17:33
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:17:1, endln:22:13
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@mem_if.clk.clk), line:17:30, endln:17:33
      |vpiParent:
      \_Port: (clk), line:17:30, endln:17:33
      |vpiName:clk
      |vpiFullName:work@mem_if.clk.clk
      |vpiActual:
      \_LogicNet: (work@mem_if.clk), line:17:30, endln:17:33
    |vpiTypespec:
    \_RefTypespec: (work@mem_if.clk), line:17:25, endln:17:29
      |vpiParent:
      \_Port: (clk), line:17:30, endln:17:33
      |vpiFullName:work@mem_if.clk
      |vpiActual:
      \_LogicTypespec: , line:17:25, endln:17:29
|vpiAllModules:
\_Module: work@memory_ctrl1 (work@memory_ctrl1), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:25:1, endln:28:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@memory_ctrl1)
    |vpiParent:
    \_Module: work@memory_ctrl1 (work@memory_ctrl1), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:25:1, endln:28:10
    |vpiName:work@memory_ctrl1
  |vpiTypedef:
  \_InterfaceTypespec: (mem_if), line:25:22, endln:25:28
    |vpiParent:
    \_Module: work@memory_ctrl1 (work@memory_ctrl1), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:25:1, endln:28:10
    |vpiName:
    \_Identifier: (mem_if)
      |vpiParent:
      \_InterfaceTypespec: (mem_if), line:25:22, endln:25:28
      |vpiName:mem_if
    |vpiInterface:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:17:1, endln:22:13
  |vpiTypedef:
  \_InterfaceTypespec: (work@mem_if.system), line:25:42, endln:25:48
    |vpiParent:
    \_Module: work@memory_ctrl1 (work@memory_ctrl1), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:25:1, endln:28:10
    |vpiName:
    \_Identifier: (work@mem_if.system)
      |vpiParent:
      \_InterfaceTypespec: (work@mem_if.system), line:25:42, endln:25:48
      |vpiName:work@mem_if.system
    |vpiModport:
    \_Modport: (work@mem_if.system), line:19:12, endln:19:30
    |vpiInterface:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:17:1, endln:22:13
  |vpiImportTypespec:
  \_InterfaceTypespec: (mem_if), line:25:22, endln:25:28
  |vpiImportTypespec:
  \_InterfaceTypespec: (work@mem_if.system), line:25:42, endln:25:48
  |vpiDefName:work@memory_ctrl1
  |vpiPort:
  \_Port: (sif1), line:25:29, endln:25:33
    |vpiParent:
    \_Module: work@memory_ctrl1 (work@memory_ctrl1), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:25:1, endln:28:10
    |vpiName:sif1
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@memory_ctrl1.sif1.mem_if), line:25:22, endln:25:28
      |vpiParent:
      \_Port: (sif1), line:25:29, endln:25:33
      |vpiName:mem_if
      |vpiFullName:work@memory_ctrl1.sif1.mem_if
      |vpiActual:
      \_InterfaceTypespec: (mem_if), line:25:22, endln:25:28
  |vpiPort:
  \_Port: (sif2), line:25:49, endln:25:53
    |vpiParent:
    \_Module: work@memory_ctrl1 (work@memory_ctrl1), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:25:1, endln:28:10
    |vpiName:sif2
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@memory_ctrl1.sif2.work@mem_if.system), line:25:35, endln:25:41
      |vpiParent:
      \_Port: (sif2), line:25:49, endln:25:53
      |vpiName:work@mem_if.system
      |vpiFullName:work@memory_ctrl1.sif2.work@mem_if.system
      |vpiActual:
      \_InterfaceTypespec: (work@mem_if.system), line:25:42, endln:25:48
|vpiAllModules:
\_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:35:1, endln:36:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@middle)
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:35:1, endln:36:10
    |vpiName:work@middle
  |vpiTypedef:
  \_InterfaceTypespec: (ConnectTB), line:35:16, endln:35:25
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:35:1, endln:36:10
    |vpiName:
    \_Identifier: (ConnectTB)
      |vpiParent:
      \_InterfaceTypespec: (ConnectTB), line:35:16, endln:35:25
      |vpiName:ConnectTB
    |vpiInterface:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:32:1, endln:33:13
  |vpiTypedef:
  \_ArrayTypespec: , line:35:16, endln:35:37
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:35:1, endln:36:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:35:32, endln:35:37
      |vpiParent:
      \_ArrayTypespec: , line:35:16, endln:35:37
      |vpiLeftRange:
      \_Constant: , line:35:33, endln:35:34
        |vpiParent:
        \_Range: , line:35:32, endln:35:37
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:35:35, endln:35:36
        |vpiParent:
        \_Range: , line:35:32, endln:35:37
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@middle.ConnectTB), line:35:16, endln:35:25
      |vpiParent:
      \_ArrayTypespec: , line:35:16, endln:35:37
      |vpiName:ConnectTB
      |vpiFullName:work@middle.ConnectTB
      |vpiActual:
      \_InterfaceTypespec: (ConnectTB), line:35:16, endln:35:25
  |vpiTypedef:
  \_ArrayTypespec: , line:35:32, endln:35:37
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:35:1, endln:36:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:35:32, endln:35:37
      |vpiParent:
      \_ArrayTypespec: , line:35:32, endln:35:37
      |vpiLeftRange:
      \_Constant: , line:35:33, endln:35:34
        |vpiParent:
        \_Range: , line:35:32, endln:35:37
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:35:35, endln:35:36
        |vpiParent:
        \_Range: , line:35:32, endln:35:37
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@middle), line:35:16, endln:35:25
      |vpiParent:
      \_ArrayTypespec: , line:35:32, endln:35:37
      |vpiFullName:work@middle
      |vpiActual:
      \_ArrayTypespec: , line:35:16, endln:35:37
  |vpiImportTypespec:
  \_InterfaceTypespec: (ConnectTB), line:35:16, endln:35:25
  |vpiImportTypespec:
  \_ArrayTypespec: , line:35:16, endln:35:37
  |vpiImportTypespec:
  \_ArrayNet: (work@middle.conn1), line:35:26, endln:35:31
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:35:1, endln:36:10
    |vpiTypespec:
    \_RefTypespec: (work@middle.conn1), line:35:16, endln:35:25
      |vpiParent:
      \_ArrayNet: (work@middle.conn1), line:35:26, endln:35:31
      |vpiFullName:work@middle.conn1
      |vpiActual:
      \_ArrayTypespec: , line:35:16, endln:35:37
    |vpiName:conn1
    |vpiFullName:work@middle.conn1
  |vpiImportTypespec:
  \_ArrayTypespec: , line:35:32, endln:35:37
  |vpiDefName:work@middle
  |vpiArrayNet:
  \_ArrayNet: (work@middle.conn1), line:35:26, endln:35:31
  |vpiPort:
  \_Port: (conn1), line:35:26, endln:35:31
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:35:1, endln:36:10
    |vpiName:conn1
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@middle.conn1), line:35:16, endln:35:25
      |vpiParent:
      \_Port: (conn1), line:35:26, endln:35:31
      |vpiFullName:work@middle.conn1
      |vpiActual:
      \_ArrayTypespec: , line:35:32, endln:35:37
|vpiAllModules:
\_Module: work@range_itf_port (work@range_itf_port), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:9:1, endln:13:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@range_itf_port)
    |vpiParent:
    \_Module: work@range_itf_port (work@range_itf_port), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:9:1, endln:13:10
    |vpiName:work@range_itf_port
  |vpiTypedef:
  \_LogicTypespec: , line:11:11, endln:11:16
    |vpiParent:
    \_Module: work@range_itf_port (work@range_itf_port), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:9:1, endln:13:10
  |vpiTypedef:
  \_ArrayTypespec: , line:11:11, endln:11:30
    |vpiParent:
    \_Module: work@range_itf_port (work@range_itf_port), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:9:1, endln:13:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:11:25, endln:11:30
      |vpiParent:
      \_ArrayTypespec: , line:11:11, endln:11:30
      |vpiLeftRange:
      \_Constant: , line:11:26, endln:11:27
        |vpiParent:
        \_Range: , line:11:25, endln:11:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:11:28, endln:11:29
        |vpiParent:
        \_Range: , line:11:25, endln:11:30
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@range_itf_port), line:11:11, endln:11:16
      |vpiParent:
      \_ArrayTypespec: , line:11:11, endln:11:30
      |vpiFullName:work@range_itf_port
      |vpiActual:
      \_LogicTypespec: , line:11:11, endln:11:16
  |vpiTypedef:
  \_InterfaceTypespec: (work@MyInterface.MyModPort), line:10:17, endln:10:26
    |vpiParent:
    \_Module: work@range_itf_port (work@range_itf_port), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:9:1, endln:13:10
    |vpiName:
    \_Identifier: (work@MyInterface.MyModPort)
      |vpiParent:
      \_InterfaceTypespec: (work@MyInterface.MyModPort), line:10:17, endln:10:26
      |vpiName:work@MyInterface.MyModPort
    |vpiModport:
    \_Modport: (work@MyInterface.MyModPort), line:3:12, endln:6:5
    |vpiInterface:
    \_Interface: work@MyInterface (work@MyInterface), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:1:1, endln:7:13
  |vpiTypedef:
  \_ArrayTypespec: , line:10:5, endln:10:40
    |vpiParent:
    \_Module: work@range_itf_port (work@range_itf_port), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:9:1, endln:13:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:10:35, endln:10:40
      |vpiParent:
      \_ArrayTypespec: , line:10:5, endln:10:40
      |vpiLeftRange:
      \_Constant: , line:10:36, endln:10:37
        |vpiParent:
        \_Range: , line:10:35, endln:10:40
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:10:38, endln:10:39
        |vpiParent:
        \_Range: , line:10:35, endln:10:40
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@range_itf_port.work@MyInterface.MyModPort), line:10:5, endln:10:16
      |vpiParent:
      \_ArrayTypespec: , line:10:5, endln:10:40
      |vpiName:work@MyInterface.MyModPort
      |vpiFullName:work@range_itf_port.work@MyInterface.MyModPort
      |vpiActual:
      \_InterfaceTypespec: (work@MyInterface.MyModPort), line:10:17, endln:10:26
  |vpiTypedef:
  \_ArrayTypespec: , line:10:35, endln:10:40
    |vpiParent:
    \_Module: work@range_itf_port (work@range_itf_port), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:9:1, endln:13:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:10:35, endln:10:40
      |vpiParent:
      \_ArrayTypespec: , line:10:35, endln:10:40
      |vpiLeftRange:
      \_Constant: , line:10:36, endln:10:37
        |vpiParent:
        \_Range: , line:10:35, endln:10:40
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:10:38, endln:10:39
        |vpiParent:
        \_Range: , line:10:35, endln:10:40
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@range_itf_port), line:10:5, endln:10:16
      |vpiParent:
      \_ArrayTypespec: , line:10:35, endln:10:40
      |vpiFullName:work@range_itf_port
      |vpiActual:
      \_ArrayTypespec: , line:10:5, endln:10:40
  |vpiTypedef:
  \_ArrayTypespec: , line:11:25, endln:11:30
    |vpiParent:
    \_Module: work@range_itf_port (work@range_itf_port), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:9:1, endln:13:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:11:25, endln:11:30
      |vpiParent:
      \_ArrayTypespec: , line:11:25, endln:11:30
      |vpiLeftRange:
      \_Constant: , line:11:26, endln:11:27
        |vpiParent:
        \_Range: , line:11:25, endln:11:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:11:28, endln:11:29
        |vpiParent:
        \_Range: , line:11:25, endln:11:30
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@range_itf_port), line:11:11, endln:11:16
      |vpiParent:
      \_ArrayTypespec: , line:11:25, endln:11:30
      |vpiFullName:work@range_itf_port
      |vpiActual:
      \_ArrayTypespec: , line:11:11, endln:11:30
  |vpiImportTypespec:
  \_LogicTypespec: , line:11:11, endln:11:16
  |vpiImportTypespec:
  \_ArrayTypespec: , line:11:11, endln:11:30
  |vpiImportTypespec:
  \_ArrayNet: (work@range_itf_port.my_port2), line:11:17, endln:11:25
    |vpiParent:
    \_Module: work@range_itf_port (work@range_itf_port), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:9:1, endln:13:10
    |vpiTypespec:
    \_RefTypespec: (work@range_itf_port.my_port2), line:11:11, endln:11:16
      |vpiParent:
      \_ArrayNet: (work@range_itf_port.my_port2), line:11:17, endln:11:25
      |vpiFullName:work@range_itf_port.my_port2
      |vpiActual:
      \_ArrayTypespec: , line:11:11, endln:11:30
    |vpiName:my_port2
    |vpiFullName:work@range_itf_port.my_port2
    |vpiNetType:36
  |vpiImportTypespec:
  \_InterfaceTypespec: (work@MyInterface.MyModPort), line:10:17, endln:10:26
  |vpiImportTypespec:
  \_ArrayTypespec: , line:10:5, endln:10:40
  |vpiImportTypespec:
  \_ArrayNet: (work@range_itf_port.my_port1), line:10:27, endln:10:35
    |vpiParent:
    \_Module: work@range_itf_port (work@range_itf_port), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:9:1, endln:13:10
    |vpiTypespec:
    \_RefTypespec: (work@range_itf_port.my_port1), line:10:5, endln:10:16
      |vpiParent:
      \_ArrayNet: (work@range_itf_port.my_port1), line:10:27, endln:10:35
      |vpiFullName:work@range_itf_port.my_port1
      |vpiActual:
      \_ArrayTypespec: , line:10:5, endln:10:40
    |vpiName:my_port1
    |vpiFullName:work@range_itf_port.my_port1
  |vpiImportTypespec:
  \_ArrayTypespec: , line:10:35, endln:10:40
  |vpiImportTypespec:
  \_ArrayTypespec: , line:11:25, endln:11:30
  |vpiDefName:work@range_itf_port
  |vpiArrayNet:
  \_ArrayNet: (work@range_itf_port.my_port2), line:11:17, endln:11:25
  |vpiArrayNet:
  \_ArrayNet: (work@range_itf_port.my_port1), line:10:27, endln:10:35
  |vpiPort:
  \_Port: (my_port1), line:10:27, endln:10:35
    |vpiParent:
    \_Module: work@range_itf_port (work@range_itf_port), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:9:1, endln:13:10
    |vpiName:my_port1
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@range_itf_port.my_port1), line:10:5, endln:10:16
      |vpiParent:
      \_Port: (my_port1), line:10:27, endln:10:35
      |vpiFullName:work@range_itf_port.my_port1
      |vpiActual:
      \_ArrayTypespec: , line:10:35, endln:10:40
  |vpiPort:
  \_Port: (my_port2), line:11:17, endln:11:25
    |vpiParent:
    \_Module: work@range_itf_port (work@range_itf_port), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:9:1, endln:13:10
    |vpiName:my_port2
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@range_itf_port.my_port2), line:11:11, endln:11:16
      |vpiParent:
      \_Port: (my_port2), line:11:17, endln:11:25
      |vpiFullName:work@range_itf_port.my_port2
      |vpiActual:
      \_ArrayTypespec: , line:11:25, endln:11:30
|vpiAllModules:
\_Module: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@range_itf_port2)
    |vpiParent:
    \_Module: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiName:work@range_itf_port2
  |vpiTypedef:
  \_InterfaceTypespec: (work@MyInterface.MyModPort), line:40:17, endln:40:26
    |vpiParent:
    \_Module: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiName:
    \_Identifier: (work@MyInterface.MyModPort)
      |vpiParent:
      \_InterfaceTypespec: (work@MyInterface.MyModPort), line:40:17, endln:40:26
      |vpiName:work@MyInterface.MyModPort
    |vpiModport:
    \_Modport: (work@MyInterface.MyModPort), line:3:12, endln:6:5
    |vpiInterface:
    \_Interface: work@MyInterface (work@MyInterface), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:1:1, endln:7:13
  |vpiTypedef:
  \_ArrayTypespec: , line:41:5, endln:41:40
    |vpiParent:
    \_Module: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:41:35, endln:41:40
      |vpiParent:
      \_ArrayTypespec: , line:41:5, endln:41:40
      |vpiLeftRange:
      \_Constant: , line:41:36, endln:41:37
        |vpiParent:
        \_Range: , line:41:35, endln:41:40
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:41:38, endln:41:39
        |vpiParent:
        \_Range: , line:41:35, endln:41:40
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@range_itf_port2.work@MyInterface.MyModPort), line:41:5, endln:41:16
      |vpiParent:
      \_ArrayTypespec: , line:41:5, endln:41:40
      |vpiName:work@MyInterface.MyModPort
      |vpiFullName:work@range_itf_port2.work@MyInterface.MyModPort
      |vpiActual:
      \_InterfaceTypespec: (work@MyInterface.MyModPort), line:40:17, endln:40:26
  |vpiTypedef:
  \_InterfaceTypespec: (MyInterface), line:42:5, endln:42:16
    |vpiParent:
    \_Module: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiName:
    \_Identifier: (MyInterface)
      |vpiParent:
      \_InterfaceTypespec: (MyInterface), line:42:5, endln:42:16
      |vpiName:MyInterface
    |vpiInterface:
    \_Interface: work@MyInterface (work@MyInterface), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:1:1, endln:7:13
  |vpiTypedef:
  \_ArrayTypespec: , line:43:5, endln:43:31
    |vpiParent:
    \_Module: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:43:26, endln:43:31
      |vpiParent:
      \_ArrayTypespec: , line:43:5, endln:43:31
      |vpiLeftRange:
      \_Constant: , line:43:27, endln:43:28
        |vpiParent:
        \_Range: , line:43:26, endln:43:31
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:43:29, endln:43:30
        |vpiParent:
        \_Range: , line:43:26, endln:43:31
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@range_itf_port2.MyInterface), line:43:5, endln:43:16
      |vpiParent:
      \_ArrayTypespec: , line:43:5, endln:43:31
      |vpiName:MyInterface
      |vpiFullName:work@range_itf_port2.MyInterface
      |vpiActual:
      \_InterfaceTypespec: (MyInterface), line:42:5, endln:42:16
  |vpiTypedef:
  \_ArrayTypespec: , line:41:35, endln:41:40
    |vpiParent:
    \_Module: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:41:35, endln:41:40
      |vpiParent:
      \_ArrayTypespec: , line:41:35, endln:41:40
      |vpiLeftRange:
      \_Constant: , line:41:36, endln:41:37
        |vpiParent:
        \_Range: , line:41:35, endln:41:40
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:41:38, endln:41:39
        |vpiParent:
        \_Range: , line:41:35, endln:41:40
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@range_itf_port2), line:41:5, endln:41:16
      |vpiParent:
      \_ArrayTypespec: , line:41:35, endln:41:40
      |vpiFullName:work@range_itf_port2
      |vpiActual:
      \_ArrayTypespec: , line:41:5, endln:41:40
  |vpiTypedef:
  \_ArrayTypespec: , line:43:26, endln:43:31
    |vpiParent:
    \_Module: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:43:26, endln:43:31
      |vpiParent:
      \_ArrayTypespec: , line:43:26, endln:43:31
      |vpiLeftRange:
      \_Constant: , line:43:27, endln:43:28
        |vpiParent:
        \_Range: , line:43:26, endln:43:31
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:43:29, endln:43:30
        |vpiParent:
        \_Range: , line:43:26, endln:43:31
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@range_itf_port2), line:43:5, endln:43:16
      |vpiParent:
      \_ArrayTypespec: , line:43:26, endln:43:31
      |vpiFullName:work@range_itf_port2
      |vpiActual:
      \_ArrayTypespec: , line:43:5, endln:43:31
  |vpiImportTypespec:
  \_InterfaceTypespec: (work@MyInterface.MyModPort), line:40:17, endln:40:26
  |vpiImportTypespec:
  \_ArrayTypespec: , line:41:5, endln:41:40
  |vpiImportTypespec:
  \_ArrayNet: (work@range_itf_port2.my_port2), line:41:27, endln:41:35
    |vpiParent:
    \_Module: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiTypespec:
    \_RefTypespec: (work@range_itf_port2.my_port2), line:41:5, endln:41:16
      |vpiParent:
      \_ArrayNet: (work@range_itf_port2.my_port2), line:41:27, endln:41:35
      |vpiFullName:work@range_itf_port2.my_port2
      |vpiActual:
      \_ArrayTypespec: , line:41:5, endln:41:40
    |vpiName:my_port2
    |vpiFullName:work@range_itf_port2.my_port2
  |vpiImportTypespec:
  \_InterfaceTypespec: (MyInterface), line:42:5, endln:42:16
  |vpiImportTypespec:
  \_ArrayTypespec: , line:43:5, endln:43:31
  |vpiImportTypespec:
  \_ArrayNet: (work@range_itf_port2.my_port4), line:43:18, endln:43:26
    |vpiParent:
    \_Module: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiTypespec:
    \_RefTypespec: (work@range_itf_port2.my_port4), line:43:5, endln:43:16
      |vpiParent:
      \_ArrayNet: (work@range_itf_port2.my_port4), line:43:18, endln:43:26
      |vpiFullName:work@range_itf_port2.my_port4
      |vpiActual:
      \_ArrayTypespec: , line:43:5, endln:43:31
    |vpiName:my_port4
    |vpiFullName:work@range_itf_port2.my_port4
  |vpiImportTypespec:
  \_ArrayTypespec: , line:41:35, endln:41:40
  |vpiImportTypespec:
  \_ArrayTypespec: , line:43:26, endln:43:31
  |vpiDefName:work@range_itf_port2
  |vpiArrayNet:
  \_ArrayNet: (work@range_itf_port2.my_port2), line:41:27, endln:41:35
  |vpiArrayNet:
  \_ArrayNet: (work@range_itf_port2.my_port4), line:43:18, endln:43:26
  |vpiPort:
  \_Port: (my_port1), line:40:27, endln:40:35
    |vpiParent:
    \_Module: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiName:my_port1
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@range_itf_port2.my_port1.work@MyInterface.MyModPort), line:40:5, endln:40:16
      |vpiParent:
      \_Port: (my_port1), line:40:27, endln:40:35
      |vpiName:work@MyInterface.MyModPort
      |vpiFullName:work@range_itf_port2.my_port1.work@MyInterface.MyModPort
      |vpiActual:
      \_InterfaceTypespec: (work@MyInterface.MyModPort), line:40:17, endln:40:26
  |vpiPort:
  \_Port: (my_port2), line:41:27, endln:41:35
    |vpiParent:
    \_Module: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiName:my_port2
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@range_itf_port2.my_port2), line:41:5, endln:41:16
      |vpiParent:
      \_Port: (my_port2), line:41:27, endln:41:35
      |vpiFullName:work@range_itf_port2.my_port2
      |vpiActual:
      \_ArrayTypespec: , line:41:35, endln:41:40
  |vpiPort:
  \_Port: (my_port3), line:42:18, endln:42:26
    |vpiParent:
    \_Module: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiName:my_port3
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@range_itf_port2.my_port3.MyInterface), line:42:5, endln:42:16
      |vpiParent:
      \_Port: (my_port3), line:42:18, endln:42:26
      |vpiName:MyInterface
      |vpiFullName:work@range_itf_port2.my_port3.MyInterface
      |vpiActual:
      \_InterfaceTypespec: (MyInterface), line:42:5, endln:42:16
  |vpiPort:
  \_Port: (my_port4), line:43:18, endln:43:26
    |vpiParent:
    \_Module: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiName:my_port4
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@range_itf_port2.my_port4), line:43:5, endln:43:16
      |vpiParent:
      \_Port: (my_port4), line:43:18, endln:43:26
      |vpiFullName:work@range_itf_port2.my_port4
      |vpiActual:
      \_ArrayTypespec: , line:43:26, endln:43:31
|vpiTypedef:
\_ModuleTypespec: (memory_ctrl1)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:memory_ctrl1
  |vpiModule:
  \_Module: work@memory_ctrl1 (work@memory_ctrl1), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:25:1, endln:28:10
|vpiTypedef:
\_ModuleTypespec: (middle)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:middle
  |vpiModule:
  \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:35:1, endln:36:10
|vpiTypedef:
\_ModuleTypespec: (range_itf_port)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:range_itf_port
  |vpiModule:
  \_Module: work@range_itf_port (work@range_itf_port), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:9:1, endln:13:10
|vpiTypedef:
\_ModuleTypespec: (range_itf_port2)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:range_itf_port2
  |vpiModule:
  \_Module: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
