---
topics: pcie
tags:
    - "pcie"
    - "power-management"
---

# L1 substates

## References

### Videos

- [Low Power Overview](https://youtu.be/IuOJZ6XT5wU)
- [Measuring L1 Substate Entry and Exit Timings Using CrossSync™ PHY | Teledyne LeCroy](https://youtu.be/VIwXBVjYIj0)

### Links

- [Making the Most of PCIe® Low Power Features](https://pcisig.com/making-most-pcie%C2%AE-low-power-features): for general description about L1 substates.
- [PCIe Sideband signal operation during lower Power entry and exit](https://www.prodigytechno.com/blog/pcie-sideband-signal-operation-during-lower-power-entry-and-exit): for general description about L1
substates.
- p37-p39, [Troubleshooting PCI Express® Link Training and Protocol Issues](https://pcisig.com/sites/default/files/files/02_01_Troubleshooting_PCI_Express_Link_Training_and_Protocol_Issues_FROZEN.pdf): L1 substates entry and exit, and what the packets look like.

### Specification

- 5.5 L1 PM Substates
