
---------- Begin Simulation Statistics ----------
final_tick                               167297165000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 388017                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662176                       # Number of bytes of host memory used
host_op_rate                                   388779                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   257.72                       # Real time elapsed on the host
host_tick_rate                              649141471                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196375                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.167297                       # Number of seconds simulated
sim_ticks                                167297165000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196375                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.672972                       # CPI: cycles per instruction
system.cpu.discardedOps                        191236                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        34392649                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.597739                       # IPC: instructions per cycle
system.cpu.numCycles                        167297165                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526221     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691041     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958375     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196375                       # Class of committed instruction
system.cpu.tickCycles                       132904516                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278207                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        565103                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          155                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       807695                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4692                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1616411                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4702                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485404                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3734869                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80998                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103931                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101878                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.902421                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65385                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              403                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51218826                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51218826                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51219326                       # number of overall hits
system.cpu.dcache.overall_hits::total        51219326                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       852507                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         852507                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       860426                       # number of overall misses
system.cpu.dcache.overall_misses::total        860426                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  46398060998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  46398060998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  46398060998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  46398060998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52071333                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52071333                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52079752                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52079752                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016372                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016372                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016521                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016521                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54425.431108                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54425.431108                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53924.522269                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53924.522269                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        99416                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3311                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.025974                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       713386                       # number of writebacks
system.cpu.dcache.writebacks::total            713386                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52463                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52463                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52463                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52463                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       800044                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       800044                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       807957                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       807957                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  43179694000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  43179694000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  43981732999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  43981732999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015364                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015364                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015514                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015514                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 53971.649059                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53971.649059                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54435.734821                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54435.734821                       # average overall mshr miss latency
system.cpu.dcache.replacements                 807445                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40649397                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40649397                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       472696                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        472696                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20707647000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20707647000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41122093                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41122093                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011495                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011495                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43807.535922                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43807.535922                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           35                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       472661                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       472661                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  19760411000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19760411000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011494                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011494                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41806.730405                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41806.730405                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10569429                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10569429                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       379811                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       379811                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  25690413998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25690413998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.034688                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034688                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67639.994624                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67639.994624                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52428                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52428                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       327383                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       327383                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23419283000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23419283000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029900                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029900                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71534.817019                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71534.817019                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          500                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           500                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7919                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7919                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.940611                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.940611                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7913                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7913                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    802038999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    802038999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939898                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939898                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 101357.133704                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 101357.133704                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 167297165000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.540462                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52027359                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            807957                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.393723                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.540462                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991290                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991290                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         209127269                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        209127269                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 167297165000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 167297165000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 167297165000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42684912                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474166                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025788                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      9700302                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9700302                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9700302                       # number of overall hits
system.cpu.icache.overall_hits::total         9700302                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          761                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            761                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          761                       # number of overall misses
system.cpu.icache.overall_misses::total           761                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     71685000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71685000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71685000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71685000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9701063                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9701063                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9701063                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9701063                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94198.423127                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94198.423127                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94198.423127                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94198.423127                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          248                       # number of writebacks
system.cpu.icache.writebacks::total               248                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          761                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          761                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          761                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          761                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70163000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70163000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70163000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70163000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92198.423127                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92198.423127                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92198.423127                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92198.423127                       # average overall mshr miss latency
system.cpu.icache.replacements                    248                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9700302                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9700302                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          761                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           761                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71685000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71685000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9701063                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9701063                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94198.423127                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94198.423127                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          761                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          761                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70163000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70163000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92198.423127                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92198.423127                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 167297165000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           422.547232                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9701063                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               761                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12747.783180                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   422.547232                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.412644                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.412644                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          513                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          513                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.500977                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9701824                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9701824                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 167297165000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 167297165000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 167297165000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 167297165000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196375                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   96                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               521706                       # number of demand (read+write) hits
system.l2.demand_hits::total                   521802                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  96                       # number of overall hits
system.l2.overall_hits::.cpu.data              521706                       # number of overall hits
system.l2.overall_hits::total                  521802                       # number of overall hits
system.l2.demand_misses::.cpu.inst                665                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286251                       # number of demand (read+write) misses
system.l2.demand_misses::total                 286916                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               665                       # number of overall misses
system.l2.overall_misses::.cpu.data            286251                       # number of overall misses
system.l2.overall_misses::total                286916                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65825000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30578027000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30643852000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65825000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30578027000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30643852000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              761                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           807957                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               808718                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             761                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          807957                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              808718                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.873850                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.354290                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.354779                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.873850                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.354290                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.354779                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98984.962406                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106822.428568                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106804.263269                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98984.962406                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106822.428568                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106804.263269                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199367                       # number of writebacks
system.l2.writebacks::total                    199367                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286247                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            286912                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286247                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           286912                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52525000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24852797000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24905322000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52525000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24852797000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24905322000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.873850                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.354285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.354774                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.873850                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.354285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.354774                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78984.962406                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86822.908188                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86804.741524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78984.962406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86822.908188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86804.741524                       # average overall mshr miss latency
system.l2.replacements                         282565                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       713386                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           713386                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       713386                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       713386                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          236                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              236                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          236                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          236                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          328                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           328                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            150822                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150822                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176561                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176561                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19252702000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19252702000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        327383                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            327383                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.539310                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.539310                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109042.778417                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109042.778417                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176561                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176561                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15721482000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15721482000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.539310                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.539310                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89042.778417                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89042.778417                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             96                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 96                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          665                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              665                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65825000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65825000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          761                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            761                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.873850                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.873850                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98984.962406                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98984.962406                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          665                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          665                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52525000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52525000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.873850                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.873850                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78984.962406                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78984.962406                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        370884                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            370884                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109690                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109690                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11325325000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11325325000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       480574                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        480574                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.228248                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.228248                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103248.472969                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103248.472969                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109686                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109686                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9131315000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9131315000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.228240                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.228240                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83249.594296                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83249.594296                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 167297165000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8084.283165                       # Cycle average of tags in use
system.l2.tags.total_refs                     1615924                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    290757                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.557644                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      57.189835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        16.069183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8011.024147                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006981                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001962                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.977908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986851                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2320                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5061                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          572                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3523269                       # Number of tag accesses
system.l2.tags.data_accesses                  3523269                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 167297165000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    199362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285476.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006021017250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11687                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11688                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              801363                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188002                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      286912                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199367                       # Number of write requests accepted
system.mem_ctrls.readBursts                    286912                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199367                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    771                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                286912                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199367                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  231001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11688                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.481605                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.061637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.004376                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11633     99.53%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           19      0.16%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           33      0.28%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11688                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11687                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.055617                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.021895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.075844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5764     49.32%     49.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              179      1.53%     50.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5094     43.59%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              632      5.41%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.14%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11687                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   49344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18362368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12759488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    109.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  167297102000                       # Total gap between requests
system.mem_ctrls.avgGap                     344035.22                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18270464                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12757696                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 254397.616361281427                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 109209645.005042374134                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 76257693.906528547406                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          665                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       286247                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       199367                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18388000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10128057250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3967147129250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27651.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35382.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19898715.08                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18319808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18362368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12759488                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12759488                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          665                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       286247                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         286912                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       199367                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        199367                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       254398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    109504593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        109758991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       254398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       254398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     76268405                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        76268405                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     76268405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       254398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    109504593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       186027396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               286141                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              199339                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17347                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18123                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16858                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        19345                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        19165                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        17823                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        19181                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        16822                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17693                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        19489                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17654                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17001                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11952                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11829                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11813                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12707                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11604                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        14100                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13798                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12636                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        11664                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        13820                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        11254                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12109                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        13920                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12154                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        11517                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4781301500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1430705000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10146445250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16709.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35459.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              145700                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             101739                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            50.92                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.04                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       238036                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.527887                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    88.269697                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   188.081670                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       183281     77.00%     77.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        29638     12.45%     89.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5918      2.49%     91.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1594      0.67%     92.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9206      3.87%     96.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          902      0.38%     96.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          601      0.25%     97.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          556      0.23%     97.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6340      2.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       238036                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18313024                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12757696                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              109.464043                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               76.257694                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.45                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 167297165000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       855257760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       454572690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1026060840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     523372860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13206155040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  41276479320                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  29482970880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   86824869390                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.985898                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  76218411250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5586360000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  85492393750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       844333560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       448754955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1016985900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     517150620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13206155040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  41013941310                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  29704055520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   86751376905                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.546605                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  76799771500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5586360000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  84911033500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 167297165000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110351                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199367                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78824                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176561                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176561                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110351                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       852015                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 852015                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31121856                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31121856                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            286912                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  286912    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              286912                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 167297165000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1362571000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1561919750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            481335                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       912753                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          248                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          177257                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           327383                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          327383                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           761                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       480574                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1770                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2423359                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2425129                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        64576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     97365952                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               97430528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          282565                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12759488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1091283                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004462                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.066784                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1086424     99.55%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4849      0.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1091283                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 167297165000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3043679000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2283000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2423874996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
