{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 0.257348,
	"cts__clock__skew__setup__pre_repair": 0.385138,
	"cts__clock__skew__hold__pre_repair": 0.385138,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.295112,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.0658312,
	"cts__timing__drv__max_cap__pre_repair": 14,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 163,
	"cts__power__internal__total__pre_repair": 0.240062,
	"cts__power__switching__total__pre_repair": 0.107254,
	"cts__power__leakage__total__pre_repair": 0.0254524,
	"cts__power__total__pre_repair": 0.372769,
	"cts__design__io__pre_repair": 1416,
	"cts__design__die__area__pre_repair": 1.1e+06,
	"cts__design__core__area__pre_repair": 1.05666e+06,
	"cts__design__instance__count__pre_repair": 96414,
	"cts__design__instance__area__pre_repair": 670750,
	"cts__design__instance__count__stdcell__pre_repair": 96386,
	"cts__design__instance__area__stdcell__pre_repair": 199506,
	"cts__design__instance__count__macros__pre_repair": 28,
	"cts__design__instance__area__macros__pre_repair": 471245,
	"cts__design__instance__utilization__pre_repair": 0.634782,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.340792,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 0.257347,
	"cts__clock__skew__setup__post_repair": 0.361598,
	"cts__clock__skew__hold__post_repair": 0.361598,
	"cts__timing__drv__max_slew_limit__post_repair": 0.295112,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": -0.0658312,
	"cts__timing__drv__max_cap__post_repair": 14,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 163,
	"cts__power__internal__total__post_repair": 0.240073,
	"cts__power__switching__total__post_repair": 0.10728,
	"cts__power__leakage__total__post_repair": 0.0254526,
	"cts__power__total__post_repair": 0.372805,
	"cts__design__io__post_repair": 1416,
	"cts__design__die__area__post_repair": 1.1e+06,
	"cts__design__core__area__post_repair": 1.05666e+06,
	"cts__design__instance__count__post_repair": 96415,
	"cts__design__instance__area__post_repair": 670754,
	"cts__design__instance__count__stdcell__post_repair": 96387,
	"cts__design__instance__area__stdcell__post_repair": 199509,
	"cts__design__instance__count__macros__post_repair": 28,
	"cts__design__instance__area__macros__post_repair": 471245,
	"cts__design__instance__utilization__post_repair": 0.634785,
	"cts__design__instance__utilization__stdcell__post_repair": 0.340798,
	"cts__design__instance__displacement__total": 856.316,
	"cts__design__instance__displacement__mean": 0.0085,
	"cts__design__instance__displacement__max": 18.547,
	"cts__route__wirelength__estimated": 3.16366e+06,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 4,
	"cts__design__instance__displacement__total": 4.8645,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 2.5095,
	"cts__route__wirelength__estimated": 3.16373e+06,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.244334,
	"cts__clock__skew__setup": 0.360449,
	"cts__clock__skew__hold": 0.360449,
	"cts__timing__drv__max_slew_limit": 0.294564,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": -0.0601042,
	"cts__timing__drv__max_cap": 15,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.240086,
	"cts__power__switching__total": 0.107543,
	"cts__power__leakage__total": 0.0254531,
	"cts__power__total": 0.373082,
	"cts__design__io": 1416,
	"cts__design__die__area": 1.1e+06,
	"cts__design__core__area": 1.05666e+06,
	"cts__design__instance__count": 96419,
	"cts__design__instance__area": 670764,
	"cts__design__instance__count__stdcell": 96391,
	"cts__design__instance__area__stdcell": 199519,
	"cts__design__instance__count__macros": 28,
	"cts__design__instance__area__macros": 471245,
	"cts__design__instance__utilization": 0.634795,
	"cts__design__instance__utilization__stdcell": 0.340815
}