Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Dec  6 14:31:58 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld/default/square14/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  196         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (196)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (196)
5. checking no_input_delay (14)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (196)
--------------------------
 There are 196 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[12]/C
src0_reg[13]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[12]/C
src10_reg[13]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[12]/C
src11_reg[13]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[13]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[12]/C
src1_reg[13]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[12]/C
src2_reg[13]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[12]/C
src3_reg[13]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[12]/C
src4_reg[13]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[12]/C
src5_reg[13]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[12]/C
src6_reg[13]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[12]/C
src7_reg[13]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[12]/C
src8_reg[13]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[12]/C
src9_reg[13]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (196)
--------------------------------------------------
 There are 196 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[12]/D
src0_reg[13]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[12]/D
src10_reg[13]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[12]/D
src11_reg[13]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[13]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[12]/D
src1_reg[13]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[12]/D
src2_reg[13]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[12]/D
src3_reg[13]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[12]/D
src4_reg[13]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[12]/D
src5_reg[13]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[12]/D
src6_reg[13]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[12]/D
src7_reg[13]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[12]/D
src8_reg[13]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[12]/D
src9_reg[13]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  214          inf        0.000                      0                  214           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           214 Endpoints
Min Delay           214 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src5_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.130ns  (logic 4.994ns (49.296%)  route 5.136ns (50.704%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE                         0.000     0.000 r  src5_reg[11]/C
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[11]/Q
                         net (fo=5, routed)           0.869     1.210    compressor/comp/gpc6/src5[3]
    SLICE_X10Y61                                                      r  compressor/comp/gpc6/lut5_prop1/I1
    SLICE_X10Y61         LUT5 (Prop_lut5_I1_O)        0.097     1.307 r  compressor/comp/gpc6/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.307    compressor/comp/gpc6/lut5_prop1_n_0
    SLICE_X10Y61                                                      r  compressor/comp/gpc6/carry4_inst0/S[1]
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.739 r  compressor/comp/gpc6/carry4_inst0/O[2]
                         net (fo=4, routed)           0.956     2.695    compressor/comp/gpc50/lut6_2_inst0/I1
    SLICE_X8Y65                                                       r  compressor/comp/gpc50/lut6_2_inst0/LUT6/I1
    SLICE_X8Y65          LUT6 (Prop_lut6_I1_O)        0.217     2.912 r  compressor/comp/gpc50/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.912    compressor/comp/gpc50/lut6_2_inst0_n_1
    SLICE_X8Y65                                                       r  compressor/comp/gpc50/carry4_inst0/S[0]
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.291 r  compressor/comp/gpc50/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.011     4.301    compressor/comp/gpc88/src1[1]
    SLICE_X3Y65                                                       r  compressor/comp/gpc88/lut2_prop1/I1
    SLICE_X3Y65          LUT2 (Prop_lut2_I1_O)        0.097     4.398 r  compressor/comp/gpc88/lut2_prop1/O
                         net (fo=1, routed)           0.000     4.398    compressor/comp/gpc88/lut2_prop1_n_0
    SLICE_X3Y65                                                       r  compressor/comp/gpc88/carry4_inst0/S[1]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.810 r  compressor/comp/gpc88/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.845     5.656    compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_gene14_0[4]
    SLICE_X2Y65                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop14/I1
    SLICE_X2Y65          LUT2 (Prop_lut2_I1_O)        0.097     5.753 r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop14/O
                         net (fo=1, routed)           0.000     5.753    compressor/ra/ra/rowadder_0/cascade_fa_17/prop[14]
    SLICE_X2Y65                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst3/S[2]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     6.039 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.039    compressor/ra/ra/rowadder_0/cascade_fa_17/carryout[15]
    SLICE_X2Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst4/CI
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     6.223 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst4/CO[0]
                         net (fo=1, routed)           1.456     7.678    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.452    10.130 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.130    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.062ns  (logic 4.922ns (48.918%)  route 5.140ns (51.082%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE                         0.000     0.000 r  src5_reg[11]/C
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[11]/Q
                         net (fo=5, routed)           0.869     1.210    compressor/comp/gpc6/src5[3]
    SLICE_X10Y61                                                      r  compressor/comp/gpc6/lut5_prop1/I1
    SLICE_X10Y61         LUT5 (Prop_lut5_I1_O)        0.097     1.307 r  compressor/comp/gpc6/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.307    compressor/comp/gpc6/lut5_prop1_n_0
    SLICE_X10Y61                                                      r  compressor/comp/gpc6/carry4_inst0/S[1]
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.739 r  compressor/comp/gpc6/carry4_inst0/O[2]
                         net (fo=4, routed)           0.956     2.695    compressor/comp/gpc50/lut6_2_inst0/I1
    SLICE_X8Y65                                                       r  compressor/comp/gpc50/lut6_2_inst0/LUT6/I1
    SLICE_X8Y65          LUT6 (Prop_lut6_I1_O)        0.217     2.912 r  compressor/comp/gpc50/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.912    compressor/comp/gpc50/lut6_2_inst0_n_1
    SLICE_X8Y65                                                       r  compressor/comp/gpc50/carry4_inst0/S[0]
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.291 r  compressor/comp/gpc50/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.011     4.301    compressor/comp/gpc88/src1[1]
    SLICE_X3Y65                                                       r  compressor/comp/gpc88/lut2_prop1/I1
    SLICE_X3Y65          LUT2 (Prop_lut2_I1_O)        0.097     4.398 r  compressor/comp/gpc88/lut2_prop1/O
                         net (fo=1, routed)           0.000     4.398    compressor/comp/gpc88/lut2_prop1_n_0
    SLICE_X3Y65                                                       r  compressor/comp/gpc88/carry4_inst0/S[1]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.810 r  compressor/comp/gpc88/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.845     5.656    compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_gene14_0[4]
    SLICE_X2Y65                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop14/I1
    SLICE_X2Y65          LUT2 (Prop_lut2_I1_O)        0.097     5.753 r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop14/O
                         net (fo=1, routed)           0.000     5.753    compressor/ra/ra/rowadder_0/cascade_fa_17/prop[14]
    SLICE_X2Y65                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst3/S[2]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     6.039 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.039    compressor/ra/ra/rowadder_0/cascade_fa_17/carryout[15]
    SLICE_X2Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst4/CI
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.196 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst4/O[0]
                         net (fo=1, routed)           1.459     7.655    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.407    10.062 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.062    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.971ns  (logic 5.154ns (51.685%)  route 4.817ns (48.315%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE                         0.000     0.000 r  src5_reg[11]/C
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[11]/Q
                         net (fo=5, routed)           0.869     1.210    compressor/comp/gpc6/src5[3]
    SLICE_X10Y61                                                      r  compressor/comp/gpc6/lut5_prop1/I1
    SLICE_X10Y61         LUT5 (Prop_lut5_I1_O)        0.097     1.307 r  compressor/comp/gpc6/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.307    compressor/comp/gpc6/lut5_prop1_n_0
    SLICE_X10Y61                                                      r  compressor/comp/gpc6/carry4_inst0/S[1]
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.739 r  compressor/comp/gpc6/carry4_inst0/O[2]
                         net (fo=4, routed)           0.956     2.695    compressor/comp/gpc50/lut6_2_inst0/I1
    SLICE_X8Y65                                                       r  compressor/comp/gpc50/lut6_2_inst0/LUT6/I1
    SLICE_X8Y65          LUT6 (Prop_lut6_I1_O)        0.217     2.912 r  compressor/comp/gpc50/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.912    compressor/comp/gpc50/lut6_2_inst0_n_1
    SLICE_X8Y65                                                       r  compressor/comp/gpc50/carry4_inst0/S[0]
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.215 r  compressor/comp/gpc50/carry4_inst0/O[1]
                         net (fo=4, routed)           0.723     3.938    compressor/comp/gpc87/dst[0]
    SLICE_X8Y64                                                       r  compressor/comp/gpc87/lut4_prop1/I2
    SLICE_X8Y64          LUT4 (Prop_lut4_I2_O)        0.216     4.154 r  compressor/comp/gpc87/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.154    compressor/comp/gpc87/lut4_prop1_n_0
    SLICE_X8Y64                                                       r  compressor/comp/gpc87/carry4_inst0/S[1]
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.586 r  compressor/comp/gpc87/carry4_inst0/O[2]
                         net (fo=2, routed)           0.781     5.367    compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_gene12_0[2]
    SLICE_X2Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop10/I1
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.217     5.584 r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop10/O
                         net (fo=1, routed)           0.000     5.584    compressor/ra/ra/rowadder_0/cascade_fa_17/prop[10]
    SLICE_X2Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/S[2]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     5.870 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.870    compressor/ra/ra/rowadder_0/cascade_fa_17/carryout[11]
    SLICE_X2Y65                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst3/CI
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.093 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst3/O[1]
                         net (fo=1, routed)           1.488     7.581    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.390     9.971 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.971    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.910ns  (logic 5.083ns (51.297%)  route 4.826ns (48.703%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE                         0.000     0.000 r  src5_reg[11]/C
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[11]/Q
                         net (fo=5, routed)           0.869     1.210    compressor/comp/gpc6/src5[3]
    SLICE_X10Y61                                                      r  compressor/comp/gpc6/lut5_prop1/I1
    SLICE_X10Y61         LUT5 (Prop_lut5_I1_O)        0.097     1.307 r  compressor/comp/gpc6/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.307    compressor/comp/gpc6/lut5_prop1_n_0
    SLICE_X10Y61                                                      r  compressor/comp/gpc6/carry4_inst0/S[1]
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.739 r  compressor/comp/gpc6/carry4_inst0/O[2]
                         net (fo=4, routed)           0.956     2.695    compressor/comp/gpc50/lut6_2_inst0/I1
    SLICE_X8Y65                                                       r  compressor/comp/gpc50/lut6_2_inst0/LUT6/I1
    SLICE_X8Y65          LUT6 (Prop_lut6_I1_O)        0.217     2.912 r  compressor/comp/gpc50/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.912    compressor/comp/gpc50/lut6_2_inst0_n_1
    SLICE_X8Y65                                                       r  compressor/comp/gpc50/carry4_inst0/S[0]
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.215 r  compressor/comp/gpc50/carry4_inst0/O[1]
                         net (fo=4, routed)           0.723     3.938    compressor/comp/gpc87/dst[0]
    SLICE_X8Y64                                                       r  compressor/comp/gpc87/lut4_prop1/I2
    SLICE_X8Y64          LUT4 (Prop_lut4_I2_O)        0.216     4.154 r  compressor/comp/gpc87/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.154    compressor/comp/gpc87/lut4_prop1_n_0
    SLICE_X8Y64                                                       r  compressor/comp/gpc87/carry4_inst0/S[1]
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.586 r  compressor/comp/gpc87/carry4_inst0/O[2]
                         net (fo=2, routed)           0.781     5.367    compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_gene12_0[2]
    SLICE_X2Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop10/I1
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.217     5.584 r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop10/O
                         net (fo=1, routed)           0.000     5.584    compressor/ra/ra/rowadder_0/cascade_fa_17/prop[10]
    SLICE_X2Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/S[2]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     5.870 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.870    compressor/ra/ra/rowadder_0/cascade_fa_17/carryout[11]
    SLICE_X2Y65                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst3/CI
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.027 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst3/O[0]
                         net (fo=1, routed)           1.497     7.524    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.385     9.910 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.910    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.889ns  (logic 5.188ns (52.464%)  route 4.701ns (47.536%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE                         0.000     0.000 r  src5_reg[11]/C
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[11]/Q
                         net (fo=5, routed)           0.869     1.210    compressor/comp/gpc6/src5[3]
    SLICE_X10Y61                                                      r  compressor/comp/gpc6/lut5_prop1/I1
    SLICE_X10Y61         LUT5 (Prop_lut5_I1_O)        0.097     1.307 r  compressor/comp/gpc6/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.307    compressor/comp/gpc6/lut5_prop1_n_0
    SLICE_X10Y61                                                      r  compressor/comp/gpc6/carry4_inst0/S[1]
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.739 r  compressor/comp/gpc6/carry4_inst0/O[2]
                         net (fo=4, routed)           0.956     2.695    compressor/comp/gpc50/lut6_2_inst0/I1
    SLICE_X8Y65                                                       r  compressor/comp/gpc50/lut6_2_inst0/LUT6/I1
    SLICE_X8Y65          LUT6 (Prop_lut6_I1_O)        0.217     2.912 r  compressor/comp/gpc50/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.912    compressor/comp/gpc50/lut6_2_inst0_n_1
    SLICE_X8Y65                                                       r  compressor/comp/gpc50/carry4_inst0/S[0]
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.215 r  compressor/comp/gpc50/carry4_inst0/O[1]
                         net (fo=4, routed)           0.723     3.938    compressor/comp/gpc87/dst[0]
    SLICE_X8Y64                                                       r  compressor/comp/gpc87/lut4_prop1/I2
    SLICE_X8Y64          LUT4 (Prop_lut4_I2_O)        0.216     4.154 r  compressor/comp/gpc87/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.154    compressor/comp/gpc87/lut4_prop1_n_0
    SLICE_X8Y64                                                       r  compressor/comp/gpc87/carry4_inst0/S[1]
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.586 r  compressor/comp/gpc87/carry4_inst0/O[2]
                         net (fo=2, routed)           0.781     5.367    compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_gene12_0[2]
    SLICE_X2Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop10/I1
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.217     5.584 r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop10/O
                         net (fo=1, routed)           0.000     5.584    compressor/ra/ra/rowadder_0/cascade_fa_17/prop[10]
    SLICE_X2Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/S[2]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     5.870 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.870    compressor/ra/ra/rowadder_0/cascade_fa_17/carryout[11]
    SLICE_X2Y65                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst3/CI
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     6.107 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst3/O[3]
                         net (fo=1, routed)           1.372     7.479    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.410     9.889 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.889    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.834ns  (logic 5.110ns (51.960%)  route 4.724ns (48.040%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE                         0.000     0.000 r  src5_reg[11]/C
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[11]/Q
                         net (fo=5, routed)           0.869     1.210    compressor/comp/gpc6/src5[3]
    SLICE_X10Y61                                                      r  compressor/comp/gpc6/lut5_prop1/I1
    SLICE_X10Y61         LUT5 (Prop_lut5_I1_O)        0.097     1.307 r  compressor/comp/gpc6/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.307    compressor/comp/gpc6/lut5_prop1_n_0
    SLICE_X10Y61                                                      r  compressor/comp/gpc6/carry4_inst0/S[1]
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.739 r  compressor/comp/gpc6/carry4_inst0/O[2]
                         net (fo=4, routed)           0.956     2.695    compressor/comp/gpc50/lut6_2_inst0/I1
    SLICE_X8Y65                                                       r  compressor/comp/gpc50/lut6_2_inst0/LUT6/I1
    SLICE_X8Y65          LUT6 (Prop_lut6_I1_O)        0.217     2.912 r  compressor/comp/gpc50/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.912    compressor/comp/gpc50/lut6_2_inst0_n_1
    SLICE_X8Y65                                                       r  compressor/comp/gpc50/carry4_inst0/S[0]
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.215 r  compressor/comp/gpc50/carry4_inst0/O[1]
                         net (fo=4, routed)           0.723     3.938    compressor/comp/gpc87/dst[0]
    SLICE_X8Y64                                                       r  compressor/comp/gpc87/lut4_prop1/I2
    SLICE_X8Y64          LUT4 (Prop_lut4_I2_O)        0.216     4.154 r  compressor/comp/gpc87/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.154    compressor/comp/gpc87/lut4_prop1_n_0
    SLICE_X8Y64                                                       r  compressor/comp/gpc87/carry4_inst0/S[1]
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.586 r  compressor/comp/gpc87/carry4_inst0/O[2]
                         net (fo=2, routed)           0.781     5.367    compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_gene12_0[2]
    SLICE_X2Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop10/I1
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.217     5.584 r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop10/O
                         net (fo=1, routed)           0.000     5.584    compressor/ra/ra/rowadder_0/cascade_fa_17/prop[10]
    SLICE_X2Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/S[2]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     5.870 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.870    compressor/ra/ra/rowadder_0/cascade_fa_17/carryout[11]
    SLICE_X2Y65                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst3/CI
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.050 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst3/O[2]
                         net (fo=1, routed)           1.395     7.445    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.389     9.834 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.834    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.806ns  (logic 4.968ns (50.662%)  route 4.838ns (49.338%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE                         0.000     0.000 r  src5_reg[11]/C
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[11]/Q
                         net (fo=5, routed)           0.869     1.210    compressor/comp/gpc6/src5[3]
    SLICE_X10Y61                                                      r  compressor/comp/gpc6/lut5_prop1/I1
    SLICE_X10Y61         LUT5 (Prop_lut5_I1_O)        0.097     1.307 r  compressor/comp/gpc6/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.307    compressor/comp/gpc6/lut5_prop1_n_0
    SLICE_X10Y61                                                      r  compressor/comp/gpc6/carry4_inst0/S[1]
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.739 r  compressor/comp/gpc6/carry4_inst0/O[2]
                         net (fo=4, routed)           0.956     2.695    compressor/comp/gpc50/lut6_2_inst0/I1
    SLICE_X8Y65                                                       r  compressor/comp/gpc50/lut6_2_inst0/LUT6/I1
    SLICE_X8Y65          LUT6 (Prop_lut6_I1_O)        0.217     2.912 r  compressor/comp/gpc50/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.912    compressor/comp/gpc50/lut6_2_inst0_n_1
    SLICE_X8Y65                                                       r  compressor/comp/gpc50/carry4_inst0/S[0]
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.215 r  compressor/comp/gpc50/carry4_inst0/O[1]
                         net (fo=4, routed)           0.726     3.941    compressor/comp/gpc87/dst[0]
    SLICE_X8Y64                                                       r  compressor/comp/gpc87/lut4_prop0/I2
    SLICE_X8Y64          LUT4 (Prop_lut4_I2_O)        0.216     4.157 r  compressor/comp/gpc87/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.157    compressor/comp/gpc87/lut4_prop0_n_0
    SLICE_X8Y64                                                       r  compressor/comp/gpc87/carry4_inst0/S[0]
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.460 r  compressor/comp/gpc87/carry4_inst0/O[1]
                         net (fo=2, routed)           0.792     5.252    compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_gene12_0[1]
    SLICE_X2Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop9/I1
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.216     5.468 r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop9/O
                         net (fo=1, routed)           0.000     5.468    compressor/ra/ra/rowadder_0/cascade_fa_17/prop[9]
    SLICE_X2Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/S[1]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.900 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/O[2]
                         net (fo=1, routed)           1.495     7.395    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.411     9.806 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.806    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.739ns  (logic 5.001ns (51.348%)  route 4.738ns (48.652%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE                         0.000     0.000 r  src5_reg[11]/C
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[11]/Q
                         net (fo=5, routed)           0.869     1.210    compressor/comp/gpc6/src5[3]
    SLICE_X10Y61                                                      r  compressor/comp/gpc6/lut5_prop1/I1
    SLICE_X10Y61         LUT5 (Prop_lut5_I1_O)        0.097     1.307 r  compressor/comp/gpc6/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.307    compressor/comp/gpc6/lut5_prop1_n_0
    SLICE_X10Y61                                                      r  compressor/comp/gpc6/carry4_inst0/S[1]
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.739 r  compressor/comp/gpc6/carry4_inst0/O[2]
                         net (fo=4, routed)           0.956     2.695    compressor/comp/gpc50/lut6_2_inst0/I1
    SLICE_X8Y65                                                       r  compressor/comp/gpc50/lut6_2_inst0/LUT6/I1
    SLICE_X8Y65          LUT6 (Prop_lut6_I1_O)        0.217     2.912 r  compressor/comp/gpc50/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.912    compressor/comp/gpc50/lut6_2_inst0_n_1
    SLICE_X8Y65                                                       r  compressor/comp/gpc50/carry4_inst0/S[0]
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.215 r  compressor/comp/gpc50/carry4_inst0/O[1]
                         net (fo=4, routed)           0.726     3.941    compressor/comp/gpc87/dst[0]
    SLICE_X8Y64                                                       r  compressor/comp/gpc87/lut4_prop0/I2
    SLICE_X8Y64          LUT4 (Prop_lut4_I2_O)        0.216     4.157 r  compressor/comp/gpc87/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.157    compressor/comp/gpc87/lut4_prop0_n_0
    SLICE_X8Y64                                                       r  compressor/comp/gpc87/carry4_inst0/S[0]
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.460 r  compressor/comp/gpc87/carry4_inst0/O[1]
                         net (fo=2, routed)           0.792     5.252    compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_gene12_0[1]
    SLICE_X2Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop9/I1
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.216     5.468 r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop9/O
                         net (fo=1, routed)           0.000     5.468    compressor/ra/ra/rowadder_0/cascade_fa_17/prop[9]
    SLICE_X2Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/S[1]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     5.949 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/O[3]
                         net (fo=1, routed)           1.395     7.344    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.395     9.739 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.739    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.475ns  (logic 4.691ns (49.508%)  route 4.784ns (50.492%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE                         0.000     0.000 r  src5_reg[11]/C
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[11]/Q
                         net (fo=5, routed)           0.869     1.210    compressor/comp/gpc6/src5[3]
    SLICE_X10Y61                                                      r  compressor/comp/gpc6/lut5_prop1/I1
    SLICE_X10Y61         LUT5 (Prop_lut5_I1_O)        0.097     1.307 r  compressor/comp/gpc6/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.307    compressor/comp/gpc6/lut5_prop1_n_0
    SLICE_X10Y61                                                      r  compressor/comp/gpc6/carry4_inst0/S[1]
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.739 r  compressor/comp/gpc6/carry4_inst0/O[2]
                         net (fo=4, routed)           0.956     2.695    compressor/comp/gpc50/lut6_2_inst0/I1
    SLICE_X8Y65                                                       r  compressor/comp/gpc50/lut6_2_inst0/LUT6/I1
    SLICE_X8Y65          LUT6 (Prop_lut6_I1_O)        0.217     2.912 r  compressor/comp/gpc50/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.912    compressor/comp/gpc50/lut6_2_inst0_n_1
    SLICE_X8Y65                                                       r  compressor/comp/gpc50/carry4_inst0/S[0]
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.215 r  compressor/comp/gpc50/carry4_inst0/O[1]
                         net (fo=4, routed)           0.726     3.941    compressor/comp/gpc87/dst[0]
    SLICE_X8Y64                                                       r  compressor/comp/gpc87/lut4_prop0/I2
    SLICE_X8Y64          LUT4 (Prop_lut4_I2_O)        0.216     4.157 r  compressor/comp/gpc87/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.157    compressor/comp/gpc87/lut4_prop0_n_0
    SLICE_X8Y64                                                       r  compressor/comp/gpc87/carry4_inst0/S[0]
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.190     4.347 r  compressor/comp/gpc87/carry4_inst0/O[0]
                         net (fo=2, routed)           0.896     5.243    compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_gene12_0[0]
    SLICE_X2Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop8/I0
    SLICE_X2Y64          LUT2 (Prop_lut2_I0_O)        0.209     5.452 r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop8/O
                         net (fo=1, routed)           0.000     5.452    compressor/ra/ra/rowadder_0/cascade_fa_17/prop[8]
    SLICE_X2Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/S[0]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     5.755 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/O[1]
                         net (fo=1, routed)           1.337     7.092    dst9_OBUF[0]
    V16                                                               r  dst9_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.383     9.475 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.475    dst9[0]
    V16                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst8[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.326ns  (logic 4.578ns (49.093%)  route 4.748ns (50.907%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE                         0.000     0.000 r  src5_reg[11]/C
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[11]/Q
                         net (fo=5, routed)           0.869     1.210    compressor/comp/gpc6/src5[3]
    SLICE_X10Y61                                                      r  compressor/comp/gpc6/lut5_prop1/I1
    SLICE_X10Y61         LUT5 (Prop_lut5_I1_O)        0.097     1.307 r  compressor/comp/gpc6/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.307    compressor/comp/gpc6/lut5_prop1_n_0
    SLICE_X10Y61                                                      r  compressor/comp/gpc6/carry4_inst0/S[1]
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.739 r  compressor/comp/gpc6/carry4_inst0/O[2]
                         net (fo=4, routed)           0.956     2.695    compressor/comp/gpc50/lut6_2_inst0/I1
    SLICE_X8Y65                                                       r  compressor/comp/gpc50/lut6_2_inst0/LUT6/I1
    SLICE_X8Y65          LUT6 (Prop_lut6_I1_O)        0.217     2.912 r  compressor/comp/gpc50/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.912    compressor/comp/gpc50/lut6_2_inst0_n_1
    SLICE_X8Y65                                                       r  compressor/comp/gpc50/carry4_inst0/S[0]
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.215 r  compressor/comp/gpc50/carry4_inst0/O[1]
                         net (fo=4, routed)           0.726     3.941    compressor/comp/gpc87/dst[0]
    SLICE_X8Y64                                                       r  compressor/comp/gpc87/lut4_prop0/I2
    SLICE_X8Y64          LUT4 (Prop_lut4_I2_O)        0.216     4.157 r  compressor/comp/gpc87/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.157    compressor/comp/gpc87/lut4_prop0_n_0
    SLICE_X8Y64                                                       r  compressor/comp/gpc87/carry4_inst0/S[0]
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.190     4.347 r  compressor/comp/gpc87/carry4_inst0/O[0]
                         net (fo=2, routed)           0.896     5.243    compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_gene12_0[0]
    SLICE_X2Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop8/I0
    SLICE_X2Y64          LUT2 (Prop_lut2_I0_O)        0.209     5.452 r  compressor/ra/ra/rowadder_0/cascade_fa_17/lut2_prop8/O
                         net (fo=1, routed)           0.000     5.452    compressor/ra/ra/rowadder_0/cascade_fa_17/prop[8]
    SLICE_X2Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/S[0]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.190     5.642 r  compressor/ra/ra/rowadder_0/cascade_fa_17/carry4_inst2/O[0]
                         net (fo=1, routed)           1.301     6.943    dst8_OBUF[0]
    U17                                                               r  dst8_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.383     9.326 r  dst8_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.326    dst8[0]
    U17                                                               r  dst8[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src5_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.128ns (67.430%)  route 0.062ns (32.570%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE                         0.000     0.000 r  src5_reg[9]/C
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src5_reg[9]/Q
                         net (fo=5, routed)           0.062     0.190    src5[9]
    SLICE_X11Y61         FDRE                                         r  src5_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.255%)  route 0.110ns (43.745%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE                         0.000     0.000 r  src10_reg[10]/C
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[10]/Q
                         net (fo=2, routed)           0.110     0.251    src10[10]
    SLICE_X3Y68          FDRE                                         r  src10_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE                         0.000     0.000 r  src13_reg[5]/C
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src13_reg[5]/Q
                         net (fo=5, routed)           0.126     0.254    src13[5]
    SLICE_X3Y69          FDRE                                         r  src13_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE                         0.000     0.000 r  src4_reg[1]/C
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src4_reg[1]/Q
                         net (fo=5, routed)           0.113     0.254    src4[1]
    SLICE_X9Y63          FDRE                                         r  src4_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE                         0.000     0.000 r  src11_reg[5]/C
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src11_reg[5]/Q
                         net (fo=2, routed)           0.126     0.254    src11[5]
    SLICE_X9Y68          FDRE                                         r  src11_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE                         0.000     0.000 r  src13_reg[6]/C
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src13_reg[6]/Q
                         net (fo=2, routed)           0.126     0.254    src13[6]
    SLICE_X3Y69          FDRE                                         r  src13_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE                         0.000     0.000 r  src2_reg[8]/C
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src2_reg[8]/Q
                         net (fo=5, routed)           0.126     0.254    src2[8]
    SLICE_X3Y61          FDRE                                         r  src2_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.445%)  route 0.126ns (49.555%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE                         0.000     0.000 r  src2_reg[7]/C
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src2_reg[7]/Q
                         net (fo=5, routed)           0.126     0.254    src2[7]
    SLICE_X3Y61          FDRE                                         r  src2_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.564%)  route 0.113ns (44.436%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE                         0.000     0.000 r  src13_reg[1]/C
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src13_reg[1]/Q
                         net (fo=5, routed)           0.113     0.254    src13[1]
    SLICE_X3Y69          FDRE                                         r  src13_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.861%)  route 0.129ns (50.139%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE                         0.000     0.000 r  src5_reg[8]/C
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src5_reg[8]/Q
                         net (fo=5, routed)           0.129     0.257    src5[8]
    SLICE_X11Y61         FDRE                                         r  src5_reg[9]/D
  -------------------------------------------------------------------    -------------------





