\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{ITM Functions}
\hypertarget{group___c_m_s_i_s__core___debug_functions}{}\label{group___c_m_s_i_s__core___debug_functions}\index{ITM Functions@{ITM Functions}}


Functions that access the ITM debug interface.  


Collaboration diagram for ITM Functions\+:
% FIG 0
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:16
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:7
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:16\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:7\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga84de5f534817cdbf8bd9064080effca2}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad0fb62e7a08e70fc5e0a76b67809f84b}{w}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:23
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:23\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e920e9d2e9a2738f8face0863888c0e}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad0fb62e7a08e70fc5e0a76b67809f84b}{w}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:7
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}{IT}}\+:2
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:7\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:4\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}{IT}}:2\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga61873807b9abee3dfa090c036e580d2e}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad0fb62e7a08e70fc5e0a76b67809f84b}{w}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}{n\+PRIV}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}{SFPA}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:28
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}{nPRIV}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}{SFPA}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:28\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5d690aa9e65fccaa320e1b8613f502c9}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad0fb62e7a08e70fc5e0a76b67809f84b}{w}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga040b60157eb7348b9325cb804333c48f}{ISER}} \mbox{[}16U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4e715edc749310cecbc19fa91c81fc7f}{RESERVED0}} \mbox{[}16U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae7aedd01fc75b7b98c6ef887cc21245b}{ICER}} \mbox{[}16U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3323ebb4ecad890dcf5e5dc126205312}{RSERVED1}} \mbox{[}16U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga19081cde0360514d37cefa9b5fdfc0fe}{ISPR}} \mbox{[}16U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7743c8252af4b0bd8a8440f66d859cf5}{RESERVED2}} \mbox{[}16U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf27404125e8333bfac9a13da10f924ca}{ICPR}} \mbox{[}16U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa4bffe09d298bc1210833fde1d290086}{RESERVED3}} \mbox{[}16U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12dfc70e0aa06804ff91817c6a3c7d6e}{IABR}} \mbox{[}16U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0701d75c5b133d8d5a4436097a202236}{RESERVED4}} \mbox{[}16U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaddfcdde1da9ca4b87b4b8068b5df0dda}{ITNS}} \mbox{[}16U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabd5ef8d9e3caace25094ac684840b270}{RESERVED5}} \mbox{[}16U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint8\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga05eb0e8297dff88c314d42ab3d91320f}{IPR}} \mbox{[}496U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga438158c308a5c50a2d80c21adb72228d}{RESERVED6}} \mbox{[}580U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gada9cbba14ab1cc3fddd585f870932db8}{STIR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gadbf8292503748ba6421a523bdee6819d}{CPUID}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaced895d6aba03d72b0d865fcc5ce44ee}{ICSR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae457d2615e203c3d5904a43a1bc9df71}{VTOR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9b6ccd9c0c0865f8facad77ea37240b0}{AIRCR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacac65f229cb3fcb5369a0a9e0393b8c0}{SCR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad68b5c1f2d9845ef4247cf2d9b041336}{CCR}}
\item 
\+\_\+\+\_\+\+IOM uint8\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7ad5506df4709580091a9af0a9f6a28e}{SHPR}} \mbox{[}12U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga44ad5c292dbd77e72f310902375a8a06}{SHCSR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0f9e27357254e6e953a94f95bda040b1}{CFSR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab974e7ceb2e52a3fbcaa84e06e52922d}{HFSR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3b590075aa07880ce686d5cfb4e61c5c}{DFSR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae9d94d186615d57d38c9253cb842d244}{MMFAR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3fde073744418e2fe476333cb4d55d0d}{BFAR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3ef0057e48fdef798f2ee12125a80d9f}{AFSR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga294fd7c7494a55a8f25b0a6333939473}{ID\+\_\+\+PFR}} \mbox{[}2U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga883f7e28417c51d3a3bf03185baf448f}{ID\+\_\+\+DFR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga70c88751f9ace03b5ca3e364c65b9617}{ID\+\_\+\+AFR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2337a27929a11c9ef8d3ec77cf12255a}{ID\+\_\+\+MMFR}} \mbox{[}4U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae6615f4da8c7691bf3b474f70f29a43c}{ID\+\_\+\+ISAR}} \mbox{[}6U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga40b4dc749a25d1c95c2125e88683a591}{CLIDR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaad937861e203bb05ae22c4369c458561}{CTR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga90c793639fc9470e50e4f4fc4b3464da}{CCSIDR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae627674bc3ccfc2d67caccfc1f4ea4ed}{CSSELR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab8e9dd6ca5f31244ea352ed0c19155d8}{CPACR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3b7fa817ab498ce63563c73ae316c9b6}{NSACR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaaf70515cf60effb48f95485c056c8da5}{RESERVED7}} \mbox{[}21U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5e5e68ac1050ef13a036db5ea30e73c5}{SFSR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga82f32b2c555595dfc68d1594f2f4c850}{SFAR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaff1eefe483c7b3ed2c391d83083b1efa}{RESERVED3}} \mbox{[}69U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gada9cbba14ab1cc3fddd585f870932db8}{STIR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac777e23db6dd5e140d04ceaa5cc0537f}{RFSR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac62686cd3425efb12a20c5acabad368f}{RESERVED4}} \mbox{[}14U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9b0103b438c8922eaea5624f71afbbc8}{MVFR0}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0a610dc4212de3ce1ad62e9afa76c728}{MVFR1}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8353348c9336aa1aadcbf86b6f0f18c9}{MVFR2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga171526446695fcdbfaf7992e567f881d}{RESERVED5}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga011024c365e7c5bd13a63830af60b10c}{ICIALLU}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5009eeafbfdd33771613e8f36c4e6a34}{RESERVED6}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1a8ecda7b1e4a1100dd82fc694bb4eb5}{ICIMVAU}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga72402d657f9e448afce57bbd8577864d}{DCIMVAC}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaca1ec746911b0934dd11c31d93a369be}{DCISW}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9d4029e220311690756d836948e71393}{DCCMVAU}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacc23dc74d8f0378d81bc72302e325e50}{DCCMVAC}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2bf149d6d8f4fa59e25aee340512cb79}{DCCSW}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga18ef4bf4fbbb205544985598b1bb64f4}{DCCIMVAC}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab6e447723358e736a9f69ffc88a97ba1}{DCCISW}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad1b49604e8fd8d0ce3a98677fcfde380}{BPIALL}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaffae06cd6df5e9fe9a92994052fd3bec}{RESERVED0}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacf9b76331abd768af25a10b3625da4b4}{ICTR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafabed911b9f91f9df848999e1b5d6504}{ACTLR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6236035fc90059a599910d9cb9299ff0}{CPPWR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac81efc171e9852a36caeb47122bfec5b}{CTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0c1333686137b7e25a46bd548a5b5bc3}{LOAD}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae7a655a853654127f3dfb7fa32c3f457}{VAL}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaedf0dff29a9cacdaa2fb7eec6b116a13}{CALIB}}
\item 
\+\_\+\+\_\+\+OM uint8\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}{u8}}
\item 
\+\_\+\+\_\+\+OM uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}{u16}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}{u8}}\\
\>\_\_OM uint16\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}{u16}}\\
\>\_\_OM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1f5da59fa27aae410806b7dbe9e499c6}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabbf2da13b6377b5a759cca640bd0e552}{RESERVED0}} \mbox{[}864U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa6530efad3a727fb3cc8f509403b9948}{TER}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8800cb3dfa65c86b1808c4bd27f99900}{RESERVED1}} \mbox{[}15U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafe5e266862734ca1082ceddff7180688}{TPR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga801095aba8ccf34540292b96b047981f}{RESERVED2}} \mbox{[}15U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4111c001c1e56fd3f51d27c5a63b04e6}{TCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf5ac8c21cdba5fa8ee1dade9f58e6a6b}{RESERVED3}} \mbox{[}32U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga36fbed6985e5cd320e8eecfc73eb2846}{RESERVED4}} \mbox{[}43U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacc9e51f871c357a9094105435b150d13}{LAR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7219432d03f6cd1d220f4fe10aef4880}{LSR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga171526446695fcdbfaf7992e567f881d}{RESERVED5}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae370aa5dc47fe03310e1d847333030e7}{DEVARCH}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gadd577333c65c06ff107a21a3be9e748f}{RESERVED6}} \mbox{[}3U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga81f643aff0e4bed2638a618e2b1fd3bb}{DEVTYPE}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c002e97cda2375d7421ad6415b6a02f}{PID4}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac085b26f43fefeef9a4cf5c2af5e4a38}{PID5}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga83ac5d00dee24cc7f805b5c147625593}{PID6}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf8aa73aeaf37bdf7dfd9f6c437ff2d2f}{PID7}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e3343cc3c4a8a5a6f14937882e9202a}{PID0}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafa06959344f4991b00e6c545dd2fa30b}{PID1}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga63db39f871596d28e69c283288ea2eba}{PID2}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac2d006eed52ba550a309e5f61ed9c401}{PID3}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga26bbad5d9e0f1d302611d52373aef839}{CID0}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4e60a608afd6433ecd943d95e417b80b}{CID1}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad98950702e55d1851e91b22de07b11aa}{CID2}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab9af64f413bf6f67e2a8044481292f67}{CID3}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac81efc171e9852a36caeb47122bfec5b}{CTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga14822f5ad3426799332ac537d9293f3c}{CYCCNT}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga29ca657c77928334be08a2e6555be950}{CPICNT}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafe0bbc124e53ad450abc72bfb56bd74f}{EXCCNT}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaafa1400cd3168b21652b86599ad3ed83}{SLEEPCNT}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae886261750c8c90d67a2f276d074e9c3}{LSUCNT}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6324c1fbf6c94f1eaf742d09ad678216}{FOLDCNT}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga72e52fffe9ac6af0ee15877e2d5dac41}{PCSR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5d0c69187f8abc99ecbde49431cf0050}{COMP0}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaaa45b15c650670f4f84000a1f419ca00}{RESERVED1}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad3c69d206a52a85165eb7bd8077b0608}{FUNCTION0}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga093dc351b7db0476c625f462acb9fd7f}{RESERVED2}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf9126caaf63b99d6df5d1e040c96e2ab}{COMP1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9cc84ea2573359cd11acd5779e5a1261}{RESERVED3}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae8f02e32e101c4cc61115d271fa12ffb}{FUNCTION1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1defe18fe95571e383d754b13d3f6c51}{RESERVED4}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaeeb1e36001c60a167399683280d6ec39}{COMP2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga171526446695fcdbfaf7992e567f881d}{RESERVED5}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8ba3cc103077080ae3c0fc41e87d1197}{FUNCTION2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5009eeafbfdd33771613e8f36c4e6a34}{RESERVED6}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga20b0b62a3576ee88db4a7c065cd988ac}{COMP3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0dbbc4810d588e942a16caeea77da414}{RESERVED7}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafbfaba1d10558329868c6c55f91f82df}{FUNCTION3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf6560e8bddb551e45119bc49bcd1c52f}{RESERVED8}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8ea52ce87f7d0225db1b5ba91313f4b7}{COMP4}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gadd96c3a797009b4a2ff376fb8b5ef965}{RESERVED9}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac6e22e104dd39b27e256b2850de70521}{FUNCTION4}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga41c96adf03a0ce2e5e1b0795b006cec9}{RESERVED10}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga290e024c0b0f35317de6363a4135c3bc}{COMP5}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab50f65d78de18f6c1162b71c63ef90cf}{RESERVED11}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9b7aee338904a0499cdfbc375a1e9f07}{FUNCTION5}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae36f3b1c21c12e0c9e76a8bf2146222f}{RESERVED12}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga263131067f0ad2d04a2711962a455bfa}{COMP6}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac6fc010c08497aab8a67940de4cdf947}{RESERVED13}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab783d2034e8b4ee931a01929aa7f4372}{FUNCTION6}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga70fcdd25167c77e7fc085a2afa91471a}{RESERVED14}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga26932a20b1cd18331bbe245caf8a6a92}{COMP7}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga04bbc458fccb219217113583d8e1cf0d}{RESERVED15}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga16e2f314ca3e2bf3383b81ec9a03a436}{FUNCTION7}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1c18d707653399d2228813bdf7cf6ffb}{RESERVED16}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9b9d9bb4b4ecab022a3d88d9cae6b5e0}{COMP8}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaba61874f0eac372a611c3163ca61369c}{RESERVED17}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabe84d144b85c8dae18f7dc6d290a04ea}{FUNCTION8}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga21a175d13003bf8a59534104ad4699fb}{RESERVED18}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4e090c0e6b818b63724c774f38ccab14}{COMP9}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf476d7901cd2a48e4ecd52d471a9c07a}{RESERVED19}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga70ada7a7062083e68edb96698f25ba6e}{FUNCTION9}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf337378e1922d523d03560693d76ec67}{RESERVED20}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8d5685c2bd0db66c3adaf19bc10a1150}{COMP10}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga485451d515c8b75eefaf7e5f4dcc7c3a}{RESERVED21}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga87175ae057853babe4b55c2bf32ff933}{FUNCTION10}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa681df6cc7c4648ad03416ceb3ad0002}{RESERVED22}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab5e5be1f4cce832413b02bd6eb8175f6}{COMP11}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga214d76797c9fe16de56e22f950f55662}{RESERVED23}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8e6200039c3ad48f811bd3dac9733523}{FUNCTION11}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga831c72f73ca4a91bc1014ab528a93fc8}{RESERVED24}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga73bbb409205cd8ae8438c8a58998d205}{COMP12}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2249e45a0457ba4cb8acf37632535c7a}{RESERVED25}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga46eae26a5823b24ae4211b6b8f27ecf0}{FUNCTION12}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga32a257dafeefc6d32acbfb46c907cc8b}{RESERVED26}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8e7c69cbac19ef0b26b0ae0cc928da36}{COMP13}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab2616eeaef16e043f78f8fd70c28343b}{RESERVED27}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga72376480973424928cdc455caf65ff17}{FUNCTION13}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa01a9b92d0df2a2c48314908696bc327}{RESERVED28}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf5930659b3107c17fa71e61803d63f97}{COMP14}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga943f635a1ccfae4b50c837b540c1dda7}{RESERVED29}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa11d2375486524bb0503fb100a5350af}{FUNCTION14}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7d80a58642fbf3d12fd3fe56edcd58be}{RESERVED30}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae55e0087f992cfd56003fc3fe1394cb0}{COMP15}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga425a2332a06a717c38a5997b14425eb2}{RESERVED31}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac08524fa409351f1dedf993cc2d3b2b7}{FUNCTION15}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1f1b36d682ed46ff0abe3b064e55e747}{RESERVED32}} \mbox{[}934U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7219432d03f6cd1d220f4fe10aef4880}{LSR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd88b2bd1b17624cc31c9c66496c087d}{RESERVED33}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae370aa5dc47fe03310e1d847333030e7}{DEVARCH}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1585b32a1ab860d0d77803475d08c7c6}{SSPSR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabf4a378b17278d98d2a5f9315fce7a5e}{CSPSR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa57754b8f88bb376d184aaf6fe74f391}{RESERVED0}} \mbox{[}2U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga49a770cf0b7ec970f919f8ac22634fff}{ACPR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4d91e8d0f8791a2d137be359e6ca669f}{RESERVED1}} \mbox{[}55U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae9673e1acb75a46ed9852fd7a557cb7d}{SPPR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad34dc93fd7d41ef2c3365292cc8a178d}{RESERVED2}} \mbox{[}131U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2a049b49e9da6772d38166397ce8fc70}{FFSR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafe3ca1410c32188d26be24c4ee9e180c}{FFCR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3fbc5c84a2a24bd6195e970ff8898024}{PSCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5d2f5426c1c8dfd973687938ed24b45d}{RESERVED3}} \mbox{[}809U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacc9e51f871c357a9094105435b150d13}{LAR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7219432d03f6cd1d220f4fe10aef4880}{LSR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac383eaddb064c33eacf2d60480c3eb71}{RESERVED4}} \mbox{[}4U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaee6e8f4171b9024d763ba87f3ce92e73}{TYPE}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga81f643aff0e4bed2638a618e2b1fd3bb}{DEVTYPE}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaee6e8f4171b9024d763ba87f3ce92e73}{TYPE}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac81efc171e9852a36caeb47122bfec5b}{CTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga840e54c4f1cf688fc9f7495ea386abb4}{RNR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9c6ca0b5d8ba77e54cb0b01855a2f753}{RBAR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacf27430ffaf2940fc019c14364112353}{RLAR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafe44c1572bc8b056060b86a7265cfb69}{RBAR\+\_\+\+A1}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga264112fc47526e1f333c8f4b380ad31e}{RLAR\+\_\+\+A1}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga883319c839e8c5d2cc768bf2289686c9}{RBAR\+\_\+\+A2}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga36a1e26a1eb74903e8d918ecd6c20234}{RLAR\+\_\+\+A2}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4718bd9732fdf87af917188aa79c7af3}{RBAR\+\_\+\+A3}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9801960adf7090637f232df31bba7746}{RLAR\+\_\+\+A3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3bc109a372d05329e22cb7e3bf2b84ba}{RESERVED0}} \mbox{[}1\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4926beceb043d0f01096e88dba6062a4}{MAIR}} \mbox{[}2\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1}{MAIR0}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9}{MAIR1}}
\item 
\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6c11123920ed409433d209601b17042a}\label{group___c_m_s_i_s__core___debug_functions_ga6c11123920ed409433d209601b17042a} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1}{MAIR0}}\\
\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9}{MAIR1}}\\
\} \\

\end{tabbing}\item 
\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga3749d15b9cbe94aeaabe82de152b7056}\label{group___c_m_s_i_s__core___debug_functions_ga3749d15b9cbe94aeaabe82de152b7056} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4926beceb043d0f01096e88dba6062a4}{MAIR}} \mbox{[}2\mbox{]}\\
\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6c11123920ed409433d209601b17042a}\label{group___c_m_s_i_s__core___debug_functions_ga6c11123920ed409433d209601b17042a} 
\>struct \{\\
\>\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1}{MAIR0}}\\
\>\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9}{MAIR1}}\\
\>\} \\
\}; \\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaffae06cd6df5e9fe9a92994052fd3bec}{RESERVED0}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga242040bad11980d6250848a44cc967e3}{FPCCR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4fa83b560b046f9cec201c68fbe33507}{FPCAR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga05a8c9a999e6ca4ff19f30c93ec50217}{FPDSCR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9b0103b438c8922eaea5624f71afbbc8}{MVFR0}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0a610dc4212de3ce1ad62e9afa76c728}{MVFR1}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8353348c9336aa1aadcbf86b6f0f18c9}{MVFR2}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga94ca828091a9226ab6684fbf30e52909}{DHCSR}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab74a9ec90ad18e4f7a20362d362b754a}{DCRSR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad1dbd0dd98b6d9327f70545e0081ddbf}{DCRDR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa99de5f8c609f10c25ed51f57b2edd74}{DEMCR}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga25fb33822fac1fb5979f8c0d4a52e3c1}{DSCEMCR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65047e5b8051fa0c84200f8229a155b3}{DAUTHCTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2916e1173ded6e0fc26e8445e72a6087}{DSCSR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga94ca828091a9226ab6684fbf30e52909}{DHCSR}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab74a9ec90ad18e4f7a20362d362b754a}{DCRSR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad1dbd0dd98b6d9327f70545e0081ddbf}{DCRDR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa99de5f8c609f10c25ed51f57b2edd74}{DEMCR}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga25fb33822fac1fb5979f8c0d4a52e3c1}{DSCEMCR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65047e5b8051fa0c84200f8229a155b3}{DAUTHCTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2916e1173ded6e0fc26e8445e72a6087}{DSCSR}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga28821179e31468c31aba2997679f74d3}{DLAR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6fcce5258bf54a32b105430861fd3a1c}{DLSR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gadd26c1ab268693e763910789a06adf9e}{DAUTHSTATUS}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga487394977ea138271a27dbb9540662d8}{DDEVARCH}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1c10e7044b4fed4e3a5009b899bc2cf3}{DDEVTYPE}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:16
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:7
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:16\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:7\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga155224c8703c5227e075d53ad8d675af}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:23
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:23\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaad70e10fcb3afbcb25ab1cf8234ff4ca}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:7
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}{IT}}\+:2
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:7\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:4\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}{IT}}:2\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad2c6abf86ebe8085365f6d5d9f68e458}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}{n\+PRIV}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}{SFPA}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:28
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}{nPRIV}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}{SFPA}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:28\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga023a5445c54a860a9d009f1420683c23}{b}}\\

\end{tabbing}\item 
\+\_\+\+\_\+\+OM uint8\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}{u8}}
\item 
\+\_\+\+\_\+\+OM uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}{u16}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}{u8}}\\
\>\_\_OM uint16\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}{u16}}\\
\>\_\_OM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad3d5c192da569b68f5d949271ec61fc4}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4926beceb043d0f01096e88dba6062a4}{MAIR}} \mbox{[}2\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1}{MAIR0}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9}{MAIR1}}
\item 
\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga79fa6650fb8dcaef3e248ff5b67a07aa}\label{group___c_m_s_i_s__core___debug_functions_ga79fa6650fb8dcaef3e248ff5b67a07aa} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1}{MAIR0}}\\
\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9}{MAIR1}}\\
\} \\

\end{tabbing}\item 
\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaba263fe4e83fce7ce149ec7dc34c48c2}\label{group___c_m_s_i_s__core___debug_functions_gaba263fe4e83fce7ce149ec7dc34c48c2} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4926beceb043d0f01096e88dba6062a4}{MAIR}} \mbox{[}2\mbox{]}\\
\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga79fa6650fb8dcaef3e248ff5b67a07aa}\label{group___c_m_s_i_s__core___debug_functions_ga79fa6650fb8dcaef3e248ff5b67a07aa} 
\>struct \{\\
\>\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1}{MAIR0}}\\
\>\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9}{MAIR1}}\\
\>\} \\
\}; \\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:27
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:27\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1f4e7d7ea34db0d3c5acd234a77e535a}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:23
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:23\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac023d0f9d8c7488f7781fe4565f122d5}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabedfacab5e6f9c329bfa0051cb88a9d3}{ICI\+\_\+\+IT\+\_\+1}}\+:6
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:8
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae1df616880ca701154eba05e747605df}{ICI\+\_\+\+IT\+\_\+2}}\+:2
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabedfacab5e6f9c329bfa0051cb88a9d3}{ICI\_IT\_1}}:6\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:8\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae1df616880ca701154eba05e747605df}{ICI\_IT\_2}}:2\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga642fbb610bf0a3aa196c9c9aca469478}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}{n\+PRIV}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:30
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}{nPRIV}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:30\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf88bcf4795cb8b8437f0718cee752005}{b}}\\

\end{tabbing}\item 
\+\_\+\+\_\+\+IOM uint8\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4fda947a8fd3237a89d43b7d5a1057cb}{IP}} \mbox{[}240U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint8\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga293826a2c44f754e80af03d62f62f9e6}{SHP}} \mbox{[}12U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1ecf64bb2faf3ee512e4b40a290e4d71}{PFR}} \mbox{[}2U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae2b3d4530d1b0c05593b634dc46348bd}{DFR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga72572af6d5dece4947453aeabd52575f}{ADR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2d4cde1c9462f3733ab65d97f308c6fb}{MMFR}} \mbox{[}4U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf3bf768338667219b55cc904fa5b87f9}{ISAR}} \mbox{[}5U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga22597a52981a247dfd72fc83fb1a54a3}{RESERVED1}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint8\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}{u8}}
\item 
\+\_\+\+\_\+\+OM uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}{u16}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}{u8}}\\
\>\_\_OM uint16\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}{u16}}\\
\>\_\_OM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac852e7a73f9ce55cbc8d727e131efbaa}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga84089e08ecf14b86f92c727a568ceac4}{MASK0}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6f663226a4f3409b0a73651b5a90b3af}{MASK1}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga32213bf45fbe36e1823e69028f7edef2}{MASK2}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga51e9ef8e2238e82f3b40aa2599397637}{MASK3}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga36370b2b0879b7b497f6dd854ba02873}{FSCR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gace73d78eff029b698e11cd5cf3efaf94}{FIFO0}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga97fb8816ad001f4910de095aa17d9db5}{ITATBCTR2}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabad7737b3d46cc6d4813d37171d29745}{FIFO1}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad44a348327e8033dafcda034c7c077fc}{RASR\+\_\+\+A1}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5763e9adcf2fd52b4b1e120db2b5d040}{RASR\+\_\+\+A2}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacce01d8f20570510d98e9633e4620f62}{RASR\+\_\+\+A3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:16
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:7
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:16\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:7\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1625d2d78cd5b21f0c8de2b4fd5f0d4c}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:23
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:23\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga43d16944d0306e949a0f0ed7466ad4f1}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:7
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}{IT}}\+:2
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:7\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:4\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}{IT}}:2\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae7580c69a1f47733d678ff9bbf992d67}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}{n\+PRIV}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}{SFPA}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:28
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}{nPRIV}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}{SFPA}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:28\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7d11118dcac514449af01682d16f4d70}{b}}\\

\end{tabbing}\item 
\+\_\+\+\_\+\+OM uint8\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}{u8}}
\item 
\+\_\+\+\_\+\+OM uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}{u16}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}{u8}}\\
\>\_\_OM uint16\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}{u16}}\\
\>\_\_OM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga21066afdb4c3e7dc0518a4765d25b73a}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4926beceb043d0f01096e88dba6062a4}{MAIR}} \mbox{[}2\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1}{MAIR0}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9}{MAIR1}}
\item 
\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga9ae44e1ee36934cf9ce4dacb5386999b}\label{group___c_m_s_i_s__core___debug_functions_ga9ae44e1ee36934cf9ce4dacb5386999b} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1}{MAIR0}}\\
\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9}{MAIR1}}\\
\} \\

\end{tabbing}\item 
\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga89cbba48530abfa6b7ac4b02c494399e}\label{group___c_m_s_i_s__core___debug_functions_ga89cbba48530abfa6b7ac4b02c494399e} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4926beceb043d0f01096e88dba6062a4}{MAIR}} \mbox{[}2\mbox{]}\\
\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga9ae44e1ee36934cf9ce4dacb5386999b}\label{group___c_m_s_i_s__core___debug_functions_ga9ae44e1ee36934cf9ce4dacb5386999b} 
\>struct \{\\
\>\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1}{MAIR0}}\\
\>\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9}{MAIR1}}\\
\>\} \\
\}; \\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:16
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:7
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:16\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:7\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3b79009399f8054e0d7dbccd33b42ace}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:23
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:23\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga217bd8c04b8cc5843640ad6e83cc25cf}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:7
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}{IT}}\+:2
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:7\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:4\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}{IT}}:2\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1caef814881317b3fa3c2d3552e8f47b}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}{n\+PRIV}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}{SFPA}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:28
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}{nPRIV}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}{SFPA}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:28\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabead5f474665448854a631722f6eccdf}{b}}\\

\end{tabbing}\item 
\+\_\+\+\_\+\+OM uint8\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}{u8}}
\item 
\+\_\+\+\_\+\+OM uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}{u16}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}{u8}}\\
\>\_\_OM uint16\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}{u16}}\\
\>\_\_OM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad9635335b2fecf5fe20e3be61f018ad0}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4926beceb043d0f01096e88dba6062a4}{MAIR}} \mbox{[}2\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1}{MAIR0}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9}{MAIR1}}
\item 
\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga1968f624b207729ea6a04e6a5781b145}\label{group___c_m_s_i_s__core___debug_functions_ga1968f624b207729ea6a04e6a5781b145} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1}{MAIR0}}\\
\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9}{MAIR1}}\\
\} \\

\end{tabbing}\item 
\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga14133de49421f93630d9ada3ee440feb}\label{group___c_m_s_i_s__core___debug_functions_ga14133de49421f93630d9ada3ee440feb} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4926beceb043d0f01096e88dba6062a4}{MAIR}} \mbox{[}2\mbox{]}\\
\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga1968f624b207729ea6a04e6a5781b145}\label{group___c_m_s_i_s__core___debug_functions_ga1968f624b207729ea6a04e6a5781b145} 
\>struct \{\\
\>\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1}{MAIR0}}\\
\>\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9}{MAIR1}}\\
\>\} \\
\}; \\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:16
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:7
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:16\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:7\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga807aef2911011a7f14d7632ae77ba35e}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:23
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:23\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab489bd4371944192df771b13361bb2bf}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabedfacab5e6f9c329bfa0051cb88a9d3}{ICI\+\_\+\+IT\+\_\+1}}\+:6
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae1df616880ca701154eba05e747605df}{ICI\+\_\+\+IT\+\_\+2}}\+:2
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabedfacab5e6f9c329bfa0051cb88a9d3}{ICI\_IT\_1}}:6\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:4\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae1df616880ca701154eba05e747605df}{ICI\_IT\_2}}:2\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6211ec8327a0b0c88d4461286644237e}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}{n\+PRIV}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:29
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}{nPRIV}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:29\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabc5fb0f803abdbc4b3de853a911ce04f}{b}}\\

\end{tabbing}\item 
\+\_\+\+\_\+\+OM uint8\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}{u8}}
\item 
\+\_\+\+\_\+\+OM uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}{u16}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}{u8}}\\
\>\_\_OM uint16\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}{u16}}\\
\>\_\_OM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga45fa41a7f4aad9cfd3b77ce3252ee920}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:16
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:7
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:16\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:7\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga436e0183f7dac5dee028fbbb11729c45}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:23
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:23\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8cf6a1fe827396ad3845fc98d7cfbc0e}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:7
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}{IT}}\+:2
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:7\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:4\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}{IT}}:2\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8bd8b615be33ffd7d70a20785abfa03a}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}{n\+PRIV}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}{SFPA}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:28
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}{nPRIV}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}{SFPA}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:28\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga73d78a395b5f9da8f76875261e6facd4}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaffae06cd6df5e9fe9a92994052fd3bec}{RESERVED0}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacf9b76331abd768af25a10b3625da4b4}{ICTR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafabed911b9f91f9df848999e1b5d6504}{ACTLR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6236035fc90059a599910d9cb9299ff0}{CPPWR}}
\item 
\+\_\+\+\_\+\+OM uint8\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}{u8}}
\item 
\+\_\+\+\_\+\+OM uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}{u16}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}{u8}}\\
\>\_\_OM uint16\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}{u16}}\\
\>\_\_OM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5832361c0681ff4f940ecdc3989fb730}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf7ab00e25170faced6023d7f387319c5}{MSCR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga173e03baeebcf7476f3f11b19fc6744a}{PFCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaeab57fe9b109127c3a1e1ecc508247c7}{RESERVED1}} \mbox{[}2U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga18d1734811b40e7edf6e5213bf336ca8}{ITCMCR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad5a9c8098433fa3ac108487e0ccd9cfc}{DTCMCR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4f28bbd8ac5d7711b7eefcd16458eb5a}{PAHBCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab77679a6c2745379a57f9c7155bfd606}{RESERVED2}} \mbox{[}313U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab66c0a54637c8b7d0d4b1cb792744092}{ITGU\+\_\+\+CTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga72ea3a63a719b8a7b8f3fe9c2e684124}{ITGU\+\_\+\+CFG}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7362542c431beabf242dcab33471da81}{RESERVED3}} \mbox{[}2U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3919fe0388446bfe403cb0ad41bb400e}{ITGU\+\_\+\+LUT}} \mbox{[}16U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga69f82df3423581cb720a7615cfcd28ca}{RESERVED4}} \mbox{[}44U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga52ece715123311355eb86c601aebf357}{DTGU\+\_\+\+CTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga731fe42d219dff4a0e742a50c5503403}{DTGU\+\_\+\+CFG}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga95ce4179fa1b1d27fe791e61011f1ee7}{RESERVED5}} \mbox{[}2U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2ca1f43e85a564e594f65850dd0b2ac0}{DTGU\+\_\+\+LUT}} \mbox{[}16U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac78e610d52240c82fab16be25c28b60a}{CPDLPSTATE}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab736d9570b990c71f211a5d74af7fa8f}{DPDLPSTATE}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga94458e6529ff2837e509193e739f445b}{EVENTSPR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga99ed1d1bbc9e85b465fb29f40f37aa3a}{RESERVED0}} \mbox{[}31U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae010e6a7e51acc3e194782e8bd6280b1}{EVENTMASKA}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a9e0c184d9b20e0a65c94943f2c99c0}{EVENTMASK}} \mbox{[}15\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabdd196c0876979401b5928990efef875}{IEBR0}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0dd7999cde584b8c3656505d2000c4ec}{IEBR1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa57754b8f88bb376d184aaf6fe74f391}{RESERVED0}} \mbox{[}2U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga23e6f75cfc2dc7af3d75eb3d480232d3}{DEBR0}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga81ed6524b42207cf903eff7e38b08c6c}{DEBR1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaeab57fe9b109127c3a1e1ecc508247c7}{RESERVED1}} \mbox{[}2U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaee87890959972bb2ff1f5a8354dc6c85}{TEBR0}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga093dc351b7db0476c625f462acb9fd7f}{RESERVED2}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga44ba96ff3c8b86f8542f5f10eb72031e}{TEBR1}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga77100e169f150d7f315e3f8b06fb34c6}{CFGINFOSEL}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga55465b5c7b80f63214c7df464a5567b7}{CFGINFORD}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga007a759d95e71d623c7d4fe9635a2a32}{STLNVICPENDOR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65b0db66b8e922cb2102774f2b813c3e}{STLNVICACTVOR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac9b95db444f893c84f01e49a91d22651}{RESERVED0}} \mbox{[}2U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga07901544923c85d84dc89bcbee505904}{STLIDMPUSR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga23948e228365c8f92c904ed979e47397}{STLIMPUOR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae7a5a4b24605b06d417c53a116abdf84}{STLD0\+MPUOR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6889f2172b275ed5504d859c3b164bcb}{STLD1\+MPUOR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4926beceb043d0f01096e88dba6062a4}{MAIR}} \mbox{[}2\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1}{MAIR0}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9}{MAIR1}}
\item 
\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae4e7e671037e14ae1e38bbb3d693893e}\label{group___c_m_s_i_s__core___debug_functions_gae4e7e671037e14ae1e38bbb3d693893e} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1}{MAIR0}}\\
\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9}{MAIR1}}\\
\} \\

\end{tabbing}\item 
\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaca9e41841ce0dd031a96aba4448bf42f}\label{group___c_m_s_i_s__core___debug_functions_gaca9e41841ce0dd031a96aba4448bf42f} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4926beceb043d0f01096e88dba6062a4}{MAIR}} \mbox{[}2\mbox{]}\\
\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae4e7e671037e14ae1e38bbb3d693893e}\label{group___c_m_s_i_s__core___debug_functions_gae4e7e671037e14ae1e38bbb3d693893e} 
\>struct \{\\
\>\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1}{MAIR0}}\\
\>\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9}{MAIR1}}\\
\>\} \\
\}; \\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:16
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:7
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:16\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:7\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3a9b16b87611918369356203e1bd91a8}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:23
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:23\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9d2793c72fca910b966c00e961379f59}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabedfacab5e6f9c329bfa0051cb88a9d3}{ICI\+\_\+\+IT\+\_\+1}}\+:6
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae1df616880ca701154eba05e747605df}{ICI\+\_\+\+IT\+\_\+2}}\+:2
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabedfacab5e6f9c329bfa0051cb88a9d3}{ICI\_IT\_1}}:6\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:4\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae1df616880ca701154eba05e747605df}{ICI\_IT\_2}}:2\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac0d1a8c5d8ef96f221a0e1576c8c1077}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}{n\+PRIV}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:29
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}{nPRIV}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:29\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0c0a58f4457c488200d28d9e3935f899}{b}}\\

\end{tabbing}\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1df83089e7726e2723e2c4f370814832}{ID\+\_\+\+MFR}} \mbox{[}4U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga18d1734811b40e7edf6e5213bf336ca8}{ITCMCR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad5a9c8098433fa3ac108487e0ccd9cfc}{DTCMCR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga209b4026c2994d0e18e883aa9af5c3cc}{AHBPCR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga39711bf09810b078ac81b2c76c6908f6}{CACR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga25bb4ac449a4122217e2ca74b9ad4e3e}{AHBSCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac51834a471d74e0522dd2734079d57cb}{RESERVED8}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa104b9e01b129abe3de43c439916f655}{ABFSR}}
\item 
\+\_\+\+\_\+\+OM uint8\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}{u8}}
\item 
\+\_\+\+\_\+\+OM uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}{u16}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}{u8}}\\
\>\_\_OM uint16\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}{u16}}\\
\>\_\_OM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gadcc4020b81b0b401e20db4f3d14f929f}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacc9e51f871c357a9094105435b150d13}{LAR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:16
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:7
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:16\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:7\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga57b2e41d1aa1671358fb895634074bc2}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:23
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:23\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4ac8af424df62ee10337d5a40b9e6fa8}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:7
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6254fd9c7aeecc526904d21b26168fdb}{B}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga74c76ececf7d1666f0a8cc77aac64f7d}{\+\_\+reserved2}}\+:2
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}{IT}}\+:2
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:7\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6254fd9c7aeecc526904d21b26168fdb}{B}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga74c76ececf7d1666f0a8cc77aac64f7d}{\_reserved2}}:2\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}{IT}}:2\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa6657448cf42deedd78f61e3dd94560c}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}{n\+PRIV}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}{SFPA}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga07126f87de41d176bd43911c718c1e1c}{BTI\+\_\+\+EN}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab18f38e65df84fe9c32200d4bbf0c46f}{UBTI\+\_\+\+EN}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8aa9ff295564aaf56a772f2820b8170f}{PAC\+\_\+\+EN}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga78322acfd44d68f63a3d81f0de6a7619}{UPAC\+\_\+\+EN}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:24
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}{nPRIV}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}{SFPA}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga07126f87de41d176bd43911c718c1e1c}{BTI\_EN}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab18f38e65df84fe9c32200d4bbf0c46f}{UBTI\_EN}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8aa9ff295564aaf56a772f2820b8170f}{PAC\_EN}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga78322acfd44d68f63a3d81f0de6a7619}{UPAC\_EN}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:24\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga390f549e8de8de7475444061e51b2eff}{b}}\\

\end{tabbing}\item 
\+\_\+\+\_\+\+OM uint8\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}{u8}}
\item 
\+\_\+\+\_\+\+OM uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}{u16}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}{u8}}\\
\>\_\_OM uint16\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}{u16}}\\
\>\_\_OM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaeaf265275388ee2befdc2f3ecf34b7cf}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4926beceb043d0f01096e88dba6062a4}{MAIR}} \mbox{[}2\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1}{MAIR0}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9}{MAIR1}}
\item 
\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaea50a9ac4bcf336b3c36516fe17c2a36}\label{group___c_m_s_i_s__core___debug_functions_gaea50a9ac4bcf336b3c36516fe17c2a36} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1}{MAIR0}}\\
\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9}{MAIR1}}\\
\} \\

\end{tabbing}\item 
\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga78b563d3d607a4e28569748853084fc4}\label{group___c_m_s_i_s__core___debug_functions_ga78b563d3d607a4e28569748853084fc4} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4926beceb043d0f01096e88dba6062a4}{MAIR}} \mbox{[}2\mbox{]}\\
\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaea50a9ac4bcf336b3c36516fe17c2a36}\label{group___c_m_s_i_s__core___debug_functions_gaea50a9ac4bcf336b3c36516fe17c2a36} 
\>struct \{\\
\>\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1}{MAIR0}}\\
\>\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9}{MAIR1}}\\
\>\} \\
\}; \\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:27
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:27\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga88b0c955f313ae25ea69a388fe6b575b}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:23
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:23\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga23c49fc589e09026d71b6395f9127791}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabedfacab5e6f9c329bfa0051cb88a9d3}{ICI\+\_\+\+IT\+\_\+1}}\+:6
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:8
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae1df616880ca701154eba05e747605df}{ICI\+\_\+\+IT\+\_\+2}}\+:2
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabedfacab5e6f9c329bfa0051cb88a9d3}{ICI\_IT\_1}}:6\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:8\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae1df616880ca701154eba05e747605df}{ICI\_IT\_2}}:2\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8af76519ecd3cf5839b231eebb8809a3}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}{n\+PRIV}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:30
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}{nPRIV}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:30\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga775736f1f36f0067985a24d98f14bc4a}{b}}\\

\end{tabbing}\item 
\+\_\+\+\_\+\+OM uint8\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}{u8}}
\item 
\+\_\+\+\_\+\+OM uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}{u16}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}{u8}}\\
\>\_\_OM uint16\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}{u16}}\\
\>\_\_OM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga97dff990f4c00976c72040e73050f75f}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:16
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:7
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:16\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:7\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga87b93dbd6fb53779c482ebc51187f3f7}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:23
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:23\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga07ceeef09782505d5fdcc694b3919e78}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:7
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}{IT}}\+:2
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:7\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:4\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}{IT}}:2\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7369d8d8bdefd9d72d4468ae0ee67b51}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}{n\+PRIV}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}{SFPA}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:28
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}{nPRIV}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}{SFPA}}:1\\
\>uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:28\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6f7ca52c8652af56eb60e44c09218dc5}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga192953a3fe07f34b7c8b5660865891ca}{RESERVED\+\_\+\+ADD1}} \mbox{[}21U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga39711bf09810b078ac81b2c76c6908f6}{CACR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga18d1734811b40e7edf6e5213bf336ca8}{ITCMCR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad5a9c8098433fa3ac108487e0ccd9cfc}{DTCMCR}}
\item 
\+\_\+\+\_\+\+OM uint8\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}{u8}}
\item 
\+\_\+\+\_\+\+OM uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}{u16}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}{u8}}\\
\>\_\_OM uint16\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}{u16}}\\
\>\_\_OM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}\\
\} \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa25248ad1336c7552f365b27b458e349}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4926beceb043d0f01096e88dba6062a4}{MAIR}} \mbox{[}2\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1}{MAIR0}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9}{MAIR1}}
\item 
\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac40f537a7a65cd00ca088d44442f507e}\label{group___c_m_s_i_s__core___debug_functions_gac40f537a7a65cd00ca088d44442f507e} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1}{MAIR0}}\\
\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9}{MAIR1}}\\
\} \\

\end{tabbing}\item 
\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6741d5ecce0a92d996b6905ec4642f74}\label{group___c_m_s_i_s__core___debug_functions_ga6741d5ecce0a92d996b6905ec4642f74} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4926beceb043d0f01096e88dba6062a4}{MAIR}} \mbox{[}2\mbox{]}\\
\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac40f537a7a65cd00ca088d44442f507e}\label{group___c_m_s_i_s__core___debug_functions_gac40f537a7a65cd00ca088d44442f507e} 
\>struct \{\\
\>\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1}{MAIR0}}\\
\>\>\_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9}{MAIR1}}\\
\>\} \\
\}; \\

\end{tabbing}\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
volatile int32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}}
\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac90a497bd64286b84552c2c553d3419e}{ITM\+\_\+\+Send\+Char}} (uint32\+\_\+t ch)
\begin{DoxyCompactList}\small\item\em ITM Send Character. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE int32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac3ee2c30a1ac4ed34c8a866a17decd53}{ITM\+\_\+\+Receive\+Char}} (void)
\begin{DoxyCompactList}\small\item\em ITM Receive Character. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE int32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae61ce9ca5917735325cd93b0fb21dd29}{ITM\+\_\+\+Check\+Char}} (void)
\begin{DoxyCompactList}\small\item\em ITM Check Character. \end{DoxyCompactList}\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
volatile int32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}}
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
volatile int32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}}
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
volatile int32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}}
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
volatile int32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}}
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
volatile int32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}}
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
volatile int32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}}
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
volatile int32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}}
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
volatile int32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}}
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
volatile int32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}}
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
volatile int32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}}
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}}~((int32\+\_\+t)0x5\+AA55\+AA5U)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}}~((int32\+\_\+t)0x5\+AA55\+AA5U)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}}~((int32\+\_\+t)0x5\+AA55\+AA5U)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}}~((int32\+\_\+t)0x5\+AA55\+AA5U)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}}~((int32\+\_\+t)0x5\+AA55\+AA5U)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}}~((int32\+\_\+t)0x5\+AA55\+AA5U)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}}~((int32\+\_\+t)0x5\+AA55\+AA5U)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}}~((int32\+\_\+t)0x5\+AA55\+AA5U)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}}~((int32\+\_\+t)0x5\+AA55\+AA5U)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}}~((int32\+\_\+t)0x5\+AA55\+AA5U)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}}~((int32\+\_\+t)0x5\+AA55\+AA5U)
\end{DoxyCompactItemize}


\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{Detailed Description}
Functions that access the ITM debug interface. 



\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}\index{ITM Functions@{ITM Functions}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RXBUFFER\_EMPTY}{ITM\_RXBUFFER\_EMPTY}\hspace{0.1cm}{\footnotesize\ttfamily [1/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a} 
\#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~((int32\+\_\+t)0x5\+AA55\+AA5U)}

Value identifying \doxylink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer} is ready for next character. 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l04152}{4152}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}\index{ITM Functions@{ITM Functions}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RXBUFFER\_EMPTY}{ITM\_RXBUFFER\_EMPTY}\hspace{0.1cm}{\footnotesize\ttfamily [2/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a} 
\#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~((int32\+\_\+t)0x5\+AA55\+AA5U)}

Value identifying \doxylink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer} is ready for next character. 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l03133}{3133}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}\index{ITM Functions@{ITM Functions}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RXBUFFER\_EMPTY}{ITM\_RXBUFFER\_EMPTY}\hspace{0.1cm}{\footnotesize\ttfamily [3/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a} 
\#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~((int32\+\_\+t)0x5\+AA55\+AA5U)}

Value identifying \doxylink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer} is ready for next character. 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l01867}{1867}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}\index{ITM Functions@{ITM Functions}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RXBUFFER\_EMPTY}{ITM\_RXBUFFER\_EMPTY}\hspace{0.1cm}{\footnotesize\ttfamily [4/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a} 
\#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~((int32\+\_\+t)0x5\+AA55\+AA5U)}

Value identifying \doxylink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer} is ready for next character. 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l03201}{3201}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}\index{ITM Functions@{ITM Functions}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RXBUFFER\_EMPTY}{ITM\_RXBUFFER\_EMPTY}\hspace{0.1cm}{\footnotesize\ttfamily [5/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a} 
\#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~((int32\+\_\+t)0x5\+AA55\+AA5U)}

Value identifying \doxylink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer} is ready for next character. 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l03201}{3201}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}\index{ITM Functions@{ITM Functions}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RXBUFFER\_EMPTY}{ITM\_RXBUFFER\_EMPTY}\hspace{0.1cm}{\footnotesize\ttfamily [6/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a} 
\#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~((int32\+\_\+t)0x5\+AA55\+AA5U)}

Value identifying \doxylink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer} is ready for next character. 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l02053}{2053}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}\index{ITM Functions@{ITM Functions}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RXBUFFER\_EMPTY}{ITM\_RXBUFFER\_EMPTY}\hspace{0.1cm}{\footnotesize\ttfamily [7/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a} 
\#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~((int32\+\_\+t)0x5\+AA55\+AA5U)}

Value identifying \doxylink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer} is ready for next character. 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l04741}{4741}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}\index{ITM Functions@{ITM Functions}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RXBUFFER\_EMPTY}{ITM\_RXBUFFER\_EMPTY}\hspace{0.1cm}{\footnotesize\ttfamily [8/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a} 
\#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~((int32\+\_\+t)0x5\+AA55\+AA5U)}

Value identifying \doxylink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer} is ready for next character. 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l02290}{2290}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}\index{ITM Functions@{ITM Functions}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RXBUFFER\_EMPTY}{ITM\_RXBUFFER\_EMPTY}\hspace{0.1cm}{\footnotesize\ttfamily [9/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a} 
\#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~((int32\+\_\+t)0x5\+AA55\+AA5U)}

Value identifying \doxylink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer} is ready for next character. 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l04596}{4596}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}\index{ITM Functions@{ITM Functions}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RXBUFFER\_EMPTY}{ITM\_RXBUFFER\_EMPTY}\hspace{0.1cm}{\footnotesize\ttfamily [10/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a} 
\#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~((int32\+\_\+t)0x5\+AA55\+AA5U)}

Value identifying \doxylink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer} is ready for next character. 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l01841}{1841}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}\index{ITM Functions@{ITM Functions}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RXBUFFER\_EMPTY}{ITM\_RXBUFFER\_EMPTY}\hspace{0.1cm}{\footnotesize\ttfamily [11/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a} 
\#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~((int32\+\_\+t)0x5\+AA55\+AA5U)}

Value identifying \doxylink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer} is ready for next character. 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l03516}{3516}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.



\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{Function Documentation}
\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae61ce9ca5917735325cd93b0fb21dd29}\index{ITM Functions@{ITM Functions}!ITM\_CheckChar@{ITM\_CheckChar}}
\index{ITM\_CheckChar@{ITM\_CheckChar}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_CheckChar()}{ITM\_CheckChar()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae61ce9ca5917735325cd93b0fb21dd29} 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE int32\+\_\+t ITM\+\_\+\+Check\+Char (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



ITM Check Character. 

Checks whether a character is pending for reading in the variable \doxylink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}. \begin{DoxyReturn}{Returns}
0 No character available. 

1 Character available. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l04204}{4204}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac3ee2c30a1ac4ed34c8a866a17decd53}\index{ITM Functions@{ITM Functions}!ITM\_ReceiveChar@{ITM\_ReceiveChar}}
\index{ITM\_ReceiveChar@{ITM\_ReceiveChar}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_ReceiveChar()}{ITM\_ReceiveChar()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac3ee2c30a1ac4ed34c8a866a17decd53} 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE int32\+\_\+t ITM\+\_\+\+Receive\+Char (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



ITM Receive Character. 

Inputs a character via the external variable \doxylink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}. \begin{DoxyReturn}{Returns}
Received character. 

-\/1 No character pending. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l04184}{4184}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac90a497bd64286b84552c2c553d3419e}\index{ITM Functions@{ITM Functions}!ITM\_SendChar@{ITM\_SendChar}}
\index{ITM\_SendChar@{ITM\_SendChar}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_SendChar()}{ITM\_SendChar()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac90a497bd64286b84552c2c553d3419e} 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t ITM\+\_\+\+Send\+Char (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ch}{}\end{DoxyParamCaption})}



ITM Send Character. 

Transmits a character via the ITM channel 0, and \begin{DoxyItemize}
\item Just returns when no debugger is connected that has booked the output. \item Is blocking when a debugger is connected, but the previous character sent has not been transmitted. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em ch} & Character to transmit. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Character to transmit. 
\end{DoxyReturn}
\end{DoxyItemize}


Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l04163}{4163}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.



\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{Variable Documentation}
\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [1/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 0..15 Reserved 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00332}{332}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [2/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 0..26 Reserved 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00215}{215}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [3/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 0..15 Reserved 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l00331}{331}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [4/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 0..15 Reserved 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00325}{325}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [5/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 0..26 Reserved 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00215}{215}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [6/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 0..15 Reserved 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00325}{325}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [7/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 0..15 Reserved 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00325}{325}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [8/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 0..15 Reserved 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00268}{268}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [9/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 0..15 Reserved 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l00334}{334}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [10/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 0..15 Reserved 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00283}{283}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [11/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 0..15 Reserved 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00330}{330}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [12/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 0..15 Reserved

bit\+: 0..27 Reserved

bit\+: 0..26 Reserved 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00332}{332}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [13/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 3..31 Reserved 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00383}{383}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [14/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 3..31 Reserved 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00398}{398}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [15/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..31 Reserved 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00250}{250}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [16/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..31 Reserved 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l00371}{371}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [17/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..31 Reserved 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00365}{365}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [18/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..31 Reserved 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00372}{372}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [19/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..31 Reserved 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00250}{250}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [20/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..31 Reserved 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00365}{365}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [21/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..31 Reserved 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00365}{365}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [22/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..31 Reserved 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00308}{308}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [23/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..31 Reserved 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l00374}{374}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [24/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..31 Reserved 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00323}{323}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [25/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..31 Reserved 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00370}{370}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [26/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..31 Reserved 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00372}{372}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [27/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 9 Reserved 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00268}{268}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [28/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..15 Reserved 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l00389}{389}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [29/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..15 Reserved 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00383}{383}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [30/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..15 Reserved 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00390}{390}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [31/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 9 Reserved 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00268}{268}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [32/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..15 Reserved 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00383}{383}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [33/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..15 Reserved 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00383}{383}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [34/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 9 Reserved 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00326}{326}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [35/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..15 Reserved 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l00392}{392}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [36/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 9 Reserved 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00341}{341}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [37/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..15 Reserved 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00388}{388}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [38/38]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..15 Reserved

bit\+: 9..23 Reserved

bit\+: 9 Reserved 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00390}{390}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [1/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..26 Reserved 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00334}{334}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [2/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..26 Reserved 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l00333}{333}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [3/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..26 Reserved 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00327}{327}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [4/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..26 Reserved 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00327}{327}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [5/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..26 Reserved 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00327}{327}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [6/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..26 Reserved 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00270}{270}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [7/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..26 Reserved 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l00336}{336}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [8/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..26 Reserved 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00285}{285}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [9/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..26 Reserved 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00332}{332}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [10/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..26 Reserved 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00334}{334}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [11/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 2..31 Reserved 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00320}{320}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [12/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 4..31 Reserved 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l00443}{443}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [13/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 4..31 Reserved 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00437}{437}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [14/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 4..31 Reserved 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00444}{444}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [15/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 2..31 Reserved 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00320}{320}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [16/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 4..31 Reserved 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00437}{437}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [17/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 4..31 Reserved 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00437}{437}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [18/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 4..31 Reserved 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l00446}{446}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [19/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 8..31 Reserved 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00451}{451}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [20/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 4..31 Reserved

bit\+: 2..31 Reserved

bit\+: 8..31 Reserved 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00444}{444}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [21/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 16..23 Reserved 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00270}{270}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [22/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..23 Reserved 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l00391}{391}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [23/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..23 Reserved 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00385}{385}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [24/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..23 Reserved 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00392}{392}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [25/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 16..23 Reserved 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00270}{270}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [26/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..23 Reserved 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00385}{385}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [27/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..23 Reserved 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00385}{385}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [28/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..23 Reserved 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00329}{329}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [29/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..23 Reserved 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l00394}{394}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [30/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..23 Reserved 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00344}{344}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [31/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 20 Reserved 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00390}{390}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [32/32]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..23 Reserved

bit\+: 25..27 Reserved

bit\+: 16..23 Reserved

bit\+: 20 Reserved 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00392}{392}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga74c76ececf7d1666f0a8cc77aac64f7d}\index{ITM Functions@{ITM Functions}!\_reserved2@{\_reserved2}}
\index{\_reserved2@{\_reserved2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved2}{\_reserved2}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga74c76ececf7d1666f0a8cc77aac64f7d} 
uint32\+\_\+t \+\_\+reserved2}

bit\+: 22..23 Reserved 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00392}{392}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga74c76ececf7d1666f0a8cc77aac64f7d}\index{ITM Functions@{ITM Functions}!\_reserved2@{\_reserved2}}
\index{\_reserved2@{\_reserved2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved2}{\_reserved2}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga74c76ececf7d1666f0a8cc77aac64f7d} 
uint32\+\_\+t \+\_\+reserved2}

bit\+: 22..23 Reserved 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00392}{392}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa104b9e01b129abe3de43c439916f655}\index{ITM Functions@{ITM Functions}!ABFSR@{ABFSR}}
\index{ABFSR@{ABFSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ABFSR}{ABFSR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa104b9e01b129abe3de43c439916f655} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t ABFSR}

Offset\+: 0x2\+A8 (R/W) Auxiliary Bus Fault Status Register 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00512}{512}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga49a770cf0b7ec970f919f8ac22634fff}\index{ITM Functions@{ITM Functions}!ACPR@{ACPR}}
\index{ACPR@{ACPR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ACPR}{ACPR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga49a770cf0b7ec970f919f8ac22634fff} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t ACPR}

Offset\+: 0x010 (R/W) Asynchronous Clock Prescaler Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01370}{1370}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gafabed911b9f91f9df848999e1b5d6504}\index{ITM Functions@{ITM Functions}!ACTLR@{ACTLR}}
\index{ACTLR@{ACTLR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ACTLR}{ACTLR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gafabed911b9f91f9df848999e1b5d6504} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t ACTLR}

Offset\+: 0x008 (R/W) Auxiliary Control Register 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01007}{1007}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gafabed911b9f91f9df848999e1b5d6504}\index{ITM Functions@{ITM Functions}!ACTLR@{ACTLR}}
\index{ACTLR@{ACTLR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ACTLR}{ACTLR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gafabed911b9f91f9df848999e1b5d6504} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t ACTLR}

Offset\+: 0x008 (R/W) Auxiliary Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01005}{1005}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga72572af6d5dece4947453aeabd52575f}\index{ITM Functions@{ITM Functions}!ADR@{ADR}}
\index{ADR@{ADR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ADR}{ADR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga72572af6d5dece4947453aeabd52575f} 
\+\_\+\+\_\+\+IM uint32\+\_\+t ADR}

Offset\+: 0x04C (R/ ) Auxiliary Feature Register 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00397}{397}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga3ef0057e48fdef798f2ee12125a80d9f}\index{ITM Functions@{ITM Functions}!AFSR@{AFSR}}
\index{AFSR@{AFSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{AFSR}{AFSR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga3ef0057e48fdef798f2ee12125a80d9f} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t AFSR}

Offset\+: 0x03C (R/W) Auxiliary Fault Status Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00526}{526}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga209b4026c2994d0e18e883aa9af5c3cc}\index{ITM Functions@{ITM Functions}!AHBPCR@{AHBPCR}}
\index{AHBPCR@{AHBPCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{AHBPCR}{AHBPCR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga209b4026c2994d0e18e883aa9af5c3cc} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t AHBPCR}

Offset\+: 0x298 (R/W) AHBP Control Register 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00508}{508}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga25bb4ac449a4122217e2ca74b9ad4e3e}\index{ITM Functions@{ITM Functions}!AHBSCR@{AHBSCR}}
\index{AHBSCR@{AHBSCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{AHBSCR}{AHBSCR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga25bb4ac449a4122217e2ca74b9ad4e3e} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t AHBSCR}

Offset\+: 0x2\+A0 (R/W) AHB Slave Control Register 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00510}{510}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga9b6ccd9c0c0865f8facad77ea37240b0}\index{ITM Functions@{ITM Functions}!AIRCR@{AIRCR}}
\index{AIRCR@{AIRCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{AIRCR}{AIRCR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga9b6ccd9c0c0865f8facad77ea37240b0} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t AIRCR}

Offset\+: 0x00C (R/W) Application Interrupt and Reset Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00516}{516}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6254fd9c7aeecc526904d21b26168fdb}\index{ITM Functions@{ITM Functions}!B@{B}}
\index{B@{B}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{B}{B}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6254fd9c7aeecc526904d21b26168fdb} 
uint32\+\_\+t B}

bit\+: 21 BTI active (read 0) 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00391}{391}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6254fd9c7aeecc526904d21b26168fdb}\index{ITM Functions@{ITM Functions}!B@{B}}
\index{B@{B}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{B}{B}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6254fd9c7aeecc526904d21b26168fdb} 
uint32\+\_\+t B}

bit\+: 21 BTI active (read 0) 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00391}{391}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga84de5f534817cdbf8bd9064080effca2}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [1/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga84de5f534817cdbf8bd9064080effca2} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga155224c8703c5227e075d53ad8d675af}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [2/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga155224c8703c5227e075d53ad8d675af} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga1f4e7d7ea34db0d3c5acd234a77e535a}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [3/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga1f4e7d7ea34db0d3c5acd234a77e535a} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga1625d2d78cd5b21f0c8de2b4fd5f0d4c}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [4/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga1625d2d78cd5b21f0c8de2b4fd5f0d4c} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga3b79009399f8054e0d7dbccd33b42ace}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [5/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga3b79009399f8054e0d7dbccd33b42ace} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga807aef2911011a7f14d7632ae77ba35e}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [6/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga807aef2911011a7f14d7632ae77ba35e} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga436e0183f7dac5dee028fbbb11729c45}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [7/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga436e0183f7dac5dee028fbbb11729c45} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga3a9b16b87611918369356203e1bd91a8}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [8/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga3a9b16b87611918369356203e1bd91a8} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga57b2e41d1aa1671358fb895634074bc2}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [9/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga57b2e41d1aa1671358fb895634074bc2} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga88b0c955f313ae25ea69a388fe6b575b}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [10/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga88b0c955f313ae25ea69a388fe6b575b} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga87b93dbd6fb53779c482ebc51187f3f7}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [11/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga87b93dbd6fb53779c482ebc51187f3f7} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5d690aa9e65fccaa320e1b8613f502c9}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [12/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5d690aa9e65fccaa320e1b8613f502c9} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga023a5445c54a860a9d009f1420683c23}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [13/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga023a5445c54a860a9d009f1420683c23} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_gaf88bcf4795cb8b8437f0718cee752005}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [14/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaf88bcf4795cb8b8437f0718cee752005} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7d11118dcac514449af01682d16f4d70}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [15/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7d11118dcac514449af01682d16f4d70} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_gabead5f474665448854a631722f6eccdf}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [16/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabead5f474665448854a631722f6eccdf} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_gabc5fb0f803abdbc4b3de853a911ce04f}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [17/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabc5fb0f803abdbc4b3de853a911ce04f} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga73d78a395b5f9da8f76875261e6facd4}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [18/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga73d78a395b5f9da8f76875261e6facd4} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga0c0a58f4457c488200d28d9e3935f899}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [19/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga0c0a58f4457c488200d28d9e3935f899} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga390f549e8de8de7475444061e51b2eff}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [20/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga390f549e8de8de7475444061e51b2eff} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga775736f1f36f0067985a24d98f14bc4a}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [21/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga775736f1f36f0067985a24d98f14bc4a} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6f7ca52c8652af56eb60e44c09218dc5}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [22/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6f7ca52c8652af56eb60e44c09218dc5} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6e920e9d2e9a2738f8face0863888c0e}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [23/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6e920e9d2e9a2738f8face0863888c0e} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_gaad70e10fcb3afbcb25ab1cf8234ff4ca}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [24/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaad70e10fcb3afbcb25ab1cf8234ff4ca} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_gac023d0f9d8c7488f7781fe4565f122d5}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [25/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac023d0f9d8c7488f7781fe4565f122d5} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga43d16944d0306e949a0f0ed7466ad4f1}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [26/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga43d16944d0306e949a0f0ed7466ad4f1} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga217bd8c04b8cc5843640ad6e83cc25cf}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [27/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga217bd8c04b8cc5843640ad6e83cc25cf} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_gab489bd4371944192df771b13361bb2bf}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [28/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gab489bd4371944192df771b13361bb2bf} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga8cf6a1fe827396ad3845fc98d7cfbc0e}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [29/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga8cf6a1fe827396ad3845fc98d7cfbc0e} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga9d2793c72fca910b966c00e961379f59}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [30/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga9d2793c72fca910b966c00e961379f59} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4ac8af424df62ee10337d5a40b9e6fa8}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [31/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4ac8af424df62ee10337d5a40b9e6fa8} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga23c49fc589e09026d71b6395f9127791}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [32/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga23c49fc589e09026d71b6395f9127791} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga07ceeef09782505d5fdcc694b3919e78}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [33/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga07ceeef09782505d5fdcc694b3919e78} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga61873807b9abee3dfa090c036e580d2e}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [34/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga61873807b9abee3dfa090c036e580d2e} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_gad2c6abf86ebe8085365f6d5d9f68e458}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [35/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad2c6abf86ebe8085365f6d5d9f68e458} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga642fbb610bf0a3aa196c9c9aca469478}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [36/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga642fbb610bf0a3aa196c9c9aca469478} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_gae7580c69a1f47733d678ff9bbf992d67}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [37/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae7580c69a1f47733d678ff9bbf992d67} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga1caef814881317b3fa3c2d3552e8f47b}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [38/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga1caef814881317b3fa3c2d3552e8f47b} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6211ec8327a0b0c88d4461286644237e}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [39/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6211ec8327a0b0c88d4461286644237e} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga8bd8b615be33ffd7d70a20785abfa03a}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [40/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga8bd8b615be33ffd7d70a20785abfa03a} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_gac0d1a8c5d8ef96f221a0e1576c8c1077}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [41/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac0d1a8c5d8ef96f221a0e1576c8c1077} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa6657448cf42deedd78f61e3dd94560c}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [42/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa6657448cf42deedd78f61e3dd94560c} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga8af76519ecd3cf5839b231eebb8809a3}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [43/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga8af76519ecd3cf5839b231eebb8809a3} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7369d8d8bdefd9d72d4468ae0ee67b51}\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [44/44]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7369d8d8bdefd9d72d4468ae0ee67b51} 
struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga3fde073744418e2fe476333cb4d55d0d}\index{ITM Functions@{ITM Functions}!BFAR@{BFAR}}
\index{BFAR@{BFAR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{BFAR}{BFAR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga3fde073744418e2fe476333cb4d55d0d} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t BFAR}

Offset\+: 0x038 (R/W) Bus\+Fault Address Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00525}{525}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad1b49604e8fd8d0ce3a98677fcfde380}\index{ITM Functions@{ITM Functions}!BPIALL@{BPIALL}}
\index{BPIALL@{BPIALL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{BPIALL}{BPIALL}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad1b49604e8fd8d0ce3a98677fcfde380} 
\+\_\+\+\_\+\+OM uint32\+\_\+t BPIALL}

Offset\+: 0x278 ( /W) Branch Predictor Invalidate All 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00559}{559}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga07126f87de41d176bd43911c718c1e1c}\index{ITM Functions@{ITM Functions}!BTI\_EN@{BTI\_EN}}
\index{BTI\_EN@{BTI\_EN}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{BTI\_EN}{BTI\_EN}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga07126f87de41d176bd43911c718c1e1c} 
uint32\+\_\+t BTI\+\_\+\+EN}

bit\+: 4 Privileged branch target identification enable 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00447}{447}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga07126f87de41d176bd43911c718c1e1c}\index{ITM Functions@{ITM Functions}!BTI\_EN@{BTI\_EN}}
\index{BTI\_EN@{BTI\_EN}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{BTI\_EN}{BTI\_EN}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga07126f87de41d176bd43911c718c1e1c} 
uint32\+\_\+t BTI\+\_\+\+EN}

bit\+: 4 Privileged branch target identification enable 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00447}{447}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [1/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00337}{337}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [2/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00218}{218}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [3/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l00336}{336}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [4/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00330}{330}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [5/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00218}{218}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [6/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00330}{330}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [7/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00330}{330}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [8/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00273}{273}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [9/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l00339}{339}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [10/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00288}{288}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [11/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00335}{335}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [12/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00337}{337}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [13/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00275}{275}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [14/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l00396}{396}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [15/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00390}{390}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [16/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00397}{397}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [17/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00275}{275}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [18/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00390}{390}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [19/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00390}{390}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [20/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00334}{334}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [21/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l00399}{399}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [22/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00349}{349}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [23/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00397}{397}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [24/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00397}{397}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga39711bf09810b078ac81b2c76c6908f6}\index{ITM Functions@{ITM Functions}!CACR@{CACR}}
\index{CACR@{CACR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CACR}{CACR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga39711bf09810b078ac81b2c76c6908f6} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CACR}

Offset\+: 0x0 (R/W) L1 Cache Control Register 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l00562}{562}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga39711bf09810b078ac81b2c76c6908f6}\index{ITM Functions@{ITM Functions}!CACR@{CACR}}
\index{CACR@{CACR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CACR}{CACR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga39711bf09810b078ac81b2c76c6908f6} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CACR}

Offset\+: 0x29C (R/W) L1 Cache Control Register 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00509}{509}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaedf0dff29a9cacdaa2fb7eec6b116a13}\index{ITM Functions@{ITM Functions}!CALIB@{CALIB}}
\index{CALIB@{CALIB}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CALIB}{CALIB}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaedf0dff29a9cacdaa2fb7eec6b116a13} 
\+\_\+\+\_\+\+IM uint32\+\_\+t CALIB}

Offset\+: 0x00C (R/ ) Sys\+Tick Calibration Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01031}{1031}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad68b5c1f2d9845ef4247cf2d9b041336}\index{ITM Functions@{ITM Functions}!CCR@{CCR}}
\index{CCR@{CCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad68b5c1f2d9845ef4247cf2d9b041336} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CCR}

Offset\+: 0x014 (R/W) Configuration Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00518}{518}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga90c793639fc9470e50e4f4fc4b3464da}\index{ITM Functions@{ITM Functions}!CCSIDR@{CCSIDR}}
\index{CCSIDR@{CCSIDR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CCSIDR}{CCSIDR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga90c793639fc9470e50e4f4fc4b3464da} 
\+\_\+\+\_\+\+IM uint32\+\_\+t CCSIDR}

Offset\+: 0x080 (R/ ) Cache Size ID Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00534}{534}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga55465b5c7b80f63214c7df464a5567b7}\index{ITM Functions@{ITM Functions}!CFGINFORD@{CFGINFORD}}
\index{CFGINFORD@{CFGINFORD}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CFGINFORD}{CFGINFORD}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga55465b5c7b80f63214c7df464a5567b7} 
\+\_\+\+\_\+\+IM uint32\+\_\+t CFGINFORD}

Offset\+: 0x004 (R/ ) Processor Configuration Information Read Data Register 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01758}{1758}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga77100e169f150d7f315e3f8b06fb34c6}\index{ITM Functions@{ITM Functions}!CFGINFOSEL@{CFGINFOSEL}}
\index{CFGINFOSEL@{CFGINFOSEL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CFGINFOSEL}{CFGINFOSEL}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga77100e169f150d7f315e3f8b06fb34c6} 
\+\_\+\+\_\+\+OM uint32\+\_\+t CFGINFOSEL}

Offset\+: 0x000 ( /W) Processor Configuration Information Selection Register 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01757}{1757}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga0f9e27357254e6e953a94f95bda040b1}\index{ITM Functions@{ITM Functions}!CFSR@{CFSR}}
\index{CFSR@{CFSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CFSR}{CFSR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga0f9e27357254e6e953a94f95bda040b1} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CFSR}

Offset\+: 0x028 (R/W) Configurable Fault Status Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00521}{521}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga26bbad5d9e0f1d302611d52373aef839}\index{ITM Functions@{ITM Functions}!CID0@{CID0}}
\index{CID0@{CID0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CID0}{CID0}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga26bbad5d9e0f1d302611d52373aef839} 
\+\_\+\+\_\+\+IM uint32\+\_\+t CID0}

Offset\+: 0x\+FF0 (R/ ) ITM Component Identification Register \#0 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01108}{1108}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4e60a608afd6433ecd943d95e417b80b}\index{ITM Functions@{ITM Functions}!CID1@{CID1}}
\index{CID1@{CID1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CID1}{CID1}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4e60a608afd6433ecd943d95e417b80b} 
\+\_\+\+\_\+\+IM uint32\+\_\+t CID1}

Offset\+: 0x\+FF4 (R/ ) ITM Component Identification Register \#1 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01109}{1109}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad98950702e55d1851e91b22de07b11aa}\index{ITM Functions@{ITM Functions}!CID2@{CID2}}
\index{CID2@{CID2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CID2}{CID2}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad98950702e55d1851e91b22de07b11aa} 
\+\_\+\+\_\+\+IM uint32\+\_\+t CID2}

Offset\+: 0x\+FF8 (R/ ) ITM Component Identification Register \#2 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01110}{1110}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gab9af64f413bf6f67e2a8044481292f67}\index{ITM Functions@{ITM Functions}!CID3@{CID3}}
\index{CID3@{CID3}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CID3}{CID3}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gab9af64f413bf6f67e2a8044481292f67} 
\+\_\+\+\_\+\+IM uint32\+\_\+t CID3}

Offset\+: 0x\+FFC (R/ ) ITM Component Identification Register \#3 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01111}{1111}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga40b4dc749a25d1c95c2125e88683a591}\index{ITM Functions@{ITM Functions}!CLIDR@{CLIDR}}
\index{CLIDR@{CLIDR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CLIDR}{CLIDR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga40b4dc749a25d1c95c2125e88683a591} 
\+\_\+\+\_\+\+IM uint32\+\_\+t CLIDR}

Offset\+: 0x078 (R/ ) Cache Level ID register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00532}{532}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5d0c69187f8abc99ecbde49431cf0050}\index{ITM Functions@{ITM Functions}!COMP0@{COMP0}}
\index{COMP0@{COMP0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP0}{COMP0}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5d0c69187f8abc99ecbde49431cf0050} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t COMP0}

Offset\+: 0x020 (R/W) Comparator Register 0 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01189}{1189}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaf9126caaf63b99d6df5d1e040c96e2ab}\index{ITM Functions@{ITM Functions}!COMP1@{COMP1}}
\index{COMP1@{COMP1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP1}{COMP1}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaf9126caaf63b99d6df5d1e040c96e2ab} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t COMP1}

Offset\+: 0x030 (R/W) Comparator Register 1 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01193}{1193}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga8d5685c2bd0db66c3adaf19bc10a1150}\index{ITM Functions@{ITM Functions}!COMP10@{COMP10}}
\index{COMP10@{COMP10}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP10}{COMP10}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga8d5685c2bd0db66c3adaf19bc10a1150} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t COMP10}

Offset\+: 0x0\+C0 (R/W) Comparator Register 10 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01229}{1229}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gab5e5be1f4cce832413b02bd6eb8175f6}\index{ITM Functions@{ITM Functions}!COMP11@{COMP11}}
\index{COMP11@{COMP11}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP11}{COMP11}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gab5e5be1f4cce832413b02bd6eb8175f6} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t COMP11}

Offset\+: 0x0\+D0 (R/W) Comparator Register 11 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01233}{1233}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga73bbb409205cd8ae8438c8a58998d205}\index{ITM Functions@{ITM Functions}!COMP12@{COMP12}}
\index{COMP12@{COMP12}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP12}{COMP12}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga73bbb409205cd8ae8438c8a58998d205} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t COMP12}

Offset\+: 0x0\+E0 (R/W) Comparator Register 12 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01237}{1237}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga8e7c69cbac19ef0b26b0ae0cc928da36}\index{ITM Functions@{ITM Functions}!COMP13@{COMP13}}
\index{COMP13@{COMP13}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP13}{COMP13}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga8e7c69cbac19ef0b26b0ae0cc928da36} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t COMP13}

Offset\+: 0x0\+F0 (R/W) Comparator Register 13 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01241}{1241}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaf5930659b3107c17fa71e61803d63f97}\index{ITM Functions@{ITM Functions}!COMP14@{COMP14}}
\index{COMP14@{COMP14}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP14}{COMP14}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaf5930659b3107c17fa71e61803d63f97} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t COMP14}

Offset\+: 0x100 (R/W) Comparator Register 14 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01245}{1245}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae55e0087f992cfd56003fc3fe1394cb0}\index{ITM Functions@{ITM Functions}!COMP15@{COMP15}}
\index{COMP15@{COMP15}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP15}{COMP15}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae55e0087f992cfd56003fc3fe1394cb0} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t COMP15}

Offset\+: 0x110 (R/W) Comparator Register 15 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01249}{1249}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaeeb1e36001c60a167399683280d6ec39}\index{ITM Functions@{ITM Functions}!COMP2@{COMP2}}
\index{COMP2@{COMP2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP2}{COMP2}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaeeb1e36001c60a167399683280d6ec39} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t COMP2}

Offset\+: 0x040 (R/W) Comparator Register 2 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01197}{1197}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga20b0b62a3576ee88db4a7c065cd988ac}\index{ITM Functions@{ITM Functions}!COMP3@{COMP3}}
\index{COMP3@{COMP3}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP3}{COMP3}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga20b0b62a3576ee88db4a7c065cd988ac} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t COMP3}

Offset\+: 0x050 (R/W) Comparator Register 3 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01201}{1201}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga8ea52ce87f7d0225db1b5ba91313f4b7}\index{ITM Functions@{ITM Functions}!COMP4@{COMP4}}
\index{COMP4@{COMP4}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP4}{COMP4}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga8ea52ce87f7d0225db1b5ba91313f4b7} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t COMP4}

Offset\+: 0x060 (R/W) Comparator Register 4 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01205}{1205}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga290e024c0b0f35317de6363a4135c3bc}\index{ITM Functions@{ITM Functions}!COMP5@{COMP5}}
\index{COMP5@{COMP5}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP5}{COMP5}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga290e024c0b0f35317de6363a4135c3bc} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t COMP5}

Offset\+: 0x070 (R/W) Comparator Register 5 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01209}{1209}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga263131067f0ad2d04a2711962a455bfa}\index{ITM Functions@{ITM Functions}!COMP6@{COMP6}}
\index{COMP6@{COMP6}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP6}{COMP6}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga263131067f0ad2d04a2711962a455bfa} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t COMP6}

Offset\+: 0x080 (R/W) Comparator Register 6 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01213}{1213}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga26932a20b1cd18331bbe245caf8a6a92}\index{ITM Functions@{ITM Functions}!COMP7@{COMP7}}
\index{COMP7@{COMP7}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP7}{COMP7}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga26932a20b1cd18331bbe245caf8a6a92} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t COMP7}

Offset\+: 0x090 (R/W) Comparator Register 7 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01217}{1217}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga9b9d9bb4b4ecab022a3d88d9cae6b5e0}\index{ITM Functions@{ITM Functions}!COMP8@{COMP8}}
\index{COMP8@{COMP8}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP8}{COMP8}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga9b9d9bb4b4ecab022a3d88d9cae6b5e0} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t COMP8}

Offset\+: 0x0\+A0 (R/W) Comparator Register 8 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01221}{1221}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4e090c0e6b818b63724c774f38ccab14}\index{ITM Functions@{ITM Functions}!COMP9@{COMP9}}
\index{COMP9@{COMP9}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP9}{COMP9}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4e090c0e6b818b63724c774f38ccab14} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t COMP9}

Offset\+: 0x0\+B0 (R/W) Comparator Register 9 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01225}{1225}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gab8e9dd6ca5f31244ea352ed0c19155d8}\index{ITM Functions@{ITM Functions}!CPACR@{CPACR}}
\index{CPACR@{CPACR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CPACR}{CPACR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gab8e9dd6ca5f31244ea352ed0c19155d8} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CPACR}

Offset\+: 0x088 (R/W) Coprocessor Access Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00536}{536}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac78e610d52240c82fab16be25c28b60a}\index{ITM Functions@{ITM Functions}!CPDLPSTATE@{CPDLPSTATE}}
\index{CPDLPSTATE@{CPDLPSTATE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CPDLPSTATE}{CPDLPSTATE}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac78e610d52240c82fab16be25c28b60a} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CPDLPSTATE}

Offset\+: 0x000 (R/W) Core Power Domain Low Power State Register 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01539}{1539}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga29ca657c77928334be08a2e6555be950}\index{ITM Functions@{ITM Functions}!CPICNT@{CPICNT}}
\index{CPICNT@{CPICNT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CPICNT}{CPICNT}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga29ca657c77928334be08a2e6555be950} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CPICNT}

Offset\+: 0x008 (R/W) CPI Count Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01183}{1183}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6236035fc90059a599910d9cb9299ff0}\index{ITM Functions@{ITM Functions}!CPPWR@{CPPWR}}
\index{CPPWR@{CPPWR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CPPWR}{CPPWR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6236035fc90059a599910d9cb9299ff0} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CPPWR}

Offset\+: 0x00C (R/W) Coprocessor Power Control Register 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01008}{1008}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6236035fc90059a599910d9cb9299ff0}\index{ITM Functions@{ITM Functions}!CPPWR@{CPPWR}}
\index{CPPWR@{CPPWR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CPPWR}{CPPWR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6236035fc90059a599910d9cb9299ff0} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CPPWR}

Offset\+: 0x00C (R/W) Coprocessor Power Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01006}{1006}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gadbf8292503748ba6421a523bdee6819d}\index{ITM Functions@{ITM Functions}!CPUID@{CPUID}}
\index{CPUID@{CPUID}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CPUID}{CPUID}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gadbf8292503748ba6421a523bdee6819d} 
\+\_\+\+\_\+\+IM uint32\+\_\+t CPUID}

Offset\+: 0x000 (R/ ) CPUID Base Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00513}{513}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabf4a378b17278d98d2a5f9315fce7a5e}\index{ITM Functions@{ITM Functions}!CSPSR@{CSPSR}}
\index{CSPSR@{CSPSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CSPSR}{CSPSR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabf4a378b17278d98d2a5f9315fce7a5e} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CSPSR}

Offset\+: 0x004 (R/W) Current Parallel Port Sizes Register

Offset\+: 0x004 (R/W) Current Parallel Port Size Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01368}{1368}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae627674bc3ccfc2d67caccfc1f4ea4ed}\index{ITM Functions@{ITM Functions}!CSSELR@{CSSELR}}
\index{CSSELR@{CSSELR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CSSELR}{CSSELR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae627674bc3ccfc2d67caccfc1f4ea4ed} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CSSELR}

Offset\+: 0x084 (R/W) Cache Size Selection Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00535}{535}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaad937861e203bb05ae22c4369c458561}\index{ITM Functions@{ITM Functions}!CTR@{CTR}}
\index{CTR@{CTR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CTR}{CTR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaad937861e203bb05ae22c4369c458561} 
\+\_\+\+\_\+\+IM uint32\+\_\+t CTR}

Offset\+: 0x07C (R/ ) Cache Type register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00533}{533}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac81efc171e9852a36caeb47122bfec5b}\index{ITM Functions@{ITM Functions}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CTRL}{CTRL}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac81efc171e9852a36caeb47122bfec5b} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CTRL}

Offset\+: 0x000 (R/W) Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01181}{1181}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac81efc171e9852a36caeb47122bfec5b}\index{ITM Functions@{ITM Functions}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CTRL}{CTRL}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac81efc171e9852a36caeb47122bfec5b} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CTRL}

Offset\+: 0x004 (R/W) MPU Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02283}{2283}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac81efc171e9852a36caeb47122bfec5b}\index{ITM Functions@{ITM Functions}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CTRL}{CTRL}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac81efc171e9852a36caeb47122bfec5b} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CTRL}

Offset\+: 0x000 (R/W) Sys\+Tick Control and Status Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01028}{1028}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga14822f5ad3426799332ac537d9293f3c}\index{ITM Functions@{ITM Functions}!CYCCNT@{CYCCNT}}
\index{CYCCNT@{CYCCNT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CYCCNT}{CYCCNT}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga14822f5ad3426799332ac537d9293f3c} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CYCCNT}

Offset\+: 0x004 (R/W) Cycle Count Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01182}{1182}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga65047e5b8051fa0c84200f8229a155b3}\index{ITM Functions@{ITM Functions}!DAUTHCTRL@{DAUTHCTRL}}
\index{DAUTHCTRL@{DAUTHCTRL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DAUTHCTRL}{DAUTHCTRL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga65047e5b8051fa0c84200f8229a155b3} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DAUTHCTRL}

Offset\+: 0x014 (R/W) Debug Authentication Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02630}{2630}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga65047e5b8051fa0c84200f8229a155b3}\index{ITM Functions@{ITM Functions}!DAUTHCTRL@{DAUTHCTRL}}
\index{DAUTHCTRL@{DAUTHCTRL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DAUTHCTRL}{DAUTHCTRL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga65047e5b8051fa0c84200f8229a155b3} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DAUTHCTRL}

Offset\+: 0x014 (R/W) Debug Authentication Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02801}{2801}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gadd26c1ab268693e763910789a06adf9e}\index{ITM Functions@{ITM Functions}!DAUTHSTATUS@{DAUTHSTATUS}}
\index{DAUTHSTATUS@{DAUTHSTATUS}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DAUTHSTATUS}{DAUTHSTATUS}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gadd26c1ab268693e763910789a06adf9e} 
\+\_\+\+\_\+\+IM uint32\+\_\+t DAUTHSTATUS}

Offset\+: 0x008 (R/ ) Debug Authentication Status Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02989}{2989}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga18ef4bf4fbbb205544985598b1bb64f4}\index{ITM Functions@{ITM Functions}!DCCIMVAC@{DCCIMVAC}}
\index{DCCIMVAC@{DCCIMVAC}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DCCIMVAC}{DCCIMVAC}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga18ef4bf4fbbb205544985598b1bb64f4} 
\+\_\+\+\_\+\+OM uint32\+\_\+t DCCIMVAC}

Offset\+: 0x270 ( /W) D-\/\+Cache Clean and Invalidate by MVA to PoC 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00557}{557}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gab6e447723358e736a9f69ffc88a97ba1}\index{ITM Functions@{ITM Functions}!DCCISW@{DCCISW}}
\index{DCCISW@{DCCISW}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DCCISW}{DCCISW}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gab6e447723358e736a9f69ffc88a97ba1} 
\+\_\+\+\_\+\+OM uint32\+\_\+t DCCISW}

Offset\+: 0x274 ( /W) D-\/\+Cache Clean and Invalidate by Set-\/way 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00558}{558}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacc23dc74d8f0378d81bc72302e325e50}\index{ITM Functions@{ITM Functions}!DCCMVAC@{DCCMVAC}}
\index{DCCMVAC@{DCCMVAC}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DCCMVAC}{DCCMVAC}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacc23dc74d8f0378d81bc72302e325e50} 
\+\_\+\+\_\+\+OM uint32\+\_\+t DCCMVAC}

Offset\+: 0x268 ( /W) D-\/\+Cache Clean by MVA to PoC 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00555}{555}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga9d4029e220311690756d836948e71393}\index{ITM Functions@{ITM Functions}!DCCMVAU@{DCCMVAU}}
\index{DCCMVAU@{DCCMVAU}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DCCMVAU}{DCCMVAU}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga9d4029e220311690756d836948e71393} 
\+\_\+\+\_\+\+OM uint32\+\_\+t DCCMVAU}

Offset\+: 0x264 ( /W) D-\/\+Cache Clean by MVA to PoU 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00554}{554}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2bf149d6d8f4fa59e25aee340512cb79}\index{ITM Functions@{ITM Functions}!DCCSW@{DCCSW}}
\index{DCCSW@{DCCSW}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DCCSW}{DCCSW}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2bf149d6d8f4fa59e25aee340512cb79} 
\+\_\+\+\_\+\+OM uint32\+\_\+t DCCSW}

Offset\+: 0x26C ( /W) D-\/\+Cache Clean by Set-\/way 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00556}{556}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga72402d657f9e448afce57bbd8577864d}\index{ITM Functions@{ITM Functions}!DCIMVAC@{DCIMVAC}}
\index{DCIMVAC@{DCIMVAC}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DCIMVAC}{DCIMVAC}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga72402d657f9e448afce57bbd8577864d} 
\+\_\+\+\_\+\+OM uint32\+\_\+t DCIMVAC}

Offset\+: 0x25C ( /W) D-\/\+Cache Invalidate by MVA to PoC 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00552}{552}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaca1ec746911b0934dd11c31d93a369be}\index{ITM Functions@{ITM Functions}!DCISW@{DCISW}}
\index{DCISW@{DCISW}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DCISW}{DCISW}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaca1ec746911b0934dd11c31d93a369be} 
\+\_\+\+\_\+\+OM uint32\+\_\+t DCISW}

Offset\+: 0x260 ( /W) D-\/\+Cache Invalidate by Set-\/way 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00553}{553}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad1dbd0dd98b6d9327f70545e0081ddbf}\index{ITM Functions@{ITM Functions}!DCRDR@{DCRDR}}
\index{DCRDR@{DCRDR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DCRDR}{DCRDR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad1dbd0dd98b6d9327f70545e0081ddbf} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DCRDR}

Offset\+: 0x008 (R/W) Debug Core Register Data Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02627}{2627}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad1dbd0dd98b6d9327f70545e0081ddbf}\index{ITM Functions@{ITM Functions}!DCRDR@{DCRDR}}
\index{DCRDR@{DCRDR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DCRDR}{DCRDR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad1dbd0dd98b6d9327f70545e0081ddbf} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DCRDR}

Offset\+: 0x008 (R/W) Debug Core Register Data Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02798}{2798}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gab74a9ec90ad18e4f7a20362d362b754a}\index{ITM Functions@{ITM Functions}!DCRSR@{DCRSR}}
\index{DCRSR@{DCRSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DCRSR}{DCRSR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gab74a9ec90ad18e4f7a20362d362b754a} 
\+\_\+\+\_\+\+OM uint32\+\_\+t DCRSR}

Offset\+: 0x004 ( /W) Debug Core Register Selector Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02626}{2626}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gab74a9ec90ad18e4f7a20362d362b754a}\index{ITM Functions@{ITM Functions}!DCRSR@{DCRSR}}
\index{DCRSR@{DCRSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DCRSR}{DCRSR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gab74a9ec90ad18e4f7a20362d362b754a} 
\+\_\+\+\_\+\+OM uint32\+\_\+t DCRSR}

Offset\+: 0x004 ( /W) Debug Core Register Selector Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02797}{2797}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga487394977ea138271a27dbb9540662d8}\index{ITM Functions@{ITM Functions}!DDEVARCH@{DDEVARCH}}
\index{DDEVARCH@{DDEVARCH}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DDEVARCH}{DDEVARCH}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga487394977ea138271a27dbb9540662d8} 
\+\_\+\+\_\+\+IM uint32\+\_\+t DDEVARCH}

Offset\+: 0x00C (R/ ) SCS Device Architecture Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02990}{2990}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga1c10e7044b4fed4e3a5009b899bc2cf3}\index{ITM Functions@{ITM Functions}!DDEVTYPE@{DDEVTYPE}}
\index{DDEVTYPE@{DDEVTYPE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DDEVTYPE}{DDEVTYPE}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga1c10e7044b4fed4e3a5009b899bc2cf3} 
\+\_\+\+\_\+\+IM uint32\+\_\+t DDEVTYPE}

Offset\+: 0x010 (R/ ) SCS Device Type Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02991}{2991}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga23e6f75cfc2dc7af3d75eb3d480232d3}\index{ITM Functions@{ITM Functions}!DEBR0@{DEBR0}}
\index{DEBR0@{DEBR0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DEBR0}{DEBR0}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga23e6f75cfc2dc7af3d75eb3d480232d3} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DEBR0}

Offset\+: 0x010 (R/W) Data Cache Error Bank Register 0 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01620}{1620}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga81ed6524b42207cf903eff7e38b08c6c}\index{ITM Functions@{ITM Functions}!DEBR1@{DEBR1}}
\index{DEBR1@{DEBR1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DEBR1}{DEBR1}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga81ed6524b42207cf903eff7e38b08c6c} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DEBR1}

Offset\+: 0x014 (R/W) Data Cache Error Bank Register 1 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01621}{1621}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa99de5f8c609f10c25ed51f57b2edd74}\index{ITM Functions@{ITM Functions}!DEMCR@{DEMCR}}
\index{DEMCR@{DEMCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DEMCR}{DEMCR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa99de5f8c609f10c25ed51f57b2edd74} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DEMCR}

Offset\+: 0x00C (R/W) Debug Exception and Monitor Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02628}{2628}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa99de5f8c609f10c25ed51f57b2edd74}\index{ITM Functions@{ITM Functions}!DEMCR@{DEMCR}}
\index{DEMCR@{DEMCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DEMCR}{DEMCR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa99de5f8c609f10c25ed51f57b2edd74} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DEMCR}

Offset\+: 0x00C (R/W) Debug Exception and Monitor Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02799}{2799}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae370aa5dc47fe03310e1d847333030e7}\index{ITM Functions@{ITM Functions}!DEVARCH@{DEVARCH}}
\index{DEVARCH@{DEVARCH}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DEVARCH}{DEVARCH}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae370aa5dc47fe03310e1d847333030e7} 
\+\_\+\+\_\+\+IM uint32\+\_\+t DEVARCH}

Offset\+: 0x\+FBC (R/ ) Device Architecture Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01255}{1255}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae370aa5dc47fe03310e1d847333030e7}\index{ITM Functions@{ITM Functions}!DEVARCH@{DEVARCH}}
\index{DEVARCH@{DEVARCH}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DEVARCH}{DEVARCH}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae370aa5dc47fe03310e1d847333030e7} 
\+\_\+\+\_\+\+IM uint32\+\_\+t DEVARCH}

Offset\+: 0x\+FBC (R/ ) ITM Device Architecture Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01097}{1097}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga81f643aff0e4bed2638a618e2b1fd3bb}\index{ITM Functions@{ITM Functions}!DEVTYPE@{DEVTYPE}}
\index{DEVTYPE@{DEVTYPE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DEVTYPE}{DEVTYPE}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga81f643aff0e4bed2638a618e2b1fd3bb} 
\+\_\+\+\_\+\+IM uint32\+\_\+t DEVTYPE}

Offset\+: 0x\+FCC (R/ ) ITM Device Type Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01099}{1099}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga81f643aff0e4bed2638a618e2b1fd3bb}\index{ITM Functions@{ITM Functions}!DEVTYPE@{DEVTYPE}}
\index{DEVTYPE@{DEVTYPE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DEVTYPE}{DEVTYPE}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga81f643aff0e4bed2638a618e2b1fd3bb} 
\+\_\+\+\_\+\+IM uint32\+\_\+t DEVTYPE}

Offset\+: 0x\+FCC (R/ ) Device Type Register

Offset\+: 0x\+FCC (R/ ) Device Type Identifier Register

Offset\+: 0x\+FCC (R/ ) TPIU\+\_\+\+DEVTYPE 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01382}{1382}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae2b3d4530d1b0c05593b634dc46348bd}\index{ITM Functions@{ITM Functions}!DFR@{DFR}}
\index{DFR@{DFR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DFR}{DFR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae2b3d4530d1b0c05593b634dc46348bd} 
\+\_\+\+\_\+\+IM uint32\+\_\+t DFR}

Offset\+: 0x048 (R/ ) Debug Feature Register 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00396}{396}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga3b590075aa07880ce686d5cfb4e61c5c}\index{ITM Functions@{ITM Functions}!DFSR@{DFSR}}
\index{DFSR@{DFSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DFSR}{DFSR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga3b590075aa07880ce686d5cfb4e61c5c} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DFSR}

Offset\+: 0x030 (R/W) Debug Fault Status Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00523}{523}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga94ca828091a9226ab6684fbf30e52909}\index{ITM Functions@{ITM Functions}!DHCSR@{DHCSR}}
\index{DHCSR@{DHCSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DHCSR}{DHCSR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga94ca828091a9226ab6684fbf30e52909} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DHCSR}

Offset\+: 0x000 (R/W) Debug Halting Control and Status Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02625}{2625}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga94ca828091a9226ab6684fbf30e52909}\index{ITM Functions@{ITM Functions}!DHCSR@{DHCSR}}
\index{DHCSR@{DHCSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DHCSR}{DHCSR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga94ca828091a9226ab6684fbf30e52909} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DHCSR}

Offset\+: 0x000 (R/W) Debug Halting Control and Status Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02796}{2796}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga28821179e31468c31aba2997679f74d3}\index{ITM Functions@{ITM Functions}!DLAR@{DLAR}}
\index{DLAR@{DLAR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DLAR}{DLAR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga28821179e31468c31aba2997679f74d3} 
\+\_\+\+\_\+\+OM uint32\+\_\+t DLAR}

Offset\+: 0x000 ( /W) SCS Software Lock Access Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02987}{2987}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6fcce5258bf54a32b105430861fd3a1c}\index{ITM Functions@{ITM Functions}!DLSR@{DLSR}}
\index{DLSR@{DLSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DLSR}{DLSR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6fcce5258bf54a32b105430861fd3a1c} 
\+\_\+\+\_\+\+IM uint32\+\_\+t DLSR}

Offset\+: 0x004 (R/ ) SCS Software Lock Status Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02988}{2988}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gab736d9570b990c71f211a5d74af7fa8f}\index{ITM Functions@{ITM Functions}!DPDLPSTATE@{DPDLPSTATE}}
\index{DPDLPSTATE@{DPDLPSTATE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DPDLPSTATE}{DPDLPSTATE}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gab736d9570b990c71f211a5d74af7fa8f} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DPDLPSTATE}

Offset\+: 0x004 (R/W) Debug Power Domain Low Power State Register 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01540}{1540}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga25fb33822fac1fb5979f8c0d4a52e3c1}\index{ITM Functions@{ITM Functions}!DSCEMCR@{DSCEMCR}}
\index{DSCEMCR@{DSCEMCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DSCEMCR}{DSCEMCR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga25fb33822fac1fb5979f8c0d4a52e3c1} 
\+\_\+\+\_\+\+OM uint32\+\_\+t DSCEMCR}

Offset\+: 0x010 ( /W) Debug Set Clear Exception and Monitor Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02629}{2629}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga25fb33822fac1fb5979f8c0d4a52e3c1}\index{ITM Functions@{ITM Functions}!DSCEMCR@{DSCEMCR}}
\index{DSCEMCR@{DSCEMCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DSCEMCR}{DSCEMCR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga25fb33822fac1fb5979f8c0d4a52e3c1} 
\+\_\+\+\_\+\+OM uint32\+\_\+t DSCEMCR}

Offset\+: 0x010 ( /W) Debug Set Clear Exception and Monitor Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02800}{2800}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2916e1173ded6e0fc26e8445e72a6087}\index{ITM Functions@{ITM Functions}!DSCSR@{DSCSR}}
\index{DSCSR@{DSCSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DSCSR}{DSCSR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2916e1173ded6e0fc26e8445e72a6087} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DSCSR}

Offset\+: 0x018 (R/W) Debug Security Control and Status Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02631}{2631}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2916e1173ded6e0fc26e8445e72a6087}\index{ITM Functions@{ITM Functions}!DSCSR@{DSCSR}}
\index{DSCSR@{DSCSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DSCSR}{DSCSR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2916e1173ded6e0fc26e8445e72a6087} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DSCSR}

Offset\+: 0x018 (R/W) Debug Security Control and Status Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02802}{2802}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad5a9c8098433fa3ac108487e0ccd9cfc}\index{ITM Functions@{ITM Functions}!DTCMCR@{DTCMCR}}
\index{DTCMCR@{DTCMCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DTCMCR}{DTCMCR}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad5a9c8098433fa3ac108487e0ccd9cfc} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DTCMCR}

Offset\+: 0x14 (R/W) Data Tightly-\/\+Coupled Memory Control Registers 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l00564}{564}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad5a9c8098433fa3ac108487e0ccd9cfc}\index{ITM Functions@{ITM Functions}!DTCMCR@{DTCMCR}}
\index{DTCMCR@{DTCMCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DTCMCR}{DTCMCR}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad5a9c8098433fa3ac108487e0ccd9cfc} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DTCMCR}

Offset\+: 0x014 (R/W) DTCM Control Register 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01416}{1416}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad5a9c8098433fa3ac108487e0ccd9cfc}\index{ITM Functions@{ITM Functions}!DTCMCR@{DTCMCR}}
\index{DTCMCR@{DTCMCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DTCMCR}{DTCMCR}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad5a9c8098433fa3ac108487e0ccd9cfc} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DTCMCR}

Offset\+: 0x294 (R/W) Data Tightly-\/\+Coupled Memory Control Registers 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00507}{507}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga731fe42d219dff4a0e742a50c5503403}\index{ITM Functions@{ITM Functions}!DTGU\_CFG@{DTGU\_CFG}}
\index{DTGU\_CFG@{DTGU\_CFG}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DTGU\_CFG}{DTGU\_CFG}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga731fe42d219dff4a0e742a50c5503403} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DTGU\+\_\+\+CFG}

Offset\+: 0x604 (R/W) DTGU Configuration Register 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01425}{1425}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga52ece715123311355eb86c601aebf357}\index{ITM Functions@{ITM Functions}!DTGU\_CTRL@{DTGU\_CTRL}}
\index{DTGU\_CTRL@{DTGU\_CTRL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DTGU\_CTRL}{DTGU\_CTRL}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga52ece715123311355eb86c601aebf357} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DTGU\+\_\+\+CTRL}

Offset\+: 0x600 (R/W) DTGU Control Registers 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01424}{1424}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2ca1f43e85a564e594f65850dd0b2ac0}\index{ITM Functions@{ITM Functions}!DTGU\_LUT@{DTGU\_LUT}}
\index{DTGU\_LUT@{DTGU\_LUT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DTGU\_LUT}{DTGU\_LUT}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2ca1f43e85a564e594f65850dd0b2ac0} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DTGU\+\_\+\+LUT}

Offset\+: 0x610 (R/W) DTGU Look Up Table Register 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01427}{1427}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7a9e0c184d9b20e0a65c94943f2c99c0}\index{ITM Functions@{ITM Functions}!EVENTMASK@{EVENTMASK}}
\index{EVENTMASK@{EVENTMASK}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{EVENTMASK}{EVENTMASK}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7a9e0c184d9b20e0a65c94943f2c99c0} 
\+\_\+\+\_\+\+IM uint32\+\_\+t EVENTMASK}

Offset\+: 0x084 (R/W) Event Mask Register 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01575}{1575}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae010e6a7e51acc3e194782e8bd6280b1}\index{ITM Functions@{ITM Functions}!EVENTMASKA@{EVENTMASKA}}
\index{EVENTMASKA@{EVENTMASKA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{EVENTMASKA}{EVENTMASKA}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae010e6a7e51acc3e194782e8bd6280b1} 
\+\_\+\+\_\+\+IM uint32\+\_\+t EVENTMASKA}

Offset\+: 0x080 (R/W) Event Mask A Register 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01574}{1574}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga94458e6529ff2837e509193e739f445b}\index{ITM Functions@{ITM Functions}!EVENTSPR@{EVENTSPR}}
\index{EVENTSPR@{EVENTSPR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{EVENTSPR}{EVENTSPR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga94458e6529ff2837e509193e739f445b} 
\+\_\+\+\_\+\+OM uint32\+\_\+t EVENTSPR}

Offset\+: 0x000 ( /W) Event Set Pending Register 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01572}{1572}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gafe0bbc124e53ad450abc72bfb56bd74f}\index{ITM Functions@{ITM Functions}!EXCCNT@{EXCCNT}}
\index{EXCCNT@{EXCCNT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{EXCCNT}{EXCCNT}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gafe0bbc124e53ad450abc72bfb56bd74f} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t EXCCNT}

Offset\+: 0x00C (R/W) Exception Overhead Count Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01184}{1184}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gafe3ca1410c32188d26be24c4ee9e180c}\index{ITM Functions@{ITM Functions}!FFCR@{FFCR}}
\index{FFCR@{FFCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FFCR}{FFCR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gafe3ca1410c32188d26be24c4ee9e180c} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t FFCR}

Offset\+: 0x304 (R/W) Formatter and Flush Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01375}{1375}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2a049b49e9da6772d38166397ce8fc70}\index{ITM Functions@{ITM Functions}!FFSR@{FFSR}}
\index{FFSR@{FFSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FFSR}{FFSR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2a049b49e9da6772d38166397ce8fc70} 
\+\_\+\+\_\+\+IM uint32\+\_\+t FFSR}

Offset\+: 0x300 (R/ ) Formatter and Flush Status Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01374}{1374}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gace73d78eff029b698e11cd5cf3efaf94}\index{ITM Functions@{ITM Functions}!FIFO0@{FIFO0}}
\index{FIFO0@{FIFO0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FIFO0}{FIFO0}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gace73d78eff029b698e11cd5cf3efaf94} 
\+\_\+\+\_\+\+IM uint32\+\_\+t FIFO0}

Offset\+: 0x\+EEC (R/ ) Integration ETM Data 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l01007}{1007}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabad7737b3d46cc6d4813d37171d29745}\index{ITM Functions@{ITM Functions}!FIFO1@{FIFO1}}
\index{FIFO1@{FIFO1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FIFO1}{FIFO1}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabad7737b3d46cc6d4813d37171d29745} 
\+\_\+\+\_\+\+IM uint32\+\_\+t FIFO1}

Offset\+: 0x\+EFC (R/ ) Integration ITM Data 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l01011}{1011}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6324c1fbf6c94f1eaf742d09ad678216}\index{ITM Functions@{ITM Functions}!FOLDCNT@{FOLDCNT}}
\index{FOLDCNT@{FOLDCNT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FOLDCNT}{FOLDCNT}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6324c1fbf6c94f1eaf742d09ad678216} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t FOLDCNT}

Offset\+: 0x018 (R/W) Folded-\/instruction Count Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01187}{1187}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}\index{ITM Functions@{ITM Functions}!FPCA@{FPCA}}
\index{FPCA@{FPCA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPCA}{FPCA}\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468} 
uint32\+\_\+t FPCA}

bit\+: 2 Floating-\/point context active 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l00441}{441}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}\index{ITM Functions@{ITM Functions}!FPCA@{FPCA}}
\index{FPCA@{FPCA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPCA}{FPCA}\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468} 
uint32\+\_\+t FPCA}

bit\+: 2 Floating-\/point context active 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00435}{435}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}\index{ITM Functions@{ITM Functions}!FPCA@{FPCA}}
\index{FPCA@{FPCA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPCA}{FPCA}\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468} 
uint32\+\_\+t FPCA}

bit\+: 2 Floating-\/point context active 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00442}{442}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}\index{ITM Functions@{ITM Functions}!FPCA@{FPCA}}
\index{FPCA@{FPCA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPCA}{FPCA}\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468} 
uint32\+\_\+t FPCA}

bit\+: 2 Floating-\/point context active 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00435}{435}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}\index{ITM Functions@{ITM Functions}!FPCA@{FPCA}}
\index{FPCA@{FPCA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPCA}{FPCA}\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468} 
uint32\+\_\+t FPCA}

bit\+: 2 Floating-\/point context active 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00435}{435}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}\index{ITM Functions@{ITM Functions}!FPCA@{FPCA}}
\index{FPCA@{FPCA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPCA}{FPCA}\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468} 
uint32\+\_\+t FPCA}

bit\+: 2 FP extension active flag 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00382}{382}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}\index{ITM Functions@{ITM Functions}!FPCA@{FPCA}}
\index{FPCA@{FPCA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPCA}{FPCA}\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468} 
uint32\+\_\+t FPCA}

bit\+: 2 Floating-\/point context active 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l00444}{444}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}\index{ITM Functions@{ITM Functions}!FPCA@{FPCA}}
\index{FPCA@{FPCA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPCA}{FPCA}\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468} 
uint32\+\_\+t FPCA}

bit\+: 2 FP extension active flag 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00397}{397}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}\index{ITM Functions@{ITM Functions}!FPCA@{FPCA}}
\index{FPCA@{FPCA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPCA}{FPCA}\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468} 
uint32\+\_\+t FPCA}

bit\+: 2 Floating-\/point context active 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00445}{445}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}\index{ITM Functions@{ITM Functions}!FPCA@{FPCA}}
\index{FPCA@{FPCA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPCA}{FPCA}\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468} 
uint32\+\_\+t FPCA}

bit\+: 2 Floating-\/point context active

bit\+: 2 FP extension active flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00442}{442}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4fa83b560b046f9cec201c68fbe33507}\index{ITM Functions@{ITM Functions}!FPCAR@{FPCAR}}
\index{FPCAR@{FPCAR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPCAR}{FPCAR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4fa83b560b046f9cec201c68fbe33507} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t FPCAR}

Offset\+: 0x008 (R/W) Floating-\/\+Point Context Address Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02486}{2486}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga242040bad11980d6250848a44cc967e3}\index{ITM Functions@{ITM Functions}!FPCCR@{FPCCR}}
\index{FPCCR@{FPCCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPCCR}{FPCCR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga242040bad11980d6250848a44cc967e3} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t FPCCR}

Offset\+: 0x004 (R/W) Floating-\/\+Point Context Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02485}{2485}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga05a8c9a999e6ca4ff19f30c93ec50217}\index{ITM Functions@{ITM Functions}!FPDSCR@{FPDSCR}}
\index{FPDSCR@{FPDSCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPDSCR}{FPDSCR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga05a8c9a999e6ca4ff19f30c93ec50217} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t FPDSCR}

Offset\+: 0x00C (R/W) Floating-\/\+Point Default Status Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02487}{2487}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga36370b2b0879b7b497f6dd854ba02873}\index{ITM Functions@{ITM Functions}!FSCR@{FSCR}}
\index{FSCR@{FSCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FSCR}{FSCR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga36370b2b0879b7b497f6dd854ba02873} 
\+\_\+\+\_\+\+IM uint32\+\_\+t FSCR}

Offset\+: 0x308 (R/ ) Formatter Synchronization Counter Register 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l01004}{1004}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad3c69d206a52a85165eb7bd8077b0608}\index{ITM Functions@{ITM Functions}!FUNCTION0@{FUNCTION0}}
\index{FUNCTION0@{FUNCTION0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION0}{FUNCTION0}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad3c69d206a52a85165eb7bd8077b0608} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t FUNCTION0}

Offset\+: 0x028 (R/W) Function Register 0 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01191}{1191}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae8f02e32e101c4cc61115d271fa12ffb}\index{ITM Functions@{ITM Functions}!FUNCTION1@{FUNCTION1}}
\index{FUNCTION1@{FUNCTION1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION1}{FUNCTION1}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae8f02e32e101c4cc61115d271fa12ffb} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t FUNCTION1}

Offset\+: 0x038 (R/W) Function Register 1 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01195}{1195}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga87175ae057853babe4b55c2bf32ff933}\index{ITM Functions@{ITM Functions}!FUNCTION10@{FUNCTION10}}
\index{FUNCTION10@{FUNCTION10}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION10}{FUNCTION10}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga87175ae057853babe4b55c2bf32ff933} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t FUNCTION10}

Offset\+: 0x0\+C8 (R/W) Function Register 10 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01231}{1231}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga8e6200039c3ad48f811bd3dac9733523}\index{ITM Functions@{ITM Functions}!FUNCTION11@{FUNCTION11}}
\index{FUNCTION11@{FUNCTION11}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION11}{FUNCTION11}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga8e6200039c3ad48f811bd3dac9733523} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t FUNCTION11}

Offset\+: 0x0\+D8 (R/W) Function Register 11 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01235}{1235}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga46eae26a5823b24ae4211b6b8f27ecf0}\index{ITM Functions@{ITM Functions}!FUNCTION12@{FUNCTION12}}
\index{FUNCTION12@{FUNCTION12}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION12}{FUNCTION12}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga46eae26a5823b24ae4211b6b8f27ecf0} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t FUNCTION12}

Offset\+: 0x0\+E8 (R/W) Function Register 12 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01239}{1239}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga72376480973424928cdc455caf65ff17}\index{ITM Functions@{ITM Functions}!FUNCTION13@{FUNCTION13}}
\index{FUNCTION13@{FUNCTION13}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION13}{FUNCTION13}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga72376480973424928cdc455caf65ff17} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t FUNCTION13}

Offset\+: 0x0\+F8 (R/W) Function Register 13 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01243}{1243}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa11d2375486524bb0503fb100a5350af}\index{ITM Functions@{ITM Functions}!FUNCTION14@{FUNCTION14}}
\index{FUNCTION14@{FUNCTION14}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION14}{FUNCTION14}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa11d2375486524bb0503fb100a5350af} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t FUNCTION14}

Offset\+: 0x108 (R/W) Function Register 14 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01247}{1247}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac08524fa409351f1dedf993cc2d3b2b7}\index{ITM Functions@{ITM Functions}!FUNCTION15@{FUNCTION15}}
\index{FUNCTION15@{FUNCTION15}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION15}{FUNCTION15}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac08524fa409351f1dedf993cc2d3b2b7} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t FUNCTION15}

Offset\+: 0x118 (R/W) Function Register 15 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01251}{1251}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga8ba3cc103077080ae3c0fc41e87d1197}\index{ITM Functions@{ITM Functions}!FUNCTION2@{FUNCTION2}}
\index{FUNCTION2@{FUNCTION2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION2}{FUNCTION2}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga8ba3cc103077080ae3c0fc41e87d1197} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t FUNCTION2}

Offset\+: 0x048 (R/W) Function Register 2 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01199}{1199}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gafbfaba1d10558329868c6c55f91f82df}\index{ITM Functions@{ITM Functions}!FUNCTION3@{FUNCTION3}}
\index{FUNCTION3@{FUNCTION3}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION3}{FUNCTION3}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gafbfaba1d10558329868c6c55f91f82df} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t FUNCTION3}

Offset\+: 0x058 (R/W) Function Register 3 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01203}{1203}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac6e22e104dd39b27e256b2850de70521}\index{ITM Functions@{ITM Functions}!FUNCTION4@{FUNCTION4}}
\index{FUNCTION4@{FUNCTION4}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION4}{FUNCTION4}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac6e22e104dd39b27e256b2850de70521} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t FUNCTION4}

Offset\+: 0x068 (R/W) Function Register 4 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01207}{1207}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga9b7aee338904a0499cdfbc375a1e9f07}\index{ITM Functions@{ITM Functions}!FUNCTION5@{FUNCTION5}}
\index{FUNCTION5@{FUNCTION5}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION5}{FUNCTION5}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga9b7aee338904a0499cdfbc375a1e9f07} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t FUNCTION5}

Offset\+: 0x078 (R/W) Function Register 5 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01211}{1211}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gab783d2034e8b4ee931a01929aa7f4372}\index{ITM Functions@{ITM Functions}!FUNCTION6@{FUNCTION6}}
\index{FUNCTION6@{FUNCTION6}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION6}{FUNCTION6}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gab783d2034e8b4ee931a01929aa7f4372} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t FUNCTION6}

Offset\+: 0x088 (R/W) Function Register 6 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01215}{1215}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga16e2f314ca3e2bf3383b81ec9a03a436}\index{ITM Functions@{ITM Functions}!FUNCTION7@{FUNCTION7}}
\index{FUNCTION7@{FUNCTION7}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION7}{FUNCTION7}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga16e2f314ca3e2bf3383b81ec9a03a436} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t FUNCTION7}

Offset\+: 0x098 (R/W) Function Register 7 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01219}{1219}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabe84d144b85c8dae18f7dc6d290a04ea}\index{ITM Functions@{ITM Functions}!FUNCTION8@{FUNCTION8}}
\index{FUNCTION8@{FUNCTION8}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION8}{FUNCTION8}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabe84d144b85c8dae18f7dc6d290a04ea} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t FUNCTION8}

Offset\+: 0x0\+A8 (R/W) Function Register 8 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01223}{1223}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga70ada7a7062083e68edb96698f25ba6e}\index{ITM Functions@{ITM Functions}!FUNCTION9@{FUNCTION9}}
\index{FUNCTION9@{FUNCTION9}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION9}{FUNCTION9}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga70ada7a7062083e68edb96698f25ba6e} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t FUNCTION9}

Offset\+: 0x0\+B8 (R/W) Function Register 9 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01227}{1227}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [1/20]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099} 
uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00333}{333}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [2/20]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099} 
uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l00332}{332}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [3/20]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099} 
uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00326}{326}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [4/20]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099} 
uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00326}{326}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [5/20]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099} 
uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00326}{326}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [6/20]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099} 
uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00269}{269}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [7/20]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099} 
uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l00335}{335}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [8/20]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099} 
uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00284}{284}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [9/20]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099} 
uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00331}{331}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [10/20]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099} 
uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00333}{333}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [11/20]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099} 
uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l00390}{390}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [12/20]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099} 
uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00384}{384}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [13/20]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099} 
uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00391}{391}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [14/20]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099} 
uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00384}{384}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [15/20]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099} 
uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00384}{384}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [16/20]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099} 
uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00328}{328}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [17/20]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099} 
uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l00393}{393}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [18/20]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099} 
uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00343}{343}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [19/20]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099} 
uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00389}{389}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [20/20]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099} 
uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00391}{391}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gab974e7ceb2e52a3fbcaa84e06e52922d}\index{ITM Functions@{ITM Functions}!HFSR@{HFSR}}
\index{HFSR@{HFSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{HFSR}{HFSR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gab974e7ceb2e52a3fbcaa84e06e52922d} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t HFSR}

Offset\+: 0x02C (R/W) Hard\+Fault Status Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00522}{522}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga12dfc70e0aa06804ff91817c6a3c7d6e}\index{ITM Functions@{ITM Functions}!IABR@{IABR}}
\index{IABR@{IABR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IABR}{IABR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga12dfc70e0aa06804ff91817c6a3c7d6e} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t IABR}

Offset\+: 0x200 (R/W) Interrupt Active bit Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00485}{485}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae7aedd01fc75b7b98c6ef887cc21245b}\index{ITM Functions@{ITM Functions}!ICER@{ICER}}
\index{ICER@{ICER}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICER}{ICER}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae7aedd01fc75b7b98c6ef887cc21245b} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t ICER}

Offset\+: 0x080 (R/W) Interrupt Clear Enable Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00479}{479}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabedfacab5e6f9c329bfa0051cb88a9d3}\index{ITM Functions@{ITM Functions}!ICI\_IT\_1@{ICI\_IT\_1}}
\index{ICI\_IT\_1@{ICI\_IT\_1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICI\_IT\_1}{ICI\_IT\_1}\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabedfacab5e6f9c329bfa0051cb88a9d3} 
uint32\+\_\+t ICI\+\_\+\+IT\+\_\+1}

bit\+: 10..15 ICI/\+IT part 1 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00269}{269}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabedfacab5e6f9c329bfa0051cb88a9d3}\index{ITM Functions@{ITM Functions}!ICI\_IT\_1@{ICI\_IT\_1}}
\index{ICI\_IT\_1@{ICI\_IT\_1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICI\_IT\_1}{ICI\_IT\_1}\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabedfacab5e6f9c329bfa0051cb88a9d3} 
uint32\+\_\+t ICI\+\_\+\+IT\+\_\+1}

bit\+: 10..15 ICI/\+IT part 1 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00269}{269}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabedfacab5e6f9c329bfa0051cb88a9d3}\index{ITM Functions@{ITM Functions}!ICI\_IT\_1@{ICI\_IT\_1}}
\index{ICI\_IT\_1@{ICI\_IT\_1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICI\_IT\_1}{ICI\_IT\_1}\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabedfacab5e6f9c329bfa0051cb88a9d3} 
uint32\+\_\+t ICI\+\_\+\+IT\+\_\+1}

bit\+: 10..15 ICI/\+IT part 1 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00327}{327}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabedfacab5e6f9c329bfa0051cb88a9d3}\index{ITM Functions@{ITM Functions}!ICI\_IT\_1@{ICI\_IT\_1}}
\index{ICI\_IT\_1@{ICI\_IT\_1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICI\_IT\_1}{ICI\_IT\_1}\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabedfacab5e6f9c329bfa0051cb88a9d3} 
uint32\+\_\+t ICI\+\_\+\+IT\+\_\+1}

bit\+: 10..15 ICI/\+IT part 1 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00342}{342}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabedfacab5e6f9c329bfa0051cb88a9d3}\index{ITM Functions@{ITM Functions}!ICI\_IT\_1@{ICI\_IT\_1}}
\index{ICI\_IT\_1@{ICI\_IT\_1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICI\_IT\_1}{ICI\_IT\_1}\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabedfacab5e6f9c329bfa0051cb88a9d3} 
uint32\+\_\+t ICI\+\_\+\+IT\+\_\+1}

bit\+: 10..15 ICI/\+IT part 1 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00269}{269}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae1df616880ca701154eba05e747605df}\index{ITM Functions@{ITM Functions}!ICI\_IT\_2@{ICI\_IT\_2}}
\index{ICI\_IT\_2@{ICI\_IT\_2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICI\_IT\_2}{ICI\_IT\_2}\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae1df616880ca701154eba05e747605df} 
uint32\+\_\+t ICI\+\_\+\+IT\+\_\+2}

bit\+: 25..26 ICI/\+IT part 2 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00272}{272}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae1df616880ca701154eba05e747605df}\index{ITM Functions@{ITM Functions}!ICI\_IT\_2@{ICI\_IT\_2}}
\index{ICI\_IT\_2@{ICI\_IT\_2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICI\_IT\_2}{ICI\_IT\_2}\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae1df616880ca701154eba05e747605df} 
uint32\+\_\+t ICI\+\_\+\+IT\+\_\+2}

bit\+: 25..26 ICI/\+IT part 2 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00272}{272}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae1df616880ca701154eba05e747605df}\index{ITM Functions@{ITM Functions}!ICI\_IT\_2@{ICI\_IT\_2}}
\index{ICI\_IT\_2@{ICI\_IT\_2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICI\_IT\_2}{ICI\_IT\_2}\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae1df616880ca701154eba05e747605df} 
uint32\+\_\+t ICI\+\_\+\+IT\+\_\+2}

bit\+: 25..26 ICI/\+IT part 2 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00331}{331}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae1df616880ca701154eba05e747605df}\index{ITM Functions@{ITM Functions}!ICI\_IT\_2@{ICI\_IT\_2}}
\index{ICI\_IT\_2@{ICI\_IT\_2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICI\_IT\_2}{ICI\_IT\_2}\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae1df616880ca701154eba05e747605df} 
uint32\+\_\+t ICI\+\_\+\+IT\+\_\+2}

bit\+: 25..26 ICI/\+IT part 2 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00346}{346}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae1df616880ca701154eba05e747605df}\index{ITM Functions@{ITM Functions}!ICI\_IT\_2@{ICI\_IT\_2}}
\index{ICI\_IT\_2@{ICI\_IT\_2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICI\_IT\_2}{ICI\_IT\_2}\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae1df616880ca701154eba05e747605df} 
uint32\+\_\+t ICI\+\_\+\+IT\+\_\+2}

bit\+: 25..26 ICI/\+IT part 2 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00272}{272}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga011024c365e7c5bd13a63830af60b10c}\index{ITM Functions@{ITM Functions}!ICIALLU@{ICIALLU}}
\index{ICIALLU@{ICIALLU}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICIALLU}{ICIALLU}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga011024c365e7c5bd13a63830af60b10c} 
\+\_\+\+\_\+\+OM uint32\+\_\+t ICIALLU}

Offset\+: 0x250 ( /W) I-\/\+Cache Invalidate All to PoU 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00549}{549}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga1a8ecda7b1e4a1100dd82fc694bb4eb5}\index{ITM Functions@{ITM Functions}!ICIMVAU@{ICIMVAU}}
\index{ICIMVAU@{ICIMVAU}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICIMVAU}{ICIMVAU}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga1a8ecda7b1e4a1100dd82fc694bb4eb5} 
\+\_\+\+\_\+\+OM uint32\+\_\+t ICIMVAU}

Offset\+: 0x258 ( /W) I-\/\+Cache Invalidate by MVA to PoU 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00551}{551}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaf27404125e8333bfac9a13da10f924ca}\index{ITM Functions@{ITM Functions}!ICPR@{ICPR}}
\index{ICPR@{ICPR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICPR}{ICPR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaf27404125e8333bfac9a13da10f924ca} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t ICPR}

Offset\+: 0x180 (R/W) Interrupt Clear Pending Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00483}{483}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaced895d6aba03d72b0d865fcc5ce44ee}\index{ITM Functions@{ITM Functions}!ICSR@{ICSR}}
\index{ICSR@{ICSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICSR}{ICSR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaced895d6aba03d72b0d865fcc5ce44ee} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t ICSR}

Offset\+: 0x004 (R/W) Interrupt Control and State Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00514}{514}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacf9b76331abd768af25a10b3625da4b4}\index{ITM Functions@{ITM Functions}!ICTR@{ICTR}}
\index{ICTR@{ICTR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICTR}{ICTR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacf9b76331abd768af25a10b3625da4b4} 
\+\_\+\+\_\+\+IM uint32\+\_\+t ICTR}

Offset\+: 0x004 (R/ ) Interrupt Controller Type Register 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01006}{1006}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacf9b76331abd768af25a10b3625da4b4}\index{ITM Functions@{ITM Functions}!ICTR@{ICTR}}
\index{ICTR@{ICTR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICTR}{ICTR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacf9b76331abd768af25a10b3625da4b4} 
\+\_\+\+\_\+\+IM uint32\+\_\+t ICTR}

Offset\+: 0x004 (R/ ) Interrupt Controller Type Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01004}{1004}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga70c88751f9ace03b5ca3e364c65b9617}\index{ITM Functions@{ITM Functions}!ID\_AFR@{ID\_AFR}}
\index{ID\_AFR@{ID\_AFR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ID\_AFR}{ID\_AFR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga70c88751f9ace03b5ca3e364c65b9617} 
\+\_\+\+\_\+\+IM uint32\+\_\+t ID\+\_\+\+AFR}

Offset\+: 0x04C (R/ ) Auxiliary Feature Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00529}{529}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga883f7e28417c51d3a3bf03185baf448f}\index{ITM Functions@{ITM Functions}!ID\_DFR@{ID\_DFR}}
\index{ID\_DFR@{ID\_DFR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ID\_DFR}{ID\_DFR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga883f7e28417c51d3a3bf03185baf448f} 
\+\_\+\+\_\+\+IM uint32\+\_\+t ID\+\_\+\+DFR}

Offset\+: 0x048 (R/ ) Debug Feature Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00528}{528}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae6615f4da8c7691bf3b474f70f29a43c}\index{ITM Functions@{ITM Functions}!ID\_ISAR@{ID\_ISAR}}
\index{ID\_ISAR@{ID\_ISAR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ID\_ISAR}{ID\_ISAR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae6615f4da8c7691bf3b474f70f29a43c} 
\+\_\+\+\_\+\+IM uint32\+\_\+t ID\+\_\+\+ISAR}

Offset\+: 0x060 (R/ ) Instruction Set Attributes Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00531}{531}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga1df83089e7726e2723e2c4f370814832}\index{ITM Functions@{ITM Functions}!ID\_MFR@{ID\_MFR}}
\index{ID\_MFR@{ID\_MFR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ID\_MFR}{ID\_MFR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga1df83089e7726e2723e2c4f370814832} 
\+\_\+\+\_\+\+IM uint32\+\_\+t ID\+\_\+\+MFR\mbox{[}4U\mbox{]}}

Offset\+: 0x050 (R/ ) Memory Model Feature Register 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00479}{479}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2337a27929a11c9ef8d3ec77cf12255a}\index{ITM Functions@{ITM Functions}!ID\_MMFR@{ID\_MMFR}}
\index{ID\_MMFR@{ID\_MMFR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ID\_MMFR}{ID\_MMFR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2337a27929a11c9ef8d3ec77cf12255a} 
\+\_\+\+\_\+\+IM uint32\+\_\+t ID\+\_\+\+MMFR}

Offset\+: 0x050 (R/ ) Memory Model Feature Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00530}{530}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga294fd7c7494a55a8f25b0a6333939473}\index{ITM Functions@{ITM Functions}!ID\_PFR@{ID\_PFR}}
\index{ID\_PFR@{ID\_PFR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ID\_PFR}{ID\_PFR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga294fd7c7494a55a8f25b0a6333939473} 
\+\_\+\+\_\+\+IM uint32\+\_\+t ID\+\_\+\+PFR}

Offset\+: 0x040 (R/ ) Processor Feature Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00527}{527}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabdd196c0876979401b5928990efef875}\index{ITM Functions@{ITM Functions}!IEBR0@{IEBR0}}
\index{IEBR0@{IEBR0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IEBR0}{IEBR0}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabdd196c0876979401b5928990efef875} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t IEBR0}

Offset\+: 0x000 (R/W) Instruction Cache Error Bank Register 0 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01617}{1617}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga0dd7999cde584b8c3656505d2000c4ec}\index{ITM Functions@{ITM Functions}!IEBR1@{IEBR1}}
\index{IEBR1@{IEBR1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IEBR1}{IEBR1}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga0dd7999cde584b8c3656505d2000c4ec} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t IEBR1}

Offset\+: 0x004 (R/W) Instruction Cache Error Bank Register 1 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01618}{1618}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4fda947a8fd3237a89d43b7d5a1057cb}\index{ITM Functions@{ITM Functions}!IP@{IP}}
\index{IP@{IP}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IP}{IP}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4fda947a8fd3237a89d43b7d5a1057cb} 
\+\_\+\+\_\+\+IOM uint8\+\_\+t IP\mbox{[}240U\mbox{]}}

Offset\+: 0x300 (R/W) Interrupt Priority Register (8Bit wide) 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00357}{357}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga05eb0e8297dff88c314d42ab3d91320f}\index{ITM Functions@{ITM Functions}!IPR@{IPR}}
\index{IPR@{IPR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IPR}{IPR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga05eb0e8297dff88c314d42ab3d91320f} 
\+\_\+\+\_\+\+IOM uint8\+\_\+t IPR}

Offset\+: 0x300 (R/W) Interrupt Priority Register (8Bit wide)

Offset\+: 0x300 (R/W) Interrupt Priority Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00489}{489}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaf3bf768338667219b55cc904fa5b87f9}\index{ITM Functions@{ITM Functions}!ISAR@{ISAR}}
\index{ISAR@{ISAR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISAR}{ISAR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaf3bf768338667219b55cc904fa5b87f9} 
\+\_\+\+\_\+\+IM uint32\+\_\+t ISAR}

Offset\+: 0x060 (R/ ) Instruction Set Attributes Register 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00399}{399}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga040b60157eb7348b9325cb804333c48f}\index{ITM Functions@{ITM Functions}!ISER@{ISER}}
\index{ISER@{ISER}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISER}{ISER}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga040b60157eb7348b9325cb804333c48f} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t ISER}

Offset\+: 0x000 (R/W) Interrupt Set Enable Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00477}{477}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga19081cde0360514d37cefa9b5fdfc0fe}\index{ITM Functions@{ITM Functions}!ISPR@{ISPR}}
\index{ISPR@{ISPR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISPR}{ISPR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga19081cde0360514d37cefa9b5fdfc0fe} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t ISPR}

Offset\+: 0x100 (R/W) Interrupt Set Pending Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00481}{481}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [1/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d} 
uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00249}{249}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [2/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d} 
uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l00370}{370}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [3/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d} 
uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00364}{364}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [4/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d} 
uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00371}{371}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [5/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d} 
uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00249}{249}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [6/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d} 
uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00364}{364}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [7/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d} 
uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00364}{364}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [8/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d} 
uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00307}{307}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [9/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d} 
uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l00373}{373}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [10/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d} 
uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00322}{322}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [11/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d} 
uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00369}{369}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [12/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d} 
uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00371}{371}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [13/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d} 
uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00267}{267}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [14/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d} 
uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l00388}{388}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [15/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d} 
uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00382}{382}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [16/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d} 
uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00389}{389}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [17/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d} 
uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00267}{267}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [18/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d} 
uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00382}{382}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [19/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d} 
uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00382}{382}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [20/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d} 
uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00325}{325}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [21/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d} 
uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l00391}{391}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [22/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d} 
uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00340}{340}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [23/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d} 
uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00387}{387}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [24/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d} 
uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00389}{389}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}\index{ITM Functions@{ITM Functions}!IT@{IT}}
\index{IT@{IT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IT}{IT}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777} 
uint32\+\_\+t IT}

bit\+: 25..26 saved IT state (read 0) 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l00393}{393}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}\index{ITM Functions@{ITM Functions}!IT@{IT}}
\index{IT@{IT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IT}{IT}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777} 
uint32\+\_\+t IT}

bit\+: 25..26 saved IT state (read 0) 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00387}{387}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}\index{ITM Functions@{ITM Functions}!IT@{IT}}
\index{IT@{IT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IT}{IT}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777} 
uint32\+\_\+t IT}

bit\+: 25..26 saved IT state (read 0) 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00394}{394}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}\index{ITM Functions@{ITM Functions}!IT@{IT}}
\index{IT@{IT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IT}{IT}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777} 
uint32\+\_\+t IT}

bit\+: 25..26 saved IT state (read 0) 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00387}{387}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}\index{ITM Functions@{ITM Functions}!IT@{IT}}
\index{IT@{IT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IT}{IT}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777} 
uint32\+\_\+t IT}

bit\+: 25..26 saved IT state (read 0) 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00387}{387}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}\index{ITM Functions@{ITM Functions}!IT@{IT}}
\index{IT@{IT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IT}{IT}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777} 
uint32\+\_\+t IT}

bit\+: 25..26 saved IT state (read 0) 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l00396}{396}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}\index{ITM Functions@{ITM Functions}!IT@{IT}}
\index{IT@{IT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IT}{IT}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777} 
uint32\+\_\+t IT}

bit\+: 25..26 saved IT state (read 0) 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00394}{394}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}\index{ITM Functions@{ITM Functions}!IT@{IT}}
\index{IT@{IT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IT}{IT}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777} 
uint32\+\_\+t IT}

bit\+: 25..26 saved IT state (read 0) 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00394}{394}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga97fb8816ad001f4910de095aa17d9db5}\index{ITM Functions@{ITM Functions}!ITATBCTR2@{ITATBCTR2}}
\index{ITATBCTR2@{ITATBCTR2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITATBCTR2}{ITATBCTR2}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga97fb8816ad001f4910de095aa17d9db5} 
\+\_\+\+\_\+\+IM uint32\+\_\+t ITATBCTR2}

Offset\+: 0x\+EF0 (R/ ) ITATBCTR2 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l01008}{1008}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga18d1734811b40e7edf6e5213bf336ca8}\index{ITM Functions@{ITM Functions}!ITCMCR@{ITCMCR}}
\index{ITCMCR@{ITCMCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITCMCR}{ITCMCR}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga18d1734811b40e7edf6e5213bf336ca8} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t ITCMCR}

Offset\+: 0x10 (R/W) Instruction Tightly-\/\+Coupled Memory Control Register 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l00563}{563}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga18d1734811b40e7edf6e5213bf336ca8}\index{ITM Functions@{ITM Functions}!ITCMCR@{ITCMCR}}
\index{ITCMCR@{ITCMCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITCMCR}{ITCMCR}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga18d1734811b40e7edf6e5213bf336ca8} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t ITCMCR}

Offset\+: 0x010 (R/W) ITCM Control Register 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01415}{1415}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga18d1734811b40e7edf6e5213bf336ca8}\index{ITM Functions@{ITM Functions}!ITCMCR@{ITCMCR}}
\index{ITCMCR@{ITCMCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITCMCR}{ITCMCR}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga18d1734811b40e7edf6e5213bf336ca8} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t ITCMCR}

Offset\+: 0x290 (R/W) Instruction Tightly-\/\+Coupled Memory Control Register 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00506}{506}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga72ea3a63a719b8a7b8f3fe9c2e684124}\index{ITM Functions@{ITM Functions}!ITGU\_CFG@{ITGU\_CFG}}
\index{ITGU\_CFG@{ITGU\_CFG}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITGU\_CFG}{ITGU\_CFG}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga72ea3a63a719b8a7b8f3fe9c2e684124} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t ITGU\+\_\+\+CFG}

Offset\+: 0x504 (R/W) ITGU Configuration Register 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01420}{1420}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gab66c0a54637c8b7d0d4b1cb792744092}\index{ITM Functions@{ITM Functions}!ITGU\_CTRL@{ITGU\_CTRL}}
\index{ITGU\_CTRL@{ITGU\_CTRL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITGU\_CTRL}{ITGU\_CTRL}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gab66c0a54637c8b7d0d4b1cb792744092} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t ITGU\+\_\+\+CTRL}

Offset\+: 0x500 (R/W) ITGU Control Register 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01419}{1419}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga3919fe0388446bfe403cb0ad41bb400e}\index{ITM Functions@{ITM Functions}!ITGU\_LUT@{ITGU\_LUT}}
\index{ITGU\_LUT@{ITGU\_LUT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITGU\_LUT}{ITGU\_LUT}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga3919fe0388446bfe403cb0ad41bb400e} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t ITGU\+\_\+\+LUT}

Offset\+: 0x510 (R/W) ITGU Look Up Table Register 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01422}{1422}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}\index{ITM Functions@{ITM Functions}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RxBuffer}{ITM\_RxBuffer}\hspace{0.1cm}{\footnotesize\ttfamily [1/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8} 
volatile int32\+\_\+t ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

External variable to receive characters. \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}\index{ITM Functions@{ITM Functions}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RxBuffer}{ITM\_RxBuffer}\hspace{0.1cm}{\footnotesize\ttfamily [2/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8} 
volatile int32\+\_\+t ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

External variable to receive characters. \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}\index{ITM Functions@{ITM Functions}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RxBuffer}{ITM\_RxBuffer}\hspace{0.1cm}{\footnotesize\ttfamily [3/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8} 
volatile int32\+\_\+t ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

External variable to receive characters. \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}\index{ITM Functions@{ITM Functions}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RxBuffer}{ITM\_RxBuffer}\hspace{0.1cm}{\footnotesize\ttfamily [4/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8} 
volatile int32\+\_\+t ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

External variable to receive characters. \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}\index{ITM Functions@{ITM Functions}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RxBuffer}{ITM\_RxBuffer}\hspace{0.1cm}{\footnotesize\ttfamily [5/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8} 
volatile int32\+\_\+t ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

External variable to receive characters. \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}\index{ITM Functions@{ITM Functions}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RxBuffer}{ITM\_RxBuffer}\hspace{0.1cm}{\footnotesize\ttfamily [6/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8} 
volatile int32\+\_\+t ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

External variable to receive characters. \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}\index{ITM Functions@{ITM Functions}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RxBuffer}{ITM\_RxBuffer}\hspace{0.1cm}{\footnotesize\ttfamily [7/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8} 
volatile int32\+\_\+t ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

External variable to receive characters. \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}\index{ITM Functions@{ITM Functions}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RxBuffer}{ITM\_RxBuffer}\hspace{0.1cm}{\footnotesize\ttfamily [8/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8} 
volatile int32\+\_\+t ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

External variable to receive characters. \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}\index{ITM Functions@{ITM Functions}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RxBuffer}{ITM\_RxBuffer}\hspace{0.1cm}{\footnotesize\ttfamily [9/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8} 
volatile int32\+\_\+t ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

External variable to receive characters. \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}\index{ITM Functions@{ITM Functions}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RxBuffer}{ITM\_RxBuffer}\hspace{0.1cm}{\footnotesize\ttfamily [10/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8} 
volatile int32\+\_\+t ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

External variable to receive characters. \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}\index{ITM Functions@{ITM Functions}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RxBuffer}{ITM\_RxBuffer}\hspace{0.1cm}{\footnotesize\ttfamily [11/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8} 
volatile int32\+\_\+t ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

External variable to receive characters. \Hypertarget{group___c_m_s_i_s__core___debug_functions_gaddfcdde1da9ca4b87b4b8068b5df0dda}\index{ITM Functions@{ITM Functions}!ITNS@{ITNS}}
\index{ITNS@{ITNS}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITNS}{ITNS}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaddfcdde1da9ca4b87b4b8068b5df0dda} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t ITNS}

Offset\+: 0x280 (R/W) Interrupt Non-\/\+Secure State Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00487}{487}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacc9e51f871c357a9094105435b150d13}\index{ITM Functions@{ITM Functions}!LAR@{LAR}}
\index{LAR@{LAR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{LAR}{LAR}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacc9e51f871c357a9094105435b150d13} 
\+\_\+\+\_\+\+OM uint32\+\_\+t LAR}

Offset\+: 0x\+FB0 ( W) Lock Access Register 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01154}{1154}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacc9e51f871c357a9094105435b150d13}\index{ITM Functions@{ITM Functions}!LAR@{LAR}}
\index{LAR@{LAR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{LAR}{LAR}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacc9e51f871c357a9094105435b150d13} 
\+\_\+\+\_\+\+OM uint32\+\_\+t LAR}

Offset\+: 0x\+FB0 ( /W) ITM Lock Access Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01094}{1094}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacc9e51f871c357a9094105435b150d13}\index{ITM Functions@{ITM Functions}!LAR@{LAR}}
\index{LAR@{LAR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{LAR}{LAR}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacc9e51f871c357a9094105435b150d13} 
\+\_\+\+\_\+\+OM uint32\+\_\+t LAR}

Offset\+: 0x\+FB0 ( /W) Software Lock Access Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01378}{1378}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga0c1333686137b7e25a46bd548a5b5bc3}\index{ITM Functions@{ITM Functions}!LOAD@{LOAD}}
\index{LOAD@{LOAD}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{LOAD}{LOAD}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga0c1333686137b7e25a46bd548a5b5bc3} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t LOAD}

Offset\+: 0x004 (R/W) Sys\+Tick Reload Value Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01029}{1029}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7219432d03f6cd1d220f4fe10aef4880}\index{ITM Functions@{ITM Functions}!LSR@{LSR}}
\index{LSR@{LSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{LSR}{LSR}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7219432d03f6cd1d220f4fe10aef4880} 
\+\_\+\+\_\+\+IM uint32\+\_\+t LSR}

Offset\+: 0x\+FB4 (R ) Lock Status Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01253}{1253}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7219432d03f6cd1d220f4fe10aef4880}\index{ITM Functions@{ITM Functions}!LSR@{LSR}}
\index{LSR@{LSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{LSR}{LSR}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7219432d03f6cd1d220f4fe10aef4880} 
\+\_\+\+\_\+\+IM uint32\+\_\+t LSR}

Offset\+: 0x\+FB4 (R/ ) ITM Lock Status Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01095}{1095}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7219432d03f6cd1d220f4fe10aef4880}\index{ITM Functions@{ITM Functions}!LSR@{LSR}}
\index{LSR@{LSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{LSR}{LSR}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7219432d03f6cd1d220f4fe10aef4880} 
\+\_\+\+\_\+\+IM uint32\+\_\+t LSR}

Offset\+: 0x\+FB4 (R/ ) Software Lock Status Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01379}{1379}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae886261750c8c90d67a2f276d074e9c3}\index{ITM Functions@{ITM Functions}!LSUCNT@{LSUCNT}}
\index{LSUCNT@{LSUCNT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{LSUCNT}{LSUCNT}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae886261750c8c90d67a2f276d074e9c3} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t LSUCNT}

Offset\+: 0x014 (R/W) LSU Count Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01186}{1186}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4926beceb043d0f01096e88dba6062a4}\index{ITM Functions@{ITM Functions}!MAIR@{MAIR}}
\index{MAIR@{MAIR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MAIR}{MAIR}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4926beceb043d0f01096e88dba6062a4} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t MAIR\mbox{[}2\mbox{]}}



Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l01550}{1550}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4926beceb043d0f01096e88dba6062a4}\index{ITM Functions@{ITM Functions}!MAIR@{MAIR}}
\index{MAIR@{MAIR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MAIR}{MAIR}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4926beceb043d0f01096e88dba6062a4} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t MAIR\mbox{[}2\mbox{]}}



Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01417}{1417}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4926beceb043d0f01096e88dba6062a4}\index{ITM Functions@{ITM Functions}!MAIR@{MAIR}}
\index{MAIR@{MAIR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MAIR}{MAIR}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4926beceb043d0f01096e88dba6062a4} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t MAIR\mbox{[}2\mbox{]}}



Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01492}{1492}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4926beceb043d0f01096e88dba6062a4}\index{ITM Functions@{ITM Functions}!MAIR@{MAIR}}
\index{MAIR@{MAIR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MAIR}{MAIR}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4926beceb043d0f01096e88dba6062a4} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t MAIR\mbox{[}2\mbox{]}}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02295}{2295}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4926beceb043d0f01096e88dba6062a4}\index{ITM Functions@{ITM Functions}!MAIR@{MAIR}}
\index{MAIR@{MAIR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MAIR}{MAIR}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4926beceb043d0f01096e88dba6062a4} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t MAIR\mbox{[}2\mbox{]}}



Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01492}{1492}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4926beceb043d0f01096e88dba6062a4}\index{ITM Functions@{ITM Functions}!MAIR@{MAIR}}
\index{MAIR@{MAIR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MAIR}{MAIR}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4926beceb043d0f01096e88dba6062a4} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t MAIR\mbox{[}2\mbox{]}}



Definition at line \mbox{\hyperlink{core__cm55_8h_source_l02791}{2791}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4926beceb043d0f01096e88dba6062a4}\index{ITM Functions@{ITM Functions}!MAIR@{MAIR}}
\index{MAIR@{MAIR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MAIR}{MAIR}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4926beceb043d0f01096e88dba6062a4} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t MAIR\mbox{[}2\mbox{]}}



Definition at line \mbox{\hyperlink{core__cm85_8h_source_l02696}{2696}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4926beceb043d0f01096e88dba6062a4}\index{ITM Functions@{ITM Functions}!MAIR@{MAIR}}
\index{MAIR@{MAIR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MAIR}{MAIR}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4926beceb043d0f01096e88dba6062a4} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t MAIR\mbox{[}2\mbox{]}}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02295}{2295}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1}\index{ITM Functions@{ITM Functions}!MAIR0@{MAIR0}}
\index{MAIR0@{MAIR0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MAIR0}{MAIR0}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t MAIR0}

Offset\+: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l01552}{1552}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1}\index{ITM Functions@{ITM Functions}!MAIR0@{MAIR0}}
\index{MAIR0@{MAIR0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MAIR0}{MAIR0}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t MAIR0}

Offset\+: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01419}{1419}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1}\index{ITM Functions@{ITM Functions}!MAIR0@{MAIR0}}
\index{MAIR0@{MAIR0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MAIR0}{MAIR0}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t MAIR0}

Offset\+: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01494}{1494}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1}\index{ITM Functions@{ITM Functions}!MAIR0@{MAIR0}}
\index{MAIR0@{MAIR0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MAIR0}{MAIR0}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t MAIR0}

Offset\+: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02297}{2297}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1}\index{ITM Functions@{ITM Functions}!MAIR0@{MAIR0}}
\index{MAIR0@{MAIR0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MAIR0}{MAIR0}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t MAIR0}

Offset\+: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01494}{1494}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1}\index{ITM Functions@{ITM Functions}!MAIR0@{MAIR0}}
\index{MAIR0@{MAIR0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MAIR0}{MAIR0}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t MAIR0}

Offset\+: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l02793}{2793}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1}\index{ITM Functions@{ITM Functions}!MAIR0@{MAIR0}}
\index{MAIR0@{MAIR0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MAIR0}{MAIR0}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t MAIR0}

Offset\+: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l02698}{2698}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1}\index{ITM Functions@{ITM Functions}!MAIR0@{MAIR0}}
\index{MAIR0@{MAIR0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MAIR0}{MAIR0}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga057e6bbe03c9a5cfaf3d77ecd5b03eb1} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t MAIR0}

Offset\+: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02297}{2297}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9}\index{ITM Functions@{ITM Functions}!MAIR1@{MAIR1}}
\index{MAIR1@{MAIR1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MAIR1}{MAIR1}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t MAIR1}

Offset\+: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l01553}{1553}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9}\index{ITM Functions@{ITM Functions}!MAIR1@{MAIR1}}
\index{MAIR1@{MAIR1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MAIR1}{MAIR1}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t MAIR1}

Offset\+: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01420}{1420}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9}\index{ITM Functions@{ITM Functions}!MAIR1@{MAIR1}}
\index{MAIR1@{MAIR1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MAIR1}{MAIR1}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t MAIR1}

Offset\+: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01495}{1495}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9}\index{ITM Functions@{ITM Functions}!MAIR1@{MAIR1}}
\index{MAIR1@{MAIR1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MAIR1}{MAIR1}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t MAIR1}

Offset\+: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02298}{2298}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9}\index{ITM Functions@{ITM Functions}!MAIR1@{MAIR1}}
\index{MAIR1@{MAIR1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MAIR1}{MAIR1}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t MAIR1}

Offset\+: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01495}{1495}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9}\index{ITM Functions@{ITM Functions}!MAIR1@{MAIR1}}
\index{MAIR1@{MAIR1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MAIR1}{MAIR1}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t MAIR1}

Offset\+: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l02794}{2794}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9}\index{ITM Functions@{ITM Functions}!MAIR1@{MAIR1}}
\index{MAIR1@{MAIR1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MAIR1}{MAIR1}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t MAIR1}

Offset\+: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l02699}{2699}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9}\index{ITM Functions@{ITM Functions}!MAIR1@{MAIR1}}
\index{MAIR1@{MAIR1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MAIR1}{MAIR1}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2eaf19017cd4ccc9af912e6cf61cebd9} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t MAIR1}

Offset\+: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02298}{2298}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga84089e08ecf14b86f92c727a568ceac4}\index{ITM Functions@{ITM Functions}!MASK0@{MASK0}}
\index{MASK0@{MASK0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MASK0}{MASK0}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga84089e08ecf14b86f92c727a568ceac4} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t MASK0}

Offset\+: 0x024 (R/W) Mask Register 0 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00857}{857}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6f663226a4f3409b0a73651b5a90b3af}\index{ITM Functions@{ITM Functions}!MASK1@{MASK1}}
\index{MASK1@{MASK1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MASK1}{MASK1}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6f663226a4f3409b0a73651b5a90b3af} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t MASK1}

Offset\+: 0x034 (R/W) Mask Register 1 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00861}{861}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga32213bf45fbe36e1823e69028f7edef2}\index{ITM Functions@{ITM Functions}!MASK2@{MASK2}}
\index{MASK2@{MASK2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MASK2}{MASK2}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga32213bf45fbe36e1823e69028f7edef2} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t MASK2}

Offset\+: 0x044 (R/W) Mask Register 2 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00865}{865}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga51e9ef8e2238e82f3b40aa2599397637}\index{ITM Functions@{ITM Functions}!MASK3@{MASK3}}
\index{MASK3@{MASK3}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MASK3}{MASK3}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga51e9ef8e2238e82f3b40aa2599397637} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t MASK3}

Offset\+: 0x054 (R/W) Mask Register 3 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00869}{869}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae9d94d186615d57d38c9253cb842d244}\index{ITM Functions@{ITM Functions}!MMFAR@{MMFAR}}
\index{MMFAR@{MMFAR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MMFAR}{MMFAR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae9d94d186615d57d38c9253cb842d244} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t MMFAR}

Offset\+: 0x034 (R/W) Mem\+Manage Fault Address Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00524}{524}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2d4cde1c9462f3733ab65d97f308c6fb}\index{ITM Functions@{ITM Functions}!MMFR@{MMFR}}
\index{MMFR@{MMFR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MMFR}{MMFR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2d4cde1c9462f3733ab65d97f308c6fb} 
\+\_\+\+\_\+\+IM uint32\+\_\+t MMFR}

Offset\+: 0x050 (R/ ) Memory Model Feature Register 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00398}{398}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaf7ab00e25170faced6023d7f387319c5}\index{ITM Functions@{ITM Functions}!MSCR@{MSCR}}
\index{MSCR@{MSCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MSCR}{MSCR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaf7ab00e25170faced6023d7f387319c5} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t MSCR}

Offset\+: 0x000 (R/W) Memory System Control Register 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01412}{1412}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga9b0103b438c8922eaea5624f71afbbc8}\index{ITM Functions@{ITM Functions}!MVFR0@{MVFR0}}
\index{MVFR0@{MVFR0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MVFR0}{MVFR0}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga9b0103b438c8922eaea5624f71afbbc8} 
\+\_\+\+\_\+\+IM uint32\+\_\+t MVFR0}

Offset\+: 0x010 (R/ ) Media and VFP Feature Register 0

Offset\+: 0x010 (R/ ) Media and FP Feature Register 0 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02488}{2488}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga9b0103b438c8922eaea5624f71afbbc8}\index{ITM Functions@{ITM Functions}!MVFR0@{MVFR0}}
\index{MVFR0@{MVFR0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MVFR0}{MVFR0}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga9b0103b438c8922eaea5624f71afbbc8} 
\+\_\+\+\_\+\+IM uint32\+\_\+t MVFR0}

Offset\+: 0x240 (R/ ) Media and VFP Feature Register 0 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00545}{545}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga0a610dc4212de3ce1ad62e9afa76c728}\index{ITM Functions@{ITM Functions}!MVFR1@{MVFR1}}
\index{MVFR1@{MVFR1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MVFR1}{MVFR1}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga0a610dc4212de3ce1ad62e9afa76c728} 
\+\_\+\+\_\+\+IM uint32\+\_\+t MVFR1}

Offset\+: 0x014 (R/ ) Media and VFP Feature Register 1

Offset\+: 0x014 (R/ ) Media and FP Feature Register 1 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02489}{2489}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga0a610dc4212de3ce1ad62e9afa76c728}\index{ITM Functions@{ITM Functions}!MVFR1@{MVFR1}}
\index{MVFR1@{MVFR1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MVFR1}{MVFR1}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga0a610dc4212de3ce1ad62e9afa76c728} 
\+\_\+\+\_\+\+IM uint32\+\_\+t MVFR1}

Offset\+: 0x244 (R/ ) Media and VFP Feature Register 1 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00546}{546}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga8353348c9336aa1aadcbf86b6f0f18c9}\index{ITM Functions@{ITM Functions}!MVFR2@{MVFR2}}
\index{MVFR2@{MVFR2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MVFR2}{MVFR2}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga8353348c9336aa1aadcbf86b6f0f18c9} 
\+\_\+\+\_\+\+IM uint32\+\_\+t MVFR2}

Offset\+: 0x018 (R/ ) Media and VFP Feature Register 2

Offset\+: 0x018 (R/ ) Media and FP Feature Register 2 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02490}{2490}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga8353348c9336aa1aadcbf86b6f0f18c9}\index{ITM Functions@{ITM Functions}!MVFR2@{MVFR2}}
\index{MVFR2@{MVFR2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MVFR2}{MVFR2}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga8353348c9336aa1aadcbf86b6f0f18c9} 
\+\_\+\+\_\+\+IM uint32\+\_\+t MVFR2}

Offset\+: 0x248 (R/ ) Media and VFP Feature Register 2 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00547}{547}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [1/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f} 
uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00339}{339}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [2/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f} 
uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00220}{220}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [3/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f} 
uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l00338}{338}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [4/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f} 
uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00332}{332}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [5/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f} 
uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00220}{220}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [6/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f} 
uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00332}{332}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [7/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f} 
uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00332}{332}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [8/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f} 
uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00275}{275}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [9/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f} 
uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l00341}{341}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [10/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f} 
uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00290}{290}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [11/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f} 
uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00337}{337}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [12/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f} 
uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00339}{339}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [13/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f} 
uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00277}{277}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [14/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f} 
uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l00398}{398}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [15/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f} 
uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00392}{392}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [16/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f} 
uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00399}{399}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [17/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f} 
uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00277}{277}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [18/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f} 
uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00392}{392}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [19/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f} 
uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00392}{392}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [20/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f} 
uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00336}{336}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [21/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f} 
uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l00401}{401}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [22/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f} 
uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00351}{351}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [23/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f} 
uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00399}{399}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [24/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f} 
uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00399}{399}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}\index{ITM Functions@{ITM Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{nPRIV}{nPRIV}\hspace{0.1cm}{\footnotesize\ttfamily [1/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332} 
uint32\+\_\+t n\+PRIV}

bit\+: 0 Execution privilege in Thread mode 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00318}{318}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}\index{ITM Functions@{ITM Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{nPRIV}{nPRIV}\hspace{0.1cm}{\footnotesize\ttfamily [2/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332} 
uint32\+\_\+t n\+PRIV}

bit\+: 0 Execution privilege in Thread mode 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l00439}{439}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}\index{ITM Functions@{ITM Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{nPRIV}{nPRIV}\hspace{0.1cm}{\footnotesize\ttfamily [3/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332} 
uint32\+\_\+t n\+PRIV}

bit\+: 0 Execution privilege in Thread mode 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00433}{433}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}\index{ITM Functions@{ITM Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{nPRIV}{nPRIV}\hspace{0.1cm}{\footnotesize\ttfamily [4/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332} 
uint32\+\_\+t n\+PRIV}

bit\+: 0 Execution privilege in Thread mode 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00440}{440}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}\index{ITM Functions@{ITM Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{nPRIV}{nPRIV}\hspace{0.1cm}{\footnotesize\ttfamily [5/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332} 
uint32\+\_\+t n\+PRIV}

bit\+: 0 Execution privilege in Thread mode 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00318}{318}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}\index{ITM Functions@{ITM Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{nPRIV}{nPRIV}\hspace{0.1cm}{\footnotesize\ttfamily [6/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332} 
uint32\+\_\+t n\+PRIV}

bit\+: 0 Execution privilege in Thread mode 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00433}{433}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}\index{ITM Functions@{ITM Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{nPRIV}{nPRIV}\hspace{0.1cm}{\footnotesize\ttfamily [7/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332} 
uint32\+\_\+t n\+PRIV}

bit\+: 0 Execution privilege in Thread mode 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00433}{433}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}\index{ITM Functions@{ITM Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{nPRIV}{nPRIV}\hspace{0.1cm}{\footnotesize\ttfamily [8/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332} 
uint32\+\_\+t n\+PRIV}

bit\+: 0 Execution privilege in Thread mode 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00380}{380}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}\index{ITM Functions@{ITM Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{nPRIV}{nPRIV}\hspace{0.1cm}{\footnotesize\ttfamily [9/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332} 
uint32\+\_\+t n\+PRIV}

bit\+: 0 Execution privilege in Thread mode 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l00442}{442}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}\index{ITM Functions@{ITM Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{nPRIV}{nPRIV}\hspace{0.1cm}{\footnotesize\ttfamily [10/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332} 
uint32\+\_\+t n\+PRIV}

bit\+: 0 Execution privilege in Thread mode 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00395}{395}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}\index{ITM Functions@{ITM Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{nPRIV}{nPRIV}\hspace{0.1cm}{\footnotesize\ttfamily [11/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332} 
uint32\+\_\+t n\+PRIV}

bit\+: 0 Execution privilege in Thread mode 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00443}{443}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}\index{ITM Functions@{ITM Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{nPRIV}{nPRIV}\hspace{0.1cm}{\footnotesize\ttfamily [12/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332} 
uint32\+\_\+t n\+PRIV}

bit\+: 0 Execution privilege in Thread mode 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00440}{440}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga3b7fa817ab498ce63563c73ae316c9b6}\index{ITM Functions@{ITM Functions}!NSACR@{NSACR}}
\index{NSACR@{NSACR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{NSACR}{NSACR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga3b7fa817ab498ce63563c73ae316c9b6} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t NSACR}

Offset\+: 0x08C (R/W) Non-\/\+Secure Access Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00537}{537}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga8aa9ff295564aaf56a772f2820b8170f}\index{ITM Functions@{ITM Functions}!PAC\_EN@{PAC\_EN}}
\index{PAC\_EN@{PAC\_EN}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PAC\_EN}{PAC\_EN}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga8aa9ff295564aaf56a772f2820b8170f} 
uint32\+\_\+t PAC\+\_\+\+EN}

bit\+: 6 Privileged pointer authentication enable 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00449}{449}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga8aa9ff295564aaf56a772f2820b8170f}\index{ITM Functions@{ITM Functions}!PAC\_EN@{PAC\_EN}}
\index{PAC\_EN@{PAC\_EN}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PAC\_EN}{PAC\_EN}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga8aa9ff295564aaf56a772f2820b8170f} 
uint32\+\_\+t PAC\+\_\+\+EN}

bit\+: 6 Privileged pointer authentication enable 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00449}{449}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4f28bbd8ac5d7711b7eefcd16458eb5a}\index{ITM Functions@{ITM Functions}!PAHBCR@{PAHBCR}}
\index{PAHBCR@{PAHBCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PAHBCR}{PAHBCR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4f28bbd8ac5d7711b7eefcd16458eb5a} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t PAHBCR}

Offset\+: 0x018 (R/W) P-\/\+AHB Control Register 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01417}{1417}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga72e52fffe9ac6af0ee15877e2d5dac41}\index{ITM Functions@{ITM Functions}!PCSR@{PCSR}}
\index{PCSR@{PCSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PCSR}{PCSR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga72e52fffe9ac6af0ee15877e2d5dac41} 
\+\_\+\+\_\+\+IM uint32\+\_\+t PCSR}

Offset\+: 0x01C (R/ ) Program Counter Sample Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01188}{1188}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga173e03baeebcf7476f3f11b19fc6744a}\index{ITM Functions@{ITM Functions}!PFCR@{PFCR}}
\index{PFCR@{PFCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PFCR}{PFCR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga173e03baeebcf7476f3f11b19fc6744a} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t PFCR}

Offset\+: 0x004 (R/W) Prefetcher Control Register 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01413}{1413}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga1ecf64bb2faf3ee512e4b40a290e4d71}\index{ITM Functions@{ITM Functions}!PFR@{PFR}}
\index{PFR@{PFR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PFR}{PFR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga1ecf64bb2faf3ee512e4b40a290e4d71} 
\+\_\+\+\_\+\+IM uint32\+\_\+t PFR}

Offset\+: 0x040 (R/ ) Processor Feature Register 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00395}{395}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6e3343cc3c4a8a5a6f14937882e9202a}\index{ITM Functions@{ITM Functions}!PID0@{PID0}}
\index{PID0@{PID0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PID0}{PID0}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6e3343cc3c4a8a5a6f14937882e9202a} 
\+\_\+\+\_\+\+IM uint32\+\_\+t PID0}

Offset\+: 0x\+FE0 (R/ ) ITM Peripheral Identification Register \#0 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01104}{1104}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gafa06959344f4991b00e6c545dd2fa30b}\index{ITM Functions@{ITM Functions}!PID1@{PID1}}
\index{PID1@{PID1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PID1}{PID1}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gafa06959344f4991b00e6c545dd2fa30b} 
\+\_\+\+\_\+\+IM uint32\+\_\+t PID1}

Offset\+: 0x\+FE4 (R/ ) ITM Peripheral Identification Register \#1 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01105}{1105}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga63db39f871596d28e69c283288ea2eba}\index{ITM Functions@{ITM Functions}!PID2@{PID2}}
\index{PID2@{PID2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PID2}{PID2}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga63db39f871596d28e69c283288ea2eba} 
\+\_\+\+\_\+\+IM uint32\+\_\+t PID2}

Offset\+: 0x\+FE8 (R/ ) ITM Peripheral Identification Register \#2 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01106}{1106}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac2d006eed52ba550a309e5f61ed9c401}\index{ITM Functions@{ITM Functions}!PID3@{PID3}}
\index{PID3@{PID3}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PID3}{PID3}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac2d006eed52ba550a309e5f61ed9c401} 
\+\_\+\+\_\+\+IM uint32\+\_\+t PID3}

Offset\+: 0x\+FEC (R/ ) ITM Peripheral Identification Register \#3 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01107}{1107}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4c002e97cda2375d7421ad6415b6a02f}\index{ITM Functions@{ITM Functions}!PID4@{PID4}}
\index{PID4@{PID4}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PID4}{PID4}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4c002e97cda2375d7421ad6415b6a02f} 
\+\_\+\+\_\+\+IM uint32\+\_\+t PID4}

Offset\+: 0x\+FD0 (R/ ) ITM Peripheral Identification Register \#4 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01100}{1100}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac085b26f43fefeef9a4cf5c2af5e4a38}\index{ITM Functions@{ITM Functions}!PID5@{PID5}}
\index{PID5@{PID5}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PID5}{PID5}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac085b26f43fefeef9a4cf5c2af5e4a38} 
\+\_\+\+\_\+\+IM uint32\+\_\+t PID5}

Offset\+: 0x\+FD4 (R/ ) ITM Peripheral Identification Register \#5 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01101}{1101}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga83ac5d00dee24cc7f805b5c147625593}\index{ITM Functions@{ITM Functions}!PID6@{PID6}}
\index{PID6@{PID6}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PID6}{PID6}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga83ac5d00dee24cc7f805b5c147625593} 
\+\_\+\+\_\+\+IM uint32\+\_\+t PID6}

Offset\+: 0x\+FD8 (R/ ) ITM Peripheral Identification Register \#6 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01102}{1102}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaf8aa73aeaf37bdf7dfd9f6c437ff2d2f}\index{ITM Functions@{ITM Functions}!PID7@{PID7}}
\index{PID7@{PID7}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PID7}{PID7}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaf8aa73aeaf37bdf7dfd9f6c437ff2d2f} 
\+\_\+\+\_\+\+IM uint32\+\_\+t PID7}

Offset\+: 0x\+FDC (R/ ) ITM Peripheral Identification Register \#7 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01103}{1103}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga1f5da59fa27aae410806b7dbe9e499c6}\index{ITM Functions@{ITM Functions}!PORT@{PORT}}
\index{PORT@{PORT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[union]}{[union]}\hspace{0.1cm}{\footnotesize\ttfamily [1/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga1f5da59fa27aae410806b7dbe9e499c6} 
\+\_\+\+\_\+\+OM union  \{ ... \}  PORT\mbox{[}32U\mbox{]}}

Offset\+: 0x000 ( /W) ITM Stimulus Port Registers \Hypertarget{group___c_m_s_i_s__core___debug_functions_gad3d5c192da569b68f5d949271ec61fc4}\index{ITM Functions@{ITM Functions}!PORT@{PORT}}
\index{PORT@{PORT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[union]}{[union]}\hspace{0.1cm}{\footnotesize\ttfamily [2/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad3d5c192da569b68f5d949271ec61fc4} 
\+\_\+\+\_\+\+OM union  \{ ... \}  PORT\mbox{[}32U\mbox{]}}

Offset\+: 0x000 ( /W) ITM Stimulus Port Registers \Hypertarget{group___c_m_s_i_s__core___debug_functions_gac852e7a73f9ce55cbc8d727e131efbaa}\index{ITM Functions@{ITM Functions}!PORT@{PORT}}
\index{PORT@{PORT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[union]}{[union]}\hspace{0.1cm}{\footnotesize\ttfamily [3/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac852e7a73f9ce55cbc8d727e131efbaa} 
\+\_\+\+\_\+\+OM union  \{ ... \}  PORT\mbox{[}32U\mbox{]}}

Offset\+: 0x000 ( /W) ITM Stimulus Port Registers \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga21066afdb4c3e7dc0518a4765d25b73a}\index{ITM Functions@{ITM Functions}!PORT@{PORT}}
\index{PORT@{PORT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[union]}{[union]}\hspace{0.1cm}{\footnotesize\ttfamily [4/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga21066afdb4c3e7dc0518a4765d25b73a} 
\+\_\+\+\_\+\+OM union  \{ ... \}  PORT\mbox{[}32U\mbox{]}}

Offset\+: 0x000 ( /W) ITM Stimulus Port Registers \Hypertarget{group___c_m_s_i_s__core___debug_functions_gad9635335b2fecf5fe20e3be61f018ad0}\index{ITM Functions@{ITM Functions}!PORT@{PORT}}
\index{PORT@{PORT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[union]}{[union]}\hspace{0.1cm}{\footnotesize\ttfamily [5/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad9635335b2fecf5fe20e3be61f018ad0} 
\+\_\+\+\_\+\+OM union  \{ ... \}  PORT\mbox{[}32U\mbox{]}}

Offset\+: 0x000 ( /W) ITM Stimulus Port Registers \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga45fa41a7f4aad9cfd3b77ce3252ee920}\index{ITM Functions@{ITM Functions}!PORT@{PORT}}
\index{PORT@{PORT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[union]}{[union]}\hspace{0.1cm}{\footnotesize\ttfamily [6/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga45fa41a7f4aad9cfd3b77ce3252ee920} 
\+\_\+\+\_\+\+OM union  \{ ... \}  PORT\mbox{[}32U\mbox{]}}

Offset\+: 0x000 ( /W) ITM Stimulus Port Registers \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5832361c0681ff4f940ecdc3989fb730}\index{ITM Functions@{ITM Functions}!PORT@{PORT}}
\index{PORT@{PORT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[union]}{[union]}\hspace{0.1cm}{\footnotesize\ttfamily [7/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5832361c0681ff4f940ecdc3989fb730} 
\+\_\+\+\_\+\+OM union  \{ ... \}  PORT\mbox{[}32U\mbox{]}}

Offset\+: 0x000 ( /W) ITM Stimulus Port Registers \Hypertarget{group___c_m_s_i_s__core___debug_functions_gadcc4020b81b0b401e20db4f3d14f929f}\index{ITM Functions@{ITM Functions}!PORT@{PORT}}
\index{PORT@{PORT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[union]}{[union]}\hspace{0.1cm}{\footnotesize\ttfamily [8/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gadcc4020b81b0b401e20db4f3d14f929f} 
\+\_\+\+\_\+\+OM union  \{ ... \}  PORT\mbox{[}32U\mbox{]}}

Offset\+: 0x000 ( /W) ITM Stimulus Port Registers \Hypertarget{group___c_m_s_i_s__core___debug_functions_gaeaf265275388ee2befdc2f3ecf34b7cf}\index{ITM Functions@{ITM Functions}!PORT@{PORT}}
\index{PORT@{PORT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[union]}{[union]}\hspace{0.1cm}{\footnotesize\ttfamily [9/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaeaf265275388ee2befdc2f3ecf34b7cf} 
\+\_\+\+\_\+\+OM union  \{ ... \}  PORT\mbox{[}32U\mbox{]}}

Offset\+: 0x000 ( /W) ITM Stimulus Port Registers \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga97dff990f4c00976c72040e73050f75f}\index{ITM Functions@{ITM Functions}!PORT@{PORT}}
\index{PORT@{PORT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[union]}{[union]}\hspace{0.1cm}{\footnotesize\ttfamily [10/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga97dff990f4c00976c72040e73050f75f} 
\+\_\+\+\_\+\+OM union  \{ ... \}  PORT\mbox{[}32U\mbox{]}}

Offset\+: 0x000 ( /W) ITM Stimulus Port Registers \Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa25248ad1336c7552f365b27b458e349}\index{ITM Functions@{ITM Functions}!PORT@{PORT}}
\index{PORT@{PORT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[union]}{[union]}\hspace{0.1cm}{\footnotesize\ttfamily [11/11]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa25248ad1336c7552f365b27b458e349} 
\+\_\+\+\_\+\+OM union  \{ ... \}  PORT\mbox{[}32U\mbox{]}}

Offset\+: 0x000 ( /W) ITM Stimulus Port Registers \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga3fbc5c84a2a24bd6195e970ff8898024}\index{ITM Functions@{ITM Functions}!PSCR@{PSCR}}
\index{PSCR@{PSCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PSCR}{PSCR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga3fbc5c84a2a24bd6195e970ff8898024} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t PSCR}

Offset\+: 0x308 (R/W) Periodic Synchronization Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01376}{1376}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [1/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00335}{335}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [2/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00216}{216}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [3/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l00334}{334}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [4/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00328}{328}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [5/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00216}{216}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [6/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00328}{328}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [7/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00328}{328}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [8/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00271}{271}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [9/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l00337}{337}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [10/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00286}{286}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [11/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00333}{333}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [12/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00335}{335}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [13/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00273}{273}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [14/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l00394}{394}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [15/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00388}{388}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [16/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00395}{395}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [17/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00273}{273}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [18/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00388}{388}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [19/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00388}{388}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [20/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00332}{332}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [21/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l00397}{397}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [22/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00347}{347}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [23/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00395}{395}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [24/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00395}{395}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad44a348327e8033dafcda034c7c077fc}\index{ITM Functions@{ITM Functions}!RASR\_A1@{RASR\_A1}}
\index{RASR\_A1@{RASR\_A1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RASR\_A1}{RASR\_A1}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad44a348327e8033dafcda034c7c077fc} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t RASR\+\_\+\+A1}

Offset\+: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l01163}{1163}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5763e9adcf2fd52b4b1e120db2b5d040}\index{ITM Functions@{ITM Functions}!RASR\_A2@{RASR\_A2}}
\index{RASR\_A2@{RASR\_A2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RASR\_A2}{RASR\_A2}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5763e9adcf2fd52b4b1e120db2b5d040} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t RASR\+\_\+\+A2}

Offset\+: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l01165}{1165}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacce01d8f20570510d98e9633e4620f62}\index{ITM Functions@{ITM Functions}!RASR\_A3@{RASR\_A3}}
\index{RASR\_A3@{RASR\_A3}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RASR\_A3}{RASR\_A3}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacce01d8f20570510d98e9633e4620f62} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t RASR\+\_\+\+A3}

Offset\+: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l01167}{1167}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga9c6ca0b5d8ba77e54cb0b01855a2f753}\index{ITM Functions@{ITM Functions}!RBAR@{RBAR}}
\index{RBAR@{RBAR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RBAR}{RBAR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga9c6ca0b5d8ba77e54cb0b01855a2f753} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t RBAR}

Offset\+: 0x00C (R/W) MPU Region Base Address Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02285}{2285}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gafe44c1572bc8b056060b86a7265cfb69}\index{ITM Functions@{ITM Functions}!RBAR\_A1@{RBAR\_A1}}
\index{RBAR\_A1@{RBAR\_A1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RBAR\_A1}{RBAR\_A1}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gafe44c1572bc8b056060b86a7265cfb69} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t RBAR\+\_\+\+A1}

Offset\+: 0x014 (R/W) MPU Region Base Address Register Alias 1

Offset\+: 0x014 (R/W) MPU Alias 1 Region Base Address Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02287}{2287}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga883319c839e8c5d2cc768bf2289686c9}\index{ITM Functions@{ITM Functions}!RBAR\_A2@{RBAR\_A2}}
\index{RBAR\_A2@{RBAR\_A2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RBAR\_A2}{RBAR\_A2}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga883319c839e8c5d2cc768bf2289686c9} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t RBAR\+\_\+\+A2}

Offset\+: 0x01C (R/W) MPU Region Base Address Register Alias 2

Offset\+: 0x01C (R/W) MPU Alias 2 Region Base Address Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02289}{2289}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4718bd9732fdf87af917188aa79c7af3}\index{ITM Functions@{ITM Functions}!RBAR\_A3@{RBAR\_A3}}
\index{RBAR\_A3@{RBAR\_A3}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RBAR\_A3}{RBAR\_A3}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4718bd9732fdf87af917188aa79c7af3} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t RBAR\+\_\+\+A3}

Offset\+: 0x024 (R/W) MPU Region Base Address Register Alias 3

Offset\+: 0x024 (R/W) MPU Alias 3 Region Base Address Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02291}{2291}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa57754b8f88bb376d184aaf6fe74f391}\index{ITM Functions@{ITM Functions}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa57754b8f88bb376d184aaf6fe74f391} 
uint32\+\_\+t RESERVED0}



Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01619}{1619}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga99ed1d1bbc9e85b465fb29f40f37aa3a}\index{ITM Functions@{ITM Functions}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga99ed1d1bbc9e85b465fb29f40f37aa3a} 
uint32\+\_\+t RESERVED0}



Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01573}{1573}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaffae06cd6df5e9fe9a92994052fd3bec}\index{ITM Functions@{ITM Functions}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaffae06cd6df5e9fe9a92994052fd3bec} 
uint32\+\_\+t RESERVED0}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02484}{2484}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaffae06cd6df5e9fe9a92994052fd3bec}\index{ITM Functions@{ITM Functions}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaffae06cd6df5e9fe9a92994052fd3bec} 
uint32\+\_\+t RESERVED0}



Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01005}{1005}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabbf2da13b6377b5a759cca640bd0e552}\index{ITM Functions@{ITM Functions}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabbf2da13b6377b5a759cca640bd0e552} 
uint32\+\_\+t RESERVED0}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01086}{1086}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga3bc109a372d05329e22cb7e3bf2b84ba}\index{ITM Functions@{ITM Functions}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga3bc109a372d05329e22cb7e3bf2b84ba} 
uint32\+\_\+t RESERVED0}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02293}{2293}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4e715edc749310cecbc19fa91c81fc7f}\index{ITM Functions@{ITM Functions}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4e715edc749310cecbc19fa91c81fc7f} 
uint32\+\_\+t RESERVED0}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00478}{478}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaffae06cd6df5e9fe9a92994052fd3bec}\index{ITM Functions@{ITM Functions}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaffae06cd6df5e9fe9a92994052fd3bec} 
uint32\+\_\+t RESERVED0}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01003}{1003}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac9b95db444f893c84f01e49a91d22651}\index{ITM Functions@{ITM Functions}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac9b95db444f893c84f01e49a91d22651} 
uint32\+\_\+t RESERVED0\mbox{[}2U\mbox{]}}



Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01782}{1782}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa57754b8f88bb376d184aaf6fe74f391}\index{ITM Functions@{ITM Functions}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa57754b8f88bb376d184aaf6fe74f391} 
uint32\+\_\+t RESERVED0}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01369}{1369}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaaa45b15c650670f4f84000a1f419ca00}\index{ITM Functions@{ITM Functions}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaaa45b15c650670f4f84000a1f419ca00} 
uint32\+\_\+t RESERVED1}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01190}{1190}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaeab57fe9b109127c3a1e1ecc508247c7}\index{ITM Functions@{ITM Functions}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaeab57fe9b109127c3a1e1ecc508247c7} 
uint32\+\_\+t RESERVED1}



Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01622}{1622}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga8800cb3dfa65c86b1808c4bd27f99900}\index{ITM Functions@{ITM Functions}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga8800cb3dfa65c86b1808c4bd27f99900} 
uint32\+\_\+t RESERVED1}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01088}{1088}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaeab57fe9b109127c3a1e1ecc508247c7}\index{ITM Functions@{ITM Functions}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaeab57fe9b109127c3a1e1ecc508247c7} 
uint32\+\_\+t RESERVED1}



Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01414}{1414}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga22597a52981a247dfd72fc83fb1a54a3}\index{ITM Functions@{ITM Functions}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga22597a52981a247dfd72fc83fb1a54a3} 
uint32\+\_\+t RESERVED1\mbox{[}1U\mbox{]}}



Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00667}{667}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4d91e8d0f8791a2d137be359e6ca669f}\index{ITM Functions@{ITM Functions}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4d91e8d0f8791a2d137be359e6ca669f} 
uint32\+\_\+t RESERVED1}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01371}{1371}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga41c96adf03a0ce2e5e1b0795b006cec9}\index{ITM Functions@{ITM Functions}!RESERVED10@{RESERVED10}}
\index{RESERVED10@{RESERVED10}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED10}{RESERVED10}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga41c96adf03a0ce2e5e1b0795b006cec9} 
uint32\+\_\+t RESERVED10}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01208}{1208}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gab50f65d78de18f6c1162b71c63ef90cf}\index{ITM Functions@{ITM Functions}!RESERVED11@{RESERVED11}}
\index{RESERVED11@{RESERVED11}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED11}{RESERVED11}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gab50f65d78de18f6c1162b71c63ef90cf} 
uint32\+\_\+t RESERVED11}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01210}{1210}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae36f3b1c21c12e0c9e76a8bf2146222f}\index{ITM Functions@{ITM Functions}!RESERVED12@{RESERVED12}}
\index{RESERVED12@{RESERVED12}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED12}{RESERVED12}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae36f3b1c21c12e0c9e76a8bf2146222f} 
uint32\+\_\+t RESERVED12}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01212}{1212}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac6fc010c08497aab8a67940de4cdf947}\index{ITM Functions@{ITM Functions}!RESERVED13@{RESERVED13}}
\index{RESERVED13@{RESERVED13}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED13}{RESERVED13}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac6fc010c08497aab8a67940de4cdf947} 
uint32\+\_\+t RESERVED13}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01214}{1214}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga70fcdd25167c77e7fc085a2afa91471a}\index{ITM Functions@{ITM Functions}!RESERVED14@{RESERVED14}}
\index{RESERVED14@{RESERVED14}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED14}{RESERVED14}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga70fcdd25167c77e7fc085a2afa91471a} 
uint32\+\_\+t RESERVED14}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01216}{1216}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga04bbc458fccb219217113583d8e1cf0d}\index{ITM Functions@{ITM Functions}!RESERVED15@{RESERVED15}}
\index{RESERVED15@{RESERVED15}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED15}{RESERVED15}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga04bbc458fccb219217113583d8e1cf0d} 
uint32\+\_\+t RESERVED15}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01218}{1218}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga1c18d707653399d2228813bdf7cf6ffb}\index{ITM Functions@{ITM Functions}!RESERVED16@{RESERVED16}}
\index{RESERVED16@{RESERVED16}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED16}{RESERVED16}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga1c18d707653399d2228813bdf7cf6ffb} 
uint32\+\_\+t RESERVED16}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01220}{1220}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaba61874f0eac372a611c3163ca61369c}\index{ITM Functions@{ITM Functions}!RESERVED17@{RESERVED17}}
\index{RESERVED17@{RESERVED17}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED17}{RESERVED17}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaba61874f0eac372a611c3163ca61369c} 
uint32\+\_\+t RESERVED17}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01222}{1222}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga21a175d13003bf8a59534104ad4699fb}\index{ITM Functions@{ITM Functions}!RESERVED18@{RESERVED18}}
\index{RESERVED18@{RESERVED18}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED18}{RESERVED18}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga21a175d13003bf8a59534104ad4699fb} 
uint32\+\_\+t RESERVED18}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01224}{1224}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaf476d7901cd2a48e4ecd52d471a9c07a}\index{ITM Functions@{ITM Functions}!RESERVED19@{RESERVED19}}
\index{RESERVED19@{RESERVED19}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED19}{RESERVED19}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaf476d7901cd2a48e4ecd52d471a9c07a} 
uint32\+\_\+t RESERVED19}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01226}{1226}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga093dc351b7db0476c625f462acb9fd7f}\index{ITM Functions@{ITM Functions}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga093dc351b7db0476c625f462acb9fd7f} 
uint32\+\_\+t RESERVED2}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01192}{1192}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga093dc351b7db0476c625f462acb9fd7f}\index{ITM Functions@{ITM Functions}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga093dc351b7db0476c625f462acb9fd7f} 
uint32\+\_\+t RESERVED2}



Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01624}{1624}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga801095aba8ccf34540292b96b047981f}\index{ITM Functions@{ITM Functions}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga801095aba8ccf34540292b96b047981f} 
uint32\+\_\+t RESERVED2}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01090}{1090}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gab77679a6c2745379a57f9c7155bfd606}\index{ITM Functions@{ITM Functions}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gab77679a6c2745379a57f9c7155bfd606} 
uint32\+\_\+t RESERVED2}



Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01418}{1418}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7743c8252af4b0bd8a8440f66d859cf5}\index{ITM Functions@{ITM Functions}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7743c8252af4b0bd8a8440f66d859cf5} 
uint32\+\_\+t RESERVED2}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00482}{482}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad34dc93fd7d41ef2c3365292cc8a178d}\index{ITM Functions@{ITM Functions}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad34dc93fd7d41ef2c3365292cc8a178d} 
uint32\+\_\+t RESERVED2}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01373}{1373}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaf337378e1922d523d03560693d76ec67}\index{ITM Functions@{ITM Functions}!RESERVED20@{RESERVED20}}
\index{RESERVED20@{RESERVED20}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED20}{RESERVED20}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaf337378e1922d523d03560693d76ec67} 
uint32\+\_\+t RESERVED20}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01228}{1228}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga485451d515c8b75eefaf7e5f4dcc7c3a}\index{ITM Functions@{ITM Functions}!RESERVED21@{RESERVED21}}
\index{RESERVED21@{RESERVED21}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED21}{RESERVED21}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga485451d515c8b75eefaf7e5f4dcc7c3a} 
uint32\+\_\+t RESERVED21}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01230}{1230}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa681df6cc7c4648ad03416ceb3ad0002}\index{ITM Functions@{ITM Functions}!RESERVED22@{RESERVED22}}
\index{RESERVED22@{RESERVED22}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED22}{RESERVED22}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa681df6cc7c4648ad03416ceb3ad0002} 
uint32\+\_\+t RESERVED22}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01232}{1232}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga214d76797c9fe16de56e22f950f55662}\index{ITM Functions@{ITM Functions}!RESERVED23@{RESERVED23}}
\index{RESERVED23@{RESERVED23}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED23}{RESERVED23}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga214d76797c9fe16de56e22f950f55662} 
uint32\+\_\+t RESERVED23}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01234}{1234}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga831c72f73ca4a91bc1014ab528a93fc8}\index{ITM Functions@{ITM Functions}!RESERVED24@{RESERVED24}}
\index{RESERVED24@{RESERVED24}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED24}{RESERVED24}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga831c72f73ca4a91bc1014ab528a93fc8} 
uint32\+\_\+t RESERVED24}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01236}{1236}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2249e45a0457ba4cb8acf37632535c7a}\index{ITM Functions@{ITM Functions}!RESERVED25@{RESERVED25}}
\index{RESERVED25@{RESERVED25}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED25}{RESERVED25}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2249e45a0457ba4cb8acf37632535c7a} 
uint32\+\_\+t RESERVED25}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01238}{1238}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga32a257dafeefc6d32acbfb46c907cc8b}\index{ITM Functions@{ITM Functions}!RESERVED26@{RESERVED26}}
\index{RESERVED26@{RESERVED26}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED26}{RESERVED26}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga32a257dafeefc6d32acbfb46c907cc8b} 
uint32\+\_\+t RESERVED26}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01240}{1240}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gab2616eeaef16e043f78f8fd70c28343b}\index{ITM Functions@{ITM Functions}!RESERVED27@{RESERVED27}}
\index{RESERVED27@{RESERVED27}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED27}{RESERVED27}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gab2616eeaef16e043f78f8fd70c28343b} 
uint32\+\_\+t RESERVED27}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01242}{1242}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa01a9b92d0df2a2c48314908696bc327}\index{ITM Functions@{ITM Functions}!RESERVED28@{RESERVED28}}
\index{RESERVED28@{RESERVED28}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED28}{RESERVED28}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa01a9b92d0df2a2c48314908696bc327} 
uint32\+\_\+t RESERVED28}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01244}{1244}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga943f635a1ccfae4b50c837b540c1dda7}\index{ITM Functions@{ITM Functions}!RESERVED29@{RESERVED29}}
\index{RESERVED29@{RESERVED29}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED29}{RESERVED29}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga943f635a1ccfae4b50c837b540c1dda7} 
uint32\+\_\+t RESERVED29}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01246}{1246}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga9cc84ea2573359cd11acd5779e5a1261}\index{ITM Functions@{ITM Functions}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga9cc84ea2573359cd11acd5779e5a1261} 
uint32\+\_\+t RESERVED3}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01194}{1194}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaf5ac8c21cdba5fa8ee1dade9f58e6a6b}\index{ITM Functions@{ITM Functions}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaf5ac8c21cdba5fa8ee1dade9f58e6a6b} 
uint32\+\_\+t RESERVED3}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01092}{1092}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7362542c431beabf242dcab33471da81}\index{ITM Functions@{ITM Functions}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7362542c431beabf242dcab33471da81} 
uint32\+\_\+t RESERVED3}



Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01421}{1421}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa4bffe09d298bc1210833fde1d290086}\index{ITM Functions@{ITM Functions}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa4bffe09d298bc1210833fde1d290086} 
uint32\+\_\+t RESERVED3}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00484}{484}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaff1eefe483c7b3ed2c391d83083b1efa}\index{ITM Functions@{ITM Functions}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaff1eefe483c7b3ed2c391d83083b1efa} 
uint32\+\_\+t RESERVED3}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00541}{541}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5d2f5426c1c8dfd973687938ed24b45d}\index{ITM Functions@{ITM Functions}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5d2f5426c1c8dfd973687938ed24b45d} 
uint32\+\_\+t RESERVED3}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01377}{1377}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7d80a58642fbf3d12fd3fe56edcd58be}\index{ITM Functions@{ITM Functions}!RESERVED30@{RESERVED30}}
\index{RESERVED30@{RESERVED30}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED30}{RESERVED30}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7d80a58642fbf3d12fd3fe56edcd58be} 
uint32\+\_\+t RESERVED30}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01248}{1248}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga425a2332a06a717c38a5997b14425eb2}\index{ITM Functions@{ITM Functions}!RESERVED31@{RESERVED31}}
\index{RESERVED31@{RESERVED31}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED31}{RESERVED31}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga425a2332a06a717c38a5997b14425eb2} 
uint32\+\_\+t RESERVED31}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01250}{1250}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga1f1b36d682ed46ff0abe3b064e55e747}\index{ITM Functions@{ITM Functions}!RESERVED32@{RESERVED32}}
\index{RESERVED32@{RESERVED32}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED32}{RESERVED32}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga1f1b36d682ed46ff0abe3b064e55e747} 
uint32\+\_\+t RESERVED32}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01252}{1252}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacd88b2bd1b17624cc31c9c66496c087d}\index{ITM Functions@{ITM Functions}!RESERVED33@{RESERVED33}}
\index{RESERVED33@{RESERVED33}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED33}{RESERVED33}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacd88b2bd1b17624cc31c9c66496c087d} 
uint32\+\_\+t RESERVED33}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01254}{1254}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga1defe18fe95571e383d754b13d3f6c51}\index{ITM Functions@{ITM Functions}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga1defe18fe95571e383d754b13d3f6c51} 
uint32\+\_\+t RESERVED4}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01196}{1196}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga36fbed6985e5cd320e8eecfc73eb2846}\index{ITM Functions@{ITM Functions}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga36fbed6985e5cd320e8eecfc73eb2846} 
uint32\+\_\+t RESERVED4}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01093}{1093}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga69f82df3423581cb720a7615cfcd28ca}\index{ITM Functions@{ITM Functions}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga69f82df3423581cb720a7615cfcd28ca} 
uint32\+\_\+t RESERVED4}



Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01423}{1423}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga0701d75c5b133d8d5a4436097a202236}\index{ITM Functions@{ITM Functions}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga0701d75c5b133d8d5a4436097a202236} 
uint32\+\_\+t RESERVED4}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00486}{486}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac62686cd3425efb12a20c5acabad368f}\index{ITM Functions@{ITM Functions}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac62686cd3425efb12a20c5acabad368f} 
uint32\+\_\+t RESERVED4}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00544}{544}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac383eaddb064c33eacf2d60480c3eb71}\index{ITM Functions@{ITM Functions}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac383eaddb064c33eacf2d60480c3eb71} 
uint32\+\_\+t RESERVED4}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01380}{1380}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga171526446695fcdbfaf7992e567f881d}\index{ITM Functions@{ITM Functions}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga171526446695fcdbfaf7992e567f881d} 
uint32\+\_\+t RESERVED5}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01198}{1198}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga171526446695fcdbfaf7992e567f881d}\index{ITM Functions@{ITM Functions}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga171526446695fcdbfaf7992e567f881d} 
uint32\+\_\+t RESERVED5}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01096}{1096}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga95ce4179fa1b1d27fe791e61011f1ee7}\index{ITM Functions@{ITM Functions}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga95ce4179fa1b1d27fe791e61011f1ee7} 
uint32\+\_\+t RESERVED5}



Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01426}{1426}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gabd5ef8d9e3caace25094ac684840b270}\index{ITM Functions@{ITM Functions}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabd5ef8d9e3caace25094ac684840b270} 
uint32\+\_\+t RESERVED5}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00488}{488}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga171526446695fcdbfaf7992e567f881d}\index{ITM Functions@{ITM Functions}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga171526446695fcdbfaf7992e567f881d} 
uint32\+\_\+t RESERVED5}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00548}{548}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5009eeafbfdd33771613e8f36c4e6a34}\index{ITM Functions@{ITM Functions}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5009eeafbfdd33771613e8f36c4e6a34} 
uint32\+\_\+t RESERVED6}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01200}{1200}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gadd577333c65c06ff107a21a3be9e748f}\index{ITM Functions@{ITM Functions}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gadd577333c65c06ff107a21a3be9e748f} 
uint32\+\_\+t RESERVED6}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01098}{1098}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga438158c308a5c50a2d80c21adb72228d}\index{ITM Functions@{ITM Functions}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga438158c308a5c50a2d80c21adb72228d} 
uint32\+\_\+t RESERVED6}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00490}{490}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5009eeafbfdd33771613e8f36c4e6a34}\index{ITM Functions@{ITM Functions}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5009eeafbfdd33771613e8f36c4e6a34} 
uint32\+\_\+t RESERVED6}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00550}{550}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga0dbbc4810d588e942a16caeea77da414}\index{ITM Functions@{ITM Functions}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED7}{RESERVED7}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga0dbbc4810d588e942a16caeea77da414} 
uint32\+\_\+t RESERVED7}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01202}{1202}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaaf70515cf60effb48f95485c056c8da5}\index{ITM Functions@{ITM Functions}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED7}{RESERVED7}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaaf70515cf60effb48f95485c056c8da5} 
uint32\+\_\+t RESERVED7}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00538}{538}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaf6560e8bddb551e45119bc49bcd1c52f}\index{ITM Functions@{ITM Functions}!RESERVED8@{RESERVED8}}
\index{RESERVED8@{RESERVED8}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED8}{RESERVED8}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaf6560e8bddb551e45119bc49bcd1c52f} 
uint32\+\_\+t RESERVED8}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01204}{1204}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac51834a471d74e0522dd2734079d57cb}\index{ITM Functions@{ITM Functions}!RESERVED8@{RESERVED8}}
\index{RESERVED8@{RESERVED8}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED8}{RESERVED8}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac51834a471d74e0522dd2734079d57cb} 
uint32\+\_\+t RESERVED8\mbox{[}1U\mbox{]}}



Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00511}{511}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gadd96c3a797009b4a2ff376fb8b5ef965}\index{ITM Functions@{ITM Functions}!RESERVED9@{RESERVED9}}
\index{RESERVED9@{RESERVED9}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED9}{RESERVED9}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gadd96c3a797009b4a2ff376fb8b5ef965} 
uint32\+\_\+t RESERVED9}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01206}{1206}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga192953a3fe07f34b7c8b5660865891ca}\index{ITM Functions@{ITM Functions}!RESERVED\_ADD1@{RESERVED\_ADD1}}
\index{RESERVED\_ADD1@{RESERVED\_ADD1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED\_ADD1}{RESERVED\_ADD1}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga192953a3fe07f34b7c8b5660865891ca} 
uint32\+\_\+t RESERVED\+\_\+\+ADD1\mbox{[}21U\mbox{]}}



Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l00538}{538}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac777e23db6dd5e140d04ceaa5cc0537f}\index{ITM Functions@{ITM Functions}!RFSR@{RFSR}}
\index{RFSR@{RFSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RFSR}{RFSR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac777e23db6dd5e140d04ceaa5cc0537f} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t RFSR}

Offset\+: 0x204 (R/W) RAS Fault Status Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00543}{543}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacf27430ffaf2940fc019c14364112353}\index{ITM Functions@{ITM Functions}!RLAR@{RLAR}}
\index{RLAR@{RLAR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RLAR}{RLAR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacf27430ffaf2940fc019c14364112353} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t RLAR}

Offset\+: 0x010 (R/W) MPU Region Limit Address Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02286}{2286}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga264112fc47526e1f333c8f4b380ad31e}\index{ITM Functions@{ITM Functions}!RLAR\_A1@{RLAR\_A1}}
\index{RLAR\_A1@{RLAR\_A1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RLAR\_A1}{RLAR\_A1}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga264112fc47526e1f333c8f4b380ad31e} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t RLAR\+\_\+\+A1}

Offset\+: 0x018 (R/W) MPU Region Limit Address Register Alias 1 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02288}{2288}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga36a1e26a1eb74903e8d918ecd6c20234}\index{ITM Functions@{ITM Functions}!RLAR\_A2@{RLAR\_A2}}
\index{RLAR\_A2@{RLAR\_A2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RLAR\_A2}{RLAR\_A2}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga36a1e26a1eb74903e8d918ecd6c20234} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t RLAR\+\_\+\+A2}

Offset\+: 0x020 (R/W) MPU Region Limit Address Register Alias 2 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02290}{2290}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga9801960adf7090637f232df31bba7746}\index{ITM Functions@{ITM Functions}!RLAR\_A3@{RLAR\_A3}}
\index{RLAR\_A3@{RLAR\_A3}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RLAR\_A3}{RLAR\_A3}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga9801960adf7090637f232df31bba7746} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t RLAR\+\_\+\+A3}

Offset\+: 0x028 (R/W) MPU Region Limit Address Register Alias 3 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02292}{2292}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga840e54c4f1cf688fc9f7495ea386abb4}\index{ITM Functions@{ITM Functions}!RNR@{RNR}}
\index{RNR@{RNR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RNR}{RNR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga840e54c4f1cf688fc9f7495ea386abb4} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t RNR}

Offset\+: 0x008 (R/W) MPU Region Number Register

Offset\+: 0x008 (R/W) MPU Region RNRber Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02284}{2284}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga3323ebb4ecad890dcf5e5dc126205312}\index{ITM Functions@{ITM Functions}!RSERVED1@{RSERVED1}}
\index{RSERVED1@{RSERVED1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RSERVED1}{RSERVED1}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga3323ebb4ecad890dcf5e5dc126205312} 
uint32\+\_\+t RSERVED1}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00480}{480}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacac65f229cb3fcb5369a0a9e0393b8c0}\index{ITM Functions@{ITM Functions}!SCR@{SCR}}
\index{SCR@{SCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SCR}{SCR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacac65f229cb3fcb5369a0a9e0393b8c0} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t SCR}

Offset\+: 0x010 (R/W) System Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00517}{517}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga82f32b2c555595dfc68d1594f2f4c850}\index{ITM Functions@{ITM Functions}!SFAR@{SFAR}}
\index{SFAR@{SFAR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SFAR}{SFAR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga82f32b2c555595dfc68d1594f2f4c850} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t SFAR}

Offset\+: 0x0\+E8 (R/W) Secure Fault Address Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00540}{540}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}\index{ITM Functions@{ITM Functions}!SFPA@{SFPA}}
\index{SFPA@{SFPA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SFPA}{SFPA}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb} 
uint32\+\_\+t SFPA}

bit\+: 3 Secure floating-\/point active 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l00442}{442}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}\index{ITM Functions@{ITM Functions}!SFPA@{SFPA}}
\index{SFPA@{SFPA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SFPA}{SFPA}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb} 
uint32\+\_\+t SFPA}

bit\+: 3 Secure floating-\/point active 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00436}{436}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}\index{ITM Functions@{ITM Functions}!SFPA@{SFPA}}
\index{SFPA@{SFPA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SFPA}{SFPA}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb} 
uint32\+\_\+t SFPA}

bit\+: 3 Secure floating-\/point active 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00443}{443}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}\index{ITM Functions@{ITM Functions}!SFPA@{SFPA}}
\index{SFPA@{SFPA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SFPA}{SFPA}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb} 
uint32\+\_\+t SFPA}

bit\+: 3 Secure floating-\/point active 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00436}{436}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}\index{ITM Functions@{ITM Functions}!SFPA@{SFPA}}
\index{SFPA@{SFPA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SFPA}{SFPA}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb} 
uint32\+\_\+t SFPA}

bit\+: 3 Secure floating-\/point active 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00436}{436}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}\index{ITM Functions@{ITM Functions}!SFPA@{SFPA}}
\index{SFPA@{SFPA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SFPA}{SFPA}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb} 
uint32\+\_\+t SFPA}

bit\+: 3 Secure floating-\/point active 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l00445}{445}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}\index{ITM Functions@{ITM Functions}!SFPA@{SFPA}}
\index{SFPA@{SFPA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SFPA}{SFPA}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb} 
uint32\+\_\+t SFPA}

bit\+: 3 Secure floating-\/point active 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00446}{446}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}\index{ITM Functions@{ITM Functions}!SFPA@{SFPA}}
\index{SFPA@{SFPA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SFPA}{SFPA}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb} 
uint32\+\_\+t SFPA}

bit\+: 3 Secure floating-\/point active 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00443}{443}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5e5e68ac1050ef13a036db5ea30e73c5}\index{ITM Functions@{ITM Functions}!SFSR@{SFSR}}
\index{SFSR@{SFSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SFSR}{SFSR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5e5e68ac1050ef13a036db5ea30e73c5} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t SFSR}

Offset\+: 0x0\+E4 (R/W) Secure Fault Status Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00539}{539}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga44ad5c292dbd77e72f310902375a8a06}\index{ITM Functions@{ITM Functions}!SHCSR@{SHCSR}}
\index{SHCSR@{SHCSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SHCSR}{SHCSR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga44ad5c292dbd77e72f310902375a8a06} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t SHCSR}

Offset\+: 0x024 (R/W) System Handler Control and State Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00520}{520}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga293826a2c44f754e80af03d62f62f9e6}\index{ITM Functions@{ITM Functions}!SHP@{SHP}}
\index{SHP@{SHP}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SHP}{SHP}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga293826a2c44f754e80af03d62f62f9e6} 
\+\_\+\+\_\+\+IOM uint8\+\_\+t SHP\mbox{[}12U\mbox{]}}

Offset\+: 0x018 (R/W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00387}{387}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7ad5506df4709580091a9af0a9f6a28e}\index{ITM Functions@{ITM Functions}!SHPR@{SHPR}}
\index{SHPR@{SHPR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SHPR}{SHPR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7ad5506df4709580091a9af0a9f6a28e} 
\+\_\+\+\_\+\+IOM uint8\+\_\+t SHPR}

Offset\+: 0x018 (R/W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15)

Offset\+: 0x01C (R/W) System Handlers Priority Registers. \mbox{[}0\mbox{]} is RESERVED 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00519}{519}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaafa1400cd3168b21652b86599ad3ed83}\index{ITM Functions@{ITM Functions}!SLEEPCNT@{SLEEPCNT}}
\index{SLEEPCNT@{SLEEPCNT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SLEEPCNT}{SLEEPCNT}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaafa1400cd3168b21652b86599ad3ed83} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t SLEEPCNT}

Offset\+: 0x010 (R/W) Sleep Count Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01185}{1185}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae9673e1acb75a46ed9852fd7a557cb7d}\index{ITM Functions@{ITM Functions}!SPPR@{SPPR}}
\index{SPPR@{SPPR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SPPR}{SPPR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae9673e1acb75a46ed9852fd7a557cb7d} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t SPPR}

Offset\+: 0x0\+F0 (R/W) Selected Pin Protocol Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01372}{1372}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}\index{ITM Functions@{ITM Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SPSEL}{SPSEL}\hspace{0.1cm}{\footnotesize\ttfamily [1/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b} 
uint32\+\_\+t SPSEL}

bit\+: 1 Stack to be used 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00319}{319}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}\index{ITM Functions@{ITM Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SPSEL}{SPSEL}\hspace{0.1cm}{\footnotesize\ttfamily [2/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b} 
uint32\+\_\+t SPSEL}

bit\+: 1 Stack-\/pointer select 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l00440}{440}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}\index{ITM Functions@{ITM Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SPSEL}{SPSEL}\hspace{0.1cm}{\footnotesize\ttfamily [3/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b} 
uint32\+\_\+t SPSEL}

bit\+: 1 Stack-\/pointer select 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00434}{434}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}\index{ITM Functions@{ITM Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SPSEL}{SPSEL}\hspace{0.1cm}{\footnotesize\ttfamily [4/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b} 
uint32\+\_\+t SPSEL}

bit\+: 1 Stack-\/pointer select 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00441}{441}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}\index{ITM Functions@{ITM Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SPSEL}{SPSEL}\hspace{0.1cm}{\footnotesize\ttfamily [5/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b} 
uint32\+\_\+t SPSEL}

bit\+: 1 Stack to be used 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00319}{319}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}\index{ITM Functions@{ITM Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SPSEL}{SPSEL}\hspace{0.1cm}{\footnotesize\ttfamily [6/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b} 
uint32\+\_\+t SPSEL}

bit\+: 1 Stack-\/pointer select 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00434}{434}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}\index{ITM Functions@{ITM Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SPSEL}{SPSEL}\hspace{0.1cm}{\footnotesize\ttfamily [7/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b} 
uint32\+\_\+t SPSEL}

bit\+: 1 Stack-\/pointer select 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00434}{434}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}\index{ITM Functions@{ITM Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SPSEL}{SPSEL}\hspace{0.1cm}{\footnotesize\ttfamily [8/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b} 
uint32\+\_\+t SPSEL}

bit\+: 1 Stack to be used 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00381}{381}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}\index{ITM Functions@{ITM Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SPSEL}{SPSEL}\hspace{0.1cm}{\footnotesize\ttfamily [9/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b} 
uint32\+\_\+t SPSEL}

bit\+: 1 Stack-\/pointer select 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l00443}{443}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}\index{ITM Functions@{ITM Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SPSEL}{SPSEL}\hspace{0.1cm}{\footnotesize\ttfamily [10/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b} 
uint32\+\_\+t SPSEL}

bit\+: 1 Stack to be used 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00396}{396}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}\index{ITM Functions@{ITM Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SPSEL}{SPSEL}\hspace{0.1cm}{\footnotesize\ttfamily [11/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b} 
uint32\+\_\+t SPSEL}

bit\+: 1 Stack-\/pointer select 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00444}{444}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}\index{ITM Functions@{ITM Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SPSEL}{SPSEL}\hspace{0.1cm}{\footnotesize\ttfamily [12/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b} 
uint32\+\_\+t SPSEL}

bit\+: 1 Stack-\/pointer select

bit\+: 1 Stack to be used 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00441}{441}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga1585b32a1ab860d0d77803475d08c7c6}\index{ITM Functions@{ITM Functions}!SSPSR@{SSPSR}}
\index{SSPSR@{SSPSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SSPSR}{SSPSR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga1585b32a1ab860d0d77803475d08c7c6} 
\+\_\+\+\_\+\+IM uint32\+\_\+t SSPSR}

Offset\+: 0x000 (R/ ) Supported Parallel Port Sizes Register

Offset\+: 0x000 (R/ ) Supported Parallel Port Size Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01367}{1367}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gada9cbba14ab1cc3fddd585f870932db8}\index{ITM Functions@{ITM Functions}!STIR@{STIR}}
\index{STIR@{STIR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{STIR}{STIR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gada9cbba14ab1cc3fddd585f870932db8} 
\+\_\+\+\_\+\+OM uint32\+\_\+t STIR}

Offset\+: 0x\+E00 ( /W) Software Trigger Interrupt Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00491}{491}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gada9cbba14ab1cc3fddd585f870932db8}\index{ITM Functions@{ITM Functions}!STIR@{STIR}}
\index{STIR@{STIR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{STIR}{STIR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gada9cbba14ab1cc3fddd585f870932db8} 
\+\_\+\+\_\+\+OM uint32\+\_\+t STIR}

Offset\+: 0x200 ( /W) Software Triggered Interrupt Register

Offset\+: F00-\/\+D00=0x200 ( /W) Software Triggered Interrupt Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00542}{542}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae7a5a4b24605b06d417c53a116abdf84}\index{ITM Functions@{ITM Functions}!STLD0MPUOR@{STLD0MPUOR}}
\index{STLD0MPUOR@{STLD0MPUOR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{STLD0MPUOR}{STLD0MPUOR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae7a5a4b24605b06d417c53a116abdf84} 
\+\_\+\+\_\+\+IM uint32\+\_\+t STLD0\+MPUOR}

Offset\+: 0x018 (R/ ) MPU Memory Attributes Register 0 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01785}{1785}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6889f2172b275ed5504d859c3b164bcb}\index{ITM Functions@{ITM Functions}!STLD1MPUOR@{STLD1MPUOR}}
\index{STLD1MPUOR@{STLD1MPUOR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{STLD1MPUOR}{STLD1MPUOR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6889f2172b275ed5504d859c3b164bcb} 
\+\_\+\+\_\+\+IM uint32\+\_\+t STLD1\+MPUOR}

Offset\+: 0x01C (R/ ) MPU Memory Attributes Register 1 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01786}{1786}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga07901544923c85d84dc89bcbee505904}\index{ITM Functions@{ITM Functions}!STLIDMPUSR@{STLIDMPUSR}}
\index{STLIDMPUSR@{STLIDMPUSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{STLIDMPUSR}{STLIDMPUSR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga07901544923c85d84dc89bcbee505904} 
\+\_\+\+\_\+\+OM uint32\+\_\+t STLIDMPUSR}

Offset\+: 0x010 ( /W) MPU Sanple Register 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01783}{1783}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga23948e228365c8f92c904ed979e47397}\index{ITM Functions@{ITM Functions}!STLIMPUOR@{STLIMPUOR}}
\index{STLIMPUOR@{STLIMPUOR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{STLIMPUOR}{STLIMPUOR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga23948e228365c8f92c904ed979e47397} 
\+\_\+\+\_\+\+IM uint32\+\_\+t STLIMPUOR}

Offset\+: 0x014 (R/ ) MPU Region Hit Register 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01784}{1784}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga65b0db66b8e922cb2102774f2b813c3e}\index{ITM Functions@{ITM Functions}!STLNVICACTVOR@{STLNVICACTVOR}}
\index{STLNVICACTVOR@{STLNVICACTVOR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{STLNVICACTVOR}{STLNVICACTVOR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga65b0db66b8e922cb2102774f2b813c3e} 
\+\_\+\+\_\+\+IM uint32\+\_\+t STLNVICACTVOR}

Offset\+: 0x004 (R/ ) NVIC Active Priority Tree Register 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01781}{1781}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga007a759d95e71d623c7d4fe9635a2a32}\index{ITM Functions@{ITM Functions}!STLNVICPENDOR@{STLNVICPENDOR}}
\index{STLNVICPENDOR@{STLNVICPENDOR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{STLNVICPENDOR}{STLNVICPENDOR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga007a759d95e71d623c7d4fe9635a2a32} 
\+\_\+\+\_\+\+IM uint32\+\_\+t STLNVICPENDOR}

Offset\+: 0x000 (R/ ) NVIC Pending Priority Tree Register 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01780}{1780}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}\index{ITM Functions@{ITM Functions}!T@{T}}
\index{T@{T}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{T}{T}\hspace{0.1cm}{\footnotesize\ttfamily [1/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972} 
uint32\+\_\+t T}

bit\+: 24 Thumb bit 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00271}{271}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}\index{ITM Functions@{ITM Functions}!T@{T}}
\index{T@{T}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{T}{T}\hspace{0.1cm}{\footnotesize\ttfamily [2/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972} 
uint32\+\_\+t T}

bit\+: 24 Thumb bit (read 0) 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l00392}{392}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}\index{ITM Functions@{ITM Functions}!T@{T}}
\index{T@{T}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{T}{T}\hspace{0.1cm}{\footnotesize\ttfamily [3/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972} 
uint32\+\_\+t T}

bit\+: 24 Thumb bit (read 0) 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00386}{386}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}\index{ITM Functions@{ITM Functions}!T@{T}}
\index{T@{T}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{T}{T}\hspace{0.1cm}{\footnotesize\ttfamily [4/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972} 
uint32\+\_\+t T}

bit\+: 24 Thumb bit (read 0) 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00393}{393}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}\index{ITM Functions@{ITM Functions}!T@{T}}
\index{T@{T}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{T}{T}\hspace{0.1cm}{\footnotesize\ttfamily [5/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972} 
uint32\+\_\+t T}

bit\+: 24 Thumb bit 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00271}{271}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}\index{ITM Functions@{ITM Functions}!T@{T}}
\index{T@{T}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{T}{T}\hspace{0.1cm}{\footnotesize\ttfamily [6/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972} 
uint32\+\_\+t T}

bit\+: 24 Thumb bit (read 0) 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00386}{386}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}\index{ITM Functions@{ITM Functions}!T@{T}}
\index{T@{T}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{T}{T}\hspace{0.1cm}{\footnotesize\ttfamily [7/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972} 
uint32\+\_\+t T}

bit\+: 24 Thumb bit (read 0) 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00386}{386}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}\index{ITM Functions@{ITM Functions}!T@{T}}
\index{T@{T}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{T}{T}\hspace{0.1cm}{\footnotesize\ttfamily [8/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972} 
uint32\+\_\+t T}

bit\+: 24 Thumb bit 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00330}{330}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}\index{ITM Functions@{ITM Functions}!T@{T}}
\index{T@{T}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{T}{T}\hspace{0.1cm}{\footnotesize\ttfamily [9/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972} 
uint32\+\_\+t T}

bit\+: 24 Thumb bit (read 0) 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l00395}{395}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}\index{ITM Functions@{ITM Functions}!T@{T}}
\index{T@{T}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{T}{T}\hspace{0.1cm}{\footnotesize\ttfamily [10/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972} 
uint32\+\_\+t T}

bit\+: 24 Thumb bit 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00345}{345}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}\index{ITM Functions@{ITM Functions}!T@{T}}
\index{T@{T}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{T}{T}\hspace{0.1cm}{\footnotesize\ttfamily [11/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972} 
uint32\+\_\+t T}

bit\+: 24 Thumb bit (read 0) 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00393}{393}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}\index{ITM Functions@{ITM Functions}!T@{T}}
\index{T@{T}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{T}{T}\hspace{0.1cm}{\footnotesize\ttfamily [12/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972} 
uint32\+\_\+t T}

bit\+: 24 Thumb bit (read 0)

bit\+: 24 Thumb bit 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00393}{393}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4111c001c1e56fd3f51d27c5a63b04e6}\index{ITM Functions@{ITM Functions}!TCR@{TCR}}
\index{TCR@{TCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{TCR}{TCR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4111c001c1e56fd3f51d27c5a63b04e6} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t TCR}

Offset\+: 0x\+E80 (R/W) ITM Trace Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01091}{1091}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaee87890959972bb2ff1f5a8354dc6c85}\index{ITM Functions@{ITM Functions}!TEBR0@{TEBR0}}
\index{TEBR0@{TEBR0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{TEBR0}{TEBR0}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaee87890959972bb2ff1f5a8354dc6c85} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t TEBR0}

Offset\+: 0x020 (R/W) TCM Error Bank Register 0 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01623}{1623}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga44ba96ff3c8b86f8542f5f10eb72031e}\index{ITM Functions@{ITM Functions}!TEBR1@{TEBR1}}
\index{TEBR1@{TEBR1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{TEBR1}{TEBR1}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga44ba96ff3c8b86f8542f5f10eb72031e} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t TEBR1}

Offset\+: 0x028 (R/W) TCM Error Bank Register 1 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01625}{1625}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa6530efad3a727fb3cc8f509403b9948}\index{ITM Functions@{ITM Functions}!TER@{TER}}
\index{TER@{TER}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{TER}{TER}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa6530efad3a727fb3cc8f509403b9948} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t TER}

Offset\+: 0x\+E00 (R/W) ITM Trace Enable Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01087}{1087}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gafe5e266862734ca1082ceddff7180688}\index{ITM Functions@{ITM Functions}!TPR@{TPR}}
\index{TPR@{TPR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{TPR}{TPR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gafe5e266862734ca1082ceddff7180688} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t TPR}

Offset\+: 0x\+E40 (R/W) ITM Trace Privilege Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01089}{1089}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaee6e8f4171b9024d763ba87f3ce92e73}\index{ITM Functions@{ITM Functions}!TYPE@{TYPE}}
\index{TYPE@{TYPE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{TYPE}{TYPE}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaee6e8f4171b9024d763ba87f3ce92e73} 
\+\_\+\+\_\+\+IM uint32\+\_\+t TYPE}

Offset\+: 0x000 (R/ ) MPU Type Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02282}{2282}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaee6e8f4171b9024d763ba87f3ce92e73}\index{ITM Functions@{ITM Functions}!TYPE@{TYPE}}
\index{TYPE@{TYPE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{TYPE}{TYPE}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaee6e8f4171b9024d763ba87f3ce92e73} 
\+\_\+\+\_\+\+IM uint32\+\_\+t TYPE}

Offset\+: 0x\+FC8 (R/ ) Device Identifier Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01381}{1381}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}\index{ITM Functions@{ITM Functions}!u16@{u16}}
\index{u16@{u16}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u16}{u16}\hspace{0.1cm}{\footnotesize\ttfamily [1/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739} 
\+\_\+\+\_\+\+OM uint16\+\_\+t u16}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00748}{748}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}\index{ITM Functions@{ITM Functions}!u16@{u16}}
\index{u16@{u16}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u16}{u16}\hspace{0.1cm}{\footnotesize\ttfamily [2/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739} 
\+\_\+\+\_\+\+OM uint16\+\_\+t u16}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l01080}{1080}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}\index{ITM Functions@{ITM Functions}!u16@{u16}}
\index{u16@{u16}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u16}{u16}\hspace{0.1cm}{\footnotesize\ttfamily [3/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739} 
\+\_\+\+\_\+\+OM uint16\+\_\+t u16}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01022}{1022}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}\index{ITM Functions@{ITM Functions}!u16@{u16}}
\index{u16@{u16}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u16}{u16}\hspace{0.1cm}{\footnotesize\ttfamily [4/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739} 
\+\_\+\+\_\+\+OM uint16\+\_\+t u16}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01083}{1083}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}\index{ITM Functions@{ITM Functions}!u16@{u16}}
\index{u16@{u16}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u16}{u16}\hspace{0.1cm}{\footnotesize\ttfamily [5/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739} 
\+\_\+\+\_\+\+OM uint16\+\_\+t u16}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00763}{763}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}\index{ITM Functions@{ITM Functions}!u16@{u16}}
\index{u16@{u16}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u16}{u16}\hspace{0.1cm}{\footnotesize\ttfamily [6/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739} 
\+\_\+\+\_\+\+OM uint16\+\_\+t u16}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01022}{1022}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}\index{ITM Functions@{ITM Functions}!u16@{u16}}
\index{u16@{u16}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u16}{u16}\hspace{0.1cm}{\footnotesize\ttfamily [7/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739} 
\+\_\+\+\_\+\+OM uint16\+\_\+t u16}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01022}{1022}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}\index{ITM Functions@{ITM Functions}!u16@{u16}}
\index{u16@{u16}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u16}{u16}\hspace{0.1cm}{\footnotesize\ttfamily [8/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739} 
\+\_\+\+\_\+\+OM uint16\+\_\+t u16}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00821}{821}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}\index{ITM Functions@{ITM Functions}!u16@{u16}}
\index{u16@{u16}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u16}{u16}\hspace{0.1cm}{\footnotesize\ttfamily [9/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739} 
\+\_\+\+\_\+\+OM uint16\+\_\+t u16}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01128}{1128}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}\index{ITM Functions@{ITM Functions}!u16@{u16}}
\index{u16@{u16}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u16}{u16}\hspace{0.1cm}{\footnotesize\ttfamily [10/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739} 
\+\_\+\+\_\+\+OM uint16\+\_\+t u16}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01045}{1045}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}\index{ITM Functions@{ITM Functions}!u16@{u16}}
\index{u16@{u16}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u16}{u16}\hspace{0.1cm}{\footnotesize\ttfamily [11/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739} 
\+\_\+\+\_\+\+OM uint16\+\_\+t u16}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l01124}{1124}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}\index{ITM Functions@{ITM Functions}!u16@{u16}}
\index{u16@{u16}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u16}{u16}\hspace{0.1cm}{\footnotesize\ttfamily [12/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739} 
\+\_\+\+\_\+\+OM uint16\+\_\+t u16}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01083}{1083}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}\index{ITM Functions@{ITM Functions}!u32@{u32}}
\index{u32@{u32}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u32}{u32}\hspace{0.1cm}{\footnotesize\ttfamily [1/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1} 
\+\_\+\+\_\+\+OM uint32\+\_\+t u32}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00749}{749}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}\index{ITM Functions@{ITM Functions}!u32@{u32}}
\index{u32@{u32}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u32}{u32}\hspace{0.1cm}{\footnotesize\ttfamily [2/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1} 
\+\_\+\+\_\+\+OM uint32\+\_\+t u32}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l01081}{1081}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}\index{ITM Functions@{ITM Functions}!u32@{u32}}
\index{u32@{u32}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u32}{u32}\hspace{0.1cm}{\footnotesize\ttfamily [3/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1} 
\+\_\+\+\_\+\+OM uint32\+\_\+t u32}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01023}{1023}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}\index{ITM Functions@{ITM Functions}!u32@{u32}}
\index{u32@{u32}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u32}{u32}\hspace{0.1cm}{\footnotesize\ttfamily [4/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1} 
\+\_\+\+\_\+\+OM uint32\+\_\+t u32}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01084}{1084}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}\index{ITM Functions@{ITM Functions}!u32@{u32}}
\index{u32@{u32}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u32}{u32}\hspace{0.1cm}{\footnotesize\ttfamily [5/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1} 
\+\_\+\+\_\+\+OM uint32\+\_\+t u32}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00764}{764}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}\index{ITM Functions@{ITM Functions}!u32@{u32}}
\index{u32@{u32}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u32}{u32}\hspace{0.1cm}{\footnotesize\ttfamily [6/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1} 
\+\_\+\+\_\+\+OM uint32\+\_\+t u32}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01023}{1023}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}\index{ITM Functions@{ITM Functions}!u32@{u32}}
\index{u32@{u32}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u32}{u32}\hspace{0.1cm}{\footnotesize\ttfamily [7/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1} 
\+\_\+\+\_\+\+OM uint32\+\_\+t u32}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01023}{1023}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}\index{ITM Functions@{ITM Functions}!u32@{u32}}
\index{u32@{u32}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u32}{u32}\hspace{0.1cm}{\footnotesize\ttfamily [8/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1} 
\+\_\+\+\_\+\+OM uint32\+\_\+t u32}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00822}{822}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}\index{ITM Functions@{ITM Functions}!u32@{u32}}
\index{u32@{u32}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u32}{u32}\hspace{0.1cm}{\footnotesize\ttfamily [9/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1} 
\+\_\+\+\_\+\+OM uint32\+\_\+t u32}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01129}{1129}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}\index{ITM Functions@{ITM Functions}!u32@{u32}}
\index{u32@{u32}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u32}{u32}\hspace{0.1cm}{\footnotesize\ttfamily [10/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1} 
\+\_\+\+\_\+\+OM uint32\+\_\+t u32}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01046}{1046}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}\index{ITM Functions@{ITM Functions}!u32@{u32}}
\index{u32@{u32}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u32}{u32}\hspace{0.1cm}{\footnotesize\ttfamily [11/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1} 
\+\_\+\+\_\+\+OM uint32\+\_\+t u32}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l01125}{1125}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}\index{ITM Functions@{ITM Functions}!u32@{u32}}
\index{u32@{u32}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u32}{u32}\hspace{0.1cm}{\footnotesize\ttfamily [12/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1} 
\+\_\+\+\_\+\+OM uint32\+\_\+t u32}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01084}{1084}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}\index{ITM Functions@{ITM Functions}!u8@{u8}}
\index{u8@{u8}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u8}{u8}\hspace{0.1cm}{\footnotesize\ttfamily [1/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c} 
\+\_\+\+\_\+\+OM uint8\+\_\+t u8}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00747}{747}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}\index{ITM Functions@{ITM Functions}!u8@{u8}}
\index{u8@{u8}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u8}{u8}\hspace{0.1cm}{\footnotesize\ttfamily [2/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c} 
\+\_\+\+\_\+\+OM uint8\+\_\+t u8}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l01079}{1079}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}\index{ITM Functions@{ITM Functions}!u8@{u8}}
\index{u8@{u8}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u8}{u8}\hspace{0.1cm}{\footnotesize\ttfamily [3/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c} 
\+\_\+\+\_\+\+OM uint8\+\_\+t u8}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01021}{1021}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}\index{ITM Functions@{ITM Functions}!u8@{u8}}
\index{u8@{u8}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u8}{u8}\hspace{0.1cm}{\footnotesize\ttfamily [4/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c} 
\+\_\+\+\_\+\+OM uint8\+\_\+t u8}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01082}{1082}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}\index{ITM Functions@{ITM Functions}!u8@{u8}}
\index{u8@{u8}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u8}{u8}\hspace{0.1cm}{\footnotesize\ttfamily [5/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c} 
\+\_\+\+\_\+\+OM uint8\+\_\+t u8}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00762}{762}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}\index{ITM Functions@{ITM Functions}!u8@{u8}}
\index{u8@{u8}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u8}{u8}\hspace{0.1cm}{\footnotesize\ttfamily [6/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c} 
\+\_\+\+\_\+\+OM uint8\+\_\+t u8}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01021}{1021}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}\index{ITM Functions@{ITM Functions}!u8@{u8}}
\index{u8@{u8}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u8}{u8}\hspace{0.1cm}{\footnotesize\ttfamily [7/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c} 
\+\_\+\+\_\+\+OM uint8\+\_\+t u8}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01021}{1021}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}\index{ITM Functions@{ITM Functions}!u8@{u8}}
\index{u8@{u8}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u8}{u8}\hspace{0.1cm}{\footnotesize\ttfamily [8/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c} 
\+\_\+\+\_\+\+OM uint8\+\_\+t u8}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00820}{820}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}\index{ITM Functions@{ITM Functions}!u8@{u8}}
\index{u8@{u8}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u8}{u8}\hspace{0.1cm}{\footnotesize\ttfamily [9/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c} 
\+\_\+\+\_\+\+OM uint8\+\_\+t u8}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l01127}{1127}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}\index{ITM Functions@{ITM Functions}!u8@{u8}}
\index{u8@{u8}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u8}{u8}\hspace{0.1cm}{\footnotesize\ttfamily [10/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c} 
\+\_\+\+\_\+\+OM uint8\+\_\+t u8}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01044}{1044}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}\index{ITM Functions@{ITM Functions}!u8@{u8}}
\index{u8@{u8}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u8}{u8}\hspace{0.1cm}{\footnotesize\ttfamily [11/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c} 
\+\_\+\+\_\+\+OM uint8\+\_\+t u8}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l01123}{1123}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}\index{ITM Functions@{ITM Functions}!u8@{u8}}
\index{u8@{u8}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u8}{u8}\hspace{0.1cm}{\footnotesize\ttfamily [12/12]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c} 
\+\_\+\+\_\+\+OM uint8\+\_\+t u8}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01082}{1082}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gab18f38e65df84fe9c32200d4bbf0c46f}\index{ITM Functions@{ITM Functions}!UBTI\_EN@{UBTI\_EN}}
\index{UBTI\_EN@{UBTI\_EN}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{UBTI\_EN}{UBTI\_EN}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gab18f38e65df84fe9c32200d4bbf0c46f} 
uint32\+\_\+t UBTI\+\_\+\+EN}

bit\+: 5 Unprivileged branch target identification enable 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00448}{448}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gab18f38e65df84fe9c32200d4bbf0c46f}\index{ITM Functions@{ITM Functions}!UBTI\_EN@{UBTI\_EN}}
\index{UBTI\_EN@{UBTI\_EN}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{UBTI\_EN}{UBTI\_EN}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gab18f38e65df84fe9c32200d4bbf0c46f} 
uint32\+\_\+t UBTI\+\_\+\+EN}

bit\+: 5 Unprivileged branch target identification enable 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00448}{448}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga78322acfd44d68f63a3d81f0de6a7619}\index{ITM Functions@{ITM Functions}!UPAC\_EN@{UPAC\_EN}}
\index{UPAC\_EN@{UPAC\_EN}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{UPAC\_EN}{UPAC\_EN}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga78322acfd44d68f63a3d81f0de6a7619} 
uint32\+\_\+t UPAC\+\_\+\+EN}

bit\+: 7 Unprivileged pointer authentication enable 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00450}{450}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga78322acfd44d68f63a3d81f0de6a7619}\index{ITM Functions@{ITM Functions}!UPAC\_EN@{UPAC\_EN}}
\index{UPAC\_EN@{UPAC\_EN}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{UPAC\_EN}{UPAC\_EN}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga78322acfd44d68f63a3d81f0de6a7619} 
uint32\+\_\+t UPAC\+\_\+\+EN}

bit\+: 7 Unprivileged pointer authentication enable 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00450}{450}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [1/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222} 
uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00336}{336}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [2/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222} 
uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00217}{217}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [3/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222} 
uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l00335}{335}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [4/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222} 
uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00329}{329}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [5/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222} 
uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00217}{217}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [6/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222} 
uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00329}{329}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [7/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222} 
uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00329}{329}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [8/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222} 
uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00272}{272}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [9/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222} 
uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l00338}{338}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [10/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222} 
uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00287}{287}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [11/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222} 
uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00334}{334}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [12/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222} 
uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00336}{336}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [13/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222} 
uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00274}{274}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [14/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222} 
uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l00395}{395}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [15/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222} 
uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00389}{389}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [16/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222} 
uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00396}{396}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [17/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222} 
uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00274}{274}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [18/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222} 
uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00389}{389}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [19/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222} 
uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00389}{389}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [20/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222} 
uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00333}{333}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [21/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222} 
uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l00398}{398}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [22/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222} 
uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00348}{348}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [23/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222} 
uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00396}{396}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [24/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222} 
uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00396}{396}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae7a655a853654127f3dfb7fa32c3f457}\index{ITM Functions@{ITM Functions}!VAL@{VAL}}
\index{VAL@{VAL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{VAL}{VAL}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae7a655a853654127f3dfb7fa32c3f457} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t VAL}

Offset\+: 0x008 (R/W) Sys\+Tick Current Value Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01030}{1030}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gae457d2615e203c3d5904a43a1bc9df71}\index{ITM Functions@{ITM Functions}!VTOR@{VTOR}}
\index{VTOR@{VTOR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{VTOR}{VTOR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae457d2615e203c3d5904a43a1bc9df71} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t VTOR}

Offset\+: 0x008 (R/W) Vector Table Offset Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00515}{515}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad0fb62e7a08e70fc5e0a76b67809f84b}\index{ITM Functions@{ITM Functions}!w@{w}}
\index{w@{w}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{w}{w}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad0fb62e7a08e70fc5e0a76b67809f84b} 
uint32\+\_\+t w}

Type used for word access 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00341}{341}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad0fb62e7a08e70fc5e0a76b67809f84b}\index{ITM Functions@{ITM Functions}!w@{w}}
\index{w@{w}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{w}{w}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad0fb62e7a08e70fc5e0a76b67809f84b} 
uint32\+\_\+t w}

Type used for word access 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00446}{446}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad0fb62e7a08e70fc5e0a76b67809f84b}\index{ITM Functions@{ITM Functions}!w@{w}}
\index{w@{w}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{w}{w}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad0fb62e7a08e70fc5e0a76b67809f84b} 
uint32\+\_\+t w}

Type used for word access 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00374}{374}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_gad0fb62e7a08e70fc5e0a76b67809f84b}\index{ITM Functions@{ITM Functions}!w@{w}}
\index{w@{w}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{w}{w}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad0fb62e7a08e70fc5e0a76b67809f84b} 
uint32\+\_\+t w}

Type used for word access 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00401}{401}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [1/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e} 
uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00338}{338}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [2/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e} 
uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00219}{219}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [3/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e} 
uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l00337}{337}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [4/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e} 
uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00331}{331}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [5/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e} 
uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00219}{219}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [6/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e} 
uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00331}{331}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [7/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e} 
uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00331}{331}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [8/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e} 
uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00274}{274}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [9/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e} 
uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l00340}{340}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [10/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e} 
uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00289}{289}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [11/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e} 
uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00336}{336}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [12/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e} 
uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00338}{338}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [13/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e} 
uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00276}{276}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [14/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e} 
uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__starmc1_8h_source_l00397}{397}} of file \mbox{\hyperlink{core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [15/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e} 
uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00391}{391}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [16/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e} 
uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00398}{398}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [17/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e} 
uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00276}{276}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [18/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e} 
uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00391}{391}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [19/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e} 
uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00391}{391}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [20/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e} 
uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00335}{335}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [21/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e} 
uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__cm55_8h_source_l00400}{400}} of file \mbox{\hyperlink{core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [22/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e} 
uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00350}{350}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [23/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e} 
uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__cm85_8h_source_l00398}{398}} of file \mbox{\hyperlink{core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [24/24]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e} 
uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00398}{398}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

