read -sv run_verilog_mid/adder_32b_9_62_adabc03341ab12d387ac7cb1cab83159.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_62_adabc03341ab12d387ac7cb1cab83159_yosys.v
