\BOOKMARK [0][-]{section*.1}{Resumen}{}% 1
\BOOKMARK [0][-]{chapter.5}{\376\377\000I\000n\000t\000r\000o\000d\000u\000c\000c\000i\000\363\000n}{}% 2
\BOOKMARK [1][-]{section.6}{Conceptos\040generales\040de\040radares}{chapter.5}% 3
\BOOKMARK [2][-]{subsection.7}{Radar}{section.6}% 4
\BOOKMARK [2][-]{subsection.10}{Tipos\040de\040radares}{section.6}% 5
\BOOKMARK [2][-]{subsection.11}{\376\377\000M\000e\000d\000i\000c\000i\000\363\000n\000\040\000d\000e\000\040\000d\000i\000s\000t\000a\000n\000c\000i\000a}{section.6}% 6
\BOOKMARK [2][-]{subsection.13}{Interferencias}{section.6}% 7
\BOOKMARK [1][-]{section.14}{\376\377\000P\000r\000o\000c\000e\000s\000a\000m\000i\000e\000n\000t\000o\000\040\000d\000e\000\040\000l\000a\000\040\000s\000e\000\361\000a\000l\000\040\000d\000e\000\040\000r\000a\000d\000a\000r}{chapter.5}% 8
\BOOKMARK [2][-]{subsection.15}{Procesador\040monoradar}{section.14}% 9
\BOOKMARK [1][-]{section.16}{\376\377\000T\000\351\000c\000n\000i\000c\000a\000s\000\040\000C\000F\000A\000R}{chapter.5}% 10
\BOOKMARK [2][-]{subsection.17}{CA-CFAR}{section.16}% 11
\BOOKMARK [2][-]{subsection.20}{\376\377\000T\000\351\000c\000n\000i\000c\000a\000s\000\040\000C\000A\000-\000C\000F\000A\000R\000\040\000r\000e\000l\000a\000c\000i\000o\000n\000a\000d\000a\000s}{section.16}% 12
\BOOKMARK [2][-]{subsection.21}{\376\377\000O\000t\000r\000a\000s\000\040\000t\000\351\000c\000n\000i\000c\000a\000s\000\040\000C\000F\000A\000R}{section.16}% 13
\BOOKMARK [1][-]{section.22}{FPGA}{chapter.5}% 14
\BOOKMARK [2][-]{subsection.24}{SoC-FPGA}{section.22}% 15
\BOOKMARK [1][-]{section.25}{\376\377\000B\000l\000o\000q\000u\000e\000s\000\040\000b\000\341\000s\000i\000c\000o\000s\000\040\000d\000e\000\040\000u\000n\000a\000\040\000F\000P\000G\000A}{chapter.5}% 16
\BOOKMARK [2][-]{subsection.26}{ALM}{section.25}% 17
\BOOKMARK [2][-]{subsection.28}{Bloques\040de\040memoria}{section.25}% 18
\BOOKMARK [2][-]{subsection.29}{Relojes\040y\040PLLs}{section.25}% 19
\BOOKMARK [2][-]{subsection.30}{Hard\040Processor\040System}{section.25}% 20
\BOOKMARK [1][-]{section.31}{\376\377\000N\000i\000v\000e\000l\000e\000s\000\040\000d\000e\000\040\000a\000b\000s\000t\000r\000a\000c\000c\000i\000\363\000n\000\040\000e\000n\000\040\000e\000l\000\040\000d\000i\000s\000e\000\361\000o\000\040\000d\000i\000g\000i\000t\000a\000l}{chapter.5}% 21
\BOOKMARK [1][-]{section.32}{\376\377\000L\000e\000n\000g\000u\000a\000j\000e\000\040\000d\000e\000\040\000d\000e\000s\000c\000r\000i\000p\000c\000i\000\363\000n\000\040\000d\000e\000\040\000h\000a\000r\000d\000w\000a\000r\000e}{chapter.5}% 22
\BOOKMARK [2][-]{subsection.33}{\376\377\000A\000s\000p\000e\000c\000t\000o\000s\000\040\000b\000\341\000s\000i\000c\000o\000s\000\040\000d\000e\000l\000\040\000l\000e\000n\000g\000u\000a\000j\000e\000\040\000V\000H\000D\000L}{section.32}% 23
\BOOKMARK [3][-]{section*.34}{\376\377\000E\000n\000t\000i\000d\000a\000d\000\040\000d\000e\000\040\000d\000i\000s\000e\000\361\000o}{subsection.33}% 24
\BOOKMARK [3][-]{section*.36}{\376\377\000A\000r\000q\000u\000i\000t\000e\000c\000t\000u\000r\000a\000\040\000d\000e\000\040\000d\000i\000s\000e\000\361\000o}{subsection.33}% 25
\BOOKMARK [2][-]{subsection.38}{Verilog}{section.32}% 26
\BOOKMARK [1][-]{section.40}{\376\377\000F\000l\000u\000j\000o\000\040\000d\000e\000\040\000d\000i\000s\000e\000\361\000o}{chapter.5}% 27
\BOOKMARK [2][-]{subsection.41}{\376\377\000D\000i\000s\000e\000\361\000o}{section.40}% 28
\BOOKMARK [2][-]{subsection.42}{\376\377\000S\000i\000m\000u\000l\000a\000c\000i\000\363\000n}{section.40}% 29
\BOOKMARK [2][-]{subsection.48}{\376\377\000S\000\355\000n\000t\000e\000s\000i\000s}{section.40}% 30
\BOOKMARK [2][-]{subsection.52}{\376\377\000I\000m\000p\000l\000e\000m\000e\000n\000t\000a\000c\000i\000\363\000n}{section.40}% 31
\BOOKMARK [2][-]{subsection.53}{\376\377\000C\000o\000n\000f\000i\000g\000u\000r\000a\000c\000i\000\363\000n}{section.40}% 32
\BOOKMARK [0][-]{chapter.54}{\376\377\000M\000a\000t\000e\000r\000i\000a\000l\000e\000s\000\040\000y\000\040\000m\000\351\000t\000o\000d\000o\000s}{}% 33
\BOOKMARK [1][-]{section.55}{Placa\040ADC-SoC\040de\040TerasIC}{chapter.54}% 34
\BOOKMARK [1][-]{section.58}{Quartus\040Prime}{chapter.54}% 35
\BOOKMARK [2][-]{section*.59}{Visores\040de\040netlist}{section.58}% 36
\BOOKMARK [2][-]{subsection.61}{ModelSim}{section.58}% 37
\BOOKMARK [2][-]{subsection.62}{Sentencias\040VHDL\040tipo\040report\040y\040assert}{section.58}% 38
\BOOKMARK [2][-]{subsection.70}{\376\377\000B\000u\000e\000n\000a\000s\000\040\000p\000r\000\341\000c\000t\000i\000c\000a\000s\000\040\000e\000n\000\040\000l\000a\000\040\000c\000o\000d\000i\000f\000i\000c\000a\000c\000i\000\363\000n\000\040\000V\000H\000D\000L}{section.58}% 39
\BOOKMARK [3][-]{section*.71}{\376\377\000G\000u\000\355\000a\000\040\000d\000e\000\040\000e\000s\000t\000i\000l\000o\000\040\000d\000e\000\040\000c\000o\000d\000i\000f\000i\000c\000a\000c\000i\000\363\000n\000\040\000V\000H\000D\000L}{subsection.70}% 40
\BOOKMARK [3][-]{section*.72}{\376\377\000R\000e\000g\000l\000a\000s\000\040\000d\000e\000\040\000c\000o\000d\000i\000f\000i\000c\000a\000c\000i\000\363\000n}{subsection.70}% 41
\BOOKMARK [3][-]{section*.73}{Otras\040convenciones}{subsection.70}% 42
\BOOKMARK [1][-]{section.74}{\376\377\000B\000u\000e\000n\000a\000s\000\040\000p\000r\000\341\000c\000t\000i\000c\000a\000s\000\040\000e\000n\000\040\000e\000l\000\040\000d\000i\000s\000e\000\361\000o\000\040\000d\000i\000g\000i\000t\000a\000l}{chapter.54}% 43
\BOOKMARK [2][-]{section*.75}{\376\377\000L\000\363\000g\000i\000c\000a\000\040\000c\000o\000m\000b\000i\000n\000a\000c\000i\000o\000n\000a\000l}{section.74}% 44
\BOOKMARK [2][-]{subsection.76}{\376\377\000M\000e\000t\000o\000d\000o\000l\000o\000g\000\355\000a\000\040\000e\000s\000t\000r\000u\000c\000t\000u\000r\000a\000d\000a}{section.74}% 45
\BOOKMARK [1][-]{section.78}{\376\377\000D\000i\000s\000e\000\361\000o\000\040\000d\000e\000t\000a\000l\000l\000a\000d\000o}{chapter.54}% 46
\BOOKMARK [2][-]{subsection.79}{\376\377\000P\000a\000r\000t\000i\000c\000i\000\363\000n\000\040\000S\000o\000f\000t\000w\000a\000r\000e\000\040\000\046\000\040\000H\000a\000r\000d\000w\000a\000r\000e}{section.78}% 47
\BOOKMARK [2][-]{subsection.80}{Acciones\040del\040CFAR}{section.78}% 48
\BOOKMARK [3][-]{section*.82}{FFD}{subsection.80}% 49
\BOOKMARK [3][-]{section*.83}{Celdas\040de\040guarda}{subsection.80}% 50
\BOOKMARK [3][-]{section*.84}{Celdas\040de\040referencia}{subsection.80}% 51
\BOOKMARK [3][-]{section*.85}{Celda\040Test}{subsection.80}% 52
\BOOKMARK [3][-]{section*.86}{Comparador}{subsection.80}% 53
\BOOKMARK [3][-]{section*.87}{CFAR}{subsection.80}% 54
\BOOKMARK [3][-]{section*.88}{Contador\040CFAR}{subsection.80}% 55
\BOOKMARK [2][-]{subsection.89}{Acciones\040del\040configurador}{section.78}% 56
\BOOKMARK [3][-]{section*.91}{Sector\040fijo}{subsection.89}% 57
\BOOKMARK [3][-]{section*.92}{Registro\040de\040entrada}{subsection.89}% 58
\BOOKMARK [3][-]{section*.93}{Registro\040de\040salida}{subsection.89}% 59
\BOOKMARK [3][-]{section*.94}{Sector}{subsection.89}% 60
\BOOKMARK [3][-]{section*.95}{Procesador\040de\040presencias}{subsection.89}% 61
\BOOKMARK [3][-]{section*.96}{Ajuste\040de\040multiplicador}{subsection.89}% 62
\BOOKMARK [3][-]{section*.97}{Sectorizador}{subsection.89}% 63
\BOOKMARK [3][-]{section*.98}{Configurador}{subsection.89}% 64
\BOOKMARK [0][-]{chapter.99}{Ensayos}{}% 65
\BOOKMARK [1][-]{section.100}{Ensayos\040con\040marcos\040de\040prueba}{chapter.99}% 66
\BOOKMARK [2][-]{section*.117}{\376\377\000F\000l\000u\000j\000o\000\040\000d\000e\000\040\000s\000i\000m\000u\000l\000a\000c\000i\000\363\000n\000\040\000b\000\341\000s\000i\000c\000o}{section.100}% 67
\BOOKMARK [1][-]{section.119}{Ensayos\040con\040visores\040de\040netlist}{chapter.99}% 68
\BOOKMARK [1][-]{section.120}{Ensayos\040con\040simulador\040y\040decodificador}{chapter.99}% 69
\BOOKMARK [1][-]{section.122}{Ensayos\040con\040Procesador\040Monoradar\040preexistente}{chapter.99}% 70
\BOOKMARK [0][-]{chapter.123}{Resultados}{}% 71
\BOOKMARK [1][-]{section.124}{Resultados}{chapter.123}% 72
\BOOKMARK [2][-]{subsection.125}{Resultados\040del\040CFAR\040a\040ensayos\040con\040marcos\040de\040prueba}{section.124}% 73
\BOOKMARK [3][-]{section*.126}{CFAR.\040Ensayo\0401}{subsection.125}% 74
\BOOKMARK [3][-]{section*.137}{CFAR.\040Ensayo\0402}{subsection.125}% 75
\BOOKMARK [3][-]{section*.139}{CFAR.\040Ensayo\0403}{subsection.125}% 76
\BOOKMARK [3][-]{section*.142}{CFAR.\040Ensayo\0404}{subsection.125}% 77
\BOOKMARK [2][-]{subsection.145}{Resultados\040del\040Configurador\040a\040ensayos\040con\040marcos\040de\040prueba}{section.124}% 78
\BOOKMARK [3][-]{section*.146}{Configurador.\040Ensayo\0401}{subsection.145}% 79
\BOOKMARK [3][-]{section*.148}{Configurador.\040Ensayo\0402}{subsection.145}% 80
\BOOKMARK [3][-]{section*.150}{Configurador.\040Ensayo\0403}{subsection.145}% 81
\BOOKMARK [2][-]{subsection.152}{Resultados\040a\040ensayos\040con\040visores\040de\040netlist}{section.124}% 82
\BOOKMARK [2][-]{subsection.159}{Resultados\040a\040ensayos\040con\040simulador\040y\040decodificador}{section.124}% 83
\BOOKMARK [2][-]{subsection.160}{Resultados\040a\040ensayos\040con\040procesador\040monoradar\040preexistente}{section.124}% 84
\BOOKMARK [0][-]{chapter.161}{Conclusiones}{}% 85
