#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c09cefc450 .scope module, "alu_tb" "alu_tb" 2 5;
 .timescale -9 -12;
v000001c09cfbd1d0_0 .var "ALU_OPERATION", 5 0;
v000001c09cfbd8b0_0 .var "DATA1", 31 0;
v000001c09cfbed50_0 .var "DATA2", 31 0;
v000001c09cfbd590_0 .net "RESULT", 31 0, v000001c09cfbd950_0;  1 drivers
S_000001c09cf3f020 .scope module, "uut" "alu" 2 16, 3 2 0, S_000001c09cefc450;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 6 "ALU_OPERATION";
    .port_info 3 /OUTPUT 32 "RESULT";
v000001c09cfbe0d0_0 .net "ALU_OPERATION", 5 0, v000001c09cfbd1d0_0;  1 drivers
v000001c09cfbd810_0 .net "DATA1", 31 0, v000001c09cfbd8b0_0;  1 drivers
v000001c09cfbdb30_0 .net "DATA2", 31 0, v000001c09cfbed50_0;  1 drivers
v000001c09cfbd950_0 .var "RESULT", 31 0;
v000001c09cfbead0_0 .net "addOut", 31 0, v000001c09cf3d520_0;  1 drivers
v000001c09cfbeb70_0 .net "andOut", 31 0, v000001c09cf3cf80_0;  1 drivers
v000001c09cfbec10_0 .net "arithmetic_shift_right_out", 31 0, L_000001c09cfbe3f0;  1 drivers
v000001c09cfbe670_0 .net "left_shift_out", 31 0, v000001c09cf3d0c0_0;  1 drivers
v000001c09cfbdf90_0 .net "logical_shift_right_out", 31 0, L_000001c09cfbd4f0;  1 drivers
v000001c09cfbe210_0 .net "orOut", 31 0, v000001c09cf3d980_0;  1 drivers
v000001c09cfbd090_0 .net "set_less_than_out", 31 0, v000001c09cf3db60_0;  1 drivers
v000001c09cfbe7b0_0 .net "set_less_than_unsigned_out", 31 0, v000001c09cf3d8e0_0;  1 drivers
v000001c09cfbecb0_0 .net "subOut", 31 0, v000001c09cfbdef0_0;  1 drivers
v000001c09cfbe2b0_0 .net "xor_out", 31 0, L_000001c09cf62970;  1 drivers
E_000001c09cf40690/0 .event anyedge, v000001c09cfbe0d0_0, v000001c09cf3cf80_0, v000001c09cf3d980_0, v000001c09cf3d520_0;
E_000001c09cf40690/1 .event anyedge, v000001c09cfbdef0_0, v000001c09cf3d0c0_0, v000001c09cf3db60_0, v000001c09cf3d8e0_0;
E_000001c09cf40690/2 .event anyedge, v000001c09cfbe030_0, v000001c09cf3dde0_0, v000001c09cf3dca0_0;
E_000001c09cf40690 .event/or E_000001c09cf40690/0, E_000001c09cf40690/1, E_000001c09cf40690/2;
S_000001c09cf3b560 .scope module, "add_1" "add_1" 3 13, 3 43 0, S_000001c09cf3f020;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "addOut";
v000001c09cf3d7a0_0 .net "DATA1", 31 0, v000001c09cfbd8b0_0;  alias, 1 drivers
v000001c09cf3d3e0_0 .net "DATA2", 31 0, v000001c09cfbed50_0;  alias, 1 drivers
v000001c09cf3d520_0 .var "addOut", 31 0;
E_000001c09cf40b10 .event anyedge, v000001c09cf3d3e0_0, v000001c09cf3d7a0_0;
S_000001c09cf39ec0 .scope module, "and_1" "and_1" 3 11, 3 63 0, S_000001c09cf3f020;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "andOut";
v000001c09cf3d840_0 .net "DATA1", 31 0, v000001c09cfbd8b0_0;  alias, 1 drivers
v000001c09cf3cee0_0 .net "DATA2", 31 0, v000001c09cfbed50_0;  alias, 1 drivers
v000001c09cf3cf80_0 .var "andOut", 31 0;
S_000001c09cf41e80 .scope module, "left_shift" "left_shift" 3 15, 3 83 0, S_000001c09cf3f020;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "left_shift_out";
v000001c09cf3d020_0 .net "DATA1", 31 0, v000001c09cfbd8b0_0;  alias, 1 drivers
v000001c09cf3da20_0 .net "DATA2", 31 0, v000001c09cfbed50_0;  alias, 1 drivers
v000001c09cf3d0c0_0 .var "left_shift_out", 31 0;
S_000001c09cf44510 .scope module, "or_1" "or_1" 3 14, 3 73 0, S_000001c09cf3f020;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "orOut";
v000001c09cf3d480_0 .net "DATA1", 31 0, v000001c09cfbd8b0_0;  alias, 1 drivers
v000001c09cf3d700_0 .net "DATA2", 31 0, v000001c09cfbed50_0;  alias, 1 drivers
v000001c09cf3d980_0 .var "orOut", 31 0;
S_000001c09cf446a0 .scope module, "set_less_than" "set_less_than" 3 16, 3 95 0, S_000001c09cf3f020;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "set_less_than_out";
v000001c09cf3d160_0 .net "DATA1", 31 0, v000001c09cfbd8b0_0;  alias, 1 drivers
v000001c09cf3d200_0 .net "DATA2", 31 0, v000001c09cfbed50_0;  alias, 1 drivers
v000001c09cf3db60_0 .var "set_less_than_out", 31 0;
S_000001c09cf582e0 .scope module, "set_less_than_unsigned" "set_less_than_unsigned" 3 17, 3 111 0, S_000001c09cf3f020;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "set_less_than_unsigned_out";
v000001c09cf3d5c0_0 .net "DATA1", 31 0, v000001c09cfbd8b0_0;  alias, 1 drivers
v000001c09cf3d2a0_0 .net "DATA2", 31 0, v000001c09cfbed50_0;  alias, 1 drivers
v000001c09cf3d8e0_0 .var "set_less_than_unsigned_out", 31 0;
S_000001c09cf58470 .scope module, "shift_right_arithmetic" "shift_right_arithmetic" 3 20, 3 146 0, S_000001c09cf3f020;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "arithmetic_shift_right_out";
v000001c09cf3dac0_0 .net "DATA1", 31 0, v000001c09cfbd8b0_0;  alias, 1 drivers
v000001c09cf3dc00_0 .net "DATA2", 31 0, v000001c09cfbed50_0;  alias, 1 drivers
v000001c09cf3dca0_0 .net "arithmetic_shift_right_out", 31 0, L_000001c09cfbe3f0;  alias, 1 drivers
L_000001c09cfbe3f0 .shift/rs 32, v000001c09cfbd8b0_0, v000001c09cfbed50_0;
S_000001c09cf4a0d0 .scope module, "shift_right_logical" "shift_right_logical" 3 19, 3 136 0, S_000001c09cf3f020;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "logical_shift_right_out";
v000001c09cf3dd40_0 .net "DATA1", 31 0, v000001c09cfbd8b0_0;  alias, 1 drivers
v000001c09cf3d340_0 .net "DATA2", 31 0, v000001c09cfbed50_0;  alias, 1 drivers
v000001c09cf3dde0_0 .net "logical_shift_right_out", 31 0, L_000001c09cfbd4f0;  alias, 1 drivers
L_000001c09cfbd4f0 .shift/r 32, v000001c09cfbd8b0_0, v000001c09cfbed50_0;
S_000001c09cf4a260 .scope module, "sub_1" "sub_1" 3 12, 3 53 0, S_000001c09cf3f020;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "subOut";
v000001c09cfbe710_0 .net "DATA1", 31 0, v000001c09cfbd8b0_0;  alias, 1 drivers
v000001c09cfbe530_0 .net "DATA2", 31 0, v000001c09cfbed50_0;  alias, 1 drivers
v000001c09cfbdef0_0 .var "subOut", 31 0;
S_000001c09cf5a030 .scope module, "xor_1" "xor_module" 3 18, 3 126 0, S_000001c09cf3f020;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "xor_out";
L_000001c09cf62970 .functor XOR 32, v000001c09cfbd8b0_0, v000001c09cfbed50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c09cfbd310_0 .net "DATA1", 31 0, v000001c09cfbd8b0_0;  alias, 1 drivers
v000001c09cfbea30_0 .net "DATA2", 31 0, v000001c09cfbed50_0;  alias, 1 drivers
v000001c09cfbe030_0 .net "xor_out", 31 0, L_000001c09cf62970;  alias, 1 drivers
    .scope S_000001c09cf39ec0;
T_0 ;
    %wait E_000001c09cf40b10;
    %delay 1000, 0;
    %load/vec4 v000001c09cf3d840_0;
    %load/vec4 v000001c09cf3cee0_0;
    %and;
    %store/vec4 v000001c09cf3cf80_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001c09cf4a260;
T_1 ;
    %wait E_000001c09cf40b10;
    %delay 2000, 0;
    %load/vec4 v000001c09cfbe710_0;
    %load/vec4 v000001c09cfbe530_0;
    %sub;
    %store/vec4 v000001c09cfbdef0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001c09cf3b560;
T_2 ;
    %wait E_000001c09cf40b10;
    %delay 1000, 0;
    %load/vec4 v000001c09cf3d7a0_0;
    %load/vec4 v000001c09cf3d3e0_0;
    %add;
    %store/vec4 v000001c09cf3d520_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001c09cf44510;
T_3 ;
    %wait E_000001c09cf40b10;
    %delay 1000, 0;
    %load/vec4 v000001c09cf3d480_0;
    %load/vec4 v000001c09cf3d700_0;
    %or;
    %store/vec4 v000001c09cf3d980_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001c09cf41e80;
T_4 ;
    %wait E_000001c09cf40b10;
    %delay 1000, 0;
    %load/vec4 v000001c09cf3d020_0;
    %ix/getv 4, v000001c09cf3da20_0;
    %shiftl 4;
    %store/vec4 v000001c09cf3d0c0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001c09cf446a0;
T_5 ;
    %wait E_000001c09cf40b10;
    %delay 1000, 0;
    %load/vec4 v000001c09cf3d160_0;
    %load/vec4 v000001c09cf3d200_0;
    %cmp/s;
    %jmp/0xz  T_5.0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c09cf3db60_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c09cf3db60_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001c09cf582e0;
T_6 ;
    %wait E_000001c09cf40b10;
    %delay 1000, 0;
    %load/vec4 v000001c09cf3d5c0_0;
    %load/vec4 v000001c09cf3d2a0_0;
    %cmp/u;
    %jmp/0xz  T_6.0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c09cf3d8e0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c09cf3d8e0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001c09cf3f020;
T_7 ;
    %wait E_000001c09cf40690;
    %load/vec4 v000001c09cfbe0d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %jmp T_7.10;
T_7.0 ;
    %load/vec4 v000001c09cfbeb70_0;
    %store/vec4 v000001c09cfbd950_0, 0, 32;
    %jmp T_7.10;
T_7.1 ;
    %load/vec4 v000001c09cfbe210_0;
    %store/vec4 v000001c09cfbd950_0, 0, 32;
    %jmp T_7.10;
T_7.2 ;
    %load/vec4 v000001c09cfbead0_0;
    %store/vec4 v000001c09cfbd950_0, 0, 32;
    %jmp T_7.10;
T_7.3 ;
    %load/vec4 v000001c09cfbecb0_0;
    %store/vec4 v000001c09cfbd950_0, 0, 32;
    %jmp T_7.10;
T_7.4 ;
    %load/vec4 v000001c09cfbe670_0;
    %store/vec4 v000001c09cfbd950_0, 0, 32;
    %jmp T_7.10;
T_7.5 ;
    %load/vec4 v000001c09cfbd090_0;
    %store/vec4 v000001c09cfbd950_0, 0, 32;
    %jmp T_7.10;
T_7.6 ;
    %load/vec4 v000001c09cfbe7b0_0;
    %store/vec4 v000001c09cfbd950_0, 0, 32;
    %jmp T_7.10;
T_7.7 ;
    %load/vec4 v000001c09cfbe2b0_0;
    %store/vec4 v000001c09cfbd950_0, 0, 32;
    %jmp T_7.10;
T_7.8 ;
    %load/vec4 v000001c09cfbdf90_0;
    %store/vec4 v000001c09cfbd950_0, 0, 32;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v000001c09cfbec10_0;
    %store/vec4 v000001c09cfbd950_0, 0, 32;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001c09cefc450;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c09cfbd8b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c09cfbed50_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001c09cfbd1d0_0, 0, 6;
    %delay 100000, 0;
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v000001c09cfbd8b0_0, 0, 32;
    %pushi/vec4 1515870810, 0, 32;
    %store/vec4 v000001c09cfbed50_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001c09cfbd1d0_0, 0, 6;
    %delay 10000, 0;
    %vpi_call 2 37 "$display", "AND Result: %h", v000001c09cfbd590_0 {0 0 0};
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001c09cfbd1d0_0, 0, 6;
    %delay 10000, 0;
    %vpi_call 2 42 "$display", "OR Result: %h", v000001c09cfbd590_0 {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001c09cfbd1d0_0, 0, 6;
    %delay 10000, 0;
    %vpi_call 2 47 "$display", "ADD Result: %h", v000001c09cfbd590_0 {0 0 0};
    %pushi/vec4 3, 0, 6;
    %store/vec4 v000001c09cfbd1d0_0, 0, 6;
    %delay 10000, 0;
    %vpi_call 2 52 "$display", "SUB Result: %h", v000001c09cfbd590_0 {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001c09cfbd1d0_0, 0, 6;
    %delay 10000, 0;
    %vpi_call 2 57 "$display", "Left Shift Result: %h", v000001c09cfbd590_0 {0 0 0};
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000001c09cfbd1d0_0, 0, 6;
    %delay 10000, 0;
    %vpi_call 2 62 "$display", "Set Less Than Result: %h", v000001c09cfbd590_0 {0 0 0};
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000001c09cfbd1d0_0, 0, 6;
    %delay 10000, 0;
    %vpi_call 2 67 "$display", "Set Less Than Unsigned Result: %h", v000001c09cfbd590_0 {0 0 0};
    %pushi/vec4 7, 0, 6;
    %store/vec4 v000001c09cfbd1d0_0, 0, 6;
    %delay 10000, 0;
    %vpi_call 2 72 "$display", "XOR Result: %h", v000001c09cfbd590_0 {0 0 0};
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000001c09cfbd1d0_0, 0, 6;
    %delay 10000, 0;
    %vpi_call 2 77 "$display", "Logical Shift Right Result: %h", v000001c09cfbd590_0 {0 0 0};
    %pushi/vec4 9, 0, 6;
    %store/vec4 v000001c09cfbd1d0_0, 0, 6;
    %delay 10000, 0;
    %vpi_call 2 82 "$display", "Arithmetic Shift Right Result: %h", v000001c09cfbd590_0 {0 0 0};
    %vpi_call 2 85 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_testbench.v";
    "./alu.v";
