Here are some notable HDL projects.

In SystemVerilog: UART, SPI

In Verilog: WISC-SP13 ISA Processor unpipelined.