{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 10:49:04 2013 " "Info: Processing started: Wed Oct 16 10:49:04 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 1st_Project -c 1st_Project_top --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 1st_Project -c 1st_Project_top --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL:inst1\|altpll:altpll_component\|_clk0 register simple_counter2:inst4\|counter_out\[25\] register simple_counter2:inst4\|counter_out\[31\] 97.802 ns " "Info: Slack time is 97.802 ns for clock \"PLL:inst1\|altpll:altpll_component\|_clk0\" between source register \"simple_counter2:inst4\|counter_out\[25\]\" and destination register \"simple_counter2:inst4\|counter_out\[31\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "450.05 MHz " "Info: Fmax is restricted to 450.05 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "99.761 ns + Largest register register " "Info: + Largest register to register requirement is 99.761 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "100.000 ns + " "Info: + Setup relationship between source and destination is 100.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 97.581 ns " "Info: + Latch edge is 97.581 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL:inst1\|altpll:altpll_component\|_clk0 100.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"PLL:inst1\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL:inst1\|altpll:altpll_component\|_clk0 100.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"PLL:inst1\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:inst1\|altpll:altpll_component\|_clk0 destination 2.519 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL:inst1\|altpll:altpll_component\|_clk0\" to destination register is 2.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns PLL:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'PLL:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { PLL:inst1|altpll:altpll_component|_clk0 PLL:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.519 ns simple_counter2:inst4\|counter_out\[31\] 3 REG LCFF_X49_Y8_N19 2 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.519 ns; Loc. = LCFF_X49_Y8_N19; Fanout = 2; REG Node = 'simple_counter2:inst4\|counter_out\[31\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { PLL:inst1|altpll:altpll_component|_clk0~clkctrl simple_counter2:inst4|counter_out[31] } "NODE_NAME" } } { "db/simple counter2.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/db/simple counter2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.90 % ) " "Info: Total cell delay = 0.602 ns ( 23.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.917 ns ( 76.10 % ) " "Info: Total interconnect delay = 1.917 ns ( 76.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 PLL:inst1|altpll:altpll_component|_clk0~clkctrl simple_counter2:inst4|counter_out[31] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 {} PLL:inst1|altpll:altpll_component|_clk0~clkctrl {} simple_counter2:inst4|counter_out[31] {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:inst1\|altpll:altpll_component\|_clk0 source 2.519 ns - Longest register " "Info: - Longest clock path from clock \"PLL:inst1\|altpll:altpll_component\|_clk0\" to source register is 2.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns PLL:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'PLL:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { PLL:inst1|altpll:altpll_component|_clk0 PLL:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.519 ns simple_counter2:inst4\|counter_out\[25\] 3 REG LCFF_X49_Y8_N7 3 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.519 ns; Loc. = LCFF_X49_Y8_N7; Fanout = 3; REG Node = 'simple_counter2:inst4\|counter_out\[25\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { PLL:inst1|altpll:altpll_component|_clk0~clkctrl simple_counter2:inst4|counter_out[25] } "NODE_NAME" } } { "db/simple counter2.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/db/simple counter2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.90 % ) " "Info: Total cell delay = 0.602 ns ( 23.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.917 ns ( 76.10 % ) " "Info: Total interconnect delay = 1.917 ns ( 76.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 PLL:inst1|altpll:altpll_component|_clk0~clkctrl simple_counter2:inst4|counter_out[25] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 {} PLL:inst1|altpll:altpll_component|_clk0~clkctrl {} simple_counter2:inst4|counter_out[25] {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 PLL:inst1|altpll:altpll_component|_clk0~clkctrl simple_counter2:inst4|counter_out[31] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 {} PLL:inst1|altpll:altpll_component|_clk0~clkctrl {} simple_counter2:inst4|counter_out[31] {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 PLL:inst1|altpll:altpll_component|_clk0~clkctrl simple_counter2:inst4|counter_out[25] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 {} PLL:inst1|altpll:altpll_component|_clk0~clkctrl {} simple_counter2:inst4|counter_out[25] {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "db/simple counter2.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/db/simple counter2.v" 3 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "db/simple counter2.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/db/simple counter2.v" 3 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 PLL:inst1|altpll:altpll_component|_clk0~clkctrl simple_counter2:inst4|counter_out[31] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 {} PLL:inst1|altpll:altpll_component|_clk0~clkctrl {} simple_counter2:inst4|counter_out[31] {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 PLL:inst1|altpll:altpll_component|_clk0~clkctrl simple_counter2:inst4|counter_out[25] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 {} PLL:inst1|altpll:altpll_component|_clk0~clkctrl {} simple_counter2:inst4|counter_out[25] {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.959 ns - Longest register register " "Info: - Longest register to register delay is 1.959 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simple_counter2:inst4\|counter_out\[25\] 1 REG LCFF_X49_Y8_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y8_N7; Fanout = 3; REG Node = 'simple_counter2:inst4\|counter_out\[25\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { simple_counter2:inst4|counter_out[25] } "NODE_NAME" } } { "db/simple counter2.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/db/simple counter2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.517 ns) 0.911 ns simple_counter2:inst4\|counter_out\[25\]~45 2 COMB LCCOMB_X49_Y8_N6 2 " "Info: 2: + IC(0.394 ns) + CELL(0.517 ns) = 0.911 ns; Loc. = LCCOMB_X49_Y8_N6; Fanout = 2; COMB Node = 'simple_counter2:inst4\|counter_out\[25\]~45'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { simple_counter2:inst4|counter_out[25] simple_counter2:inst4|counter_out[25]~45 } "NODE_NAME" } } { "db/simple counter2.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/db/simple counter2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.991 ns simple_counter2:inst4\|counter_out\[26\]~47 3 COMB LCCOMB_X49_Y8_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.991 ns; Loc. = LCCOMB_X49_Y8_N8; Fanout = 2; COMB Node = 'simple_counter2:inst4\|counter_out\[26\]~47'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter2:inst4|counter_out[25]~45 simple_counter2:inst4|counter_out[26]~47 } "NODE_NAME" } } { "db/simple counter2.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/db/simple counter2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.071 ns simple_counter2:inst4\|counter_out\[27\]~49 4 COMB LCCOMB_X49_Y8_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.071 ns; Loc. = LCCOMB_X49_Y8_N10; Fanout = 2; COMB Node = 'simple_counter2:inst4\|counter_out\[27\]~49'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter2:inst4|counter_out[26]~47 simple_counter2:inst4|counter_out[27]~49 } "NODE_NAME" } } { "db/simple counter2.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/db/simple counter2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.151 ns simple_counter2:inst4\|counter_out\[28\]~51 5 COMB LCCOMB_X49_Y8_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.151 ns; Loc. = LCCOMB_X49_Y8_N12; Fanout = 2; COMB Node = 'simple_counter2:inst4\|counter_out\[28\]~51'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter2:inst4|counter_out[27]~49 simple_counter2:inst4|counter_out[28]~51 } "NODE_NAME" } } { "db/simple counter2.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/db/simple counter2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.325 ns simple_counter2:inst4\|counter_out\[29\]~53 6 COMB LCCOMB_X49_Y8_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.174 ns) = 1.325 ns; Loc. = LCCOMB_X49_Y8_N14; Fanout = 2; COMB Node = 'simple_counter2:inst4\|counter_out\[29\]~53'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { simple_counter2:inst4|counter_out[28]~51 simple_counter2:inst4|counter_out[29]~53 } "NODE_NAME" } } { "db/simple counter2.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/db/simple counter2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.405 ns simple_counter2:inst4\|counter_out\[30\]~55 7 COMB LCCOMB_X49_Y8_N16 1 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.405 ns; Loc. = LCCOMB_X49_Y8_N16; Fanout = 1; COMB Node = 'simple_counter2:inst4\|counter_out\[30\]~55'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simple_counter2:inst4|counter_out[29]~53 simple_counter2:inst4|counter_out[30]~55 } "NODE_NAME" } } { "db/simple counter2.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/db/simple counter2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.863 ns simple_counter2:inst4\|counter_out\[31\]~56 8 COMB LCCOMB_X49_Y8_N18 1 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 1.863 ns; Loc. = LCCOMB_X49_Y8_N18; Fanout = 1; COMB Node = 'simple_counter2:inst4\|counter_out\[31\]~56'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { simple_counter2:inst4|counter_out[30]~55 simple_counter2:inst4|counter_out[31]~56 } "NODE_NAME" } } { "db/simple counter2.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/db/simple counter2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.959 ns simple_counter2:inst4\|counter_out\[31\] 9 REG LCFF_X49_Y8_N19 2 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 1.959 ns; Loc. = LCFF_X49_Y8_N19; Fanout = 2; REG Node = 'simple_counter2:inst4\|counter_out\[31\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { simple_counter2:inst4|counter_out[31]~56 simple_counter2:inst4|counter_out[31] } "NODE_NAME" } } { "db/simple counter2.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/db/simple counter2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.565 ns ( 79.89 % ) " "Info: Total cell delay = 1.565 ns ( 79.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.394 ns ( 20.11 % ) " "Info: Total interconnect delay = 0.394 ns ( 20.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.959 ns" { simple_counter2:inst4|counter_out[25] simple_counter2:inst4|counter_out[25]~45 simple_counter2:inst4|counter_out[26]~47 simple_counter2:inst4|counter_out[27]~49 simple_counter2:inst4|counter_out[28]~51 simple_counter2:inst4|counter_out[29]~53 simple_counter2:inst4|counter_out[30]~55 simple_counter2:inst4|counter_out[31]~56 simple_counter2:inst4|counter_out[31] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.959 ns" { simple_counter2:inst4|counter_out[25] {} simple_counter2:inst4|counter_out[25]~45 {} simple_counter2:inst4|counter_out[26]~47 {} simple_counter2:inst4|counter_out[27]~49 {} simple_counter2:inst4|counter_out[28]~51 {} simple_counter2:inst4|counter_out[29]~53 {} simple_counter2:inst4|counter_out[30]~55 {} simple_counter2:inst4|counter_out[31]~56 {} simple_counter2:inst4|counter_out[31] {} } { 0.000ns 0.394ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 PLL:inst1|altpll:altpll_component|_clk0~clkctrl simple_counter2:inst4|counter_out[31] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 {} PLL:inst1|altpll:altpll_component|_clk0~clkctrl {} simple_counter2:inst4|counter_out[31] {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 PLL:inst1|altpll:altpll_component|_clk0~clkctrl simple_counter2:inst4|counter_out[25] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 {} PLL:inst1|altpll:altpll_component|_clk0~clkctrl {} simple_counter2:inst4|counter_out[25] {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.959 ns" { simple_counter2:inst4|counter_out[25] simple_counter2:inst4|counter_out[25]~45 simple_counter2:inst4|counter_out[26]~47 simple_counter2:inst4|counter_out[27]~49 simple_counter2:inst4|counter_out[28]~51 simple_counter2:inst4|counter_out[29]~53 simple_counter2:inst4|counter_out[30]~55 simple_counter2:inst4|counter_out[31]~56 simple_counter2:inst4|counter_out[31] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.959 ns" { simple_counter2:inst4|counter_out[25] {} simple_counter2:inst4|counter_out[25]~45 {} simple_counter2:inst4|counter_out[26]~47 {} simple_counter2:inst4|counter_out[27]~49 {} simple_counter2:inst4|counter_out[28]~51 {} simple_counter2:inst4|counter_out[29]~53 {} simple_counter2:inst4|counter_out[30]~55 {} simple_counter2:inst4|counter_out[31]~56 {} simple_counter2:inst4|counter_out[31] {} } { 0.000ns 0.394ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "osc_clk " "Info: No valid register-to-register data paths exist for clock \"osc_clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL:inst1\|altpll:altpll_component\|_clk0 register simple_counter2:inst4\|counter_out\[24\] register simple_counter2:inst4\|counter_out\[24\] 445 ps " "Info: Minimum slack time is 445 ps for clock \"PLL:inst1\|altpll:altpll_component\|_clk0\" between source register \"simple_counter2:inst4\|counter_out\[24\]\" and destination register \"simple_counter2:inst4\|counter_out\[24\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simple_counter2:inst4\|counter_out\[24\] 1 REG LCFF_X49_Y8_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y8_N5; Fanout = 4; REG Node = 'simple_counter2:inst4\|counter_out\[24\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { simple_counter2:inst4|counter_out[24] } "NODE_NAME" } } { "db/simple counter2.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/db/simple counter2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns simple_counter2:inst4\|counter_out\[24\]~58 2 COMB LCCOMB_X49_Y8_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X49_Y8_N4; Fanout = 1; COMB Node = 'simple_counter2:inst4\|counter_out\[24\]~58'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { simple_counter2:inst4|counter_out[24] simple_counter2:inst4|counter_out[24]~58 } "NODE_NAME" } } { "db/simple counter2.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/db/simple counter2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns simple_counter2:inst4\|counter_out\[24\] 3 REG LCFF_X49_Y8_N5 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X49_Y8_N5; Fanout = 4; REG Node = 'simple_counter2:inst4\|counter_out\[24\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { simple_counter2:inst4|counter_out[24]~58 simple_counter2:inst4|counter_out[24] } "NODE_NAME" } } { "db/simple counter2.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/db/simple counter2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { simple_counter2:inst4|counter_out[24] simple_counter2:inst4|counter_out[24]~58 simple_counter2:inst4|counter_out[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { simple_counter2:inst4|counter_out[24] {} simple_counter2:inst4|counter_out[24]~58 {} simple_counter2:inst4|counter_out[24] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.419 ns " "Info: + Latch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL:inst1\|altpll:altpll_component\|_clk0 100.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"PLL:inst1\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL:inst1\|altpll:altpll_component\|_clk0 100.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"PLL:inst1\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:inst1\|altpll:altpll_component\|_clk0 destination 2.519 ns + Longest register " "Info: + Longest clock path from clock \"PLL:inst1\|altpll:altpll_component\|_clk0\" to destination register is 2.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns PLL:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'PLL:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { PLL:inst1|altpll:altpll_component|_clk0 PLL:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.519 ns simple_counter2:inst4\|counter_out\[24\] 3 REG LCFF_X49_Y8_N5 4 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.519 ns; Loc. = LCFF_X49_Y8_N5; Fanout = 4; REG Node = 'simple_counter2:inst4\|counter_out\[24\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { PLL:inst1|altpll:altpll_component|_clk0~clkctrl simple_counter2:inst4|counter_out[24] } "NODE_NAME" } } { "db/simple counter2.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/db/simple counter2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.90 % ) " "Info: Total cell delay = 0.602 ns ( 23.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.917 ns ( 76.10 % ) " "Info: Total interconnect delay = 1.917 ns ( 76.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 PLL:inst1|altpll:altpll_component|_clk0~clkctrl simple_counter2:inst4|counter_out[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 {} PLL:inst1|altpll:altpll_component|_clk0~clkctrl {} simple_counter2:inst4|counter_out[24] {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:inst1\|altpll:altpll_component\|_clk0 source 2.519 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL:inst1\|altpll:altpll_component\|_clk0\" to source register is 2.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns PLL:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'PLL:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { PLL:inst1|altpll:altpll_component|_clk0 PLL:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.519 ns simple_counter2:inst4\|counter_out\[24\] 3 REG LCFF_X49_Y8_N5 4 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.519 ns; Loc. = LCFF_X49_Y8_N5; Fanout = 4; REG Node = 'simple_counter2:inst4\|counter_out\[24\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { PLL:inst1|altpll:altpll_component|_clk0~clkctrl simple_counter2:inst4|counter_out[24] } "NODE_NAME" } } { "db/simple counter2.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/db/simple counter2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.90 % ) " "Info: Total cell delay = 0.602 ns ( 23.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.917 ns ( 76.10 % ) " "Info: Total interconnect delay = 1.917 ns ( 76.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 PLL:inst1|altpll:altpll_component|_clk0~clkctrl simple_counter2:inst4|counter_out[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 {} PLL:inst1|altpll:altpll_component|_clk0~clkctrl {} simple_counter2:inst4|counter_out[24] {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 PLL:inst1|altpll:altpll_component|_clk0~clkctrl simple_counter2:inst4|counter_out[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 {} PLL:inst1|altpll:altpll_component|_clk0~clkctrl {} simple_counter2:inst4|counter_out[24] {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 PLL:inst1|altpll:altpll_component|_clk0~clkctrl simple_counter2:inst4|counter_out[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 {} PLL:inst1|altpll:altpll_component|_clk0~clkctrl {} simple_counter2:inst4|counter_out[24] {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "db/simple counter2.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/db/simple counter2.v" 3 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "db/simple counter2.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/db/simple counter2.v" 3 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 PLL:inst1|altpll:altpll_component|_clk0~clkctrl simple_counter2:inst4|counter_out[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 {} PLL:inst1|altpll:altpll_component|_clk0~clkctrl {} simple_counter2:inst4|counter_out[24] {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 PLL:inst1|altpll:altpll_component|_clk0~clkctrl simple_counter2:inst4|counter_out[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 {} PLL:inst1|altpll:altpll_component|_clk0~clkctrl {} simple_counter2:inst4|counter_out[24] {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { simple_counter2:inst4|counter_out[24] simple_counter2:inst4|counter_out[24]~58 simple_counter2:inst4|counter_out[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { simple_counter2:inst4|counter_out[24] {} simple_counter2:inst4|counter_out[24]~58 {} simple_counter2:inst4|counter_out[24] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 PLL:inst1|altpll:altpll_component|_clk0~clkctrl simple_counter2:inst4|counter_out[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 {} PLL:inst1|altpll:altpll_component|_clk0~clkctrl {} simple_counter2:inst4|counter_out[24] {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 PLL:inst1|altpll:altpll_component|_clk0~clkctrl simple_counter2:inst4|counter_out[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 {} PLL:inst1|altpll:altpll_component|_clk0~clkctrl {} simple_counter2:inst4|counter_out[24] {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "osc_clk led\[0\] simple_counter2:inst4\|counter_out\[24\] 5.351 ns register " "Info: tco from clock \"osc_clk\" to destination pin \"led\[0\]\" through register \"simple_counter2:inst4\|counter_out\[24\]\" is 5.351 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "osc_clk PLL:inst1\|altpll:altpll_component\|_clk0 -2.419 ns + " "Info: + Offset between input clock \"osc_clk\" and output clock \"PLL:inst1\|altpll:altpll_component\|_clk0\" is -2.419 ns" {  } { { "db/1st_Project_top.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/db/1st_Project_top.bdf" { { 312 440 608 328 "osc_clk" "" } } } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:inst1\|altpll:altpll_component\|_clk0 source 2.519 ns + Longest register " "Info: + Longest clock path from clock \"PLL:inst1\|altpll:altpll_component\|_clk0\" to source register is 2.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns PLL:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'PLL:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { PLL:inst1|altpll:altpll_component|_clk0 PLL:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.519 ns simple_counter2:inst4\|counter_out\[24\] 3 REG LCFF_X49_Y8_N5 4 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.519 ns; Loc. = LCFF_X49_Y8_N5; Fanout = 4; REG Node = 'simple_counter2:inst4\|counter_out\[24\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { PLL:inst1|altpll:altpll_component|_clk0~clkctrl simple_counter2:inst4|counter_out[24] } "NODE_NAME" } } { "db/simple counter2.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/db/simple counter2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.90 % ) " "Info: Total cell delay = 0.602 ns ( 23.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.917 ns ( 76.10 % ) " "Info: Total interconnect delay = 1.917 ns ( 76.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 PLL:inst1|altpll:altpll_component|_clk0~clkctrl simple_counter2:inst4|counter_out[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 {} PLL:inst1|altpll:altpll_component|_clk0~clkctrl {} simple_counter2:inst4|counter_out[24] {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/simple counter2.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/db/simple counter2.v" 3 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.974 ns + Longest register pin " "Info: + Longest register to pin delay is 4.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simple_counter2:inst4\|counter_out\[24\] 1 REG LCFF_X49_Y8_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y8_N5; Fanout = 4; REG Node = 'simple_counter2:inst4\|counter_out\[24\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { simple_counter2:inst4|counter_out[24] } "NODE_NAME" } } { "db/simple counter2.v" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/db/simple counter2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.521 ns) 0.902 ns counter_bus_mux:inst2\|lpm_mux:lpm_mux_component\|mux_omc:auto_generated\|result_node\[0\]~51 2 COMB LCCOMB_X49_Y8_N22 1 " "Info: 2: + IC(0.381 ns) + CELL(0.521 ns) = 0.902 ns; Loc. = LCCOMB_X49_Y8_N22; Fanout = 1; COMB Node = 'counter_bus_mux:inst2\|lpm_mux:lpm_mux_component\|mux_omc:auto_generated\|result_node\[0\]~51'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { simple_counter2:inst4|counter_out[24] counter_bus_mux:inst2|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~51 } "NODE_NAME" } } { "db/mux_omc.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/db/mux_omc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(2.850 ns) 4.974 ns led\[0\] 3 PIN PIN_Y19 0 " "Info: 3: + IC(1.222 ns) + CELL(2.850 ns) = 4.974 ns; Loc. = PIN_Y19; Fanout = 0; PIN Node = 'led\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.072 ns" { counter_bus_mux:inst2|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~51 led[0] } "NODE_NAME" } } { "db/1st_Project_top.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/db/1st_Project_top.bdf" { { 560 1064 1240 576 "led\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.371 ns ( 67.77 % ) " "Info: Total cell delay = 3.371 ns ( 67.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.603 ns ( 32.23 % ) " "Info: Total interconnect delay = 1.603 ns ( 32.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.974 ns" { simple_counter2:inst4|counter_out[24] counter_bus_mux:inst2|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~51 led[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.974 ns" { simple_counter2:inst4|counter_out[24] {} counter_bus_mux:inst2|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~51 {} led[0] {} } { 0.000ns 0.381ns 1.222ns } { 0.000ns 0.521ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 PLL:inst1|altpll:altpll_component|_clk0~clkctrl simple_counter2:inst4|counter_out[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { PLL:inst1|altpll:altpll_component|_clk0 {} PLL:inst1|altpll:altpll_component|_clk0~clkctrl {} simple_counter2:inst4|counter_out[24] {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.974 ns" { simple_counter2:inst4|counter_out[24] counter_bus_mux:inst2|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~51 led[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.974 ns" { simple_counter2:inst4|counter_out[24] {} counter_bus_mux:inst2|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~51 {} led[0] {} } { 0.000ns 0.381ns 1.222ns } { 0.000ns 0.521ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "button\[0\] led\[0\] 10.479 ns Longest " "Info: Longest tpd from source pin \"button\[0\]\" to destination pin \"led\[0\]\" is 10.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns button\[0\] 1 PIN PIN_R22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 4; PIN Node = 'button\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { button[0] } "NODE_NAME" } } { "db/1st_Project_top.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/db/1st_Project_top.bdf" { { 648 720 888 664 "button\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.224 ns) + CELL(0.319 ns) 6.407 ns counter_bus_mux:inst2\|lpm_mux:lpm_mux_component\|mux_omc:auto_generated\|result_node\[0\]~51 2 COMB LCCOMB_X49_Y8_N22 1 " "Info: 2: + IC(5.224 ns) + CELL(0.319 ns) = 6.407 ns; Loc. = LCCOMB_X49_Y8_N22; Fanout = 1; COMB Node = 'counter_bus_mux:inst2\|lpm_mux:lpm_mux_component\|mux_omc:auto_generated\|result_node\[0\]~51'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.543 ns" { button[0] counter_bus_mux:inst2|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~51 } "NODE_NAME" } } { "db/mux_omc.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/db/mux_omc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(2.850 ns) 10.479 ns led\[0\] 3 PIN PIN_Y19 0 " "Info: 3: + IC(1.222 ns) + CELL(2.850 ns) = 10.479 ns; Loc. = PIN_Y19; Fanout = 0; PIN Node = 'led\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.072 ns" { counter_bus_mux:inst2|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~51 led[0] } "NODE_NAME" } } { "db/1st_Project_top.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGA-PMT/VerilogBasics/db/1st_Project_top.bdf" { { 560 1064 1240 576 "led\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.033 ns ( 38.49 % ) " "Info: Total cell delay = 4.033 ns ( 38.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.446 ns ( 61.51 % ) " "Info: Total interconnect delay = 6.446 ns ( 61.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.479 ns" { button[0] counter_bus_mux:inst2|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~51 led[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.479 ns" { button[0] {} button[0]~combout {} counter_bus_mux:inst2|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~51 {} led[0] {} } { 0.000ns 0.000ns 5.224ns 1.222ns } { 0.000ns 0.864ns 0.319ns 2.850ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "154 " "Info: Allocated 154 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 10:49:05 2013 " "Info: Processing ended: Wed Oct 16 10:49:05 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
