Analysis & Synthesis report for Mips
Mon Sep 08 11:31:36 2014
Quartus II 64-Bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Added for RAM Pass-Through Logic
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for ID_Registers:ID_Registers|altsyncram:register_rtl_0|altsyncram_tki1:auto_generated
 17. Source assignments for ID_Registers:ID_Registers|altsyncram:register_rtl_1|altsyncram_tki1:auto_generated
 18. Source assignments for MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated
 19. Parameter Settings for User Entity Instance: ID_Control:ID_Control
 20. Parameter Settings for User Entity Instance: EX_ALU:EX_ALU
 21. Parameter Settings for User Entity Instance: EX_ALU_Control:EX_ALU_Control
 22. Parameter Settings for User Entity Instance: Data_forwarding_mux_A:Data_forwarding_mux_A
 23. Parameter Settings for User Entity Instance: Data_forwarding_mux_B:Data_forwarding_mux_B
 24. Parameter Settings for User Entity Instance: Data_forwarding_mux_MEM:Data_forwarding_mux_MEM
 25. Parameter Settings for Inferred Entity Instance: ID_Registers:ID_Registers|altsyncram:register_rtl_0
 26. Parameter Settings for Inferred Entity Instance: ID_Registers:ID_Registers|altsyncram:register_rtl_1
 27. Parameter Settings for Inferred Entity Instance: MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0
 28. altsyncram Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage"
 30. Port Connectivity Checks: "Data_Forwarding_unit:Data_Forwarding_unit"
 31. Port Connectivity Checks: "EX_Dest_Mux:EX_Dest_Mux"
 32. Port Connectivity Checks: "EX_ALU_Control:EX_ALU_Control"
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Sep 08 11:31:36 2014     ;
; Quartus II 64-Bit Version          ; 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name                      ; Mips                                      ;
; Top-level Entity Name              ; Mips                                      ;
; Family                             ; Cyclone II                                ;
; Total logic elements               ; 921                                       ;
;     Total combinational functions  ; 794                                       ;
;     Dedicated logic registers      ; 363                                       ;
; Total registers                    ; 363                                       ;
; Total pins                         ; 576                                       ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 17,408                                    ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 0                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                  ;
+----------------------------------------------------------------------------+--------------+--------------------+
; Option                                                                     ; Setting      ; Default Value      ;
+----------------------------------------------------------------------------+--------------+--------------------+
; Device                                                                     ; EP2C70F896I8 ;                    ;
; Top-level entity name                                                      ; Mips         ; Mips               ;
; Family name                                                                ; Cyclone II   ; Cyclone IV GX      ;
; Optimization Technique                                                     ; Speed        ; Balanced           ;
; PowerPlay Power Optimization                                               ; Off          ; Normal compilation ;
; Use smart compilation                                                      ; Off          ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On           ; On                 ;
; Enable compact report table                                                ; Off          ; Off                ;
; Restructure Multiplexers                                                   ; Auto         ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off          ; Off                ;
; Preserve fewer node names                                                  ; On           ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off          ; Off                ;
; Verilog Version                                                            ; Verilog_2001 ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993    ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto         ; Auto               ;
; Safe State Machine                                                         ; Off          ; Off                ;
; Extract Verilog State Machines                                             ; On           ; On                 ;
; Extract VHDL State Machines                                                ; On           ; On                 ;
; Ignore Verilog initial constructs                                          ; Off          ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000         ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250          ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On           ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On           ; On                 ;
; Parallel Synthesis                                                         ; On           ; On                 ;
; DSP Block Balancing                                                        ; Auto         ; Auto               ;
; NOT Gate Push-Back                                                         ; On           ; On                 ;
; Power-Up Don't Care                                                        ; On           ; On                 ;
; Remove Redundant Logic Cells                                               ; Off          ; Off                ;
; Remove Duplicate Registers                                                 ; On           ; On                 ;
; Ignore CARRY Buffers                                                       ; Off          ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off          ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off          ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off          ; Off                ;
; Ignore LCELL Buffers                                                       ; Off          ; Off                ;
; Ignore SOFT Buffers                                                        ; On           ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off          ; Off                ;
; Carry Chain Length                                                         ; 70           ; 70                 ;
; Auto Carry Chains                                                          ; On           ; On                 ;
; Auto Open-Drain Pins                                                       ; On           ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off          ; Off                ;
; Auto ROM Replacement                                                       ; On           ; On                 ;
; Auto RAM Replacement                                                       ; On           ; On                 ;
; Auto Shift Register Replacement                                            ; Auto         ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto         ; Auto               ;
; Auto Clock Enable Replacement                                              ; On           ; On                 ;
; Strict RAM Replacement                                                     ; Off          ; Off                ;
; Allow Synchronous Control Signals                                          ; On           ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off          ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off          ; Off                ;
; Auto Resource Sharing                                                      ; Off          ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off          ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off          ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off          ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On           ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off          ; Off                ;
; Timing-Driven Synthesis                                                    ; Off          ; Off                ;
; Report Parameter Settings                                                  ; On           ; On                 ;
; Report Source Assignments                                                  ; On           ; On                 ;
; Report Connectivity Checks                                                 ; On           ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off          ; Off                ;
; Synchronization Register Chain Length                                      ; 2            ; 2                  ;
; HDL message level                                                          ; Level2       ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off          ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000         ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000         ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100          ; 100                ;
; Clock MUX Protection                                                       ; On           ; On                 ;
; Auto Gated Clock Conversion                                                ; Off          ; Off                ;
; Block Design Naming                                                        ; Auto         ; Auto               ;
; SDC constraint protection                                                  ; Off          ; Off                ;
; Synthesis Effort                                                           ; Auto         ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On           ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium       ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto         ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On           ; On                 ;
; Synthesis Seed                                                             ; 1            ; 1                  ;
+----------------------------------------------------------------------------+--------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                    ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                          ; Library ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; Forward_C_mux.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Forward_C_mux.v                               ;         ;
; Mips.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v                                        ;         ;
; IF_PC_Mux.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/IF_PC_Mux.v                                   ;         ;
; IF_PC_Add.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/IF_PC_Add.v                                   ;         ;
; IF_PC_Reg.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/IF_PC_Reg.v                                   ;         ;
; IF_Instruction_Memory.v                       ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/IF_Instruction_Memory.v                       ;         ;
; IF_ID_Pipeline_Stage.v                        ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/IF_ID_Pipeline_Stage.v                        ;         ;
; ID_EX_Pipeline_Stage.v                        ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/ID_EX_Pipeline_Stage.v                        ;         ;
; ID_Registers.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/ID_Registers.v                                ;         ;
; ID_Sign_Extension.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/ID_Sign_Extension.v                           ;         ;
; EX_ALU_Mux.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/EX_ALU_Mux.v                                  ;         ;
; EX_Dest_Mux.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/EX_Dest_Mux.v                                 ;         ;
; EX_PC_Add.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/EX_PC_Add.v                                   ;         ;
; EX_Shift_Left_2.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/EX_Shift_Left_2.v                             ;         ;
; EX_MEM_Pipeline_Stage.v                       ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/EX_MEM_Pipeline_Stage.v                       ;         ;
; EX_ALU.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/EX_ALU.v                                      ;         ;
; EX_ALU_Control.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/EX_ALU_Control.v                              ;         ;
; MEM_WB_Pipeline_Stage.v                       ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_WB_Pipeline_Stage.v                       ;         ;
; MEM_Data_Memory.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v                             ;         ;
; WB_MemtoReg_Mux.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/WB_MemtoReg_Mux.v                             ;         ;
; ID_Control.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/ID_Control.v                                  ;         ;
; Data_Forwarding_unit.v                        ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Data_Forwarding_unit.v                        ;         ;
; Data_forwarding_mux_A.v                       ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Data_forwarding_mux_A.v                       ;         ;
; Data_forwarding_mux_B.v                       ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Data_forwarding_mux_B.v                       ;         ;
; Data_forwarding_mux_MEM.v                     ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Data_forwarding_mux_MEM.v                     ;         ;
; ID_Branch_AND.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/ID_Branch_AND.v                               ;         ;
; ID_Comparator.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/ID_Comparator.v                               ;         ;
; Forward_D_mux.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Forward_D_mux.v                               ;         ;
; data_memory.list                              ; yes             ; Auto-Found Unspecified File                           ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/data_memory.list                              ;         ;
; register_file.list                            ; yes             ; Auto-Found Unspecified File                           ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/register_file.list                            ;         ;
; instruction_memory.list                       ; yes             ; Auto-Found Unspecified File                           ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/instruction_memory.list                       ;         ;
; altsyncram.tdf                                ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf                                         ;         ;
; stratix_ram_block.inc                         ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                  ;         ;
; lpm_mux.inc                                   ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.inc                                            ;         ;
; lpm_decode.inc                                ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/lpm_decode.inc                                         ;         ;
; aglobal120.inc                                ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/aglobal120.inc                                         ;         ;
; a_rdenreg.inc                                 ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/a_rdenreg.inc                                          ;         ;
; altrom.inc                                    ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/altrom.inc                                             ;         ;
; altram.inc                                    ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/altram.inc                                             ;         ;
; altdpram.inc                                  ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/altdpram.inc                                           ;         ;
; db/altsyncram_tki1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/db/altsyncram_tki1.tdf                        ;         ;
; db/Mips.ram0_ID_Registers_ada8f4a0.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/db/Mips.ram0_ID_Registers_ada8f4a0.hdl.mif    ;         ;
; db/altsyncram_bng1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/db/altsyncram_bng1.tdf                        ;         ;
; db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif ;         ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 921   ;
;                                             ;       ;
; Total combinational functions               ; 794   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 361   ;
;     -- 3 input functions                    ; 361   ;
;     -- <=2 input functions                  ; 72    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 673   ;
;     -- arithmetic mode                      ; 121   ;
;                                             ;       ;
; Total registers                             ; 363   ;
;     -- Dedicated logic registers            ; 363   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 576   ;
; Total memory bits                           ; 17408 ;
; Maximum fan-out node                        ; Clk   ;
; Maximum fan-out                             ; 459   ;
; Total fan-out                               ; 5333  ;
; Average fan-out                             ; 2.92  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                             ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                               ; Library Name ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------+--------------+
; |Mips                                            ; 794 (1)           ; 363 (0)      ; 17408       ; 0            ; 0       ; 0         ; 576  ; 0            ; |Mips                                                                                             ;              ;
;    |Data_Forwarding_unit:Data_Forwarding_unit|   ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|Data_Forwarding_unit:Data_Forwarding_unit                                                   ;              ;
;    |Data_forwarding_mux_A:Data_forwarding_mux_A| ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|Data_forwarding_mux_A:Data_forwarding_mux_A                                                 ;              ;
;    |Data_forwarding_mux_B:Data_forwarding_mux_B| ; 106 (106)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|Data_forwarding_mux_B:Data_forwarding_mux_B                                                 ;              ;
;    |EX_ALU:EX_ALU|                               ; 176 (176)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|EX_ALU:EX_ALU                                                                               ;              ;
;    |EX_ALU_Control:EX_ALU_Control|               ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|EX_ALU_Control:EX_ALU_Control                                                               ;              ;
;    |EX_ALU_Mux:EX_ALU_Mux|                       ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|EX_ALU_Mux:EX_ALU_Mux                                                                       ;              ;
;    |EX_Dest_Mux:EX_Dest_Mux|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|EX_Dest_Mux:EX_Dest_Mux                                                                     ;              ;
;    |EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage| ; 0 (0)             ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage                                                 ;              ;
;    |EX_PC_Add:EX_PC_Add|                         ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|EX_PC_Add:EX_PC_Add                                                                         ;              ;
;    |ID_Comparator:ID_Comparator|                 ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|ID_Comparator:ID_Comparator                                                                 ;              ;
;    |ID_Control:ID_Control|                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|ID_Control:ID_Control                                                                       ;              ;
;    |ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|   ; 1 (1)             ; 113 (113)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage                                                   ;              ;
;    |ID_Registers:ID_Registers|                   ; 135 (135)         ; 40 (40)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|ID_Registers:ID_Registers                                                                   ;              ;
;       |altsyncram:register_rtl_0|                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|ID_Registers:ID_Registers|altsyncram:register_rtl_0                                         ;              ;
;          |altsyncram_tki1:auto_generated|        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|ID_Registers:ID_Registers|altsyncram:register_rtl_0|altsyncram_tki1:auto_generated          ;              ;
;       |altsyncram:register_rtl_1|                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|ID_Registers:ID_Registers|altsyncram:register_rtl_1                                         ;              ;
;          |altsyncram_tki1:auto_generated|        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|ID_Registers:ID_Registers|altsyncram:register_rtl_1|altsyncram_tki1:auto_generated          ;              ;
;    |IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|   ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage                                                   ;              ;
;    |IF_Instruction_Memory:IF_Instruction_Memory| ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|IF_Instruction_Memory:IF_Instruction_Memory                                                 ;              ;
;    |IF_PC_Add:IF_PC_Add|                         ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|IF_PC_Add:IF_PC_Add                                                                         ;              ;
;    |IF_PC_Reg:IF_PC_Reg|                         ; 0 (0)             ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|IF_PC_Reg:IF_PC_Reg                                                                         ;              ;
;    |MEM_Data_Memory:MEM_Data_Memory|             ; 106 (106)         ; 32 (32)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|MEM_Data_Memory:MEM_Data_Memory                                                             ;              ;
;       |altsyncram:Data_Memory_rtl_0|             ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0                                ;              ;
;          |altsyncram_bng1:auto_generated|        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated ;              ;
;    |MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage| ; 0 (0)             ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage                                                 ;              ;
;    |WB_MemtoReg_Mux:WB_MemtoReg_Mux|             ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|WB_MemtoReg_Mux:WB_MemtoReg_Mux                                                             ;              ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+
; Name                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                           ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+
; ID_Registers:ID_Registers|altsyncram:register_rtl_0|altsyncram_tki1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; db/Mips.ram0_ID_Registers_ada8f4a0.hdl.mif    ;
; ID_Registers:ID_Registers|altsyncram:register_rtl_1|altsyncram_tki1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; db/Mips.ram0_ID_Registers_ada8f4a0.hdl.mif    ;
; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                    ;
+-----------------------------------------------------+---------------------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                                     ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------------------------------+------------------------+
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[0]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[1]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[2]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[3]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[4]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[5]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[6]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[7]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[8]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[9]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[10]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[11]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[12]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[13]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[14]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[15]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[16]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[17]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[18]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[19]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[20]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[21]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[22]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[23]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[24]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[25]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[26]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[27]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[28]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[29]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[30]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; MEM_Data_Memory:MEM_Data_Memory|Read_Data_MEM[31]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                                                         ;                        ;
+-----------------------------------------------------+---------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                            ;
+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Register name                                                                   ; Reason for Removal                                                          ;
+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[11]        ; Merged with ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[11]    ;
; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[12]        ; Merged with ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[12]    ;
; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[13]        ; Merged with ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[13]    ;
; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[14]        ; Merged with ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[14]    ;
; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[15..31]    ; Merged with ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[15]    ;
; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegDst_EX                             ; Merged with ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]           ;
; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemtoReg_EX                           ; Merged with ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemRead_EX            ;
; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemtoReg_MEM                        ; Merged with EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM         ;
; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[1]                  ; Merged with EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[0]  ;
; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[1]                       ; Merged with ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[0]       ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]                       ; Merged with IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]       ;
; IF_PC_Reg:IF_PC_Reg|PC_IF[1]                                                    ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[0]                                    ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20,23..25]             ; Stuck at GND due to stuck port data_in                                      ;
; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]                    ; Stuck at GND due to stuck port data_in                                      ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28..30]                ; Stuck at GND due to stuck port data_in                                      ;
; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[23..25,28..30]         ; Stuck at GND due to stuck port data_in                                      ;
; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[20]                 ; Stuck at GND due to stuck port data_in                                      ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[3,4,6..11,15]          ; Stuck at GND due to stuck port data_in                                      ;
; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemWrite_EX                           ; Stuck at GND due to stuck port data_in                                      ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[6,8,10]                         ; Stuck at GND due to stuck port data_in                                      ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[10]                             ; Stuck at GND due to stuck port data_in                                      ;
; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[20]                  ; Stuck at GND due to stuck port data_in                                      ;
; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[0,2..31]            ; Lost fanout                                                                 ;
; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[3,4,6..11,15]          ; Stuck at GND due to stuck port data_in                                      ;
; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3,4,6..10] ; Stuck at GND due to stuck port data_in                                      ;
; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemWrite_MEM                        ; Stuck at GND due to stuck port data_in                                      ;
; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                           ; Stuck at GND due to stuck port data_in                                      ;
; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[4]               ; Stuck at GND due to stuck port data_in                                      ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[0]                     ; Stuck at GND due to stuck port data_in                                      ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[1..18]                 ; Lost fanout                                                                 ;
; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[11,15]              ; Stuck at GND due to stuck port data_in                                      ;
; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[11,15]               ; Stuck at GND due to stuck port data_in                                      ;
; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[4]                ; Stuck at GND due to stuck port data_in                                      ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[9]                              ; Stuck at GND due to stuck port data_in                                      ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[9]                              ; Stuck at GND due to stuck port data_in                                      ;
; IF_PC_Reg:IF_PC_Reg|PC_IF[0]                                                    ; Stuck at GND due to stuck port data_in                                      ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]                       ; Stuck at GND due to stuck port data_in                                      ;
; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[0]                       ; Stuck at GND due to stuck port data_in                                      ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]                    ; Merged with MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]    ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]                    ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[74]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[74]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[72]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[72]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[70]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[70]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[68]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[68]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[66]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[66]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[64]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[64]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[62]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[62]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[60]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[60]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[58]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[58]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[56]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[56]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[54]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[54]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[52]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[52]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[50]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[50]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[48]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[48]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[46]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[46]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[44]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[44]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[42]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[42]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[40]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[40]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[38]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[38]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[36]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[36]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[34]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[34]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[32]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[32]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[30]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[30]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[28]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[28]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[26]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[26]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[24]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[24]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[22]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[22]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[20]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[20]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[18]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[18]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[16]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[16]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[14]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[14]                             ; Merged with ID_Registers:ID_Registers|register_rtl_1_bypass[12]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[12]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[74]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[74]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[72]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[72]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[70]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[70]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[68]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[68]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[66]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[66]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[64]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[64]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[62]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[62]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[60]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[60]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[58]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[58]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[56]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[56]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[54]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[54]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[52]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[52]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[50]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[50]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[48]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[48]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[46]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[46]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[44]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[44]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[42]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[42]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[40]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[40]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[38]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[38]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[36]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[36]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[34]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[34]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[32]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[32]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[30]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[30]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[28]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[28]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[26]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[26]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[24]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[24]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[22]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[22]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[20]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[20]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[18]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[18]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[16]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[16]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[14]             ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[14]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[12]             ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]                      ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                   ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]                      ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[30]                                   ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]                      ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                   ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]                      ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[28]                                   ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[27]                      ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                   ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[26]                      ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[26]                                   ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]                      ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[25]                                   ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]                      ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[24]                                   ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[23]                      ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[23]                                   ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]                      ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[22]                                   ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]                      ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[21]                                   ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]                      ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[20]                                   ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]                      ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[19]                                   ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]                      ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[18]                                   ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[17]                      ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[17]                                   ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]                      ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[16]                                   ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]                      ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[15]                                   ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]                      ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[14]                                   ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]                      ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[13]                                   ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]                      ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[12]                                   ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]                      ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[11]                                   ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]                      ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[10]                                   ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]                       ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[9]                                    ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]                       ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[8]                                    ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]                       ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                    ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]                       ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[6]                                    ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]                       ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[5]                                    ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]                       ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                    ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]                       ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[3]                                    ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]                       ; Merged with IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                    ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[11]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[11]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[0]                              ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[0]              ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[1]                              ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[1]              ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[5,21]                  ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[2]              ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[3]                              ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[3]              ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22,26,27,31]           ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[4]              ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[5]                              ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[5]              ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[7]                              ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[7]              ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[0,14]                  ; Merged with IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[19]    ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[8]                              ; Merged with IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[19]    ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13]                    ; Merged with IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18]    ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[6]                              ; Merged with IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18]    ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[12]                    ; Merged with IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17]    ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[4]                              ; Merged with IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17]    ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[2]                              ; Merged with IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]    ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[13]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[13]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[15]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[15]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[17]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[17]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[19]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[19]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[21]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[21]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[23]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[23]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[25]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[25]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[27]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[27]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[29]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[29]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[31]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[31]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[33]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[33]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[35]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[35]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[37]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[37]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[39]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[39]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[41]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[41]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[43]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[43]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[45]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[45]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[47]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[47]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[49]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[49]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[51]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[51]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[53]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[53]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[55]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[55]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[57]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[57]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[59]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[59]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[61]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[61]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[63]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[63]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[65]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[65]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[67]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[67]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[69]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[69]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[71]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[71]             ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[73]                             ; Merged with ID_Registers:ID_Registers|register_rtl_0_bypass[73]             ;
; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]         ; Merged with ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]    ;
; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[14]                    ; Merged with ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]    ;
; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[13]                    ; Merged with ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]    ;
; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[12]                    ; Merged with ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[17]    ;
; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]         ; Merged with ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[21]    ;
; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[17]                 ; Merged with EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[12] ;
; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[18]                 ; Merged with EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[13] ;
; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[19]                 ; Merged with EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[14] ;
; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[17]                  ; Merged with MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[12]  ;
; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[18]                  ; Merged with MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[13]  ;
; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[19]                  ; Merged with MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[14]  ;
; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[1]               ; Merged with EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[12] ;
; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[2]               ; Merged with EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[13] ;
; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[3]               ; Merged with EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[14] ;
; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[1]                ; Merged with MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[12]  ;
; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[2]                ; Merged with MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[13]  ;
; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[3]                ; Merged with MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[14]  ;
; Total Number of Removed Registers = 330                                         ;                                                                             ;
+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                  ;
+--------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Register name                                                ; Reason for Removal        ; Registers Removed due to This Register                                            ;
+--------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20] ; Stuck at GND              ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20],                     ;
;                                                              ; due to stuck port data_in ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30],                     ;
;                                                              ;                           ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29],                     ;
;                                                              ;                           ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28],                     ;
;                                                              ;                           ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[28],                     ;
;                                                              ;                           ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[29],                     ;
;                                                              ;                           ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[30],                     ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[20],                  ;
;                                                              ;                           ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[15],                     ;
;                                                              ;                           ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11],                     ;
;                                                              ;                           ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[3],                      ;
;                                                              ;                           ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[4],                      ;
;                                                              ;                           ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6],                      ;
;                                                              ;                           ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7],                      ;
;                                                              ;                           ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[8],                      ;
;                                                              ;                           ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[9],                      ;
;                                                              ;                           ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10],                     ;
;                                                              ;                           ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemWrite_EX,                            ;
;                                                              ;                           ; ID_Registers:ID_Registers|register_rtl_0_bypass[6],                               ;
;                                                              ;                           ; ID_Registers:ID_Registers|register_rtl_0_bypass[8],                               ;
;                                                              ;                           ; ID_Registers:ID_Registers|register_rtl_0_bypass[10],                              ;
;                                                              ;                           ; ID_Registers:ID_Registers|register_rtl_1_bypass[10],                              ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[0],                   ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2],                   ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3],                   ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4],                   ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5],                   ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6],                   ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7],                   ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[8],                   ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[9],                   ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[10],                  ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[11],                  ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12],                  ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[13],                  ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[14],                  ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[15],                  ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[16],                  ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17],                  ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[18],                  ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[19],                  ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[20],                  ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[21],                  ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22],                  ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[23],                  ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[24],                  ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25],                  ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[26],                  ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[27],                  ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[28],                  ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[29],                  ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[30],                  ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[31],                  ;
;                                                              ;                           ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[11],                     ;
;                                                              ;                           ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[3],                      ;
;                                                              ;                           ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[4],                      ;
;                                                              ;                           ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[6],                      ;
;                                                              ;                           ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[7],                      ;
;                                                              ;                           ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[8],                      ;
;                                                              ;                           ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[9],                      ;
;                                                              ;                           ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[10],                     ;
;                                                              ;                           ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3],          ;
;                                                              ;                           ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4],          ;
;                                                              ;                           ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6],          ;
;                                                              ;                           ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[7],          ;
;                                                              ;                           ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8],          ;
;                                                              ;                           ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[9],          ;
;                                                              ;                           ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[10],         ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemWrite_MEM,                         ;
;                                                              ;                           ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0],                            ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[4],                ;
;                                                              ;                           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[11],                  ;
;                                                              ;                           ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[11],                   ;
;                                                              ;                           ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[4],                 ;
;                                                              ;                           ; ID_Registers:ID_Registers|register_rtl_0_bypass[9],                               ;
;                                                              ;                           ; ID_Registers:ID_Registers|register_rtl_1_bypass[9], IF_PC_Reg:IF_PC_Reg|PC_IF[0], ;
;                                                              ;                           ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0],                        ;
;                                                              ;                           ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[0]                         ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[0]  ; Stuck at GND              ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[1],                      ;
;                                                              ; due to stuck port data_in ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[2],                      ;
;                                                              ;                           ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[3],                      ;
;                                                              ;                           ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[4],                      ;
;                                                              ;                           ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[5],                      ;
;                                                              ;                           ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[6],                      ;
;                                                              ;                           ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[7],                      ;
;                                                              ;                           ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[8],                      ;
;                                                              ;                           ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[9],                      ;
;                                                              ;                           ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[10],                     ;
;                                                              ;                           ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[11],                     ;
;                                                              ;                           ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[12],                     ;
;                                                              ;                           ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[13]                      ;
; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[15] ; Stuck at GND              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[15],                  ;
;                                                              ; due to stuck port data_in ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[15]                    ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; Stuck at GND              ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[25]                      ;
;                                                              ; due to stuck port data_in ;                                                                                   ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24] ; Stuck at GND              ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[24]                      ;
;                                                              ; due to stuck port data_in ;                                                                                   ;
; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[23] ; Stuck at GND              ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[23]                      ;
;                                                              ; due to stuck port data_in ;                                                                                   ;
+--------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 363   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 38    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------+
; Inverted Register Statistics                                  ;
+-----------------------------------------------------+---------+
; Inverted Register                                   ; Fan out ;
+-----------------------------------------------------+---------+
; ID_Registers:ID_Registers|register_rtl_0_bypass[12] ; 34      ;
; Total number of inverted registers = 1              ;         ;
+-----------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                       ;
+--------------------------------------------------------------+---------------------------------------------------+
; Register Name                                                ; RAM Name                                          ;
+--------------------------------------------------------------+---------------------------------------------------+
; ID_Registers:ID_Registers|register_rtl_0_bypass[0]           ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[1]           ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[2]           ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[3]           ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[4]           ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[5]           ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[6]           ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[7]           ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[8]           ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[9]           ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[10]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[11]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[12]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[13]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[14]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[15]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[16]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[17]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[18]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[19]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[20]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[21]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[22]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[23]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[24]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[25]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[26]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[27]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[28]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[29]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[30]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[31]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[32]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[33]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[34]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[35]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[36]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[37]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[38]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[39]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[40]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[41]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[42]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[43]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[44]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[45]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[46]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[47]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[48]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[49]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[50]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[51]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[52]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[53]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[54]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[55]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[56]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[57]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[58]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[59]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[60]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[61]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[62]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[63]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[64]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[65]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[66]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[67]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[68]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[69]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[70]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[71]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[72]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[73]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_0_bypass[74]          ; ID_Registers:ID_Registers|register_rtl_0          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[0]           ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[1]           ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[2]           ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[3]           ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[4]           ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[5]           ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[6]           ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[7]           ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[8]           ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[9]           ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[10]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[11]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[12]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[13]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[14]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[15]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[16]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[17]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[18]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[19]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[20]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[21]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[22]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[23]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[24]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[25]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[26]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[27]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[28]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[29]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[30]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[31]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[32]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[33]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[34]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[35]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[36]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[37]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[38]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[39]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[40]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[41]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[42]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[43]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[44]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[45]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[46]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[47]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[48]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[49]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[50]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[51]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[52]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[53]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[54]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[55]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[56]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[57]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[58]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[59]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[60]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[61]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[62]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[63]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[64]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[65]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[66]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[67]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[68]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[69]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[70]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[71]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[72]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[73]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; ID_Registers:ID_Registers|register_rtl_1_bypass[74]          ; ID_Registers:ID_Registers|register_rtl_1          ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[0]  ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[1]  ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[2]  ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[3]  ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[4]  ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[5]  ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[6]  ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[7]  ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[8]  ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[9]  ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[10] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[11] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[12] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[13] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[14] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[15] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[16] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[17] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[18] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[19] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[20] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[21] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[22] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[23] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[24] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[25] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[26] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[27] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[28] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[29] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[30] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[31] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[32] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[33] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[34] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[35] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[36] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[37] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[38] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[39] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[40] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[41] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[42] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[43] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[44] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[45] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[46] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[47] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[48] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[49] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[50] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[51] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[52] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[53] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[54] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[55] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[56] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[57] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[58] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[59] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[60] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[61] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[62] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[63] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[64] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[65] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[66] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[67] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[68] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[69] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[70] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[71] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[72] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[73] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[74] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[75] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[76] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[77] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[78] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[79] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[80] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[81] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[82] ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0 ;
+--------------------------------------------------------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                              ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------+----------------------------+
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |Mips|Data_forwarding_mux_B:Data_forwarding_mux_B|Mux26 ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |Mips|Data_forwarding_mux_A:Data_forwarding_mux_A|Mux20 ;                            ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; |Mips|EX_ALU:EX_ALU|Mux30                               ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for ID_Registers:ID_Registers|altsyncram:register_rtl_0|altsyncram_tki1:auto_generated ;
+---------------------------------+-------+------+----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for ID_Registers:ID_Registers|altsyncram:register_rtl_1|altsyncram_tki1:auto_generated ;
+---------------------------------+-------+------+----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_Control:ID_Control ;
+----------------+--------+------------------------------------------+
; Parameter Name ; Value  ; Type                                     ;
+----------------+--------+------------------------------------------+
; RTYPE          ; 000000 ; Unsigned Binary                          ;
; LW             ; 100011 ; Unsigned Binary                          ;
; SW             ; 101011 ; Unsigned Binary                          ;
; BEQ            ; 000100 ; Unsigned Binary                          ;
; NOP            ; 100000 ; Unsigned Binary                          ;
+----------------+--------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_ALU:EX_ALU ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; ALUadd         ; 0010  ; Unsigned Binary                   ;
; ALUsub         ; 0110  ; Unsigned Binary                   ;
; ALUand         ; 0000  ; Unsigned Binary                   ;
; ALUor          ; 0001  ; Unsigned Binary                   ;
; ALUslt         ; 0111  ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_ALU_Control:EX_ALU_Control ;
+----------------+--------+--------------------------------------------------+
; Parameter Name ; Value  ; Type                                             ;
+----------------+--------+--------------------------------------------------+
; Rtype          ; 10     ; Unsigned Binary                                  ;
; Radd           ; 100000 ; Unsigned Binary                                  ;
; Rsub           ; 100010 ; Unsigned Binary                                  ;
; Rand           ; 100100 ; Unsigned Binary                                  ;
; Ror            ; 100101 ; Unsigned Binary                                  ;
; Rslt           ; 101010 ; Unsigned Binary                                  ;
; lwsw           ; 00     ; Unsigned Binary                                  ;
; Itype          ; 01     ; Unsigned Binary                                  ;
; xis            ; XXXXXX ; Unsigned Binary                                  ;
; ALUadd         ; 0010   ; Unsigned Binary                                  ;
; ALUsub         ; 0110   ; Unsigned Binary                                  ;
; ALUand         ; 0000   ; Unsigned Binary                                  ;
; ALUor          ; 0001   ; Unsigned Binary                                  ;
; ALUslt         ; 0111   ; Unsigned Binary                                  ;
; unknown        ; 11     ; Unsigned Binary                                  ;
; ALUx           ; 0011   ; Unsigned Binary                                  ;
+----------------+--------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_forwarding_mux_A:Data_forwarding_mux_A ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; ORGINAL        ; 00    ; Unsigned Binary                                                 ;
; MEM_FORWARD    ; 01    ; Unsigned Binary                                                 ;
; EX_FORWARD     ; 10    ; Unsigned Binary                                                 ;
; ERROR          ; 11    ; Unsigned Binary                                                 ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_forwarding_mux_B:Data_forwarding_mux_B ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; ORGINAL        ; 00    ; Unsigned Binary                                                 ;
; MEM_FORWARD    ; 01    ; Unsigned Binary                                                 ;
; EX_FORWARD     ; 10    ; Unsigned Binary                                                 ;
; ERROR          ; 11    ; Unsigned Binary                                                 ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_forwarding_mux_MEM:Data_forwarding_mux_MEM ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; ORGINAL        ; 0     ; Unsigned Binary                                                     ;
; WB_FORWARD     ; 1     ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ID_Registers:ID_Registers|altsyncram:register_rtl_0 ;
+------------------------------------+--------------------------------------------+--------------------+
; Parameter Name                     ; Value                                      ; Type               ;
+------------------------------------+--------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped            ;
; OPERATION_MODE                     ; DUAL_PORT                                  ; Untyped            ;
; WIDTH_A                            ; 32                                         ; Untyped            ;
; WIDTHAD_A                          ; 5                                          ; Untyped            ;
; NUMWORDS_A                         ; 32                                         ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped            ;
; WIDTH_B                            ; 32                                         ; Untyped            ;
; WIDTHAD_B                          ; 5                                          ; Untyped            ;
; NUMWORDS_B                         ; 32                                         ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK0                                     ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped            ;
; BYTE_SIZE                          ; 8                                          ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped            ;
; INIT_FILE                          ; db/Mips.ram0_ID_Registers_ada8f4a0.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone II                                 ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_tki1                            ; Untyped            ;
+------------------------------------+--------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ID_Registers:ID_Registers|altsyncram:register_rtl_1 ;
+------------------------------------+--------------------------------------------+--------------------+
; Parameter Name                     ; Value                                      ; Type               ;
+------------------------------------+--------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped            ;
; OPERATION_MODE                     ; DUAL_PORT                                  ; Untyped            ;
; WIDTH_A                            ; 32                                         ; Untyped            ;
; WIDTHAD_A                          ; 5                                          ; Untyped            ;
; NUMWORDS_A                         ; 32                                         ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped            ;
; WIDTH_B                            ; 32                                         ; Untyped            ;
; WIDTHAD_B                          ; 5                                          ; Untyped            ;
; NUMWORDS_B                         ; 32                                         ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK0                                     ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped            ;
; BYTE_SIZE                          ; 8                                          ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped            ;
; INIT_FILE                          ; db/Mips.ram0_ID_Registers_ada8f4a0.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone II                                 ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_tki1                            ; Untyped            ;
+------------------------------------+--------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0 ;
+------------------------------------+-----------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                         ; Type                     ;
+------------------------------------+-----------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                  ;
; WIDTH_A                            ; 32                                            ; Untyped                  ;
; WIDTHAD_A                          ; 9                                             ; Untyped                  ;
; NUMWORDS_A                         ; 512                                           ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                  ;
; WIDTH_B                            ; 32                                            ; Untyped                  ;
; WIDTHAD_B                          ; 9                                             ; Untyped                  ;
; NUMWORDS_B                         ; 512                                           ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                  ;
; BYTE_SIZE                          ; 8                                             ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                  ;
; INIT_FILE                          ; db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone II                                    ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_bng1                               ; Untyped                  ;
+------------------------------------+-----------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                         ;
+-------------------------------------------+--------------------------------------------------------------+
; Name                                      ; Value                                                        ;
+-------------------------------------------+--------------------------------------------------------------+
; Number of entity instances                ; 3                                                            ;
; Entity Instance                           ; ID_Registers:ID_Registers|altsyncram:register_rtl_0          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 32                                                           ;
;     -- NUMWORDS_A                         ; 32                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 32                                                           ;
;     -- NUMWORDS_B                         ; 32                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; ID_Registers:ID_Registers|altsyncram:register_rtl_1          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 32                                                           ;
;     -- NUMWORDS_A                         ; 32                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 32                                                           ;
;     -- NUMWORDS_B                         ; 32                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 32                                                           ;
;     -- NUMWORDS_A                         ; 512                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 32                                                           ;
;     -- NUMWORDS_B                         ; 512                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
+-------------------------------------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage"                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Branch_MEM ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Zero_MEM   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Forwarding_unit:Data_Forwarding_unit"                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PCSrc_ID ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX_Dest_Mux:EX_Dest_Mux"                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                    ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Instruction_EX ; Input ; Warning  ; Input port expression (21 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "Instruction_EX[31..21]" will be connected to GND. ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX_ALU_Control:EX_ALU_Control"                                                                                                                                                            ;
+----------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                       ; Type  ; Severity ; Details                                                                                                                                                              ;
+----------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sign_Extend_Instruction_EX ; Input ; Warning  ; Input port expression (6 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "Sign_Extend_Instruction_EX[31..6]" will be connected to GND. ;
+----------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Mon Sep 08 11:31:29 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Mips -c Mips
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file forward_c_mux.v
    Info (12023): Found entity 1: Forward_C_mux
Info (12021): Found 1 design units, including 1 entities, in source file mips.v
    Info (12023): Found entity 1: Mips
Info (12021): Found 1 design units, including 1 entities, in source file if_pc_mux.v
    Info (12023): Found entity 1: IF_PC_Mux
Info (12021): Found 1 design units, including 1 entities, in source file if_pc_add.v
    Info (12023): Found entity 1: IF_PC_Add
Info (12021): Found 1 design units, including 1 entities, in source file if_pc_reg.v
    Info (12023): Found entity 1: IF_PC_Reg
Info (12021): Found 1 design units, including 1 entities, in source file if_instruction_memory.v
    Info (12023): Found entity 1: IF_Instruction_Memory
Info (12021): Found 1 design units, including 1 entities, in source file if_id_pipeline_stage.v
    Info (12023): Found entity 1: IF_ID_Pipeline_Stage
Info (12021): Found 1 design units, including 1 entities, in source file id_ex_pipeline_stage.v
    Info (12023): Found entity 1: ID_EX_Pipeline_Stage
Info (12021): Found 1 design units, including 1 entities, in source file id_registers.v
    Info (12023): Found entity 1: ID_Registers
Info (12021): Found 1 design units, including 1 entities, in source file id_sign_extension.v
    Info (12023): Found entity 1: ID_Sign_Extension
Info (12021): Found 1 design units, including 1 entities, in source file ex_alu_mux.v
    Info (12023): Found entity 1: EX_ALU_Mux
Info (12021): Found 1 design units, including 1 entities, in source file ex_dest_mux.v
    Info (12023): Found entity 1: EX_Dest_Mux
Info (12021): Found 1 design units, including 1 entities, in source file ex_pc_add.v
    Info (12023): Found entity 1: EX_PC_Add
Info (12021): Found 1 design units, including 1 entities, in source file ex_shift_left_2.v
    Info (12023): Found entity 1: EX_Shift_Left_2
Info (12021): Found 1 design units, including 1 entities, in source file ex_mem_pipeline_stage.v
    Info (12023): Found entity 1: EX_MEM_Pipeline_Stage
Info (12021): Found 1 design units, including 1 entities, in source file ex_alu.v
    Info (12023): Found entity 1: EX_ALU
Info (12021): Found 1 design units, including 1 entities, in source file ex_alu_control.v
    Info (12023): Found entity 1: EX_ALU_Control
Info (12021): Found 1 design units, including 1 entities, in source file mem_branch_and.v
    Info (12023): Found entity 1: MEM_Branch_AND
Info (12021): Found 1 design units, including 1 entities, in source file mem_wb_pipeline_stage.v
    Info (12023): Found entity 1: MEM_WB_Pipeline_Stage
Info (12021): Found 1 design units, including 1 entities, in source file mem_data_memory.v
    Info (12023): Found entity 1: MEM_Data_Memory
Info (12021): Found 1 design units, including 1 entities, in source file wb_memtoreg_mux.v
    Info (12023): Found entity 1: WB_MemtoReg_Mux
Info (12021): Found 1 design units, including 1 entities, in source file id_control.v
    Info (12023): Found entity 1: ID_Control
Info (12021): Found 1 design units, including 1 entities, in source file data_forwarding_unit.v
    Info (12023): Found entity 1: Data_Forwarding_unit
Info (12021): Found 1 design units, including 1 entities, in source file data_forwarding_mux_a.v
    Info (12023): Found entity 1: Data_forwarding_mux_A
Info (12021): Found 1 design units, including 1 entities, in source file data_forwarding_mux_b.v
    Info (12023): Found entity 1: Data_forwarding_mux_B
Info (12021): Found 1 design units, including 1 entities, in source file data_forwarding_mux_mem.v
    Info (12023): Found entity 1: Data_forwarding_mux_MEM
Info (12021): Found 1 design units, including 1 entities, in source file id_branch_and.v
    Info (12023): Found entity 1: ID_Branch_AND
Info (12021): Found 1 design units, including 1 entities, in source file id_comparator.v
    Info (12023): Found entity 1: ID_Comparator
Info (12021): Found 1 design units, including 1 entities, in source file forward_d_mux.v
    Info (12023): Found entity 1: Forward_D_mux
Info (12127): Elaborating entity "Mips" for the top level hierarchy
Info (12128): Elaborating entity "IF_PC_Mux" for hierarchy "IF_PC_Mux:IF_PC_Mux"
Info (12128): Elaborating entity "IF_PC_Reg" for hierarchy "IF_PC_Reg:IF_PC_Reg"
Info (12128): Elaborating entity "IF_PC_Add" for hierarchy "IF_PC_Add:IF_PC_Add"
Info (12128): Elaborating entity "IF_Instruction_Memory" for hierarchy "IF_Instruction_Memory:IF_Instruction_Memory"
Warning (10850): Verilog HDL warning at IF_Instruction_Memory.v(11): number of words (4) in memory file does not match the number of elements in the address range [0:1024]
Warning (10030): Net "memory.data_a" at IF_Instruction_Memory.v(9) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "memory.waddr_a" at IF_Instruction_Memory.v(9) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "memory.we_a" at IF_Instruction_Memory.v(9) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "IF_ID_Pipeline_Stage" for hierarchy "IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage"
Info (12128): Elaborating entity "ID_Registers" for hierarchy "ID_Registers:ID_Registers"
Warning (10235): Verilog HDL Always Construct warning at ID_Registers.v(27): variable "Forward_Reg_Delay" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ID_Registers.v(28): variable "Write_Data_WB" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ID_Registers.v(38): variable "Forward_Reg_Delay" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ID_Registers.v(39): variable "Write_Data_WB" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "ID_Sign_Extension" for hierarchy "ID_Sign_Extension:ID_Sign_Extension"
Info (12128): Elaborating entity "ID_Control" for hierarchy "ID_Control:ID_Control"
Info (12128): Elaborating entity "ID_Branch_AND" for hierarchy "ID_Branch_AND:ID_Branch_AND"
Info (12128): Elaborating entity "ID_Comparator" for hierarchy "ID_Comparator:ID_Comparator"
Info (12128): Elaborating entity "Forward_C_mux" for hierarchy "Forward_C_mux:Forward_C_mux"
Info (12128): Elaborating entity "Forward_D_mux" for hierarchy "Forward_D_mux:Forward_D_mux"
Info (12128): Elaborating entity "ID_EX_Pipeline_Stage" for hierarchy "ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage"
Info (12128): Elaborating entity "EX_Shift_Left_2" for hierarchy "EX_Shift_Left_2:EX_Shift_Left_2"
Info (12128): Elaborating entity "EX_PC_Add" for hierarchy "EX_PC_Add:EX_PC_Add"
Info (12128): Elaborating entity "EX_ALU_Mux" for hierarchy "EX_ALU_Mux:EX_ALU_Mux"
Info (12128): Elaborating entity "EX_ALU" for hierarchy "EX_ALU:EX_ALU"
Info (12128): Elaborating entity "EX_ALU_Control" for hierarchy "EX_ALU_Control:EX_ALU_Control"
Warning (10240): Verilog HDL Always Construct warning at EX_ALU_Control.v(37): inferring latch(es) for variable "ALU_Control_EX", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "ALU_Control_EX[0]" at EX_ALU_Control.v(37)
Info (10041): Inferred latch for "ALU_Control_EX[1]" at EX_ALU_Control.v(37)
Info (10041): Inferred latch for "ALU_Control_EX[2]" at EX_ALU_Control.v(37)
Info (10041): Inferred latch for "ALU_Control_EX[3]" at EX_ALU_Control.v(37)
Info (12128): Elaborating entity "EX_Dest_Mux" for hierarchy "EX_Dest_Mux:EX_Dest_Mux"
Info (12128): Elaborating entity "Data_Forwarding_unit" for hierarchy "Data_Forwarding_unit:Data_Forwarding_unit"
Warning (10036): Verilog HDL or VHDL warning at Data_Forwarding_unit.v(37): object "IF_ID_Rd" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Data_Forwarding_unit.v(42): object "EX_MEM_Rs" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Data_Forwarding_unit.v(48): object "MEM_WB_Rs" assigned a value but never read
Info (12128): Elaborating entity "Data_forwarding_mux_A" for hierarchy "Data_forwarding_mux_A:Data_forwarding_mux_A"
Warning (10855): Verilog HDL warning at Data_forwarding_mux_A.v(16): initial value for variable Read_Data_forward_A_EX should be constant
Info (12128): Elaborating entity "Data_forwarding_mux_B" for hierarchy "Data_forwarding_mux_B:Data_forwarding_mux_B"
Warning (10855): Verilog HDL warning at Data_forwarding_mux_B.v(16): initial value for variable Read_Data_forward_B_EX should be constant
Info (12128): Elaborating entity "EX_MEM_Pipeline_Stage" for hierarchy "EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage"
Info (12128): Elaborating entity "MEM_Data_Memory" for hierarchy "MEM_Data_Memory:MEM_Data_Memory"
Warning (10850): Verilog HDL warning at MEM_Data_Memory.v(17): number of words (461) in memory file does not match the number of elements in the address range [0:511]
Warning (10240): Verilog HDL Always Construct warning at MEM_Data_Memory.v(49): inferring latch(es) for variable "Read_Data_MEM", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Read_Data_MEM[0]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[1]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[2]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[3]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[4]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[5]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[6]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[7]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[8]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[9]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[10]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[11]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[12]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[13]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[14]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[15]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[16]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[17]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[18]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[19]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[20]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[21]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[22]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[23]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[24]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[25]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[26]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[27]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[28]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[29]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[30]" at MEM_Data_Memory.v(49)
Info (10041): Inferred latch for "Read_Data_MEM[31]" at MEM_Data_Memory.v(49)
Info (12128): Elaborating entity "Data_forwarding_mux_MEM" for hierarchy "Data_forwarding_mux_MEM:Data_forwarding_mux_MEM"
Warning (10855): Verilog HDL warning at Data_forwarding_mux_MEM.v(18): initial value for variable Read_Data_forward_MEM_MEM should be constant
Info (12128): Elaborating entity "MEM_WB_Pipeline_Stage" for hierarchy "MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage"
Info (12128): Elaborating entity "WB_MemtoReg_Mux" for hierarchy "WB_MemtoReg_Mux:WB_MemtoReg_Mux"
Warning (14026): LATCH primitive "EX_ALU_Control:EX_ALU_Control|ALU_Control_EX[0]" is permanently enabled
Warning (14026): LATCH primitive "EX_ALU_Control:EX_ALU_Control|ALU_Control_EX[1]" is permanently enabled
Warning (14026): LATCH primitive "EX_ALU_Control:EX_ALU_Control|ALU_Control_EX[2]" is permanently enabled
Warning (276020): Inferred RAM node "ID_Registers:ID_Registers|register_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "ID_Registers:ID_Registers|register_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (1025) in the Memory Initialization File "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/db/Mips.ram0_IF_Instruction_Memory_5cd28467.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/db/Mips.ram0_IF_Instruction_Memory_5cd28467.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ID_Registers:ID_Registers|register_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Mips.ram0_ID_Registers_ada8f4a0.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ID_Registers:ID_Registers|register_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Mips.ram0_ID_Registers_ada8f4a0.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif
Info (12130): Elaborated megafunction instantiation "ID_Registers:ID_Registers|altsyncram:register_rtl_0"
Info (12133): Instantiated megafunction "ID_Registers:ID_Registers|altsyncram:register_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Mips.ram0_ID_Registers_ada8f4a0.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tki1.tdf
    Info (12023): Found entity 1: altsyncram_tki1
Info (12130): Elaborated megafunction instantiation "ID_Registers:ID_Registers|altsyncram:register_rtl_1"
Info (12133): Instantiated megafunction "ID_Registers:ID_Registers|altsyncram:register_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Mips.ram0_ID_Registers_ada8f4a0.hdl.mif"
Info (12130): Elaborated megafunction instantiation "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0"
Info (12133): Instantiated megafunction "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bng1.tdf
    Info (12023): Found entity 1: altsyncram_bng1
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "PC_Plus_4_IF[0]" is stuck at GND
    Warning (13410): Pin "PC_Plus_4_IF[1]" is stuck at GND
    Warning (13410): Pin "Instruction_IF[3]" is stuck at GND
    Warning (13410): Pin "Instruction_IF[4]" is stuck at GND
    Warning (13410): Pin "Instruction_IF[6]" is stuck at GND
    Warning (13410): Pin "Instruction_IF[7]" is stuck at GND
    Warning (13410): Pin "Instruction_IF[8]" is stuck at GND
    Warning (13410): Pin "Instruction_IF[9]" is stuck at GND
    Warning (13410): Pin "Instruction_IF[10]" is stuck at GND
    Warning (13410): Pin "Instruction_IF[11]" is stuck at GND
    Warning (13410): Pin "Instruction_IF[15]" is stuck at GND
    Warning (13410): Pin "Instruction_IF[20]" is stuck at GND
    Warning (13410): Pin "Instruction_IF[23]" is stuck at GND
    Warning (13410): Pin "Instruction_IF[24]" is stuck at GND
    Warning (13410): Pin "Instruction_IF[25]" is stuck at GND
    Warning (13410): Pin "Instruction_IF[28]" is stuck at GND
    Warning (13410): Pin "Instruction_IF[29]" is stuck at GND
    Warning (13410): Pin "Instruction_IF[30]" is stuck at GND
    Warning (13410): Pin "Next_PC_IF[0]" is stuck at GND
    Warning (13410): Pin "Next_PC_IF[1]" is stuck at GND
    Warning (13410): Pin "ALUOp_ID[0]" is stuck at GND
    Warning (13410): Pin "Branch_ID" is stuck at GND
    Warning (13410): Pin "MemWrite_ID" is stuck at GND
    Warning (13410): Pin "PCSrc_ID" is stuck at GND
    Warning (13410): Pin "Instruction_EX[3]" is stuck at GND
    Warning (13410): Pin "Instruction_EX[4]" is stuck at GND
    Warning (13410): Pin "Instruction_EX[6]" is stuck at GND
    Warning (13410): Pin "Instruction_EX[7]" is stuck at GND
    Warning (13410): Pin "Instruction_EX[8]" is stuck at GND
    Warning (13410): Pin "Instruction_EX[9]" is stuck at GND
    Warning (13410): Pin "Instruction_EX[10]" is stuck at GND
    Warning (13410): Pin "Instruction_EX[11]" is stuck at GND
    Warning (13410): Pin "Instruction_EX[15]" is stuck at GND
    Warning (13410): Pin "Instruction_EX[20]" is stuck at GND
    Warning (13410): Pin "Instruction_EX[23]" is stuck at GND
    Warning (13410): Pin "Instruction_EX[24]" is stuck at GND
    Warning (13410): Pin "Instruction_EX[25]" is stuck at GND
    Warning (13410): Pin "Instruction_EX[28]" is stuck at GND
    Warning (13410): Pin "Instruction_EX[29]" is stuck at GND
    Warning (13410): Pin "Instruction_EX[30]" is stuck at GND
    Warning (13410): Pin "ALU_Control_EX[3]" is stuck at GND
    Warning (13410): Pin "Branch_Dest_EX[0]" is stuck at GND
    Warning (13410): Pin "Branch_Dest_EX[1]" is stuck at GND
    Warning (13410): Pin "Write_Register_EX[4]" is stuck at GND
    Warning (13410): Pin "Forward_MEM" is stuck at GND
    Warning (13410): Pin "Forward_C" is stuck at GND
    Warning (13410): Pin "Forward_D" is stuck at GND
Info (17049): 49 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "ID_Registers:ID_Registers|altsyncram:register_rtl_0|altsyncram_tki1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "ID_Registers:ID_Registers|altsyncram:register_rtl_1|altsyncram_tki1:auto_generated|ALTSYNCRAM"
Info (144001): Generated suppressed messages file C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1805 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 575 output pins
    Info (21061): Implemented 1133 logic cells
    Info (21064): Implemented 96 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 77 warnings
    Info: Peak virtual memory: 436 megabytes
    Info: Processing ended: Mon Sep 08 11:31:36 2014
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.map.smsg.


