<dec f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='536' type='std::map&lt;unsigned int, std::pair&lt;unsigned int, bool&gt; &gt;'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='563' u='m' c='_ZN4llvm10SMSchedule5resetEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='626' u='m' c='_ZN4llvm10SMSchedule15getStagesForRegEij'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='639' u='m' c='_ZN4llvm10SMSchedule15getStagesForPhiEi'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3869' u='m' c='_ZN4llvm10SMSchedule16finalizeScheduleEPNS_17SwingSchedulerDAGE'/>
<offset>640</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='532'>/// Map for each register and the max difference between its uses and def.
  /// The first element in the pair is the max difference in stages. The
  /// second is true if the register defines a Phi value and loop value is
  /// scheduled before the Phi.</doc>
