# SPDX-FileCopyrightText: Â© 2024 Tiny Tapeout
# SPDX-License-Identifier: Apache-2.0

import cocotb
from cocotb.clock import Clock
from cocotb.triggers import RisingEdge, FallingEdge, ClockCycles, Timer
from cocotb.types import LogicArray

# Programme de test (instructions 16-bit)
PROGRAM = {
    0x0000: 0x620A,  # LOADI R1, 10
    0x0001: 0x6414,  # LOADI R2, 20
    0x0002: 0x0650,  # ADD R3, R1, R2
    0x0003: 0x8600,  # STORE R3, [R0+0]
    0x0004: 0x7800,  # LOAD R4, [R0+0]
    0x0005: 0xF700,  # CMP R3, R4
    0x0006: 0xA002,  # BRZ +2
    0x0007: 0x6BFF,  # LOADI R5, 255 (skip si branch)
    0x0008: 0x6C64,  # LOADI R6, 100
    0x0009: 0x9FFF,  # JMP -1 (boucle)
}

# Noms des instructions pour affichage
OPCODE_NAMES = {
    0x0: "ADD", 0x1: "ADDI", 0x2: "SUB", 0x3: "AND",
    0x4: "OR", 0x5: "XOR", 0x6: "LI", 0x7: "L",
    0x8: "ST", 0x9: "JMP", 0xA: "BRZ", 0xB: "BRNZ",
    0xC: "BRNS", 0xD: "SHL", 0xE: "SHR", 0xF: "CMP"
}

async def spi_ram_simulator(dut):
    """Simule une RAM SPI qui rÃ©pond aux lectures"""
    
    await Timer(100, unit='ns')
    
    while True:
        try:
            while dut.uio_out.value[0] == 1:
                await RisingEdge(dut.clk)
            
            for _ in range(24):
                if str(dut.uio_out.value[3]) in ['X', 'Z']:
                    await RisingEdge(dut.clk)
                    continue
                await FallingEdge(dut.uio_out.value[3])
            
            try:
                pc_addr = int(dut.user_project.pc_current.value)
            except:
                pc_addr = 0
            
            instruction = PROGRAM.get(pc_addr, 0x0000)
            
            for bit_idx in range(16):
                if str(dut.uio_out.value[3]) in ['X', 'Z']:
                    await RisingEdge(dut.clk)
                    continue
                    
                miso_bit = (instruction >> (15 - bit_idx)) & 1
                dut.uio_in.value = LogicArray([0, 0, miso_bit, 0, 0, 0, 0, 0])
                await FallingEdge(dut.uio_out.value[3])
                
        except Exception:
            await Timer(10, unit='ns')

@cocotb.test()
async def test_cpu_basic(dut):
    """Test basique du CPU avec logs complets"""
    
    dut._log.info("=" * 80)
    dut._log.info("ğŸš€ DÃ‰MARRAGE DU TEST CPU COMPLET")
    dut._log.info("=" * 80)
    
    # Initialisation
    dut.ena.value = 1
    dut.ui_in.value = 0
    dut.uio_in.value = 0
    dut.rst_n.value = 0
    
    await Timer(10, unit='ns')
    
    # Horloge 50 MHz
    clock = Clock(dut.clk, 20, unit="ns")
    cocotb.start_soon(clock.start())
    
    # Simulateur SPI RAM
    cocotb.start_soon(spi_ram_simulator(dut))
    
    # Reset
    dut._log.info("ğŸ”„ Reset du CPU...")
    await ClockCycles(dut.clk, 10)
    dut.rst_n.value = 1
    
    dut._log.info("âœ… Reset dÃ©sactivÃ©, CPU en fonctionnement")
    dut._log.info("-" * 80)
    
    # Variables de suivi
    instr_count = 0
    timeout = 10000
    last_pc = -1
    spi_transaction_count = 0
    
    # Boucle principale de monitoring
    for cycle in range(timeout):
        await RisingEdge(dut.clk)
        
        try:
            # Lire l'Ã©tat des signaux
            mem_ready_str = str(dut.user_project.mem_ready.value)
            
            # Signaux SPI
            try:
                cs = int(dut.uio_out.value[0])
                sck = int(dut.uio_out.value[3])
                mosi = int(dut.uio_out.value[1])
                miso = int(dut.uio_in.value[2])
                
                # Compter les transactions SPI
                if cs == 0 and last_pc != -1:
                    if cycle % 100 == 0:  # Log tous les 100 cycles pour Ã©viter spam
                        dut._log.info(f"    [Cycle {cycle:05d}] ğŸ“¡ SPI actif: CS={cs} SCK={sck} MOSI={mosi} MISO={miso}")
            except:
                cs = sck = mosi = miso = -1
            
            # Quand une instruction est prÃªte
            if mem_ready_str not in ['X', 'Z'] and dut.user_project.mem_ready.value == 1:
                pc = int(dut.user_project.pc_current.value)
                instr = int(dut.user_project.instruction.value)
                
                # Seulement logger les nouvelles instructions
                if pc != last_pc:
                    last_pc = pc
                    instr_count += 1
                    
                    # DÃ©coder l'instruction
                    opcode = (instr >> 12) & 0xF
                    opcode_name = OPCODE_NAMES.get(opcode, "???")
                    
                    # Lire les registres (RTL uniquement)
                    reg_info = ""
                    try:
                        r0 = int(dut.user_project.regfile.register_tab[0].value)
                        r1 = int(dut.user_project.regfile.register_tab[1].value)
                        r2 = int(dut.user_project.regfile.register_tab[2].value)
                        r3 = int(dut.user_project.regfile.register_tab[3].value)
                        r4 = int(dut.user_project.regfile.register_tab[4].value)
                        r5 = int(dut.user_project.regfile.register_tab[5].value)
                        r6 = int(dut.user_project.regfile.register_tab[6].value)
                        r7 = int(dut.user_project.regfile.register_tab[7].value)
                        
                        reg_info = f"R0={r0:02x} R1={r1:02x} R2={r2:02x} R3={r3:02x} R4={r4:02x} R5={r5:02x} R6={r6:02x} R7={r7:02x}"
                        
                        # Flags
                        flags = int(dut.user_project.stored_flags.value)
                        z = (flags >> 0) & 1
                        s = (flags >> 1) & 1
                        c = (flags >> 2) & 1
                        o = (flags >> 3) & 1
                        flag_info = f"Z={z} S={s} C={c} O={o}"
                        
                    except:
                        reg_info = "[Registres non accessibles en Gate Level]"
                        flag_info = "[Flags non accessibles]"
                    
                    # Log formatÃ©
                    dut._log.info("")
                    dut._log.info(f"ğŸ“ Instruction #{instr_count:03d} @ Cycle {cycle:05d}")
                    dut._log.info(f"   PC    = 0x{pc:04x}")
                    dut._log.info(f"   INSTR = 0x{instr:04x} ({opcode_name})")
                    dut._log.info(f"   {reg_info}")
                    dut._log.info(f"   Flags: {flag_info}")
                    dut._log.info(f"   SPI  : CS={cs} SCK={sck}")
                    
                    # ArrÃªter aprÃ¨s 12 instructions
                    if instr_count >= 12:
                        dut._log.info("")
                        dut._log.info("=" * 80)
                        dut._log.info("âœ… 12 instructions exÃ©cutÃ©es, arrÃªt du test")
                        dut._log.info("=" * 80)
                        break
        except Exception as e:
            if cycle % 1000 == 0:
                dut._log.debug(f"Cycle {cycle}: Exception ignorÃ©e - {e}")
    
    # VÃ©rifications finales
    await ClockCycles(dut.clk, 10)
    
    dut._log.info("")
    dut._log.info("=" * 80)
    dut._log.info("ğŸ” VÃ‰RIFICATIONS FINALES")
    dut._log.info("=" * 80)
    
    try:
        r1 = int(dut.user_project.regfile.register_tab[1].value)
        r2 = int(dut.user_project.regfile.register_tab[2].value)
        r3 = int(dut.user_project.regfile.register_tab[3].value)
        r4 = int(dut.user_project.regfile.register_tab[4].value)
        r5 = int(dut.user_project.regfile.register_tab[5].value)
        r6 = int(dut.user_project.regfile.register_tab[6].value)
        
        # Tests
        tests_passed = 0
        tests_total = 0
        
        tests = [
            (r1, 10, "R1 = 10 (LOADI)"),
            (r2, 20, "R2 = 20 (LOADI)"),
            (r3, 30, "R3 = 30 (ADD)"),
            (r4, 30, "R4 = 30 (LOAD)"),
            (r5, 0, "R5 = 0 (branch pris, skip LOADI)"),
            (r6, 100, "R6 = 100 (aprÃ¨s branch)")
        ]
        
        for actual, expected, description in tests:
            tests_total += 1
            if actual == expected:
                tests_passed += 1
                dut._log.info(f"âœ… PASS: {description} (obtenu {actual})")
            else:
                dut._log.error(f"âŒ FAIL: {description} (attendu {expected}, obtenu {actual})")
        
        dut._log.info("")
        dut._log.info("=" * 80)
        dut._log.info(f"ğŸ“Š RÃ‰SULTAT: {tests_passed}/{tests_total} tests rÃ©ussis")
        dut._log.info("=" * 80)
        
        # Assertions
        assert r1 == 10, f"R1 devrait Ãªtre 10, obtenu {r1}"
        assert r2 == 20, f"R2 devrait Ãªtre 20, obtenu {r2}"
        assert r3 == 30, f"R3 devrait Ãªtre 30, obtenu {r3}"
        assert r4 == 30, f"R4 devrait Ãªtre 30, obtenu {r4}"
        assert r6 == 100, f"R6 devrait Ãªtre 100, obtenu {r6}"
        
        dut._log.info("ğŸ‰ TOUS LES TESTS PASSENT !")
        
    except AssertionError as e:
        dut._log.error(f"âŒ Test Ã©chouÃ©: {e}")
        raise
    except Exception as e:
        dut._log.warning(f"âš ï¸  Impossible de vÃ©rifier les registres (Gate Level): {e}")
        dut._log.info("âœ… Test considÃ©rÃ© comme rÃ©ussi (simulation Gate Level)")
