# do run.do
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 11:09:39 on Feb 16,2026
# vlog ../sv/cordic.sv 
# -- Compiling module cordic
# 
# Top level modules:
# 	cordic
# End time: 11:09:39 on Feb 16,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 11:09:39 on Feb 16,2026
# vlog "+incdir+../uvm" ../uvm/cordic_if.sv 
# -- Compiling interface cordic_if
# 
# Top level modules:
# 	--none--
# End time: 11:09:39 on Feb 16,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 11:09:39 on Feb 16,2026
# vlog "+incdir+../uvm" ../uvm/cordic_pkg.sv 
# -- Compiling package cordic_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) ../uvm/cordic_pkg.sv(4): Using implicit +incdir+/vol/mentor/modelsim-2020.1/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:09:39 on Feb 16,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 11:09:39 on Feb 16,2026
# vlog "+incdir+../uvm" ../uvm/cordic_tb_top.sv 
# -- Compiling module cordic_tb_top
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package cordic_pkg
# 
# Top level modules:
# 	cordic_tb_top
# End time: 11:09:40 on Feb 16,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -c -voptargs=""+acc"" cordic_tb_top 
# Start time: 11:09:40 on Feb 16,2026
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "cordic(fast)".
# //  ModelSim SE-64 2020.1 Jan 28 2020 Linux 4.18.0-553.92.1.el8_10.x86_64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# ** Warning: License feature 'msimhdlsim' will expire in 12 days.
# Loading sv_std.std
# Loading work.cordic_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.cordic_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.cordic_tb_top(fast)
# Loading work.cordic_if(fast__2)
# Loading work.cordic(fast)
# Loading /vol/mentor/modelsim-2020.1/modeltech/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test cordic_test...
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 151435: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../uvm/cordic_scoreboard.sv(56) @ 151435: uvm_test_top.env.sb [SCB] PASSED: Checked 721 vectors
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [SCB]     1
# [TEST_DONE]     1
# ** Note: $finish    : /vol/mentor/modelsim-2020.1/modeltech/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 151435 ns  Iteration: 62  Instance: /cordic_tb_top
# End time: 11:09:43 on Feb 16,2026, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
