# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../shell_imp.srcs/sources_1/new/prog_mem.vhd" \
"../../../../shell_imp.srcs/sources_1/new/data_mem.vhd" \
"../../../../shell_imp.srcs/sources_1/new/and_gate.vhd" \
"../../../../shell_imp.srcs/sources_1/new/sync_extern.vhd" \
"../../../../shell_imp.srcs/sources_1/new/sync_word.vhd" \
"../../../../shell_imp.srcs/sources_1/new/ALU.vhd" \
"../../../../shell_imp.srcs/sources_1/new/ALU_CTRL.vhd" \
"../../../../shell_imp.srcs/sources_1/new/CTRL_UNIT.vhd" \
"../../../../shell_imp.srcs/sources_1/new/adder.vhd" \
"../../../../shell_imp.srcs/sources_1/new/cmp_status_reg.vhd" \
"../../../../shell_imp.srcs/sources_1/new/imm_ext.vhd" \
"../../../../shell_imp.srcs/sources_1/new/mux_2_to_1.vhd" \
"../../../../shell_imp.srcs/sources_1/new/prog_cnt_reg.vhd" \
"../../../../shell_imp.srcs/sources_1/new/reg_file.vhd" \
"../../../../shell_imp.srcs/sources_1/new/reg_file_input_mux.vhd" \
"../../../../shell_imp.srcs/sources_1/new/ri_imm_ext.vhd" \
"../../../../shell_imp.srcs/sources_1/new/ri_imm_upper_concat.vhd" \
"../../../../shell_imp.srcs/sources_1/new/stack_ptr_reg.vhd" \
"../../../../shell_imp.srcs/sources_1/new/shell_cpu_top.vhd" \
"../../../../shell_imp.srcs/sources_1/new/uart_controller.vhd" \
"../../../../shell_imp.srcs/sources_1/new/sync_byte.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_prog_mem_0_0/sim/design_1_prog_mem_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_data_mem_0_0/sim/design_1_data_mem_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_programmer_0_0/sim/design_1_programmer_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_uart_0_2/sim/design_1_uart_0_2.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_and_gate_0_0/sim/design_1_and_gate_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_sync_extern_0_0/sim/design_1_sync_extern_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_sync_word_0_0/sim/design_1_sync_word_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_sync_word_1_0/sim/design_1_sync_word_1_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_sync_extern_0_1/sim/design_1_sync_extern_0_1.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_sync_extern_1_0/sim/design_1_sync_extern_1_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_sync_extern_0_2/sim/design_1_sync_extern_0_2.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_sync_extern_0_3/sim/design_1_sync_extern_0_3.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_shell_cpu_top_0_0/sim/design_1_shell_cpu_top_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_uart_controller_0_0/sim/design_1_uart_controller_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_uart_0_0/sim/design_1_uart_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_sync_extern_0_4/sim/design_1_sync_extern_0_4.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_sync_byte_0_0/sim/design_1_sync_byte_0_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_sync_extern_1_1/sim/design_1_sync_extern_1_1.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_sync_byte_1_0/sim/design_1_sync_byte_1_0.vhd" \
"../../../../shell_imp.ip_user_files/bd/design_1/ip/design_1_sync_extern_2_0/sim/design_1_sync_extern_2_0.vhd" \
"../../../../shell_imp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \
"../../../../shell_imp.srcs/sim_1/new/CPU_sim_tb.vhd" \

# Do not sort compile order
nosort
