<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_iiu_fscb</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_iiu_fscb'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_iiu_fscb')">kv_iiu_fscb</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.54</td>
<td class="s8 cl rt"><a href="mod2106.html#Line" > 87.50</a></td>
<td class="s10 cl rt"><a href="mod2106.html#Cond" >100.00</a></td>
<td class="s3 cl rt"><a href="mod2106.html#Toggle" > 32.17</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2106.html#Branch" > 90.48</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2106.html#inst_tag_150262"  onclick="showContent('inst_tag_150262')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_ipipe.u_kv_iiu.gen_fscb.u_kv_iiu_fscb</a></td>
<td class="s7 cl rt"> 77.54</td>
<td class="s8 cl rt"><a href="mod2106.html#Line" > 87.50</a></td>
<td class="s10 cl rt"><a href="mod2106.html#Cond" >100.00</a></td>
<td class="s3 cl rt"><a href="mod2106.html#Toggle" > 32.17</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2106.html#Branch" > 90.48</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_kv_iiu_fscb'>
<hr>
<a name="inst_tag_150262"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_150262" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_ipipe.u_kv_iiu.gen_fscb.u_kv_iiu_fscb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.54</td>
<td class="s8 cl rt"><a href="mod2106.html#Line" > 87.50</a></td>
<td class="s10 cl rt"><a href="mod2106.html#Cond" >100.00</a></td>
<td class="s3 cl rt"><a href="mod2106.html#Toggle" > 32.17</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2106.html#Branch" > 90.48</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.20</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s10 cl rt">100.00</td>
<td class="s1 cl rt"> 18.83</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.48</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 61.88</td>
<td class="s8 cl rt"> 82.86</td>
<td class="s8 cl rt"> 86.00</td>
<td class="s6 cl rt"> 60.55</td>
<td class="s0 cl rt">  0.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1371.html#inst_tag_78777" >u_kv_iiu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1402.html#inst_tag_78889" id="tag_urg_inst_78889">u_fdiv_resp_rd_onehot</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3473_1.html#inst_tag_262584" id="tag_urg_inst_262584">u_ii_i0_frd1_status</a></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3473_0.html#inst_tag_262578" id="tag_urg_inst_262578">u_ii_i0_frs1_status</a></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3473_0.html#inst_tag_262579" id="tag_urg_inst_262579">u_ii_i0_frs2_status</a></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3473_0.html#inst_tag_262580" id="tag_urg_inst_262580">u_ii_i0_frs3_status</a></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3473_1.html#inst_tag_262585" id="tag_urg_inst_262585">u_ii_i1_frd1_status</a></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3473_0.html#inst_tag_262581" id="tag_urg_inst_262581">u_ii_i1_frs1_status</a></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3473_0.html#inst_tag_262582" id="tag_urg_inst_262582">u_ii_i1_frs2_status</a></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3473_0.html#inst_tag_262583" id="tag_urg_inst_262583">u_ii_i1_frs3_status</a></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1402.html#inst_tag_78887" id="tag_urg_inst_78887">u_wb_frd1_onehot</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1402.html#inst_tag_78888" id="tag_urg_inst_78888">u_wb_frd2_onehot</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_iiu_fscb'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2106.html" >kv_iiu_fscb</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>40</td><td>35</td><td>87.50</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>12720</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>12825</td><td>26</td><td>26</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>12864</td><td>10</td><td>6</td><td>60.00</td></tr>
</table>
<pre class="code"><br clear=all>
12719                   always @(posedge core_clk or negedge core_reset_n) begin
12720      1/1              if (!core_reset_n) begin
12721      1/1                  s0 &lt;= 32'd0;
12722                       end
12723      1/1              else if (s4) begin
12724      <font color = "red">0/1     ==>          s0 &lt;= s1;</font>
12725                       end
                        MISSING_ELSE
12726                   end
12727                   
12728                   kv_bin2onehot #(
12729                       .N(32)
12730                   ) u_wb_frd1_onehot (
12731                       .out(s13),
12732                       .in(s22[4:0])
12733                   );
12734                   kv_bin2onehot #(
12735                       .N(32)
12736                   ) u_wb_frd2_onehot (
12737                       .out(s14),
12738                       .in(s23[4:0])
12739                   );
12740                   kv_bin2onehot #(
12741                       .N(32)
12742                   ) u_fdiv_resp_rd_onehot (
12743                       .out(s15),
12744                       .in(fdiv_resp_tag)
12745                   );
12746                   kv_mux #(
12747                       .N(32),
12748                       .W(1)
12749                   ) u_ii_i0_frs1_status (
12750                       .out(s5),
12751                       .sel(ii_i0_frs1[4:0]),
12752                       .in({s0})
12753                   );
12754                   kv_mux #(
12755                       .N(32),
12756                       .W(1)
12757                   ) u_ii_i0_frs2_status (
12758                       .out(s6),
12759                       .sel(ii_i0_frs2[4:0]),
12760                       .in({s0})
12761                   );
12762                   kv_mux #(
12763                       .N(32),
12764                       .W(1)
12765                   ) u_ii_i0_frs3_status (
12766                       .out(s7),
12767                       .sel(ii_i0_frs3[4:0]),
12768                       .in({s0})
12769                   );
12770                   kv_mux #(
12771                       .N(32),
12772                       .W(1)
12773                   ) u_ii_i1_frs1_status (
12774                       .out(s8),
12775                       .sel(ii_i1_frs1[4:0]),
12776                       .in({s0})
12777                   );
12778                   kv_mux #(
12779                       .N(32),
12780                       .W(1)
12781                   ) u_ii_i1_frs2_status (
12782                       .out(s9),
12783                       .sel(ii_i1_frs2[4:0]),
12784                       .in({s0})
12785                   );
12786                   kv_mux #(
12787                       .N(32),
12788                       .W(1)
12789                   ) u_ii_i1_frs3_status (
12790                       .out(s10),
12791                       .sel(ii_i1_frs3[4:0]),
12792                       .in({s0})
12793                   );
12794                   kv_mux #(
12795                       .N(32),
12796                       .W(1)
12797                   ) u_ii_i0_frd1_status (
12798                       .out(s11),
12799                       .sel(ii_i0_frd1[4:0]),
12800                       .in({s0})
12801                   );
12802                   kv_mux #(
12803                       .N(32),
12804                       .W(1)
12805                   ) u_ii_i1_frd1_status (
12806                       .out(s12),
12807                       .sel(ii_i1_frd1[4:0]),
12808                       .in({s0})
12809                   );
12810                   wire s166 = s36[16];
12811                   wire s167 = s37[16];
12812                   assign s1 = (s0 | s2) &amp; ~s3;
12813                   assign s2 = ({32{wb_i0_doable &amp; s166}} &amp; s13[31:0]) | ({32{wb_i1_doable &amp; s167}} &amp; s14[31:0]);
12814                   assign s3 = ({32{fdiv_resp_return}} &amp; s15[31:0]);
12815                   assign s4 = (wb_i0_doable &amp; s166) | (wb_i1_doable &amp; s167) | fdiv_resp_return;
12816                   wire s168 = ii_i0_fu[17] | s30[13] | s32[13] | s34[13] | ii_i1_fu[17] | s31[13] | s33[13] | s35[13];
12817                   wire s169 = ii_i0_fu[16] | s30[12] | s32[12] | s34[12] | ii_i1_fu[16] | s31[12] | s33[12] | s35[12];
12818                   wire s170 = ii_i0_fu[18] | s30[14] | s32[14] | s34[14] | ii_i1_fu[18] | s31[14] | s33[14] | s35[14];
12819                   wire s171 = ii_i0_fu[19] | s30[15] | s32[15] | s34[15] | ii_i1_fu[19] | s31[15] | s33[15] | s35[15];
12820                   wire s172 = ii_i0_fu[20] | s30[16] | s32[16] | s34[16] | ii_i1_fu[20] | s31[16] | s33[16] | s35[16];
12821                   wire s173 = ii_i0_fu[15] | s30[11] | s32[11] | s34[11] | ii_i1_fu[15] | s31[11] | s33[11] | s35[11];
12822                   wire s174 = ii_i0_fu[14] | s30[10] | s32[10] | s34[10] | ii_i1_fu[14] | s31[10] | s33[10] | s35[10];
12823                   wire s175 = (~lx_stall &amp; (s168 | s169 | s170 | s171 | s172 | s173 | s174));
12824                   always @(posedge core_clk or negedge core_reset_n) begin
12825      1/1              if (!core_reset_n) begin
12826      1/1                  s16 &lt;= 6'd0;
12827      1/1                  s17 &lt;= 6'd0;
12828      1/1                  s18 &lt;= 6'd0;
12829      1/1                  s19 &lt;= 6'd0;
12830      1/1                  s20 &lt;= 6'd0;
12831      1/1                  s21 &lt;= 6'd0;
12832      1/1                  s30 &lt;= {19{1'd0}};
12833      1/1                  s31 &lt;= {19{1'd0}};
12834      1/1                  s32 &lt;= {19{1'd0}};
12835      1/1                  s33 &lt;= {19{1'd0}};
12836      1/1                  s34 &lt;= {19{1'd0}};
12837      1/1                  s35 &lt;= {19{1'd0}};
12838                       end
12839      1/1              else if (s175) begin
12840      1/1                  s16 &lt;= ii_ex_frd1;
12841      1/1                  s17 &lt;= ii_ex_frd2;
12842      1/1                  s18 &lt;= s24;
12843      1/1                  s19 &lt;= s25;
12844      1/1                  s20 &lt;= s26;
12845      1/1                  s21 &lt;= s27;
12846      1/1                  s30 &lt;= ii_ex_frd1_fu;
12847      1/1                  s31 &lt;= ii_ex_frd2_fu;
12848      1/1                  s32 &lt;= s38;
12849      1/1                  s33 &lt;= s39;
12850      1/1                  s34 &lt;= s40;
12851      1/1                  s35 &lt;= s41;
12852                       end
                        MISSING_ELSE
12853                   end
12854                   
12855                   wire s176 = s34[13] | s36[13] | s35[13] | s37[13];
12856                   wire s177 = s34[12] | s36[12] | s35[12] | s37[12];
12857                   wire s178 = s34[14] | s36[14] | s35[14] | s37[14];
12858                   wire s179 = s34[15] | s36[15] | s35[15] | s37[15];
12859                   wire s180 = s34[16] | s36[16] | s35[16] | s37[16];
12860                   wire s181 = s34[11] | s36[11] | s35[11] | s37[11];
12861                   wire s182 = s34[10] | s36[10] | s35[10] | s37[10];
12862                   wire s183 = ~core_wfi_mode &amp; (s176 | s177 | s178 | s179 | s180 | s181 | s182);
12863                   always @(posedge core_clk or negedge core_reset_n) begin
12864      1/1              if (!core_reset_n) begin
12865      1/1                  s22 &lt;= 6'd0;
12866      1/1                  s23 &lt;= 6'd0;
12867      1/1                  s36 &lt;= {19{1'd0}};
12868      1/1                  s37 &lt;= {19{1'd0}};
12869                       end
12870      1/1              else if (s183) begin
12871      <font color = "red">0/1     ==>          s22 &lt;= s28;</font>
12872      <font color = "red">0/1     ==>          s23 &lt;= s29;</font>
12873      <font color = "red">0/1     ==>          s36 &lt;= s42;</font>
12874      <font color = "red">0/1     ==>          s37 &lt;= s43;</font>
12875                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2106.html" >kv_iiu_fscb</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12878
 EXPRESSION ((((wb_kill | mm_i0_kill) | mm_i1_kill)) ? ({{19 {1'b0}}, 6'b0}) : ({s30, s16}))
             -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12879
 EXPRESSION ((((wb_kill | mm_i0_kill) | mm_i1_kill)) ? ({{19 {1'b0}}, 6'b0}) : ({s31, s17}))
             -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12880
 EXPRESSION (wb_kill ? ({{19 {1'b0}}, 6'b0}) : ({s32, s18}))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12881
 EXPRESSION (((wb_kill | mm_i0_kill)) ? ({{19 {1'b0}}, 6'b0}) : ({s33, s19}))
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12882
 EXPRESSION (((wb_kill | lx_stall)) ? ({{19 {1'b0}}, 6'b0}) : ({s34, s20}))
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12883
 EXPRESSION (((wb_kill | lx_stall)) ? ({{19 {1'b0}}, 6'b0}) : ({s35, s21}))
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2106.html" >kv_iiu_fscb</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">59</td>
<td class="rt">27</td>
<td class="rt">45.76 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">572</td>
<td class="rt">184</td>
<td class="rt">32.17 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">286</td>
<td class="rt">92</td>
<td class="rt">32.17 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">286</td>
<td class="rt">92</td>
<td class="rt">32.17 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">59</td>
<td class="rt">27</td>
<td class="rt">45.76 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">572</td>
<td class="rt">184</td>
<td class="rt">32.17 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">286</td>
<td class="rt">92</td>
<td class="rt">32.17 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">286</td>
<td class="rt">92</td>
<td class="rt">32.17 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_wfi_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rs1_mtch_mm_rd1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rs1_mtch_mm_rd2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rs3_mtch_mm_rd1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rs3_mtch_mm_rd2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rs1_mtch_ex_rd1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rs1_mtch_ex_rd2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rs3_mtch_ex_rd1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rs3_mtch_ex_rd2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lx_stall</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wb_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mm_i0_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mm_i1_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wb_i0_doable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wb_i1_doable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_fu[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_fu[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_fu[8:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_fu[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_fu[10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_fu[13:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_fu[15:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_fu[23:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_fu[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_fu[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_fu[8:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_fu[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_fu[10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_fu[23:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_frd1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_frd1_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_frd1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_frd1_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fdiv_kill</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fdiv_req_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fdiv_resp_return</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fdiv_resp_tag[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_frs_ren[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_frs_ren[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_frs_ren[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_frs_ren[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_frs_ren[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_frs1[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_frs2[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_frs3[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_frs1[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_frs2[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i1_frs3[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_ex_frd1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_ex_frd2[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_ex_frd1_fu[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_ex_frd1_fu[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_ex_frd1_fu[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_ex_frd1_fu[18:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_ex_frd2_fu[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_ex_frd2_fu[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_ex_frd2_fu[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ii_ex_frd2_fu[18:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ii_i0_frs1_bypass[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i0_frs2_bypass[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i0_frs2_bypass[8:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i0_frs3_bypass[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i1_frs1_bypass[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i1_frs2_bypass[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i1_frs3_bypass[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i0_frs1_src_sel[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i0_frs2_src_sel[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i0_frs2_src_sel[6:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i0_frs3_src_sel[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i1_frs1_src_sel[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i1_frs2_src_sel[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i1_frs2_src_sel[6:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i1_frs3_src_sel[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_fstore_wdata_sel[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_fstore_wdata_sel[8:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i0_frs1_vpu_hazard</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i1_frs1_vpu_hazard</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i0_f_raw_hazard</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i1_f_raw_hazard</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i0_f_struct_hazard</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i1_f_struct_hazard</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i0_f_waw_hazard</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ii_i1_f_waw_hazard</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2106.html" >kv_iiu_fscb</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">21</td>
<td class="rt">19</td>
<td class="rt">90.48 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">12878</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">12879</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">12880</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">12881</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">12882</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">12883</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">12720</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">12825</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">12864</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12878      assign {s38,s24} = (wb_kill | mm_i0_kill | mm_i1_kill) ? {{19{1'd0}},6'b000000} : {s30,s16};
                                                                  <font color = "green">-1-</font>  
                                                                  <font color = "green">==></font>  
                                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12879      assign {s39,s25} = (wb_kill | mm_i0_kill | mm_i1_kill) ? {{19{1'd0}},6'b000000} : {s31,s17};
                                                                  <font color = "green">-1-</font>  
                                                                  <font color = "green">==></font>  
                                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12880      assign {s40,s26} = (wb_kill) ? {{19{1'd0}},6'b000000} : {s32,s18};
                                        <font color = "green">-1-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12881      assign {s41,s27} = (wb_kill | mm_i0_kill) ? {{19{1'd0}},6'b000000} : {s33,s19};
                                                     <font color = "green">-1-</font>  
                                                     <font color = "green">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12882      assign {s42,s28} = (wb_kill | lx_stall) ? {{19{1'd0}},6'b000000} : {s34,s20};
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12883      assign {s43,s29} = (wb_kill | lx_stall) ? {{19{1'd0}},6'b000000} : {s35,s21};
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12720          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
12721              s0 <= 32'd0;
           <font color = "green">        ==></font>
12722          end
12723          else if (s4) begin
                    <font color = "red">-2-</font>  
12724              s0 <= s1;
           <font color = "red">        ==></font>
12725          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12825          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
12826              s16 <= 6'd0;
           <font color = "green">        ==></font>
12827              s17 <= 6'd0;
12828              s18 <= 6'd0;
12829              s19 <= 6'd0;
12830              s20 <= 6'd0;
12831              s21 <= 6'd0;
12832              s30 <= {19{1'd0}};
12833              s31 <= {19{1'd0}};
12834              s32 <= {19{1'd0}};
12835              s33 <= {19{1'd0}};
12836              s34 <= {19{1'd0}};
12837              s35 <= {19{1'd0}};
12838          end
12839          else if (s175) begin
                    <font color = "green">-2-</font>  
12840              s16 <= ii_ex_frd1;
           <font color = "green">        ==></font>
12841              s17 <= ii_ex_frd2;
12842              s18 <= s24;
12843              s19 <= s25;
12844              s20 <= s26;
12845              s21 <= s27;
12846              s30 <= ii_ex_frd1_fu;
12847              s31 <= ii_ex_frd2_fu;
12848              s32 <= s38;
12849              s33 <= s39;
12850              s34 <= s40;
12851              s35 <= s41;
12852          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12864          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
12865              s22 <= 6'd0;
           <font color = "green">        ==></font>
12866              s23 <= 6'd0;
12867              s36 <= {19{1'd0}};
12868              s37 <= {19{1'd0}};
12869          end
12870          else if (s183) begin
                    <font color = "red">-2-</font>  
12871              s22 <= s28;
           <font color = "red">        ==></font>
12872              s23 <= s29;
12873              s36 <= s42;
12874              s37 <= s43;
12875          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_150262">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_iiu_fscb">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
