// Seed: 3006798913
module module_0;
  logic id_1;
  ;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  logic id_2, id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd33,
    parameter id_2 = 32'd48,
    parameter id_3 = 32'd90
) (
    output wor   id_0,
    input  tri1  _id_1,
    input  uwire _id_2,
    input  wor   _id_3,
    input  tri   id_4
);
  logic [7:0][-1 : 1] id_6;
  assign id_6[id_3] = id_3;
  module_0 modCall_1 ();
  logic [id_1 : id_2] id_7 = id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
