

================================================================
== Vitis HLS Report for 'decision_function_20'
================================================================
* Date:           Sun Jun 26 16:47:17 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  2.767 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.76>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [firmware/BDT.h:0]   --->   Operation 2 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read33 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3"   --->   Operation 3 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 4 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 5 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.11ns)   --->   "%comparison = icmp_slt  i32 %p_read11, i32 58586"   --->   Operation 6 'icmp' 'comparison' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (1.11ns)   --->   "%comparison_33 = icmp_slt  i32 %p_read22, i32 4294919624"   --->   Operation 7 'icmp' 'comparison_33' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (1.11ns)   --->   "%comparison_34 = icmp_slt  i32 %p_read11, i32 4294936613"   --->   Operation 8 'icmp' 'comparison_34' <Predicate = (or_ln208_16 & or_ln208_17)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.11ns)   --->   "%comparison_35 = icmp_slt  i32 %p_read33, i32 110436"   --->   Operation 9 'icmp' 'comparison_35' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.33ns)   --->   "%activation = xor i1 %comparison, i1 1" [firmware/BDT.h:195]   --->   Operation 10 'xor' 'activation' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln195 = xor i1 %comparison_33, i1 1" [firmware/BDT.h:195]   --->   Operation 11 'xor' 'xor_ln195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_18)   --->   "%activation_58 = and i1 %comparison_34, i1 %comparison_33" [firmware/BDT.h:193]   --->   Operation 12 'and' 'activation_58' <Predicate = (or_ln208_16 & or_ln208_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln193 = and i1 %comparison_35, i1 %xor_ln195" [firmware/BDT.h:193]   --->   Operation 13 'and' 'and_ln193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%activation_59 = and i1 %and_ln193, i1 %comparison" [firmware/BDT.h:193]   --->   Operation 14 'and' 'activation_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_18)   --->   "%or_ln208 = or i1 %activation_58, i1 %activation" [firmware/BDT.h:208]   --->   Operation 15 'or' 'or_ln208' <Predicate = (or_ln208_16 & or_ln208_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_18)   --->   "%zext_ln208 = zext i1 %comparison" [firmware/BDT.h:208]   --->   Operation 16 'zext' 'zext_ln208' <Predicate = (or_ln208 & or_ln208_16 & or_ln208_17)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.33ns)   --->   "%or_ln208_16 = or i1 %comparison_33, i1 %activation" [firmware/BDT.h:208]   --->   Operation 17 'or' 'or_ln208_16' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_18)   --->   "%select_ln208 = select i1 %or_ln208, i2 %zext_ln208, i2 2" [firmware/BDT.h:208]   --->   Operation 18 'select' 'select_ln208' <Predicate = (or_ln208_16 & or_ln208_17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln208_17 = or i1 %or_ln208_16, i1 %activation_59" [firmware/BDT.h:208]   --->   Operation 19 'or' 'or_ln208_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln208_18 = select i1 %or_ln208_16, i2 %select_ln208, i2 3" [firmware/BDT.h:208]   --->   Operation 20 'select' 'select_ln208_18' <Predicate = (or_ln208_17)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%zext_ln208_6 = zext i2 %select_ln208_18" [firmware/BDT.h:208]   --->   Operation 21 'zext' 'zext_ln208_6' <Predicate = (or_ln208_17)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln208_19 = select i1 %or_ln208_17, i3 %zext_ln208_6, i3 4" [firmware/BDT.h:208]   --->   Operation 22 'select' 'select_ln208_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.66ns) (out node of the LUT)   --->   "%agg_result = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 36311, i32 62051, i32 2504, i32 4294944540, i32 68724, i3 %select_ln208_19" [firmware/BDT.h:209]   --->   Operation 23 'mux' 'agg_result' <Predicate = true> <Delay = 0.66> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln213 = ret i32 %agg_result" [firmware/BDT.h:213]   --->   Operation 24 'ret' 'ret_ln213' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln0 (specpipeline) [ 00]
p_read33         (read        ) [ 00]
p_read22         (read        ) [ 00]
p_read11         (read        ) [ 00]
comparison       (icmp        ) [ 00]
comparison_33    (icmp        ) [ 00]
comparison_34    (icmp        ) [ 00]
comparison_35    (icmp        ) [ 00]
activation       (xor         ) [ 00]
xor_ln195        (xor         ) [ 00]
activation_58    (and         ) [ 00]
and_ln193        (and         ) [ 00]
activation_59    (and         ) [ 00]
or_ln208         (or          ) [ 01]
zext_ln208       (zext        ) [ 00]
or_ln208_16      (or          ) [ 01]
select_ln208     (select      ) [ 00]
or_ln208_17      (or          ) [ 01]
select_ln208_18  (select      ) [ 00]
zext_ln208_6     (zext        ) [ 00]
select_ln208_19  (select      ) [ 00]
agg_result       (mux         ) [ 00]
ret_ln213        (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.5i32.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="p_read33_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read33/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_read22_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read22/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_read11_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read11/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="comparison_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="17" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="comparison_33_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="17" slack="0"/>
<pin id="71" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_33/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="comparison_34_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_34/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="comparison_35_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="18" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_35/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="activation_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="activation/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="xor_ln195_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln195/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="activation_58_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_58/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="and_ln193_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln193/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="activation_59_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_59/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="or_ln208_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln208/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln208_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="or_ln208_16_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln208_16/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="select_ln208_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="2" slack="0"/>
<pin id="136" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln208/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="or_ln208_17_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln208_17/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="select_ln208_18_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="2" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln208_18/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln208_6_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="2" slack="0"/>
<pin id="156" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208_6/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="select_ln208_19_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="2" slack="0"/>
<pin id="161" dir="0" index="2" bw="3" slack="0"/>
<pin id="162" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln208_19/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="agg_result_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="17" slack="0"/>
<pin id="169" dir="0" index="2" bw="17" slack="0"/>
<pin id="170" dir="0" index="3" bw="13" slack="0"/>
<pin id="171" dir="0" index="4" bw="16" slack="0"/>
<pin id="172" dir="0" index="5" bw="18" slack="0"/>
<pin id="173" dir="0" index="6" bw="3" slack="0"/>
<pin id="174" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="agg_result/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="56" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="50" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="56" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="44" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="62" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="68" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="74" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="68" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="80" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="92" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="104" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="62" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="98" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="86" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="62" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="68" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="86" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="116" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="122" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="144"><net_src comp="126" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="110" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="126" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="132" pin="3"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="146" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="140" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="30" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="36" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="178"><net_src comp="38" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="166" pin=4"/></net>

<net id="180"><net_src comp="42" pin="0"/><net_sink comp="166" pin=5"/></net>

<net id="181"><net_src comp="158" pin="3"/><net_sink comp="166" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: decision_function.20 : p_read1 | {1 }
	Port: decision_function.20 : p_read2 | {1 }
	Port: decision_function.20 : p_read3 | {1 }
  - Chain level:
	State 1
		activation : 1
		xor_ln195 : 1
		activation_58 : 1
		and_ln193 : 1
		activation_59 : 1
		or_ln208 : 1
		zext_ln208 : 1
		or_ln208_16 : 1
		select_ln208 : 1
		or_ln208_17 : 1
		select_ln208_18 : 2
		zext_ln208_6 : 3
		select_ln208_19 : 4
		agg_result : 5
		ret_ln213 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    comparison_fu_62    |    0    |    20   |
|   icmp   |   comparison_33_fu_68  |    0    |    20   |
|          |   comparison_34_fu_74  |    0    |    20   |
|          |   comparison_35_fu_80  |    0    |    20   |
|----------|------------------------|---------|---------|
|    mux   |    agg_result_fu_166   |    0    |    26   |
|----------|------------------------|---------|---------|
|          |   select_ln208_fu_132  |    0    |    2    |
|  select  | select_ln208_18_fu_146 |    0    |    2    |
|          | select_ln208_19_fu_158 |    0    |    3    |
|----------|------------------------|---------|---------|
|          |   activation_58_fu_98  |    0    |    2    |
|    and   |    and_ln193_fu_104    |    0    |    2    |
|          |  activation_59_fu_110  |    0    |    2    |
|----------|------------------------|---------|---------|
|          |     or_ln208_fu_116    |    0    |    2    |
|    or    |   or_ln208_16_fu_126   |    0    |    2    |
|          |   or_ln208_17_fu_140   |    0    |    2    |
|----------|------------------------|---------|---------|
|    xor   |    activation_fu_86    |    0    |    2    |
|          |     xor_ln195_fu_92    |    0    |    2    |
|----------|------------------------|---------|---------|
|          |   p_read33_read_fu_44  |    0    |    0    |
|   read   |   p_read22_read_fu_50  |    0    |    0    |
|          |   p_read11_read_fu_56  |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln208_fu_122   |    0    |    0    |
|          |   zext_ln208_6_fu_154  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   129   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   129  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   129  |
+-----------+--------+--------+
