###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       179480   # Number of WRITE/WRITEP commands
num_reads_done                 =       642644   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       490259   # Number of read row buffer hits
num_read_cmds                  =       642646   # Number of READ/READP commands
num_writes_done                =       179526   # Number of read requests issued
num_write_row_hits             =       154302   # Number of write row buffer hits
num_act_cmds                   =       178219   # Number of ACT commands
num_pre_cmds                   =       178191   # Number of PRE commands
num_ondemand_pres              =       153740   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9453424   # Cyles of rank active rank.0
rank_active_cycles.1           =      9151365   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       546576   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       848635   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       772035   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9075   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6429   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2578   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          732   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          939   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1434   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1655   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1956   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3587   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21856   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           12   # Write cmd latency (cycles)
write_latency[20-39]           =          335   # Write cmd latency (cycles)
write_latency[40-59]           =          637   # Write cmd latency (cycles)
write_latency[60-79]           =         1050   # Write cmd latency (cycles)
write_latency[80-99]           =         2065   # Write cmd latency (cycles)
write_latency[100-119]         =         3288   # Write cmd latency (cycles)
write_latency[120-139]         =         5219   # Write cmd latency (cycles)
write_latency[140-159]         =         7205   # Write cmd latency (cycles)
write_latency[160-179]         =         8736   # Write cmd latency (cycles)
write_latency[180-199]         =         9338   # Write cmd latency (cycles)
write_latency[200-]            =       141595   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       255664   # Read request latency (cycles)
read_latency[40-59]            =        81382   # Read request latency (cycles)
read_latency[60-79]            =        95038   # Read request latency (cycles)
read_latency[80-99]            =        40597   # Read request latency (cycles)
read_latency[100-119]          =        30297   # Read request latency (cycles)
read_latency[120-139]          =        25425   # Read request latency (cycles)
read_latency[140-159]          =        14783   # Read request latency (cycles)
read_latency[160-179]          =        10968   # Read request latency (cycles)
read_latency[180-199]          =         8566   # Read request latency (cycles)
read_latency[200-]             =        79921   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.95964e+08   # Write energy
read_energy                    =  2.59115e+09   # Read energy
act_energy                     =  4.87607e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.62356e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.07345e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89894e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71045e+09   # Active standby energy rank.1
average_read_latency           =      109.854   # Average read request latency (cycles)
average_interarrival           =      12.1614   # Average request interarrival latency (cycles)
total_energy                   =  1.69585e+10   # Total energy (pJ)
average_power                  =      1695.85   # Average power (mW)
average_bandwidth              =      7.01585   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       186689   # Number of WRITE/WRITEP commands
num_reads_done                 =       646775   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       470591   # Number of read row buffer hits
num_read_cmds                  =       646777   # Number of READ/READP commands
num_writes_done                =       186710   # Number of read requests issued
num_write_row_hits             =       143428   # Number of write row buffer hits
num_act_cmds                   =       220333   # Number of ACT commands
num_pre_cmds                   =       220307   # Number of PRE commands
num_ondemand_pres              =       197233   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9332801   # Cyles of rank active rank.0
rank_active_cycles.1           =      9264477   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       667199   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       735523   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       783594   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8673   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6506   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2557   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          743   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          937   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1434   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1703   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2005   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3621   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21729   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           17   # Write cmd latency (cycles)
write_latency[20-39]           =          301   # Write cmd latency (cycles)
write_latency[40-59]           =          487   # Write cmd latency (cycles)
write_latency[60-79]           =          795   # Write cmd latency (cycles)
write_latency[80-99]           =         1659   # Write cmd latency (cycles)
write_latency[100-119]         =         2701   # Write cmd latency (cycles)
write_latency[120-139]         =         4558   # Write cmd latency (cycles)
write_latency[140-159]         =         6268   # Write cmd latency (cycles)
write_latency[160-179]         =         7772   # Write cmd latency (cycles)
write_latency[180-199]         =         8608   # Write cmd latency (cycles)
write_latency[200-]            =       153523   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       242954   # Read request latency (cycles)
read_latency[40-59]            =        76856   # Read request latency (cycles)
read_latency[60-79]            =       103526   # Read request latency (cycles)
read_latency[80-99]            =        42251   # Read request latency (cycles)
read_latency[100-119]          =        32629   # Read request latency (cycles)
read_latency[120-139]          =        27034   # Read request latency (cycles)
read_latency[140-159]          =        15416   # Read request latency (cycles)
read_latency[160-179]          =        11544   # Read request latency (cycles)
read_latency[180-199]          =         9252   # Read request latency (cycles)
read_latency[200-]             =        85309   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.31951e+08   # Write energy
read_energy                    =   2.6078e+09   # Read energy
act_energy                     =  6.02831e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.20256e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.53051e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82367e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78103e+09   # Active standby energy rank.1
average_read_latency           =      115.136   # Average read request latency (cycles)
average_interarrival           =      11.9976   # Average request interarrival latency (cycles)
total_energy                   =  1.71252e+10   # Total energy (pJ)
average_power                  =      1712.52   # Average power (mW)
average_bandwidth              =      7.11241   # Average bandwidth
