Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Sep 14 11:55:26 2018
| Host         : sn237s02 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file topmodule_control_sets_placed.rpt
| Design       : topmodule
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              20 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              20 |            6 |
| Yes          | No                    | Yes                    |              14 |            5 |
| Yes          | Yes                   | No                     |              20 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------+----------------------+------------------+----------------+
|     Clock Signal     |       Enable Signal      |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------------+--------------------------+----------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | output_value[13]_i_1_n_0 | reset_IBUF           |                5 |             14 |
|  CLK100MHZ_IBUF_BUFG |                          | reset_IBUF           |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG | pressed1[19]_i_2_n_0     | pressed1[19]_i_1_n_0 |                7 |             20 |
|  CLK100MHZ_IBUF_BUFG | pressedU[19]_i_1_n_0     |                      |                6 |             20 |
+----------------------+--------------------------+----------------------+------------------+----------------+


