# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../test_proc.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test_proc.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../test_proc.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "../../../../test_proc.srcs/sources_1/bd/design_1/ipshared/b65a" --include "C:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../sost.v" \
"../../../../test_proc.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../test_proc.ip_user_files/bd/design_1/ip/design_1_sost_0_0/sim/design_1_sost_0_0.v" \
"../../../../test_proc.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v" \
"../../../../test_proc.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../../test_proc.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../../test_proc.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../test_proc.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../test_proc.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../../test_proc.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
