--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Oct 01 18:11:27 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets fastclk_c]
            868 items scored, 868 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 6.792ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt__i5  (from fastclk_c +)
   Destination:    FD1P3JX    SP             tx_byte_i6  (to fastclk_c +)

   Delay:                  11.871ns  (13.8% logic, 86.2% route), 9 logic levels.

 Constraint Details:

     11.871ns data_path cnt__i5 to tx_byte_i6 violates
      5.000ns delay constraint less
     -0.079ns LCE_S requirement (totaling 5.079ns) by 6.792ns

 Path Details: cnt__i5 to tx_byte_i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              cnt__i5 (from fastclk_c)
Route        12   e 1.616                                  cnt[5]
LUT4        ---     0.166              B to Z              i1_2_lut
Route         1   e 1.020                                  n7203
LUT4        ---     0.166              B to Z              i1_4_lut_adj_43
Route        24   e 1.655                                  n6394
LUT4        ---     0.166              C to Z              i1_3_lut_adj_51
Route         1   e 1.020                                  n6951
LUT4        ---     0.166              C to Z              i1_4_lut_adj_50
Route         4   e 1.297                                  scl_t_N_234
LUT4        ---     0.166              D to Z              i1_3_lut_4_lut
Route         1   e 0.020                                  n23
MUXL5       ---     0.116           ALUT to Z              i36
Route         1   e 1.020                                  n19
LUT4        ---     0.166              A to Z              i35_3_lut
Route         5   e 1.341                                  fastclk_c_enable_10
LUT4        ---     0.166              C to Z              i5829_2_lut_3_lut
Route         3   e 1.239                                  fastclk_c_enable_5
                  --------
                   11.871  (13.8% logic, 86.2% route), 9 logic levels.


Error:  The following path violates requirements by 6.792ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt__i5  (from fastclk_c +)
   Destination:    FD1P3JX    SP             tx_byte_i4  (to fastclk_c +)

   Delay:                  11.871ns  (13.8% logic, 86.2% route), 9 logic levels.

 Constraint Details:

     11.871ns data_path cnt__i5 to tx_byte_i4 violates
      5.000ns delay constraint less
     -0.079ns LCE_S requirement (totaling 5.079ns) by 6.792ns

 Path Details: cnt__i5 to tx_byte_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              cnt__i5 (from fastclk_c)
Route        12   e 1.616                                  cnt[5]
LUT4        ---     0.166              B to Z              i1_2_lut
Route         1   e 1.020                                  n7203
LUT4        ---     0.166              B to Z              i1_4_lut_adj_43
Route        24   e 1.655                                  n6394
LUT4        ---     0.166              C to Z              i1_3_lut_adj_51
Route         1   e 1.020                                  n6951
LUT4        ---     0.166              C to Z              i1_4_lut_adj_50
Route         4   e 1.297                                  scl_t_N_234
LUT4        ---     0.166              D to Z              i1_3_lut_4_lut
Route         1   e 0.020                                  n23
MUXL5       ---     0.116           ALUT to Z              i36
Route         1   e 1.020                                  n19
LUT4        ---     0.166              A to Z              i35_3_lut
Route         5   e 1.341                                  fastclk_c_enable_10
LUT4        ---     0.166              C to Z              i5829_2_lut_3_lut
Route         3   e 1.239                                  fastclk_c_enable_5
                  --------
                   11.871  (13.8% logic, 86.2% route), 9 logic levels.


Error:  The following path violates requirements by 6.792ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt__i5  (from fastclk_c +)
   Destination:    FD1P3JX    SP             tx_byte_i1  (to fastclk_c +)

   Delay:                  11.871ns  (13.8% logic, 86.2% route), 9 logic levels.

 Constraint Details:

     11.871ns data_path cnt__i5 to tx_byte_i1 violates
      5.000ns delay constraint less
     -0.079ns LCE_S requirement (totaling 5.079ns) by 6.792ns

 Path Details: cnt__i5 to tx_byte_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              cnt__i5 (from fastclk_c)
Route        12   e 1.616                                  cnt[5]
LUT4        ---     0.166              B to Z              i1_2_lut
Route         1   e 1.020                                  n7203
LUT4        ---     0.166              B to Z              i1_4_lut_adj_43
Route        24   e 1.655                                  n6394
LUT4        ---     0.166              C to Z              i1_3_lut_adj_51
Route         1   e 1.020                                  n6951
LUT4        ---     0.166              C to Z              i1_4_lut_adj_50
Route         4   e 1.297                                  scl_t_N_234
LUT4        ---     0.166              D to Z              i1_3_lut_4_lut
Route         1   e 0.020                                  n23
MUXL5       ---     0.116           ALUT to Z              i36
Route         1   e 1.020                                  n19
LUT4        ---     0.166              A to Z              i35_3_lut
Route         5   e 1.341                                  fastclk_c_enable_10
LUT4        ---     0.166              C to Z              i5829_2_lut_3_lut
Route         3   e 1.239                                  fastclk_c_enable_5
                  --------
                   11.871  (13.8% logic, 86.2% route), 9 logic levels.

Warning: 11.792 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets fastclk_c]               |     5.000 ns|    11.792 ns|     9 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n44                                     |      16|     464|     53.46%
                                        |        |        |
n51                                     |       3|     272|     31.34%
                                        |        |        |
n2794                                   |      10|     272|     31.34%
                                        |        |        |
n5807                                   |       1|     272|     31.34%
                                        |        |        |
n5808                                   |       1|     272|     31.34%
                                        |        |        |
n5809                                   |       1|     272|     31.34%
                                        |        |        |
n5810                                   |       1|     272|     31.34%
                                        |        |        |
n5811                                   |       1|     272|     31.34%
                                        |        |        |
n5812                                   |       1|     272|     31.34%
                                        |        |        |
n5813                                   |       1|     272|     31.34%
                                        |        |        |
n5814                                   |       1|     272|     31.34%
                                        |        |        |
n6765                                   |       1|     272|     31.34%
                                        |        |        |
rx_ready_N_241                          |      10|     261|     30.07%
                                        |        |        |
n5806                                   |       1|     240|     27.65%
                                        |        |        |
n6539                                   |       4|     225|     25.92%
                                        |        |        |
n5805                                   |       1|     208|     23.96%
                                        |        |        |
n66_adj_9                               |       1|     192|     22.12%
                                        |        |        |
n5804                                   |       1|     176|     20.28%
                                        |        |        |
n8801                                   |       4|     152|     17.51%
                                        |        |        |
n5803                                   |       1|     144|     16.59%
                                        |        |        |
n6394                                   |      24|     133|     15.32%
                                        |        |        |
fastclk_c_enable_50                     |      32|     128|     14.75%
                                        |        |        |
n3539                                   |       1|     128|     14.75%
                                        |        |        |
n7203                                   |       1|     124|     14.29%
                                        |        |        |
n6419                                   |      30|     120|     13.82%
                                        |        |        |
fastclk_c_enable_10                     |       5|     119|     13.71%
                                        |        |        |
n5802                                   |       1|     112|     12.90%
                                        |        |        |
n6879                                   |       1|     112|     12.90%
                                        |        |        |
fastclk_c_enable_5                      |       3|     111|     12.79%
                                        |        |        |
n3                                      |       1|     107|     12.33%
                                        |        |        |
n19                                     |       1|     107|     12.33%
                                        |        |        |
n61                                     |       1|     106|     12.21%
                                        |        |        |
n8806                                   |       8|      95|     10.94%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 868  Score: 4574248

Constraints cover  16151 paths, 597 nets, and 1766 connections (99.4% coverage)


Peak memory: 107180032 bytes, TRCE: 61440 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
