Classic Timing Analyzer report for SelNumber
Tue Jan 02 09:27:44 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                   ;
+------------------------------+-------+---------------+-------------+------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+--------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 9.220 ns    ; a[2] ; qqq[1] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+--------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+-------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To     ;
+-------+-------------------+-----------------+-------+--------+
; N/A   ; None              ; 9.220 ns        ; a[2]  ; qqq[1] ;
; N/A   ; None              ; 9.123 ns        ; n1[0] ; qqq[0] ;
; N/A   ; None              ; 8.869 ns        ; n5[1] ; qqq[1] ;
; N/A   ; None              ; 8.834 ns        ; n6[2] ; qqq[2] ;
; N/A   ; None              ; 8.779 ns        ; a[2]  ; qqq[0] ;
; N/A   ; None              ; 8.747 ns        ; a[2]  ; qqq[3] ;
; N/A   ; None              ; 8.733 ns        ; n2[1] ; qqq[1] ;
; N/A   ; None              ; 8.697 ns        ; n3[1] ; qqq[1] ;
; N/A   ; None              ; 8.685 ns        ; a[0]  ; qqq[1] ;
; N/A   ; None              ; 8.654 ns        ; a[2]  ; qqq[2] ;
; N/A   ; None              ; 8.580 ns        ; n6[0] ; qqq[0] ;
; N/A   ; None              ; 8.577 ns        ; n6[1] ; qqq[1] ;
; N/A   ; None              ; 8.450 ns        ; n4[1] ; qqq[1] ;
; N/A   ; None              ; 8.370 ns        ; n2[3] ; qqq[3] ;
; N/A   ; None              ; 8.366 ns        ; n1[1] ; qqq[1] ;
; N/A   ; None              ; 8.358 ns        ; a[0]  ; qqq[0] ;
; N/A   ; None              ; 8.354 ns        ; a[0]  ; qqq[2] ;
; N/A   ; None              ; 8.326 ns        ; a[0]  ; qqq[3] ;
; N/A   ; None              ; 8.218 ns        ; n2[0] ; qqq[0] ;
; N/A   ; None              ; 8.159 ns        ; n2[2] ; qqq[2] ;
; N/A   ; None              ; 8.156 ns        ; n1[3] ; qqq[3] ;
; N/A   ; None              ; 8.126 ns        ; n5[3] ; qqq[3] ;
; N/A   ; None              ; 8.105 ns        ; n5[2] ; qqq[2] ;
; N/A   ; None              ; 8.038 ns        ; n1[2] ; qqq[2] ;
; N/A   ; None              ; 7.948 ns        ; n5[0] ; qqq[0] ;
; N/A   ; None              ; 7.918 ns        ; n6[3] ; qqq[3] ;
; N/A   ; None              ; 7.903 ns        ; a[1]  ; qqq[1] ;
; N/A   ; None              ; 7.712 ns        ; n3[0] ; qqq[0] ;
; N/A   ; None              ; 7.692 ns        ; a[1]  ; qqq[3] ;
; N/A   ; None              ; 7.678 ns        ; a[1]  ; qqq[2] ;
; N/A   ; None              ; 7.674 ns        ; n4[0] ; qqq[0] ;
; N/A   ; None              ; 7.564 ns        ; a[1]  ; qqq[0] ;
; N/A   ; None              ; 7.554 ns        ; n4[3] ; qqq[3] ;
; N/A   ; None              ; 7.364 ns        ; n3[2] ; qqq[2] ;
; N/A   ; None              ; 7.277 ns        ; n3[3] ; qqq[3] ;
; N/A   ; None              ; 7.086 ns        ; n4[2] ; qqq[2] ;
+-------+-------------------+-----------------+-------+--------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Jan 02 09:27:44 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SelNumber -c SelNumber --timing_analysis_only
Info: Longest tpd from source pin "a[2]" to destination pin "qqq[1]" is 9.220 ns
    Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W15; Fanout = 8; PIN Node = 'a[2]'
    Info: 2: + IC(4.444 ns) + CELL(0.378 ns) = 5.659 ns; Loc. = LCCOMB_X17_Y1_N24; Fanout = 1; COMB Node = 'Mux2~0'
    Info: 3: + IC(0.248 ns) + CELL(0.357 ns) = 6.264 ns; Loc. = LCCOMB_X17_Y1_N14; Fanout = 1; COMB Node = 'Mux2~1'
    Info: 4: + IC(0.852 ns) + CELL(2.104 ns) = 9.220 ns; Loc. = PIN_R16; Fanout = 0; PIN Node = 'qqq[1]'
    Info: Total cell delay = 3.676 ns ( 39.87 % )
    Info: Total interconnect delay = 5.544 ns ( 60.13 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 185 megabytes
    Info: Processing ended: Tue Jan 02 09:27:44 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


