// Seed: 91563382
module module_0 (
    output tri0 id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input id_4,
    output logic id_5
);
  assign id_0[1'h0] = 1 ? (id_3) : id_1 - 1;
endmodule
