#Simple makefile

#Variables

CC = gcc
SRC = $(wildcard *.c)
OBJ = $(SRC:%.c=%.o)
NAME = holberton

#Rules
all: $(OBJ) 
	$(CC) $(SRC) -o $(NAME)

$(OBJ): %.o: %.c