#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000024486cc7b30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000024486cc7cc0 .scope module, "top" "top" 3 4;
 .timescale 0 0;
v0000024486d251c0 .array "a", 999 0, 31 0;
v0000024486d25260_0 .var "a_in", 31 0;
v0000024486d26700 .array "actual_out_sub", 999 0, 31 0;
v0000024486d27f90 .array "actual_out_sum", 999 0, 31 0;
v0000024486d28670 .array "b", 999 0, 31 0;
v0000024486d28710_0 .var "b_in", 31 0;
v0000024486d28f30_0 .var "clk", 0 0;
v0000024486d27130_0 .var/2s "i", 31 0;
v0000024486d27e50_0 .var "opcode", 1 0;
v0000024486d27770_0 .net "out", 31 0, v0000024486d26480_0;  1 drivers
E_0000024486cc4be0 .event negedge, v0000024486d26e80_0;
S_0000024486ccebc0 .scope module, "dut" "fpu" 3 20, 4 10 0, S_0000024486cc7cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 2 "opcode";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 32 "OUT";
L_0000024486d29e30 .functor NOT 1, L_0000024486d27270, C4<0>, C4<0>, C4<0>;
v0000024486d263e0_0 .net "A", 31 0, v0000024486d25260_0;  1 drivers
v0000024486d26ac0_0 .net "B", 31 0, v0000024486d28710_0;  1 drivers
v0000024486d26480_0 .var "OUT", 31 0;
v0000024486d26b60_0 .net *"_ivl_1", 0 0, L_0000024486d27270;  1 drivers
v0000024486d253a0_0 .net *"_ivl_2", 0 0, L_0000024486d29e30;  1 drivers
v0000024486d25800_0 .net *"_ivl_5", 30 0, L_0000024486d27950;  1 drivers
v0000024486d25120_0 .net "add_result", 31 0, L_0000024486d280d0;  1 drivers
v0000024486d26e80_0 .net "clk", 0 0, v0000024486d28f30_0;  1 drivers
v0000024486d258a0_0 .net "mul_result", 31 0, L_0000024486d28350;  1 drivers
v0000024486d26520_0 .net "opcode", 1 0, v0000024486d27e50_0;  1 drivers
v0000024486d265c0_0 .net "sub_result", 31 0, L_0000024486d28a30;  1 drivers
E_0000024486cc4220 .event posedge, v0000024486d26e80_0;
L_0000024486d27270 .part v0000024486d28710_0, 31, 1;
L_0000024486d27950 .part v0000024486d28710_0, 0, 31;
L_0000024486d28170 .concat [ 31 1 0 0], L_0000024486d27950, L_0000024486d29e30;
S_0000024486cced50 .scope module, "a1" "adder" 4 24, 5 1 0, S_0000024486ccebc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0000024486d234d0_0 .net *"_ivl_11", 22 0, L_0000024486d28490;  1 drivers
L_0000024486d400d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024486d24650_0 .net/2u *"_ivl_14", 0 0, L_0000024486d400d0;  1 drivers
v0000024486d23390_0 .net *"_ivl_17", 22 0, L_0000024486d27ef0;  1 drivers
L_0000024486d40088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024486d23430_0 .net/2u *"_ivl_8", 0 0, L_0000024486d40088;  1 drivers
v0000024486d24b50_0 .net "a", 31 0, v0000024486d25260_0;  alias, 1 drivers
v0000024486d24510_0 .net "a_exponent", 7 0, L_0000024486d27090;  1 drivers
v0000024486d24a10_0 .net "a_mantissa", 23 0, L_0000024486d274f0;  1 drivers
v0000024486d246f0_0 .net "a_sign", 0 0, L_0000024486d28e90;  1 drivers
v0000024486d24bf0_0 .var "aligned_a", 23 0;
v0000024486d24330_0 .var "aligned_b", 23 0;
v0000024486d237f0_0 .var "aligned_expo", 7 0;
v0000024486d24dd0_0 .net "b", 31 0, v0000024486d28710_0;  alias, 1 drivers
v0000024486d240b0_0 .net "b_exponent", 7 0, L_0000024486d273b0;  1 drivers
v0000024486d23f70_0 .net "b_mantissa", 23 0, L_0000024486d27a90;  1 drivers
v0000024486d24830_0 .net "b_sign", 0 0, L_0000024486d28b70;  1 drivers
v0000024486d24ab0_0 .var "n_exp", 7 0;
v0000024486d24f10_0 .var "n_sign", 0 0;
v0000024486d248d0_0 .var "n_sum", 24 0;
v0000024486d23570_0 .net "sum", 31 0, L_0000024486d280d0;  alias, 1 drivers
E_0000024486cc2ee0/0 .event anyedge, v0000024486d24510_0, v0000024486d240b0_0, v0000024486d23f70_0, v0000024486d237f0_0;
E_0000024486cc2ee0/1 .event anyedge, v0000024486d24a10_0, v0000024486d246f0_0, v0000024486d24830_0, v0000024486d24bf0_0;
E_0000024486cc2ee0/2 .event anyedge, v0000024486d24330_0;
E_0000024486cc2ee0 .event/or E_0000024486cc2ee0/0, E_0000024486cc2ee0/1, E_0000024486cc2ee0/2;
L_0000024486d28e90 .part v0000024486d25260_0, 31, 1;
L_0000024486d28b70 .part v0000024486d28710_0, 31, 1;
L_0000024486d27090 .part v0000024486d25260_0, 23, 8;
L_0000024486d273b0 .part v0000024486d28710_0, 23, 8;
L_0000024486d28490 .part v0000024486d25260_0, 0, 23;
L_0000024486d274f0 .concat [ 23 1 0 0], L_0000024486d28490, L_0000024486d40088;
L_0000024486d27ef0 .part v0000024486d28710_0, 0, 23;
L_0000024486d27a90 .concat [ 23 1 0 0], L_0000024486d27ef0, L_0000024486d400d0;
S_0000024486cac010 .scope module, "normalization" "normal_add" 5 30, 5 99 0, S_0000024486cced50;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "mantissa";
    .port_info 1 /INPUT 8 "exponent";
    .port_info 2 /INPUT 1 "sign";
    .port_info 3 /OUTPUT 32 "out";
L_0000024486cac940 .functor BUFZ 1, v0000024486d24f10_0, C4<0>, C4<0>, C4<0>;
v0000024486d24790_0 .net *"_ivl_14", 22 0, L_0000024486d288f0;  1 drivers
v0000024486d23bb0_0 .net *"_ivl_3", 0 0, L_0000024486cac940;  1 drivers
L_0000024486d40118 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000024486d23250_0 .net/2u *"_ivl_6", 7 0, L_0000024486d40118;  1 drivers
v0000024486d232f0_0 .net *"_ivl_8", 7 0, L_0000024486d28030;  1 drivers
v0000024486d23890_0 .net "exponent", 7 0, v0000024486d24ab0_0;  1 drivers
v0000024486d239d0_0 .net "mantissa", 24 0, v0000024486d248d0_0;  1 drivers
v0000024486d245b0_0 .var "o_e", 7 0;
v0000024486d23d90_0 .var "o_m", 24 0;
v0000024486d23110_0 .net "out", 31 0, L_0000024486d280d0;  alias, 1 drivers
v0000024486d23930_0 .net "sign", 0 0, v0000024486d24f10_0;  1 drivers
E_0000024486cc3960 .event anyedge, v0000024486d23890_0, v0000024486d239d0_0, v0000024486d23d90_0, v0000024486d245b0_0;
L_0000024486d28030 .arith/sum 8, v0000024486d245b0_0, L_0000024486d40118;
L_0000024486d280d0 .concat8 [ 23 8 1 0], L_0000024486d288f0, L_0000024486d28030, L_0000024486cac940;
L_0000024486d288f0 .part v0000024486d23d90_0, 1, 23;
S_0000024486cac1a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 117, 5 117 0, S_0000024486cac010;
 .timescale 0 0;
v0000024486cb8910_0 .var/2s "i", 31 0;
S_0000024486c907d0 .scope module, "a2" "adder" 4 30, 5 1 0, S_0000024486ccebc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0000024486d231b0_0 .net *"_ivl_11", 22 0, L_0000024486d27810;  1 drivers
L_0000024486d401a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024486d23b10_0 .net/2u *"_ivl_14", 0 0, L_0000024486d401a8;  1 drivers
v0000024486d23c50_0 .net *"_ivl_17", 22 0, L_0000024486d27c70;  1 drivers
L_0000024486d40160 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024486d24970_0 .net/2u *"_ivl_8", 0 0, L_0000024486d40160;  1 drivers
v0000024486d23e30_0 .net "a", 31 0, v0000024486d25260_0;  alias, 1 drivers
v0000024486d23cf0_0 .net "a_exponent", 7 0, L_0000024486d27b30;  1 drivers
v0000024486d23ed0_0 .net "a_mantissa", 23 0, L_0000024486d28d50;  1 drivers
v0000024486d24010_0 .net "a_sign", 0 0, L_0000024486d27d10;  1 drivers
v0000024486d24290_0 .var "aligned_a", 23 0;
v0000024486d243d0_0 .var "aligned_b", 23 0;
v0000024486d25da0_0 .var "aligned_expo", 7 0;
v0000024486d26d40_0 .net "b", 31 0, L_0000024486d28170;  1 drivers
v0000024486d25d00_0 .net "b_exponent", 7 0, L_0000024486d27bd0;  1 drivers
v0000024486d25080_0 .net "b_mantissa", 23 0, L_0000024486d271d0;  1 drivers
v0000024486d26ca0_0 .net "b_sign", 0 0, L_0000024486d279f0;  1 drivers
v0000024486d25620_0 .var "n_exp", 7 0;
v0000024486d25bc0_0 .var "n_sign", 0 0;
v0000024486d26020_0 .var "n_sum", 24 0;
v0000024486d26de0_0 .net "sum", 31 0, L_0000024486d28a30;  alias, 1 drivers
E_0000024486cc3760/0 .event anyedge, v0000024486d23cf0_0, v0000024486d25d00_0, v0000024486d25080_0, v0000024486d25da0_0;
E_0000024486cc3760/1 .event anyedge, v0000024486d23ed0_0, v0000024486d24010_0, v0000024486d26ca0_0, v0000024486d24290_0;
E_0000024486cc3760/2 .event anyedge, v0000024486d243d0_0;
E_0000024486cc3760 .event/or E_0000024486cc3760/0, E_0000024486cc3760/1, E_0000024486cc3760/2;
L_0000024486d27d10 .part v0000024486d25260_0, 31, 1;
L_0000024486d279f0 .part L_0000024486d28170, 31, 1;
L_0000024486d27b30 .part v0000024486d25260_0, 23, 8;
L_0000024486d27bd0 .part L_0000024486d28170, 23, 8;
L_0000024486d27810 .part v0000024486d25260_0, 0, 23;
L_0000024486d28d50 .concat [ 23 1 0 0], L_0000024486d27810, L_0000024486d40160;
L_0000024486d27c70 .part L_0000024486d28170, 0, 23;
L_0000024486d271d0 .concat [ 23 1 0 0], L_0000024486d27c70, L_0000024486d401a8;
S_0000024486c90960 .scope module, "normalization" "normal_add" 5 30, 5 99 0, S_0000024486c907d0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "mantissa";
    .port_info 1 /INPUT 8 "exponent";
    .port_info 2 /INPUT 1 "sign";
    .port_info 3 /OUTPUT 32 "out";
L_0000024486d29b90 .functor BUFZ 1, v0000024486d25bc0_0, C4<0>, C4<0>, C4<0>;
v0000024486d24150_0 .net *"_ivl_14", 22 0, L_0000024486d278b0;  1 drivers
v0000024486d23610_0 .net *"_ivl_3", 0 0, L_0000024486d29b90;  1 drivers
L_0000024486d401f0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000024486d236b0_0 .net/2u *"_ivl_6", 7 0, L_0000024486d401f0;  1 drivers
v0000024486d23750_0 .net *"_ivl_8", 7 0, L_0000024486d27590;  1 drivers
v0000024486d24d30_0 .net "exponent", 7 0, v0000024486d25620_0;  1 drivers
v0000024486d23a70_0 .net "mantissa", 24 0, v0000024486d26020_0;  1 drivers
v0000024486d24e70_0 .var "o_e", 7 0;
v0000024486d241f0_0 .var "o_m", 24 0;
v0000024486d24470_0 .net "out", 31 0, L_0000024486d28a30;  alias, 1 drivers
v0000024486d23070_0 .net "sign", 0 0, v0000024486d25bc0_0;  1 drivers
E_0000024486cc3d20 .event anyedge, v0000024486d24d30_0, v0000024486d23a70_0, v0000024486d241f0_0, v0000024486d24e70_0;
L_0000024486d27590 .arith/sum 8, v0000024486d24e70_0, L_0000024486d401f0;
L_0000024486d28a30 .concat8 [ 23 8 1 0], L_0000024486d278b0, L_0000024486d27590, L_0000024486d29b90;
L_0000024486d278b0 .part v0000024486d241f0_0, 1, 23;
S_0000024486c97720 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 117, 5 117 0, S_0000024486c90960;
 .timescale 0 0;
v0000024486d24c90_0 .var/2s "i", 31 0;
S_0000024486c978b0 .scope module, "m1" "multiplication" 4 36, 6 1 0, S_0000024486ccebc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "res";
v0000024486d26840_0 .net *"_ivl_11", 22 0, L_0000024486d27630;  1 drivers
L_0000024486d40280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024486d25440_0 .net/2u *"_ivl_14", 0 0, L_0000024486d40280;  1 drivers
v0000024486d25760_0 .net *"_ivl_17", 22 0, L_0000024486d28c10;  1 drivers
L_0000024486d40238 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024486d268e0_0 .net/2u *"_ivl_8", 0 0, L_0000024486d40238;  1 drivers
v0000024486d25300_0 .net "a", 31 0, v0000024486d25260_0;  alias, 1 drivers
v0000024486d25940_0 .net "a_exponent", 7 0, L_0000024486d28210;  1 drivers
v0000024486d26f20_0 .net "a_mantissa", 23 0, L_0000024486d276d0;  1 drivers
v0000024486d25c60_0 .net "a_sign", 0 0, L_0000024486d28df0;  1 drivers
v0000024486d25a80_0 .net "b", 31 0, v0000024486d28710_0;  alias, 1 drivers
v0000024486d25b20_0 .net "b_exponent", 7 0, L_0000024486d27450;  1 drivers
v0000024486d26660_0 .net "b_mantissa", 23 0, L_0000024486d27db0;  1 drivers
v0000024486d26200_0 .net "b_sign", 0 0, L_0000024486d27310;  1 drivers
v0000024486d26a20_0 .var "n_exp", 7 0;
v0000024486d254e0_0 .var "n_mul", 47 0;
v0000024486d26340_0 .var "n_sign", 0 0;
v0000024486d26980_0 .net "res", 31 0, L_0000024486d28350;  alias, 1 drivers
E_0000024486cc3de0/0 .event anyedge, v0000024486d25c60_0, v0000024486d26200_0, v0000024486d25940_0, v0000024486d25b20_0;
E_0000024486cc3de0/1 .event anyedge, v0000024486d26f20_0, v0000024486d26660_0;
E_0000024486cc3de0 .event/or E_0000024486cc3de0/0, E_0000024486cc3de0/1;
L_0000024486d28df0 .part v0000024486d25260_0, 31, 1;
L_0000024486d27310 .part v0000024486d28710_0, 31, 1;
L_0000024486d28210 .part v0000024486d25260_0, 23, 8;
L_0000024486d27450 .part v0000024486d28710_0, 23, 8;
L_0000024486d27630 .part v0000024486d25260_0, 0, 23;
L_0000024486d276d0 .concat [ 23 1 0 0], L_0000024486d27630, L_0000024486d40238;
L_0000024486d28c10 .part v0000024486d28710_0, 0, 23;
L_0000024486d27db0 .concat [ 23 1 0 0], L_0000024486d28c10, L_0000024486d40280;
S_0000024486ca4790 .scope module, "m1" "normal_mul" 6 29, 6 39 0, S_0000024486c978b0;
 .timescale 0 0;
    .port_info 0 /INPUT 48 "mantissa";
    .port_info 1 /INPUT 8 "exponent";
    .port_info 2 /INPUT 1 "sign";
    .port_info 3 /OUTPUT 32 "out";
L_0000024486d29d50 .functor BUFZ 1, v0000024486d26340_0, C4<0>, C4<0>, C4<0>;
v0000024486d26c00_0 .net *"_ivl_14", 22 0, L_0000024486d285d0;  1 drivers
v0000024486d25e40_0 .net *"_ivl_3", 0 0, L_0000024486d29d50;  1 drivers
L_0000024486d402c8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000024486d25f80_0 .net/2u *"_ivl_6", 7 0, L_0000024486d402c8;  1 drivers
v0000024486d25ee0_0 .net *"_ivl_8", 7 0, L_0000024486d282b0;  1 drivers
v0000024486d262a0_0 .net "exponent", 7 0, v0000024486d26a20_0;  1 drivers
v0000024486d25580_0 .net "mantissa", 47 0, v0000024486d254e0_0;  1 drivers
v0000024486d260c0_0 .var "o_e", 7 0;
v0000024486d259e0_0 .var "o_m", 47 0;
v0000024486d256c0_0 .net "out", 31 0, L_0000024486d28350;  alias, 1 drivers
v0000024486d26160_0 .net "sign", 0 0, v0000024486d26340_0;  1 drivers
E_0000024486cc38e0 .event anyedge, v0000024486d262a0_0, v0000024486d25580_0, v0000024486d259e0_0, v0000024486d260c0_0;
L_0000024486d282b0 .arith/sum 8, v0000024486d260c0_0, L_0000024486d402c8;
L_0000024486d28350 .concat8 [ 23 8 1 0], L_0000024486d285d0, L_0000024486d282b0, L_0000024486d29d50;
L_0000024486d285d0 .part v0000024486d259e0_0, 24, 23;
S_0000024486ca4920 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 57, 6 57 0, S_0000024486ca4790;
 .timescale 0 0;
v0000024486d267a0_0 .var/2s "i", 31 0;
    .scope S_0000024486cac010;
T_0 ;
    %wait E_0000024486cc3960;
    %load/vec4 v0000024486d23890_0;
    %store/vec4 v0000024486d245b0_0, 0, 8;
    %load/vec4 v0000024486d239d0_0;
    %store/vec4 v0000024486d23d90_0, 0, 25;
    %fork t_1, S_0000024486cac1a0;
    %jmp t_0;
    .scope S_0000024486cac1a0;
t_1 ;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0000024486cb8910_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000024486cb8910_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000024486d23d90_0;
    %parti/s 1, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000024486d245b0_0;
    %subi 1, 0, 8;
    %store/vec4 v0000024486d245b0_0, 0, 8;
    %load/vec4 v0000024486d23d90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000024486d23d90_0, 0, 25;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000024486d245b0_0;
    %store/vec4 v0000024486d245b0_0, 0, 8;
    %load/vec4 v0000024486d23d90_0;
    %store/vec4 v0000024486d23d90_0, 0, 25;
T_0.3 ;
    %load/vec4 v0000024486cb8910_0;
    %subi 1, 0, 32;
    %cast2;
    %store/vec4 v0000024486cb8910_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0000024486cac010;
t_0 %join;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000024486cced50;
T_1 ;
    %wait E_0000024486cc2ee0;
    %load/vec4 v0000024486d240b0_0;
    %load/vec4 v0000024486d24510_0;
    %cmp/u;
    %jmp/0xz  T_1.0, 5;
    %load/vec4 v0000024486d24510_0;
    %load/vec4 v0000024486d240b0_0;
    %sub;
    %store/vec4 v0000024486d237f0_0, 0, 8;
    %load/vec4 v0000024486d23f70_0;
    %ix/getv 4, v0000024486d237f0_0;
    %shiftr 4;
    %store/vec4 v0000024486d24330_0, 0, 24;
    %load/vec4 v0000024486d24a10_0;
    %store/vec4 v0000024486d24bf0_0, 0, 24;
    %load/vec4 v0000024486d246f0_0;
    %store/vec4 v0000024486d24f10_0, 0, 1;
    %load/vec4 v0000024486d24510_0;
    %store/vec4 v0000024486d24ab0_0, 0, 8;
    %load/vec4 v0000024486d246f0_0;
    %load/vec4 v0000024486d24830_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000024486d24bf0_0;
    %pad/u 25;
    %load/vec4 v0000024486d24330_0;
    %pad/u 25;
    %add;
    %store/vec4 v0000024486d248d0_0, 0, 25;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000024486d24bf0_0;
    %pad/u 25;
    %load/vec4 v0000024486d24330_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0000024486d248d0_0, 0, 25;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024486d24510_0;
    %load/vec4 v0000024486d240b0_0;
    %cmp/u;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0000024486d240b0_0;
    %load/vec4 v0000024486d24510_0;
    %sub;
    %store/vec4 v0000024486d237f0_0, 0, 8;
    %load/vec4 v0000024486d24a10_0;
    %ix/getv 4, v0000024486d237f0_0;
    %shiftr 4;
    %store/vec4 v0000024486d24bf0_0, 0, 24;
    %load/vec4 v0000024486d23f70_0;
    %store/vec4 v0000024486d24330_0, 0, 24;
    %load/vec4 v0000024486d24830_0;
    %store/vec4 v0000024486d24f10_0, 0, 1;
    %load/vec4 v0000024486d240b0_0;
    %store/vec4 v0000024486d24ab0_0, 0, 8;
    %load/vec4 v0000024486d246f0_0;
    %load/vec4 v0000024486d24830_0;
    %cmp/e;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0000024486d24bf0_0;
    %pad/u 25;
    %load/vec4 v0000024486d24330_0;
    %pad/u 25;
    %add;
    %store/vec4 v0000024486d248d0_0, 0, 25;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0000024486d24330_0;
    %pad/u 25;
    %load/vec4 v0000024486d24bf0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0000024486d248d0_0, 0, 25;
T_1.7 ;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000024486d237f0_0, 0, 8;
    %load/vec4 v0000024486d24a10_0;
    %store/vec4 v0000024486d24bf0_0, 0, 24;
    %load/vec4 v0000024486d23f70_0;
    %store/vec4 v0000024486d24330_0, 0, 24;
    %load/vec4 v0000024486d24510_0;
    %store/vec4 v0000024486d24ab0_0, 0, 8;
    %load/vec4 v0000024486d246f0_0;
    %load/vec4 v0000024486d24830_0;
    %cmp/e;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0000024486d24a10_0;
    %pad/u 25;
    %load/vec4 v0000024486d23f70_0;
    %pad/u 25;
    %add;
    %store/vec4 v0000024486d248d0_0, 0, 25;
    %load/vec4 v0000024486d246f0_0;
    %store/vec4 v0000024486d24f10_0, 0, 1;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0000024486d23f70_0;
    %load/vec4 v0000024486d24a10_0;
    %cmp/u;
    %jmp/0xz  T_1.10, 5;
    %load/vec4 v0000024486d24bf0_0;
    %pad/u 25;
    %load/vec4 v0000024486d24330_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0000024486d248d0_0, 0, 25;
    %load/vec4 v0000024486d246f0_0;
    %store/vec4 v0000024486d24f10_0, 0, 1;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0000024486d24a10_0;
    %load/vec4 v0000024486d23f70_0;
    %cmp/u;
    %jmp/0xz  T_1.12, 5;
    %load/vec4 v0000024486d24330_0;
    %pad/u 25;
    %load/vec4 v0000024486d24bf0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0000024486d248d0_0, 0, 25;
    %load/vec4 v0000024486d24830_0;
    %store/vec4 v0000024486d24f10_0, 0, 1;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 16777216, 0, 25;
    %store/vec4 v0000024486d248d0_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024486d24f10_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000024486d24ab0_0, 0, 8;
T_1.13 ;
T_1.11 ;
T_1.9 ;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000024486c90960;
T_2 ;
    %wait E_0000024486cc3d20;
    %load/vec4 v0000024486d24d30_0;
    %store/vec4 v0000024486d24e70_0, 0, 8;
    %load/vec4 v0000024486d23a70_0;
    %store/vec4 v0000024486d241f0_0, 0, 25;
    %fork t_3, S_0000024486c97720;
    %jmp t_2;
    .scope S_0000024486c97720;
t_3 ;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0000024486d24c90_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000024486d24c90_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0000024486d241f0_0;
    %parti/s 1, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0000024486d24e70_0;
    %subi 1, 0, 8;
    %store/vec4 v0000024486d24e70_0, 0, 8;
    %load/vec4 v0000024486d241f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000024486d241f0_0, 0, 25;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000024486d24e70_0;
    %store/vec4 v0000024486d24e70_0, 0, 8;
    %load/vec4 v0000024486d241f0_0;
    %store/vec4 v0000024486d241f0_0, 0, 25;
T_2.3 ;
    %load/vec4 v0000024486d24c90_0;
    %subi 1, 0, 32;
    %cast2;
    %store/vec4 v0000024486d24c90_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0000024486c90960;
t_2 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000024486c907d0;
T_3 ;
    %wait E_0000024486cc3760;
    %load/vec4 v0000024486d25d00_0;
    %load/vec4 v0000024486d23cf0_0;
    %cmp/u;
    %jmp/0xz  T_3.0, 5;
    %load/vec4 v0000024486d23cf0_0;
    %load/vec4 v0000024486d25d00_0;
    %sub;
    %store/vec4 v0000024486d25da0_0, 0, 8;
    %load/vec4 v0000024486d25080_0;
    %ix/getv 4, v0000024486d25da0_0;
    %shiftr 4;
    %store/vec4 v0000024486d243d0_0, 0, 24;
    %load/vec4 v0000024486d23ed0_0;
    %store/vec4 v0000024486d24290_0, 0, 24;
    %load/vec4 v0000024486d24010_0;
    %store/vec4 v0000024486d25bc0_0, 0, 1;
    %load/vec4 v0000024486d23cf0_0;
    %store/vec4 v0000024486d25620_0, 0, 8;
    %load/vec4 v0000024486d24010_0;
    %load/vec4 v0000024486d26ca0_0;
    %cmp/e;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0000024486d24290_0;
    %pad/u 25;
    %load/vec4 v0000024486d243d0_0;
    %pad/u 25;
    %add;
    %store/vec4 v0000024486d26020_0, 0, 25;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000024486d24290_0;
    %pad/u 25;
    %load/vec4 v0000024486d243d0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0000024486d26020_0, 0, 25;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000024486d23cf0_0;
    %load/vec4 v0000024486d25d00_0;
    %cmp/u;
    %jmp/0xz  T_3.4, 5;
    %load/vec4 v0000024486d25d00_0;
    %load/vec4 v0000024486d23cf0_0;
    %sub;
    %store/vec4 v0000024486d25da0_0, 0, 8;
    %load/vec4 v0000024486d23ed0_0;
    %ix/getv 4, v0000024486d25da0_0;
    %shiftr 4;
    %store/vec4 v0000024486d24290_0, 0, 24;
    %load/vec4 v0000024486d25080_0;
    %store/vec4 v0000024486d243d0_0, 0, 24;
    %load/vec4 v0000024486d26ca0_0;
    %store/vec4 v0000024486d25bc0_0, 0, 1;
    %load/vec4 v0000024486d25d00_0;
    %store/vec4 v0000024486d25620_0, 0, 8;
    %load/vec4 v0000024486d24010_0;
    %load/vec4 v0000024486d26ca0_0;
    %cmp/e;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0000024486d24290_0;
    %pad/u 25;
    %load/vec4 v0000024486d243d0_0;
    %pad/u 25;
    %add;
    %store/vec4 v0000024486d26020_0, 0, 25;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0000024486d243d0_0;
    %pad/u 25;
    %load/vec4 v0000024486d24290_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0000024486d26020_0, 0, 25;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000024486d25da0_0, 0, 8;
    %load/vec4 v0000024486d23ed0_0;
    %store/vec4 v0000024486d24290_0, 0, 24;
    %load/vec4 v0000024486d25080_0;
    %store/vec4 v0000024486d243d0_0, 0, 24;
    %load/vec4 v0000024486d23cf0_0;
    %store/vec4 v0000024486d25620_0, 0, 8;
    %load/vec4 v0000024486d24010_0;
    %load/vec4 v0000024486d26ca0_0;
    %cmp/e;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v0000024486d23ed0_0;
    %pad/u 25;
    %load/vec4 v0000024486d25080_0;
    %pad/u 25;
    %add;
    %store/vec4 v0000024486d26020_0, 0, 25;
    %load/vec4 v0000024486d24010_0;
    %store/vec4 v0000024486d25bc0_0, 0, 1;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0000024486d25080_0;
    %load/vec4 v0000024486d23ed0_0;
    %cmp/u;
    %jmp/0xz  T_3.10, 5;
    %load/vec4 v0000024486d24290_0;
    %pad/u 25;
    %load/vec4 v0000024486d243d0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0000024486d26020_0, 0, 25;
    %load/vec4 v0000024486d24010_0;
    %store/vec4 v0000024486d25bc0_0, 0, 1;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0000024486d23ed0_0;
    %load/vec4 v0000024486d25080_0;
    %cmp/u;
    %jmp/0xz  T_3.12, 5;
    %load/vec4 v0000024486d243d0_0;
    %pad/u 25;
    %load/vec4 v0000024486d24290_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0000024486d26020_0, 0, 25;
    %load/vec4 v0000024486d26ca0_0;
    %store/vec4 v0000024486d25bc0_0, 0, 1;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 16777216, 0, 25;
    %store/vec4 v0000024486d26020_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024486d25bc0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000024486d25620_0, 0, 8;
T_3.13 ;
T_3.11 ;
T_3.9 ;
T_3.5 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000024486ca4790;
T_4 ;
    %wait E_0000024486cc38e0;
    %load/vec4 v0000024486d262a0_0;
    %store/vec4 v0000024486d260c0_0, 0, 8;
    %load/vec4 v0000024486d25580_0;
    %store/vec4 v0000024486d259e0_0, 0, 48;
    %fork t_5, S_0000024486ca4920;
    %jmp t_4;
    .scope S_0000024486ca4920;
t_5 ;
    %pushi/vec4 47, 0, 32;
    %store/vec4 v0000024486d267a0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0000024486d267a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0000024486d259e0_0;
    %parti/s 1, 47, 7;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000024486d260c0_0;
    %subi 1, 0, 8;
    %store/vec4 v0000024486d260c0_0, 0, 8;
    %load/vec4 v0000024486d259e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000024486d259e0_0, 0, 48;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000024486d260c0_0;
    %store/vec4 v0000024486d260c0_0, 0, 8;
    %load/vec4 v0000024486d259e0_0;
    %store/vec4 v0000024486d259e0_0, 0, 48;
T_4.3 ;
    %load/vec4 v0000024486d267a0_0;
    %subi 1, 0, 32;
    %cast2;
    %store/vec4 v0000024486d267a0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_0000024486ca4790;
t_4 %join;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000024486c978b0;
T_5 ;
    %wait E_0000024486cc3de0;
    %load/vec4 v0000024486d25c60_0;
    %load/vec4 v0000024486d26200_0;
    %xor;
    %store/vec4 v0000024486d26340_0, 0, 1;
    %load/vec4 v0000024486d25940_0;
    %load/vec4 v0000024486d25b20_0;
    %add;
    %subi 127, 0, 8;
    %store/vec4 v0000024486d26a20_0, 0, 8;
    %load/vec4 v0000024486d26f20_0;
    %pad/u 48;
    %load/vec4 v0000024486d26660_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000024486d254e0_0, 0, 48;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000024486ccebc0;
T_6 ;
    %wait E_0000024486cc4220;
    %load/vec4 v0000024486d26520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024486d26480_0, 0;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0000024486d25120_0;
    %assign/vec4 v0000024486d26480_0, 0;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0000024486d265c0_0;
    %assign/vec4 v0000024486d26480_0, 0;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0000024486d258a0_0;
    %assign/vec4 v0000024486d26480_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000024486cc7cc0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024486d28f30_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0000024486cc7cc0;
T_8 ;
T_8.0 ;
    %delay 1, 0;
    %load/vec4 v0000024486d28f30_0;
    %inv;
    %store/vec4 v0000024486d28f30_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0000024486cc7cc0;
T_9 ;
    %vpi_call/w 3 25 "$display", "Reading test data from file..." {0 0 0};
    %vpi_call/w 3 26 "$readmemh", "M:\134GitHub\134IEEE-754-single-precision-FPU\134python_tb\134test\134test_1.mem", v0000024486d251c0 {0 0 0};
    %vpi_call/w 3 27 "$readmemh", "M:\134GitHub\134IEEE-754-single-precision-FPU\134python_tb\134test\134test_2.mem", v0000024486d28670 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024486d27e50_0, 0, 2;
    %vpi_call/w 3 30 "$display", "Simulation started." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024486d27130_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000024486d27130_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000024486d27130_0;
    %load/vec4a v0000024486d251c0, 4;
    %store/vec4 v0000024486d25260_0, 0, 32;
    %ix/getv/s 4, v0000024486d27130_0;
    %load/vec4a v0000024486d28670, 4;
    %store/vec4 v0000024486d28710_0, 0, 32;
    %wait E_0000024486cc4be0;
    %load/vec4 v0000024486d27770_0;
    %ix/getv/s 4, v0000024486d27130_0;
    %store/vec4a v0000024486d27f90, 4, 0;
    %load/vec4 v0000024486d27130_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000024486d27130_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024486d27e50_0, 0, 2;
    %vpi_call/w 3 42 "$display", "Simulation started." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024486d27130_0, 0, 32;
T_9.2 ;
    %load/vec4 v0000024486d27130_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_9.3, 5;
    %ix/getv/s 4, v0000024486d27130_0;
    %load/vec4a v0000024486d251c0, 4;
    %store/vec4 v0000024486d25260_0, 0, 32;
    %ix/getv/s 4, v0000024486d27130_0;
    %load/vec4a v0000024486d28670, 4;
    %store/vec4 v0000024486d28710_0, 0, 32;
    %wait E_0000024486cc4be0;
    %load/vec4 v0000024486d27770_0;
    %ix/getv/s 4, v0000024486d27130_0;
    %store/vec4a v0000024486d26700, 4, 0;
    %load/vec4 v0000024486d27130_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000024486d27130_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %vpi_call/w 3 52 "$writememh", "M:\134GitHub\134IEEE-754-single-precision-FPU\134python_tb\134test\134actual_result_sum.mem", v0000024486d27f90 {0 0 0};
    %vpi_call/w 3 53 "$writememh", "M:\134GitHub\134IEEE-754-single-precision-FPU\134python_tb\134test\134actual_result_sub.mem", v0000024486d26700 {0 0 0};
    %vpi_call/w 3 54 "$display", "Simulation completed." {0 0 0};
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "tb.v";
    "./fpu.v";
    "./adder.v";
    "./multiplication.v";
