; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-p6:32:32-p7:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@assertFunc_0 = internal constant [8 x i8] c"unknown\00"
@assertFile_0 = internal constant [87 x i8] c"/tmp/torchinductor_yxiao986/2t/c2tqi64jqmovdb4f7257yumzxfzyqrsnepcdnj3g6s4tgvonx4vl.py\00"
@assertMessage_0 = internal constant [39 x i8] c"index out of bounds: 0 <= tmp5 < 49152\00"
@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

; Function Attrs: noreturn
declare !dbg !5 void @__assertfail(ptr, ptr, i32, ptr, i64) local_unnamed_addr #0

define ptx_kernel void @triton_per_fused__to_copy_add_embedding_mean_mul_pow_rsqrt_0(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, i32 %5, i32 %6, ptr addrspace(1) readnone captures(none) %7) local_unnamed_addr #1 !dbg !9 {
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.ctaid.x(), !dbg !10
  %10 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !11
  %11 = shl nuw nsw i32 %10, 2, !dbg !11
  %12 = and i32 %11, 1020, !dbg !11
  %13 = icmp samesign ult i32 %12, 576, !dbg !12
  %14 = zext nneg i32 %9 to i64, !dbg !13
  %15 = getelementptr i32, ptr addrspace(1) %0, i64 %14, !dbg !13
  %16 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l"(ptr addrspace(1) %15) #7, !dbg !14
  %17 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l"(ptr addrspace(1) %15) #7, !dbg !14
  %18 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l"(ptr addrspace(1) %15) #7, !dbg !14
  %19 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l"(ptr addrspace(1) %15) #7, !dbg !14
  %20 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l"(ptr addrspace(1) %15) #7, !dbg !14
  %21 = zext nneg i32 %12 to i64, !dbg !15
  %22 = getelementptr half, ptr addrspace(1) %2, i64 %21, !dbg !15
  %23 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %22, i1 %13) #7, !dbg !16
  %24 = sext i32 %20 to i64, !dbg !17
  %25 = add nsw i64 %24, 49152, !dbg !18
  %26 = icmp slt i32 %20, 0, !dbg !19
  %27 = select i1 %26, i64 %25, i64 %24, !dbg !20
  %28 = icmp ugt i64 %27, 49151, !dbg !21
  br i1 %28, label %29, label %30, !dbg !22

29:                                               ; preds = %8
  tail call void @__assertfail(ptr nonnull @assertMessage_0, ptr nonnull @assertFile_0, i32 41, ptr nonnull @assertFunc_0, i64 1), !dbg !22
  unreachable, !dbg !22

30:                                               ; preds = %8
  %31 = icmp slt i32 %19, 0, !dbg !19
  %32 = sext i32 %19 to i64, !dbg !17
  %33 = add nsw i64 %32, 49152, !dbg !18
  %34 = select i1 %31, i64 %33, i64 %32, !dbg !20
  %35 = lshr i32 %10, 5, !dbg !11
  %36 = and i32 %10, 31, !dbg !11
  tail call void @llvm.nvvm.barrier.cta.sync.aligned.all(i32 0), !dbg !22
  %.idx = mul nsw i64 %34, 1152, !dbg !23
  %37 = getelementptr i8, ptr addrspace(1) %1, i64 %.idx, !dbg !23
  %38 = getelementptr half, ptr addrspace(1) %37, i64 %21, !dbg !23
  %39 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %38, i1 %13) #7, !dbg !24
  %40 = extractvalue { i32, i32 } %39, 0, !dbg !24
  %41 = bitcast i32 %40 to <2 x half>, !dbg !24
  %42 = extractvalue { i32, i32 } %39, 1, !dbg !24
  %43 = bitcast i32 %42 to <2 x half>, !dbg !24
  %44 = fpext <2 x half> %41 to <2 x float>, !dbg !25
  %45 = fpext <2 x half> %43 to <2 x float>, !dbg !25
  %46 = fmul <2 x float> %44, %44, !dbg !26
  %47 = fmul <2 x float> %44, %44, !dbg !26
  %48 = fmul <2 x float> %45, %45, !dbg !26
  %49 = fmul <2 x float> %45, %45, !dbg !26
  %shift = shufflevector <2 x float> %47, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !27
  %50 = fadd <2 x float> %46, %shift, !dbg !27
  %51 = fadd <2 x float> %48, %50, !dbg !27
  %shift1 = shufflevector <2 x float> %49, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !27
  %52 = fadd <2 x float> %shift1, %51, !dbg !27
  %53 = extractelement <2 x float> %52, i64 0, !dbg !27
  %54 = select i1 %13, float %53, float 0.000000e+00, !dbg !27
  %55 = bitcast float %54 to i32, !dbg !31
  %56 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %55, i32 16, i32 31), !dbg !31
  %57 = bitcast i32 %56 to float, !dbg !31
  %58 = fadd float %54, %57, !dbg !27
  %59 = bitcast float %58 to i32, !dbg !31
  %60 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %59, i32 8, i32 31), !dbg !31
  %61 = bitcast i32 %60 to float, !dbg !31
  %62 = fadd float %58, %61, !dbg !27
  %63 = bitcast float %62 to i32, !dbg !31
  %64 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %63, i32 4, i32 31), !dbg !31
  %65 = bitcast i32 %64 to float, !dbg !31
  %66 = fadd float %62, %65, !dbg !27
  %67 = bitcast float %66 to i32, !dbg !31
  %68 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %67, i32 2, i32 31), !dbg !31
  %69 = bitcast i32 %68 to float, !dbg !31
  %70 = fadd float %66, %69, !dbg !27
  %71 = bitcast float %70 to i32, !dbg !31
  %72 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %71, i32 1, i32 31), !dbg !31
  %73 = bitcast i32 %72 to float, !dbg !31
  %74 = fadd float %70, %73, !dbg !27
  %75 = and i32 %35, 7, !dbg !31
  %76 = icmp eq i32 %36, 0, !dbg !31
  %77 = getelementptr float, ptr addrspace(3) @global_smem, i32 %75, !dbg !31
  %78 = bitcast float %74 to <1 x i32>, !dbg !31
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %77, <1 x i32> %78, i1 %76) #7, !dbg !31
  tail call void @llvm.nvvm.barrier.cta.sync.aligned.all(i32 0), !dbg !31
  %79 = icmp samesign ult i32 %10, 8, !dbg !31
  %80 = getelementptr float, ptr addrspace(3) @global_smem, i32 %10, !dbg !31
  %81 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %80, i1 %79) #7, !dbg !31
  %82 = bitcast i32 %81 to float, !dbg !31
  %83 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %81, i32 4, i32 31), !dbg !31
  %84 = bitcast i32 %83 to float, !dbg !31
  %85 = fadd float %82, %84, !dbg !27
  %86 = bitcast float %85 to i32, !dbg !31
  %87 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %86, i32 2, i32 31), !dbg !31
  %88 = bitcast i32 %87 to float, !dbg !31
  %89 = fadd float %85, %88, !dbg !27
  %90 = bitcast float %89 to i32, !dbg !31
  %91 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %90, i32 1, i32 31), !dbg !31
  %92 = bitcast i32 %91 to float, !dbg !31
  %93 = fadd float %89, %92, !dbg !27
  %94 = icmp eq i32 %10, 0, !dbg !31
  %95 = bitcast float %93 to <1 x i32>, !dbg !31
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %80, <1 x i32> %95, i1 %94) #7, !dbg !31
  tail call void @llvm.nvvm.barrier.cta.sync.aligned.all(i32 0), !dbg !31
  %96 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !31
  %97 = fadd float %96, 0.000000e+00, !dbg !32
  %98 = tail call float @llvm.nvvm.div.full(float %97, float 5.760000e+02), !dbg !36
  %99 = fadd float %98, 0x3EE4F8B580000000, !dbg !37
  %100 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #7, !dbg !38
  %.not.i = icmp eq i32 %100, 0, !dbg !38
  br i1 %.not.i, label %103, label %101, !dbg !38

101:                                              ; preds = %30
  %102 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %99), !dbg !38
  br label %__nv_rsqrtf.exit, !dbg !38

103:                                              ; preds = %30
  %104 = tail call float @llvm.nvvm.rsqrt.approx.f(float %99), !dbg !38
  br label %__nv_rsqrtf.exit, !dbg !38

__nv_rsqrtf.exit:                                 ; preds = %101, %103
  %.0.i = phi float [ %102, %101 ], [ %104, %103 ], !dbg !38
  %105 = extractvalue { i32, i32 } %23, 0, !dbg !16
  %106 = bitcast i32 %105 to <2 x half>, !dbg !16
  %107 = extractvalue { i32, i32 } %23, 1, !dbg !16
  %108 = bitcast i32 %107 to <2 x half>, !dbg !16
  %109 = insertelement <2 x float> poison, float %.0.i, i64 0, !dbg !39
  %110 = shufflevector <2 x float> %109, <2 x float> poison, <2 x i32> zeroinitializer, !dbg !39
  %111 = fmul <2 x float> %110, %44, !dbg !39
  %112 = fmul <2 x float> %110, %45, !dbg !39
  %113 = mul i32 %9, 576, !dbg !40
  %114 = add i32 %12, %113, !dbg !41
  %115 = sext i32 %114 to i64, !dbg !42
  %116 = getelementptr half, ptr addrspace(1) %3, i64 %115, !dbg !42
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %40, i32 %42, ptr addrspace(1) %116, i1 %13) #7, !dbg !43
  %117 = getelementptr half, ptr addrspace(1) %4, i64 %115, !dbg !44
  %118 = fpext <2 x half> %106 to <2 x float>, !dbg !45
  %119 = fmul <2 x float> %111, %118, !dbg !46
  %120 = fptrunc <2 x float> %119 to <2 x half>, !dbg !47
  %121 = fpext <2 x half> %108 to <2 x float>, !dbg !45
  %122 = fmul <2 x float> %112, %121, !dbg !46
  %123 = fptrunc <2 x float> %122 to <2 x half>, !dbg !47
  %124 = bitcast <2 x half> %120 to i32, !dbg !47
  %125 = bitcast <2 x half> %123 to i32, !dbg !47
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %124, i32 %125, ptr addrspace(1) %117, i1 %13) #7, !dbg !47
  ret void, !dbg !48
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef range(i32 0, 2147483647) i32 @llvm.nvvm.read.ptx.sreg.ctaid.x() #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef range(i32 0, 1024) i32 @llvm.nvvm.read.ptx.sreg.tid.x() #2

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier.cta.sync.aligned.all(i32) #3

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.div.full(float, float) #5

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #6

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #5

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #5

attributes #0 = { noreturn }
attributes #1 = { "nvvm.reqntid"="256" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #3 = { convergent nocallback nounwind }
attributes #4 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #5 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #6 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #7 = { nounwind }

!llvm.dbg.cu = !{!0}
!llvm.module.flags = !{!2, !3}
!llvm.ident = !{!4}

!0 = distinct !DICompileUnit(language: DW_LANG_C, file: !1, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!1 = !DIFile(filename: "c2tqi64jqmovdb4f7257yumzxfzyqrsnepcdnj3g6s4tgvonx4vl.py", directory: "/tmp/torchinductor_yxiao986/2t")
!2 = !{i32 2, !"Debug Info Version", i32 3}
!3 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!4 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!5 = !DISubprogram(name: "__assertfail", linkageName: "__assertfail", scope: !6, file: !6, type: !7, spFlags: DISPFlagOptimized)
!6 = !DIFile(filename: "<unknown>", directory: "")
!7 = !DISubroutineType(cc: DW_CC_normal, types: !8)
!8 = !{}
!9 = distinct !DISubprogram(name: "triton_per_fused__to_copy_add_embedding_mean_mul_pow_rsqrt_0", linkageName: "triton_per_fused__to_copy_add_embedding_mean_mul_pow_rsqrt_0", scope: !1, file: !1, line: 18, type: !7, scopeLine: 18, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !0)
!10 = !DILocation(line: 24, column: 28, scope: !9)
!11 = !DILocation(line: 27, column: 28, scope: !9)
!12 = !DILocation(line: 29, column: 25, scope: !9)
!13 = !DILocation(line: 34, column: 30, scope: !9)
!14 = !DILocation(line: 34, column: 35, scope: !9)
!15 = !DILocation(line: 35, column: 31, scope: !9)
!16 = !DILocation(line: 35, column: 38, scope: !9)
!17 = !DILocation(line: 36, column: 19, scope: !9)
!18 = !DILocation(line: 38, column: 18, scope: !9)
!19 = !DILocation(line: 39, column: 18, scope: !9)
!20 = !DILocation(line: 40, column: 32, scope: !9)
!21 = !DILocation(line: 41, column: 36, scope: !9)
!22 = !DILocation(line: 41, column: 51, scope: !9)
!23 = !DILocation(line: 42, column: 30, scope: !9)
!24 = !DILocation(line: 42, column: 48, scope: !9)
!25 = !DILocation(line: 42, column: 71, scope: !9)
!26 = !DILocation(line: 44, column: 18, scope: !9)
!27 = !DILocation(line: 260, column: 15, scope: !28, inlinedAt: !30)
!28 = distinct !DILexicalBlockFile(scope: !9, file: !29, discriminator: 0)
!29 = !DIFile(filename: "standard.py", directory: "/store/comp4901b/yxiao986/miniconda3/envs/comp4901b-hw2/lib/python3.10/site-packages/triton/language")
!30 = !DILocation(line: 47, column: 59, scope: !9)
!31 = !DILocation(line: 290, column: 36, scope: !28, inlinedAt: !30)
!32 = !DILocation(line: 66, column: 15, scope: !33, inlinedAt: !35)
!33 = distinct !DILexicalBlockFile(scope: !9, file: !34, discriminator: 0)
!34 = !DIFile(filename: "triton_helpers.py", directory: "/store/comp4901b/yxiao986/miniconda3/envs/comp4901b-hw2/lib/python3.10/site-packages/torch/_inductor/runtime")
!35 = !DILocation(line: 47, column: 45, scope: !9)
!36 = !DILocation(line: 49, column: 21, scope: !9)
!37 = !DILocation(line: 51, column: 20, scope: !9)
!38 = !DILocation(line: 52, column: 28, scope: !9)
!39 = !DILocation(line: 53, column: 19, scope: !9)
!40 = !DILocation(line: 56, column: 36, scope: !9)
!41 = !DILocation(line: 56, column: 32, scope: !9)
!42 = !DILocation(line: 56, column: 25, scope: !9)
!43 = !DILocation(line: 56, column: 47, scope: !9)
!44 = !DILocation(line: 57, column: 25, scope: !9)
!45 = !DILocation(line: 35, column: 91, scope: !9)
!46 = !DILocation(line: 55, column: 20, scope: !9)
!47 = !DILocation(line: 57, column: 48, scope: !9)
!48 = !DILocation(line: 57, column: 4, scope: !9)
