{
  "Top": "top_module",
  "RtlTop": "top_module",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_module_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_stream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<64>, 1, 1, 1>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output_stream": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<outStream, 1, 1, 1>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "u_perm": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "u_perm",
          "usage": "data",
          "direction": "in"
        }]
    },
    "u_diff": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "u_diff",
          "usage": "data",
          "direction": "in"
        }]
    },
    "u_dt": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "u_dt",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=\/home\/arthur\/mapalogistico\/hls_ip_repo",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=10",
      "config_cosim -tool=xsim"
    ],
    "DirectiveTcl": [
      "set_directive_top top_module -name top_module",
      "set_directive_top top_module -name top_module"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top_module"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "11",
    "Uncertainty": "2.97",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 11.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top_module",
    "Version": "1.0",
    "DisplayName": "Top_module",
    "Revision": "2113065429",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_module_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/sub_modules.cpp",
      "..\/top_module.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/top_module_control_s_axi.vhd",
      "impl\/vhdl\/top_module_dmul_64ns_64ns_64_5_max_dsp_1.vhd",
      "impl\/vhdl\/top_module_dsub_64ns_64ns_64_5_full_dsp_1.vhd",
      "impl\/vhdl\/top_module_dup_strm.vhd",
      "impl\/vhdl\/top_module_dup_strm_Pipeline_VITIS_LOOP_506_1.vhd",
      "impl\/vhdl\/top_module_entry_proc.vhd",
      "impl\/vhdl\/top_module_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/top_module_fdiv_32ns_32ns_32_9_no_dsp_1.vhd",
      "impl\/vhdl\/top_module_fifo_w1_d1_S.vhd",
      "impl\/vhdl\/top_module_fifo_w1_d2_S.vhd",
      "impl\/vhdl\/top_module_fifo_w1_d32_D.vhd",
      "impl\/vhdl\/top_module_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/top_module_fifo_w32_d5_S.vhd",
      "impl\/vhdl\/top_module_fifo_w32_d32_D.vhd",
      "impl\/vhdl\/top_module_fifo_w64_d1_S.vhd",
      "impl\/vhdl\/top_module_fifo_w64_d32_D.vhd",
      "impl\/vhdl\/top_module_fifo_w64_d32768_A.vhd",
      "impl\/vhdl\/top_module_fifo_w256_d1_S.vhd",
      "impl\/vhdl\/top_module_fifo_w512_d4097_D.vhd",
      "impl\/vhdl\/top_module_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/top_module_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/top_module_fptrunc_64ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/top_module_generateMsgSchedule.vhd",
      "impl\/vhdl\/top_module_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16.vhd",
      "impl\/vhdl\/top_module_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64.vhd",
      "impl\/vhdl\/top_module_generic_modf_double_s.vhd",
      "impl\/vhdl\/top_module_generic_modf_double_s_mask_table_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_module_get_image_stream.vhd",
      "impl\/vhdl\/top_module_get_image_stream_Pipeline_VITIS_LOOP_16_1.vhd",
      "impl\/vhdl\/top_module_logmap.vhd",
      "impl\/vhdl\/top_module_mac_muladd_13s_12ns_16s_25_4_1.vhd",
      "impl\/vhdl\/top_module_mul_6ns_41ns_47_1_1.vhd",
      "impl\/vhdl\/top_module_mul_6ns_44ns_50_1_1.vhd",
      "impl\/vhdl\/top_module_mul_9s_45ns_52_1_1.vhd",
      "impl\/vhdl\/top_module_mul_10s_36s_36_1_1.vhd",
      "impl\/vhdl\/top_module_mul_18ns_18ns_36_1_1.vhd",
      "impl\/vhdl\/top_module_mul_23ns_23ns_46_1_1.vhd",
      "impl\/vhdl\/top_module_mul_25s_6ns_25_1_1.vhd",
      "impl\/vhdl\/top_module_mul_39ns_4ns_43_1_1.vhd",
      "impl\/vhdl\/top_module_mux_16_4_32_1_1.vhd",
      "impl\/vhdl\/top_module_mux_64_6_32_1_1.vhd",
      "impl\/vhdl\/top_module_pow_generic_float_s.vhd",
      "impl\/vhdl\/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud.vhd",
      "impl\/vhdl\/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb.vhd",
      "impl\/vhdl\/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe.vhd",
      "impl\/vhdl\/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg.vhd",
      "impl\/vhdl\/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi.vhd",
      "impl\/vhdl\/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j.vhd",
      "impl\/vhdl\/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi.vhd",
      "impl\/vhdl\/top_module_preProcessing.vhd",
      "impl\/vhdl\/top_module_preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE.vhd",
      "impl\/vhdl\/top_module_preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS.vhd",
      "impl\/vhdl\/top_module_regslice_both.vhd",
      "impl\/vhdl\/top_module_set_hash_stream.vhd",
      "impl\/vhdl\/top_module_set_hash_stream_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/top_module_set_hash_stream_Pipeline_VITIS_LOOP_43_2.vhd",
      "impl\/vhdl\/top_module_set_hash_stream_Pipeline_VITIS_LOOP_48_3.vhd",
      "impl\/vhdl\/top_module_sha256_64_s.vhd",
      "impl\/vhdl\/top_module_sha256_top_64_256_s.vhd",
      "impl\/vhdl\/top_module_sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS.vhd",
      "impl\/vhdl\/top_module_sha256Digest_256_s.vhd",
      "impl\/vhdl\/top_module_sitodp_32ns_64_4_no_dsp_1.vhd",
      "impl\/vhdl\/top_module_start_for_dup_strm_U0.vhd",
      "impl\/vhdl\/top_module_start_for_generateMsgSchedule_U0.vhd",
      "impl\/vhdl\/top_module_start_for_set_hash_stream_U0.vhd",
      "impl\/vhdl\/top_module_start_for_sha256_64_U0.vhd",
      "impl\/vhdl\/top_module_start_for_sha256Digest_256_U0.vhd",
      "impl\/vhdl\/top_module_uitofp_32ns_32_3_no_dsp_1.vhd",
      "impl\/vhdl\/top_module.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_module_control_s_axi.v",
      "impl\/verilog\/top_module_dmul_64ns_64ns_64_5_max_dsp_1.v",
      "impl\/verilog\/top_module_dsub_64ns_64ns_64_5_full_dsp_1.v",
      "impl\/verilog\/top_module_dup_strm.v",
      "impl\/verilog\/top_module_dup_strm_Pipeline_VITIS_LOOP_506_1.v",
      "impl\/verilog\/top_module_entry_proc.v",
      "impl\/verilog\/top_module_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/top_module_fdiv_32ns_32ns_32_9_no_dsp_1.v",
      "impl\/verilog\/top_module_fifo_w1_d1_S.v",
      "impl\/verilog\/top_module_fifo_w1_d2_S.v",
      "impl\/verilog\/top_module_fifo_w1_d32_D.v",
      "impl\/verilog\/top_module_fifo_w32_d2_S.v",
      "impl\/verilog\/top_module_fifo_w32_d5_S.v",
      "impl\/verilog\/top_module_fifo_w32_d32_D.v",
      "impl\/verilog\/top_module_fifo_w64_d1_S.v",
      "impl\/verilog\/top_module_fifo_w64_d32_D.v",
      "impl\/verilog\/top_module_fifo_w64_d32768_A.v",
      "impl\/verilog\/top_module_fifo_w256_d1_S.v",
      "impl\/verilog\/top_module_fifo_w512_d4097_D.v",
      "impl\/verilog\/top_module_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/top_module_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/top_module_fptrunc_64ns_32_2_no_dsp_1.v",
      "impl\/verilog\/top_module_generateMsgSchedule.v",
      "impl\/verilog\/top_module_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16.v",
      "impl\/verilog\/top_module_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64.v",
      "impl\/verilog\/top_module_generic_modf_double_s.v",
      "impl\/verilog\/top_module_generic_modf_double_s_mask_table_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_module_generic_modf_double_s_mask_table_ROM_AUTO_1R.v",
      "impl\/verilog\/top_module_get_image_stream.v",
      "impl\/verilog\/top_module_get_image_stream_Pipeline_VITIS_LOOP_16_1.v",
      "impl\/verilog\/top_module_logmap.v",
      "impl\/verilog\/top_module_mac_muladd_13s_12ns_16s_25_4_1.v",
      "impl\/verilog\/top_module_mul_6ns_41ns_47_1_1.v",
      "impl\/verilog\/top_module_mul_6ns_44ns_50_1_1.v",
      "impl\/verilog\/top_module_mul_9s_45ns_52_1_1.v",
      "impl\/verilog\/top_module_mul_10s_36s_36_1_1.v",
      "impl\/verilog\/top_module_mul_18ns_18ns_36_1_1.v",
      "impl\/verilog\/top_module_mul_23ns_23ns_46_1_1.v",
      "impl\/verilog\/top_module_mul_25s_6ns_25_1_1.v",
      "impl\/verilog\/top_module_mul_39ns_4ns_43_1_1.v",
      "impl\/verilog\/top_module_mux_16_4_32_1_1.v",
      "impl\/verilog\/top_module_mux_64_6_32_1_1.v",
      "impl\/verilog\/top_module_pow_generic_float_s.v",
      "impl\/verilog\/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud.dat",
      "impl\/verilog\/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud.v",
      "impl\/verilog\/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb.dat",
      "impl\/verilog\/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb.v",
      "impl\/verilog\/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe.dat",
      "impl\/verilog\/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe.v",
      "impl\/verilog\/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg.dat",
      "impl\/verilog\/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg.v",
      "impl\/verilog\/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi.dat",
      "impl\/verilog\/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi.v",
      "impl\/verilog\/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j.dat",
      "impl\/verilog\/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j.v",
      "impl\/verilog\/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi.dat",
      "impl\/verilog\/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi.v",
      "impl\/verilog\/top_module_preProcessing.v",
      "impl\/verilog\/top_module_preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE.v",
      "impl\/verilog\/top_module_preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS.v",
      "impl\/verilog\/top_module_regslice_both.v",
      "impl\/verilog\/top_module_set_hash_stream.v",
      "impl\/verilog\/top_module_set_hash_stream_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/top_module_set_hash_stream_Pipeline_VITIS_LOOP_43_2.v",
      "impl\/verilog\/top_module_set_hash_stream_Pipeline_VITIS_LOOP_48_3.v",
      "impl\/verilog\/top_module_sha256_64_s.v",
      "impl\/verilog\/top_module_sha256_top_64_256_s.v",
      "impl\/verilog\/top_module_sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS.v",
      "impl\/verilog\/top_module_sha256Digest_256_s.v",
      "impl\/verilog\/top_module_sitodp_32ns_64_4_no_dsp_1.v",
      "impl\/verilog\/top_module_start_for_dup_strm_U0.v",
      "impl\/verilog\/top_module_start_for_generateMsgSchedule_U0.v",
      "impl\/verilog\/top_module_start_for_set_hash_stream_U0.v",
      "impl\/verilog\/top_module_start_for_sha256_64_U0.v",
      "impl\/verilog\/top_module_start_for_sha256Digest_256_U0.v",
      "impl\/verilog\/top_module_uitofp_32ns_32_3_no_dsp_1.v",
      "impl\/verilog\/top_module.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/top_module_v1_0\/data\/top_module.mdd",
      "impl\/misc\/drivers\/top_module_v1_0\/data\/top_module.tcl",
      "impl\/misc\/drivers\/top_module_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/top_module_v1_0\/src\/xtop_module.c",
      "impl\/misc\/drivers\/top_module_v1_0\/src\/xtop_module.h",
      "impl\/misc\/drivers\/top_module_v1_0\/src\/xtop_module_hw.h",
      "impl\/misc\/drivers\/top_module_v1_0\/src\/xtop_module_linux.c",
      "impl\/misc\/drivers\/top_module_v1_0\/src\/xtop_module_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/top_module_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl",
      "impl\/misc\/top_module_dsub_64ns_64ns_64_5_full_dsp_1_ip.tcl",
      "impl\/misc\/top_module_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/top_module_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl",
      "impl\/misc\/top_module_fpext_32ns_64_2_no_dsp_1_ip.tcl",
      "impl\/misc\/top_module_fptrunc_64ns_32_2_no_dsp_1_ip.tcl",
      "impl\/misc\/top_module_sitodp_32ns_64_4_no_dsp_1_ip.tcl",
      "impl\/misc\/top_module_uitofp_32ns_32_3_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/top_module.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "top_module_dmul_64ns_64ns_64_5_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name top_module_dmul_64ns_64ns_64_5_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_module_dsub_64ns_64ns_64_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name top_module_dsub_64ns_64ns_64_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_module_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_module_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_module_fdiv_32ns_32ns_32_9_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 7 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_module_fdiv_32ns_32ns_32_9_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_module_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name top_module_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_module_fptrunc_64ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_module_fptrunc_64ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_module_sitodp_32ns_64_4_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name top_module_sitodp_32ns_64_4_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_module_uitofp_32ns_32_3_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Uint32 CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_module_uitofp_32ns_32_3_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "u_perm",
          "access": "W",
          "description": "Data signal of u_perm",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "u_perm",
              "access": "W",
              "description": "Bit 31 to 0 of u_perm"
            }]
        },
        {
          "offset": "0x18",
          "name": "u_diff",
          "access": "W",
          "description": "Data signal of u_diff",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "u_diff",
              "access": "W",
              "description": "Bit 31 to 0 of u_diff"
            }]
        },
        {
          "offset": "0x20",
          "name": "u_dt",
          "access": "W",
          "description": "Data signal of u_dt",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "u_dt",
              "access": "W",
              "description": "Bit 31 to 0 of u_dt"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "u_perm"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "u_diff"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "u_dt"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:input_stream:output_stream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "input_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "64",
      "portPrefix": "input_stream_",
      "ports": [
        "input_stream_TDATA",
        "input_stream_TDEST",
        "input_stream_TID",
        "input_stream_TKEEP",
        "input_stream_TLAST",
        "input_stream_TREADY",
        "input_stream_TSTRB",
        "input_stream_TUSER",
        "input_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "input_stream"
        }]
    },
    "output_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "output_stream_",
      "ports": [
        "output_stream_TDATA",
        "output_stream_TDEST",
        "output_stream_TID",
        "output_stream_TKEEP",
        "output_stream_TLAST",
        "output_stream_TREADY",
        "output_stream_TSTRB",
        "output_stream_TUSER",
        "output_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "output_stream"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "input_stream_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "input_stream_TKEEP": {
      "dir": "in",
      "width": "8"
    },
    "input_stream_TSTRB": {
      "dir": "in",
      "width": "8"
    },
    "input_stream_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_stream_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_stream_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "output_stream_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "output_stream_TKEEP": {
      "dir": "out",
      "width": "8"
    },
    "output_stream_TSTRB": {
      "dir": "out",
      "width": "8"
    },
    "output_stream_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_stream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_stream_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_stream_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_stream_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top_module",
      "Instances": [
        {
          "ModuleName": "get_image_stream",
          "InstanceName": "get_image_stream_U0",
          "Instances": [{
              "ModuleName": "get_image_stream_Pipeline_VITIS_LOOP_16_1",
              "InstanceName": "grp_get_image_stream_Pipeline_VITIS_LOOP_16_1_fu_71"
            }]
        },
        {
          "ModuleName": "sha256_64_s",
          "InstanceName": "sha256_64_U0",
          "Instances": [{
              "ModuleName": "sha256_top_64_256_s",
              "InstanceName": "grp_sha256_top_64_256_s_fu_22",
              "Instances": [
                {
                  "ModuleName": "preProcessing",
                  "InstanceName": "preProcessing_U0",
                  "Instances": [
                    {
                      "ModuleName": "preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS",
                      "InstanceName": "grp_preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS_fu_220"
                    },
                    {
                      "ModuleName": "preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE",
                      "InstanceName": "grp_preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE_fu_229"
                    }
                  ]
                },
                {
                  "ModuleName": "dup_strm",
                  "InstanceName": "dup_strm_U0",
                  "Instances": [{
                      "ModuleName": "dup_strm_Pipeline_VITIS_LOOP_506_1",
                      "InstanceName": "grp_dup_strm_Pipeline_VITIS_LOOP_506_1_fu_62"
                    }]
                },
                {
                  "ModuleName": "generateMsgSchedule",
                  "InstanceName": "generateMsgSchedule_U0",
                  "Instances": [
                    {
                      "ModuleName": "generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16",
                      "InstanceName": "grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222"
                    },
                    {
                      "ModuleName": "generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64",
                      "InstanceName": "grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260"
                    }
                  ]
                },
                {
                  "ModuleName": "sha256Digest_256_s",
                  "InstanceName": "sha256Digest_256_U0",
                  "Instances": [{
                      "ModuleName": "sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS",
                      "InstanceName": "grp_sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS_fu_274"
                    }]
                }
              ]
            }]
        },
        {
          "ModuleName": "set_hash_stream",
          "InstanceName": "set_hash_stream_U0",
          "Instances": [
            {
              "ModuleName": "set_hash_stream_Pipeline_VITIS_LOOP_39_1",
              "InstanceName": "grp_set_hash_stream_Pipeline_VITIS_LOOP_39_1_fu_48"
            },
            {
              "ModuleName": "set_hash_stream_Pipeline_VITIS_LOOP_43_2",
              "InstanceName": "grp_set_hash_stream_Pipeline_VITIS_LOOP_43_2_fu_54"
            },
            {
              "ModuleName": "set_hash_stream_Pipeline_VITIS_LOOP_48_3",
              "InstanceName": "grp_set_hash_stream_Pipeline_VITIS_LOOP_48_3_fu_60"
            }
          ]
        },
        {
          "ModuleName": "entry_proc",
          "InstanceName": "entry_proc_U0"
        },
        {
          "ModuleName": "logmap",
          "InstanceName": "logmap_U0",
          "Instances": [
            {
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_246"
            },
            {
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_265"
            },
            {
              "ModuleName": "generic_modf_double_s",
              "InstanceName": "grp_generic_modf_double_s_fu_284"
            },
            {
              "ModuleName": "generic_modf_double_s",
              "InstanceName": "grp_generic_modf_double_s_fu_291"
            }
          ]
        }
      ]
    },
    "Info": {
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "get_image_stream_Pipeline_VITIS_LOOP_16_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "get_image_stream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "preProcessing": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dup_strm_Pipeline_VITIS_LOOP_506_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dup_strm": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "generateMsgSchedule": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha256Digest_256_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha256_top_64_256_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha256_64_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "set_hash_stream_Pipeline_VITIS_LOOP_39_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "set_hash_stream_Pipeline_VITIS_LOOP_43_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "set_hash_stream_Pipeline_VITIS_LOOP_48_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "set_hash_stream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pow_generic_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "generic_modf_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "logmap": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_module": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "2.97",
          "Estimate": "1.861"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "38",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "get_image_stream_Pipeline_VITIS_LOOP_16_1": {
        "Latency": {
          "LatencyBest": "32770",
          "LatencyAvg": "32770",
          "LatencyWorst": "32770",
          "PipelineII": "32770",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "2.97",
          "Estimate": "1.750"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_16_1",
            "TripCount": "32768",
            "Latency": "32768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "83",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "107",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "get_image_stream": {
        "Latency": {
          "LatencyBest": "32774",
          "LatencyAvg": "32774",
          "LatencyWorst": "32774",
          "PipelineII": "32774",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "2.97",
          "Estimate": "1.838"
        },
        "Area": {
          "FF": "91",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "210",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "",
          "LatencyWorst": "11",
          "PipelineIIMin": "2",
          "PipelineIIMax": "11",
          "PipelineII": "2 ~ 11",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "2.97",
          "Estimate": "4.802"
        },
        "Loops": [{
            "Name": "LOOP_SHA256_GEN_FULL_BLKS",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "9",
            "Latency": "0 ~ 9",
            "PipelineII": "9",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "518",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "255",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineIIMin": "9",
          "PipelineIIMax": "10",
          "PipelineII": "9 ~ 10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "2.97",
          "Estimate": "2.871"
        },
        "Loops": [{
            "Name": "LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE",
            "TripCount": "",
            "LatencyMin": "7",
            "LatencyMax": "8",
            "Latency": "7 ~ 8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "524",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1527",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "preProcessing": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "2.97",
          "Estimate": "5.348"
        },
        "Loops": [{
            "Name": "LOOP_SHA256_GENENERATE_MAIN",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepthMin": "7",
            "PipelineDepthMax": "29",
            "PipelineDepth": "7 ~ 29"
          }],
        "Area": {
          "FF": "1257",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "3119",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "dup_strm_Pipeline_VITIS_LOOP_506_1": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "3",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "2.97",
          "Estimate": "3.272"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_506_1",
            "TripCount": "1",
            "Latency": "1",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "5",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "102",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "dup_strm": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "2.97",
          "Estimate": "3.272"
        },
        "Area": {
          "FF": "13",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "264",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "2.97",
          "Estimate": "1.636"
        },
        "Loops": [{
            "Name": "LOOP_SHA256_PREPARE_WT16",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "552",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "139",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64": {
        "Latency": {
          "LatencyBest": "50",
          "LatencyAvg": "50",
          "LatencyWorst": "50",
          "PipelineII": "50",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "2.97",
          "Estimate": "2.174"
        },
        "Loops": [{
            "Name": "LOOP_SHA256_PREPARE_WT64",
            "TripCount": "48",
            "Latency": "48",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "555",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "453",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "generateMsgSchedule": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "2.97",
          "Estimate": "4.137"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_528_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "VITIS_LOOP_530_2",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "74"
              }]
          }],
        "Area": {
          "FF": "1823",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "857",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "67",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "2.97",
          "Estimate": "4.826"
        },
        "Loops": [{
            "Name": "LOOP_SHA256_UPDATE_64_ROUNDS",
            "TripCount": "64",
            "Latency": "65",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "306",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1076",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "sha256Digest_256_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "2.97",
          "Estimate": "4.826"
        },
        "Loops": [{
            "Name": "LOOP_SHA256_DIGEST_MAIN",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "72",
            "Loops": [{
                "Name": "LOOP_SHA256_DIGEST_NBLK",
                "TripCount": "1",
                "Latency": "70",
                "PipelineII": "",
                "PipelineDepth": "70"
              }]
          }],
        "Area": {
          "FF": "762",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1716",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "sha256_top_64_256_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "2.97",
          "Estimate": "5.348"
        },
        "Area": {
          "FF": "4647",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "7746",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "sha256_64_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "2.97",
          "Estimate": "5.348"
        },
        "Area": {
          "FF": "4654",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "7829",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "set_hash_stream_Pipeline_VITIS_LOOP_39_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "2.97",
          "Estimate": "1.838"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_39_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "2",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "set_hash_stream_Pipeline_VITIS_LOOP_43_2": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "2.97",
          "Estimate": "2.769"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_43_2",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "19",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1039",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "set_hash_stream_Pipeline_VITIS_LOOP_48_3": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "2.97",
          "Estimate": "2.769"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_48_3",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "20",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1041",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "set_hash_stream": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "2.97",
          "Estimate": "7.894"
        },
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "902",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2660",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "pow_generic_float_s": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "1",
          "PipelineDepth": "8",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "2.97",
          "Estimate": "8.015"
        },
        "Area": {
          "BRAM_18K": "7",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "1",
          "DSP": "14",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "1136",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2037",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "generic_modf_double_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "2",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "2.97",
          "Estimate": "3.444"
        },
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "FF": "130",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "648",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "logmap": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "2.97",
          "Estimate": "8.015"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_81_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "27"
          },
          {
            "Name": "VITIS_LOOP_97_2",
            "TripCount": "262144",
            "Latency": "10485760",
            "PipelineII": "",
            "PipelineDepth": "40"
          }
        ],
        "Area": {
          "BRAM_18K": "18",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "2",
          "DSP": "100",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "5",
          "FF": "6804",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "10309",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "top_module": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "2.97",
          "Estimate": "8.015"
        },
        "Area": {
          "BRAM_18K": "132",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "21",
          "DSP": "104",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "6",
          "FF": "13661",
          "AVAIL_FF": "460800",
          "UTIL_FF": "2",
          "LUT": "22000",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "9",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-06-07 23:09:38 -03",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
