===== Simulation Statistics =====
Global cycles: 506

Core 0 Statistics:
  Instructions: 5 total
    Read operations: 3
    Write operations: 2
  Execution cycles: 500
    Idle cycles due to cache misses: 500
  Cache performance:
    Hits: 0
    Misses: 5
    Miss rate: 100.0000%
    Evictions: 0
    Writebacks: 2

Core 1 Statistics:
  Instructions: 5 total
    Read operations: 3
    Write operations: 2
  Execution cycles: 500
    Idle cycles due to cache misses: 500
  Cache performance:
    Hits: 0
    Misses: 5
    Miss rate: 100.0000%
    Evictions: 0
    Writebacks: 2

Core 2 Statistics:
  Instructions: 5 total
    Read operations: 2
    Write operations: 3
  Execution cycles: 500
    Idle cycles due to cache misses: 500
  Cache performance:
    Hits: 0
    Misses: 5
    Miss rate: 100.0000%
    Evictions: 0
    Writebacks: 3

Core 3 Statistics:
  Instructions: 5 total
    Read operations: 3
    Write operations: 2
  Execution cycles: 500
    Idle cycles due to cache misses: 500
  Cache performance:
    Hits: 0
    Misses: 5
    Miss rate: 100.0000%
    Evictions: 1
    Writebacks: 1

Bus Statistics:
  Invalidations: 8
  Data traffic: 0 bytes
