/*
 * Copyright (c) 2025, Analog Devices Incorporated, All Rights Reserved
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef __ADI_ADRV906X_GPINT_DEF_H__
#define __ADI_ADRV906X_GPINT_DEF_H__

/* Lower word */
#define WATCHDOG_A55_TIMEOUT_PIPED_0 (18)
#define WATCHDOG_A55_TIMEOUT_PIPED_0_MASK (1ULL << 18)
#define WATCHDOG_A55_TIMEOUT_PIPED_1 (19)
#define WATCHDOG_A55_TIMEOUT_PIPED_1_MASK (1ULL << 19)
#define WATCHDOG_A55_TIMEOUT_PIPED_2 (20)
#define WATCHDOG_A55_TIMEOUT_PIPED_2_MASK (1ULL << 20)
#define WATCHDOG_A55_TIMEOUT_PIPED_3 (21)
#define WATCHDOG_A55_TIMEOUT_PIPED_3_MASK (1ULL << 21)
#define XCORR_ECC_ERROR_IRQ_PIPED (32)
#define XCORR_ECC_ERROR_IRQ_PIPED_MASK (1ULL << 32)
#define XCORR_ECC_ERROR_WARNING_PIPED (31)
#define XCORR_ECC_ERROR_WARNING_PIPED_MASK (1ULL << 31)
#define GIC_FAULT_INT (15)
#define GIC_FAULT_INT_MASK (1ULL << 15)
#define GIC_ERR_INT (14)
#define GIC_ERR_INT_MASK (1ULL << 14)
#define O_DFI_INTERNAL_ERR_INTR (5)
#define O_DFI_INTERNAL_ERR_INTR_MASK (1ULL << 5)
#define O_DFI_PHYUPD_ERR_INTR (6)
#define O_DFI_PHYUPD_ERR_INTR_MASK (1ULL << 6)
#define O_DFI_ALERT_ERR_INTR (8)
#define O_DFI_ALERT_ERR_INTR_MASK (1ULL << 8)
#define O_ECC_AP_ERR_INTR (10)
#define O_ECC_AP_ERR_INTR_MASK (1ULL << 10)
#define O_ECC_AP_ERR_INTR_FAULT (9)
#define O_ECC_AP_ERR_INTR_FAULT_MASK (1ULL << 9)
#define O_ECC_UNCORRECTED_ERR_INTR (12)
#define O_ECC_UNCORRECTED_ERR_INTR_MASK (1ULL << 12)
#define O_ECC_UNCORRECTED_ERR_INTR_FAULT (11)
#define O_ECC_UNCORRECTED_ERR_INTR_FAULT_MASK (1ULL << 11)
#define O_DWC_DDRPHY_INT_N (7)
#define O_DWC_DDRPHY_INT_N_MASK (1ULL << 7)
#define NFAULTIRQ_0 (17)
#define NFAULTIRQ_0_MASK (1ULL << 17)
#define NFAULTIRQ_1 (26)
#define NFAULTIRQ_1_MASK (1ULL << 26)
#define NFAULTIRQ_2 (27)
#define NFAULTIRQ_2_MASK (1ULL << 27)
#define NFAULTIRQ_3 (28)
#define NFAULTIRQ_3_MASK (1ULL << 28)
#define NFAULTIRQ_4 (29)
#define NFAULTIRQ_4_MASK (1ULL << 29)
#define NERRIRQ_0 (22)
#define NERRIRQ_0_MASK (1ULL << 22)
#define NERRIRQ_1 (23)
#define NERRIRQ_1_MASK (1ULL << 23)
#define NERRIRQ_2 (24)
#define NERRIRQ_2_MASK (1ULL << 24)
#define NERRIRQ_3 (25)
#define NERRIRQ_3_MASK (1ULL << 25)
#define NERRIRQ_4 (16)
#define NERRIRQ_4_MASK (1ULL << 16)
#define GPINT_INTERRUPT_SECONDARY_TO_PRIMARY (30)
#define GPINT_INTERRUPT_SECONDARY_TO_PRIMARY_MASK (1ULL << 30)
#define C2C_PINT_OUT (13)
#define C2C_PINT_OUT_MASK (1ULL << 13)
#define TX3_NPD_ARM_IRQ_PIPED_8 (46)
#define TX3_NPD_ARM_IRQ_PIPED_8_MASK (1ULL << 46)
#define TX2_NPD_ARM_IRQ_PIPED_8 (45)
#define TX2_NPD_ARM_IRQ_PIPED_8_MASK (1ULL << 45)
#define TX1_NPD_ARM_IRQ_PIPED_8 (44)
#define TX1_NPD_ARM_IRQ_PIPED_8_MASK (1ULL << 44)
#define TX0_NPD_ARM_IRQ_PIPED_8 (43)
#define TX0_NPD_ARM_IRQ_PIPED_8_MASK (1ULL << 43)
#define O_STREAM_PROC_ERROR (42)
#define O_STREAM_PROC_ERROR_MASK (1ULL << 42)
#define ORX0_ARM_IRQ_PIPED_8 (41)
#define ORX0_ARM_IRQ_PIPED_8_MASK (1ULL << 41)
#define TX3_ARM_IRQ_PIPED_8 (40)
#define TX3_ARM_IRQ_PIPED_8_MASK (1ULL << 40)
#define TX2_ARM_IRQ_PIPED_8 (39)
#define TX2_ARM_IRQ_PIPED_8_MASK (1ULL << 39)
#define TX1_ARM_IRQ_PIPED_8 (38)
#define TX1_ARM_IRQ_PIPED_8_MASK (1ULL << 38)
#define TX0_ARM_IRQ_PIPED_8 (37)
#define TX0_ARM_IRQ_PIPED_8_MASK (1ULL << 37)
#define RX3_ARM_IRQ_PIPED_8 (36)
#define RX3_ARM_IRQ_PIPED_8_MASK (1ULL << 36)
#define RX2_ARM_IRQ_PIPED_8 (35)
#define RX2_ARM_IRQ_PIPED_8_MASK (1ULL << 35)
#define RX1_ARM_IRQ_PIPED_8 (34)
#define RX1_ARM_IRQ_PIPED_8_MASK (1ULL << 34)
#define RX0_ARM_IRQ_PIPED_8 (33)
#define RX0_ARM_IRQ_PIPED_8_MASK (1ULL << 33)

/* Upper word */
#define L4_ECC_WRN_INTR_0 (79)
#define L4_ECC_WRN_INTR_0_MASK (1ULL << 31)
#define L4_ECC_ERR_INTR_0 (80)
#define L4_ECC_ERR_INTR_0_MASK (1ULL << 32)
#define L4_ECC_WRN_INTR_1 (81)
#define L4_ECC_WRN_INTR_1_MASK (1ULL << 33)
#define L4_ECC_ERR_INTR_1 (82)
#define L4_ECC_ERR_INTR_1_MASK (1ULL << 34)
#define L4_ECC_WRN_INTR_2 (83)
#define L4_ECC_WRN_INTR_2_MASK (1ULL << 35)
#define L4_ECC_ERR_INTR_2 (84)
#define L4_ECC_ERR_INTR_2_MASK (1ULL << 36)
#define EAST_RFPLL_PLL_LOCKED_SYNC (72)
#define EAST_RFPLL_PLL_LOCKED_SYNC_MASK (1ULL << 24)
#define WEST_RFPLL_PLL_LOCKED_SYNC (71)
#define WEST_RFPLL_PLL_LOCKED_SYNC_MASK (1ULL << 23)
#define CLKPLL_PLL_LOCKED_SYNC (70)
#define CLKPLL_PLL_LOCKED_SYNC_MASK (1ULL << 22)
#define TE_FAULT_GP_INTR_PIPED (78)
#define TE_FAULT_GP_INTR_PIPED_MASK (1ULL << 30)
#define CLK_PLL_CP_OVER_RANGE (67)
#define CLK_PLL_CP_OVER_RANGE_MASK (1ULL << 19)
#define ETHPLL_LOCKED_SYNC (66)
#define ETHPLL_LOCKED_SYNC_MASK (1ULL << 18)
#define ARM0_MEMORY_ECC_ERROR (53)
#define ARM0_MEMORY_ECC_ERROR_MASK (1ULL << 5)
#define ARM1_MEMORY_ECC_ERROR (48)
#define ARM1_MEMORY_ECC_ERROR_MASK (1ULL << 0)
#define NVMB_ERR_FLAG_BOOT (77)
#define NVMB_ERR_FLAG_BOOT_MASK (1ULL << 29)
#define NVMB_ERR_FLAG_TIMEOUT (76)
#define NVMB_ERR_FLAG_TIMEOUT_MASK (1ULL << 28)
#define ERROR_SPI0_PAGING (75)
#define ERROR_SPI0_PAGING_MASK (1ULL << 27)
#define SOURCE_REDUCER_ERROR_INDICATION_0 (73)
#define SOURCE_REDUCER_ERROR_INDICATION_0_MASK (1ULL << 25)
#define EAST_RFPLL_CP_OVER_RANGE (69)
#define EAST_RFPLL_CP_OVER_RANGE_MASK (1ULL << 21)
#define WEST_RFPLL_CP_OVER_RANGE (68)
#define WEST_RFPLL_CP_OVER_RANGE_MASK (1ULL << 20)
#define SPI0_ABORT (74)
#define SPI0_ABORT_MASK (1ULL << 26)
#define SCAN_MUXED_I_TX3_GP_INTERRUPT_0 (64)
#define SCAN_MUXED_I_TX3_GP_INTERRUPT_0_MASK (1ULL << 16)
#define SCAN_MUXED_I_TX3_GP_INTERRUPT_1 (65)
#define SCAN_MUXED_I_TX3_GP_INTERRUPT_1_MASK (1ULL << 17)
#define SCAN_MUXED_I_TX2_GP_INTERRUPT_0 (62)
#define SCAN_MUXED_I_TX2_GP_INTERRUPT_0_MASK (1ULL << 14)
#define SCAN_MUXED_I_TX2_GP_INTERRUPT_1 (63)
#define SCAN_MUXED_I_TX2_GP_INTERRUPT_1_MASK (1ULL << 15)
#define SCAN_MUXED_I_TX1_GP_INTERRUPT_0 (60)
#define SCAN_MUXED_I_TX1_GP_INTERRUPT_0_MASK (1ULL << 12)
#define SCAN_MUXED_I_TX1_GP_INTERRUPT_1 (61)
#define SCAN_MUXED_I_TX1_GP_INTERRUPT_1_MASK (1ULL << 13)
#define SCAN_MUXED_I_TX0_GP_INTERRUPT_0 (58)
#define SCAN_MUXED_I_TX0_GP_INTERRUPT_0_MASK (1ULL << 10)
#define SCAN_MUXED_I_TX0_GP_INTERRUPT_1 (59)
#define SCAN_MUXED_I_TX0_GP_INTERRUPT_1_MASK (1ULL << 11)
#define SPI_REG_ARM0_FORCE_GP_INTERRUPT (57)
#define SPI_REG_ARM0_FORCE_GP_INTERRUPT_MASK (1ULL << 9)
#define SPI_REG_ARM0_ERROR (56)
#define SPI_REG_ARM0_ERROR_MASK (1ULL << 8)
#define SPI_REG_ARM0_CALIBRATION_ERROR (55)
#define SPI_REG_ARM0_CALIBRATION_ERROR_MASK (1ULL << 7)
#define SPI_REG_ARM0_SYSTEM_ERROR (54)
#define SPI_REG_ARM0_SYSTEM_ERROR_MASK (1ULL << 6)
#define SPI_REG_ARM1_FORCE_GP_INTERRUPT (52)
#define SPI_REG_ARM1_FORCE_GP_INTERRUPT_MASK (1ULL << 4)
#define SPI_REG_ARM1_ERROR (51)
#define SPI_REG_ARM1_ERROR_MASK (1ULL << 3)
#define SPI_REG_ARM1_CALIBRATION_ERROR (50)
#define SPI_REG_ARM1_CALIBRATION_ERROR_MASK (1ULL << 2)
#define SPI_REG_ARM1_SYSTEM_ERROR (49)
#define SPI_REG_ARM1_SYSTEM_ERROR_MASK (1ULL << 1)
#define RADIO_SQR_ERROR (93)
#define RADIO_SQR_ERROR_MASK (1ULL << 45)
#define SW_PINT_0 (85)
#define SW_PINT_0_MASK (1ULL << 37)
#define SW_PINT_1 (86)
#define SW_PINT_1_MASK (1ULL << 38)
#define SW_PINT_2 (87)
#define SW_PINT_2_MASK (1ULL << 39)
#define SW_PINT_3 (88)
#define SW_PINT_3_MASK (1ULL << 40)
#define SW_PINT_4 (89)
#define SW_PINT_4_MASK (1ULL << 41)
#define SW_PINT_5 (90)
#define SW_PINT_5_MASK (1ULL << 42)
#define SW_PINT_6 (91)
#define SW_PINT_6_MASK (1ULL << 43)
#define SW_PINT_7 (92)
#define SW_PINT_7_MASK (1ULL << 44)

#define GPINT_LEVEL_PULSE_LOWER_CONFIG (1ULL << 32 | 1ULL << 15 | 1ULL << 14 | 1ULL << 5 | 1ULL << 6 | 1ULL << 8 | 1ULL << 10 | 1ULL << 9 | 1ULL << 12 | 1ULL << 11 | 1ULL << 7 | 1ULL << 17 | 1ULL << 26 | 1ULL << 27 | 1ULL << 28 | 1ULL << 29 | 1ULL << 22 | 1ULL << 23 | 1ULL << 24 | 1ULL << 25 | 1ULL << 16 | 1ULL << 30)
#define GPINT_LEVEL_PULSE_UPPER_CONFIG (1ULL << 31 | 1ULL << 32 | 1ULL << 33 | 1ULL << 34 | 1ULL << 35 | 1ULL << 36 | 1ULL << 24 | 1ULL << 23 | 1ULL << 22 | 1ULL << 30 | 1ULL << 19 | 1ULL << 18 | 1ULL << 5 | 1ULL << 0 | 1ULL << 25 | 1ULL << 21 | 1ULL << 20 | 1ULL << 9 | 1ULL << 8 | 1ULL << 7 | 1ULL << 6 | 1ULL << 4 | 1ULL << 3 | 1ULL << 2 | 1ULL << 1 | 1ULL << 45 | 1ULL << 37 | 1ULL << 38 | 1ULL << 39 | 1ULL << 40 | 1ULL << 41 | 1ULL << 42 | 1ULL << 43 | 1ULL << 44)

#endif /* __ADI_ADRV906X_GPINT_DEF_H__ */
