```
VLSI Architecture for Signal Processing
```
***
Optimization by High-level Transformations
***
1. Graphical representation of DSP algorithms <br>
1.A. Signal Flow Graph (SFG) <br>
1.B. Data Flow Graph (DFG) <br>
1.C. Critical Path <br>
1.D. Dependence Graph (DG) <br>
<br>
2. Retiming<br>
2.A. Properties <br>
2.B. Cutset retiming <br>
2.C.Retiming in a loop <br>
2.D.iteration bound <br>
<br>
3. Parallel Filter Structures <br>
4. Pipleined implementation of Digital ranges <br>
5. Folding and hardware optimization <br>
6. CORDIC algorithm <br>
7. Distributed Arithmetic and Multiplierless Filter Structures <br>
```
Design of VLSI Architecture for Real-Time Signal Processing
```
***
Optimization at various levels
***
1. Mapping algorithms into architectures <br>
2. Optimization of combinatorial and sequential circuits <br>
3. Datapath and Control Design <br>
4. Fault-tolerant architectures <br>
5. Speed area power accuracy trade-off <br>
6. Issues related to mixed signal and SoC design <br>
```
Digital Design Flow on Field Programmable Gate Array (FPGA)
```
1. Behavioural and structural description representation and design entry <br>
2. Validation through functional simulation <br>
3. Partitioning, Placement and Routing <br>
4. Post routing simulation for performance analysis <br>
5. FGPA specific structural optimization with respect to speed and area <br>
6. Configuration bitstream generation for actual implementation on FGPA <br>

***
Credits: <a href="http://www.ecdept.iitkgp.ernet.in/">IIT Kharagpur</a> (few extracted)
***