#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "D:\iVerilog\lib\ivl\system.vpi";
:vpi_module "D:\iVerilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iVerilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iVerilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iVerilog\lib\ivl\va_math.vpi";
S_000002c500b427f0 .scope module, "pro_tb2" "pro_tb2" 2 99;
 .timescale -9 -11;
v000002c500bcb8e0_0 .var "addr", 8 0;
v000002c500bcaee0_0 .var "clock", 0 0;
v000002c500bcb520_0 .net "icode", 3 0, L_000002c500bcb160;  1 drivers
v000002c500bcbd40_0 .net "ifun", 3 0, L_000002c500bca8a0;  1 drivers
v000002c500bcaf80_0 .net "r0", 31 0, v000002c500b3ee80_0;  1 drivers
v000002c500bca260_0 .net "r1", 31 0, v000002c500b3f380_0;  1 drivers
v000002c500bcb020_0 .net "r2", 31 0, v000002c500b3eac0_0;  1 drivers
v000002c500bcb980_0 .net "r3", 31 0, v000002c500b3ec00_0;  1 drivers
v000002c500bcbde0_0 .net "r4", 31 0, v000002c500b3f420_0;  1 drivers
v000002c500bcba20_0 .net "r5", 31 0, v000002c500b3eb60_0;  1 drivers
v000002c500bcb340_0 .net "r6", 31 0, v000002c500b3f240_0;  1 drivers
v000002c500bcbf20_0 .net "r7", 31 0, v000002c500b3ed40_0;  1 drivers
v000002c500bca120_0 .net "rA", 3 0, L_000002c500bcbac0;  1 drivers
v000002c500bcb700_0 .net "rB", 3 0, L_000002c500bcbc00;  1 drivers
v000002c500bca300_0 .net "valC", 15 0, L_000002c500bcbca0;  1 drivers
v000002c500bcb7a0_0 .var "wdata", 31 0;
v000002c500bca800_0 .var "working", 0 0;
v000002c500bca3a0_0 .var "wr", 0 0;
S_000002c500b5e2b0 .scope module, "processor" "processor" 2 111, 2 3 0, S_000002c500b427f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 9 "addr";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 1 "working";
    .port_info 5 /OUTPUT 4 "icode";
    .port_info 6 /OUTPUT 4 "ifun";
    .port_info 7 /OUTPUT 4 "rA";
    .port_info 8 /OUTPUT 4 "rB";
    .port_info 9 /OUTPUT 16 "valC";
    .port_info 10 /OUTPUT 32 "r0";
    .port_info 11 /OUTPUT 32 "r1";
    .port_info 12 /OUTPUT 32 "r2";
    .port_info 13 /OUTPUT 32 "r3";
    .port_info 14 /OUTPUT 32 "r4";
    .port_info 15 /OUTPUT 32 "r5";
    .port_info 16 /OUTPUT 32 "r6";
    .port_info 17 /OUTPUT 32 "r7";
v000002c500b3ef20_0 .var "PC", 8 0;
v000002c500b3efc0_0 .net "addr", 8 0, v000002c500bcb8e0_0;  1 drivers
v000002c500bca760_0 .net "addr_w", 8 0, L_000002c500bca940;  1 drivers
v000002c500bcb200_0 .net "clock", 0 0, v000002c500bcaee0_0;  1 drivers
v000002c500bcab20_0 .var "dstM", 3 0;
v000002c500bcbb60_0 .net "icode", 3 0, L_000002c500bcb160;  alias, 1 drivers
v000002c500bca080_0 .net "ifun", 3 0, L_000002c500bca8a0;  alias, 1 drivers
v000002c500bcabc0_0 .net "r0", 31 0, v000002c500b3ee80_0;  alias, 1 drivers
v000002c500bca580_0 .net "r1", 31 0, v000002c500b3f380_0;  alias, 1 drivers
v000002c500bcaa80_0 .net "r2", 31 0, v000002c500b3eac0_0;  alias, 1 drivers
v000002c500bca4e0_0 .net "r3", 31 0, v000002c500b3ec00_0;  alias, 1 drivers
v000002c500bca620_0 .net "r4", 31 0, v000002c500b3f420_0;  alias, 1 drivers
v000002c500bcb840_0 .net "r5", 31 0, v000002c500b3eb60_0;  alias, 1 drivers
v000002c500bcbe80_0 .net "r6", 31 0, v000002c500b3f240_0;  alias, 1 drivers
v000002c500bcb660_0 .net "r7", 31 0, v000002c500b3ed40_0;  alias, 1 drivers
v000002c500bca1c0_0 .net "rA", 3 0, L_000002c500bcbac0;  alias, 1 drivers
v000002c500bcb3e0_0 .net "rB", 3 0, L_000002c500bcbc00;  alias, 1 drivers
v000002c500bcac60_0 .var "read", 0 0;
v000002c500bcb0c0_0 .net "read_w", 31 0, v000002c500b3e660_0;  1 drivers
v000002c500bcb5c0_0 .var "reg_rst", 0 0;
v000002c500bca6c0_0 .net "valC", 15 0, L_000002c500bcbca0;  alias, 1 drivers
v000002c500bcad00_0 .var "valM", 31 0;
v000002c500bcada0_0 .net "wdata", 31 0, v000002c500bcb7a0_0;  1 drivers
v000002c500bcae40_0 .net "working", 0 0, v000002c500bca800_0;  1 drivers
v000002c500bcb480_0 .net "wr", 0 0, v000002c500bca3a0_0;  1 drivers
L_000002c500bcb160 .part v000002c500b3e660_0, 28, 4;
L_000002c500bca8a0 .part v000002c500b3e660_0, 24, 4;
L_000002c500bcbac0 .part v000002c500b3e660_0, 20, 4;
L_000002c500bcbc00 .part v000002c500b3e660_0, 16, 4;
L_000002c500bcbca0 .part v000002c500b3e660_0, 0, 16;
L_000002c500bca940 .functor MUXZ 9, v000002c500bcb8e0_0, v000002c500b3ef20_0, v000002c500bca800_0, C4<>;
S_000002c500b5e570 .scope module, "ram" "ram" 2 48, 3 3 0, S_000002c500b5e2b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 9 "addr";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 1 "rd";
    .port_info 5 /OUTPUT 32 "rdata";
v000002c500b3e8e0_0 .net "addr", 8 0, L_000002c500bca940;  alias, 1 drivers
v000002c500b3f100_0 .net "clock", 0 0, v000002c500bcaee0_0;  alias, 1 drivers
v000002c500b3f2e0 .array "ram", 0 255, 31 0;
v000002c500b3f060_0 .net "rd", 0 0, v000002c500bcac60_0;  1 drivers
v000002c500b3e660_0 .var "rdata", 31 0;
v000002c500b3e700_0 .net "wdata", 31 0, v000002c500bcb7a0_0;  alias, 1 drivers
v000002c500b3e980_0 .net "wr", 0 0, v000002c500bca3a0_0;  alias, 1 drivers
E_000002c500b445f0 .event posedge, v000002c500b3f100_0;
S_000002c500b4ed40 .scope module, "regfile" "regfile" 2 56, 4 3 0, S_000002c500b5e2b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 4 "dstE";
    .port_info 1 /INPUT 32 "valE";
    .port_info 2 /INPUT 4 "dstM";
    .port_info 3 /INPUT 32 "valM";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "clock";
    .port_info 6 /OUTPUT 32 "r0";
    .port_info 7 /OUTPUT 32 "r1";
    .port_info 8 /OUTPUT 32 "r2";
    .port_info 9 /OUTPUT 32 "r3";
    .port_info 10 /OUTPUT 32 "r4";
    .port_info 11 /OUTPUT 32 "r5";
    .port_info 12 /OUTPUT 32 "r6";
    .port_info 13 /OUTPUT 32 "r7";
v000002c500b3f1a0_0 .net "clock", 0 0, v000002c500bcaee0_0;  alias, 1 drivers
o000002c500b72188 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002c500b3e7a0_0 .net "dstE", 3 0, o000002c500b72188;  0 drivers
v000002c500b3ea20_0 .net "dstM", 3 0, v000002c500bcab20_0;  1 drivers
v000002c500b3ee80_0 .var "r0", 31 0;
v000002c500b3f380_0 .var "r1", 31 0;
v000002c500b3eac0_0 .var "r2", 31 0;
v000002c500b3ec00_0 .var "r3", 31 0;
v000002c500b3f420_0 .var "r4", 31 0;
v000002c500b3eb60_0 .var "r5", 31 0;
v000002c500b3f240_0 .var "r6", 31 0;
v000002c500b3ed40_0 .var "r7", 31 0;
v000002c500b3f4c0_0 .net "reset", 0 0, v000002c500bcb5c0_0;  1 drivers
o000002c500b72398 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002c500b3eca0_0 .net "valE", 31 0, o000002c500b72398;  0 drivers
v000002c500b3ede0_0 .net "valM", 31 0, v000002c500bcad00_0;  1 drivers
E_000002c500b441f0/0 .event negedge, v000002c500b3f4c0_0;
E_000002c500b441f0/1 .event posedge, v000002c500b3f100_0;
E_000002c500b441f0 .event/or E_000002c500b441f0/0, E_000002c500b441f0/1;
    .scope S_000002c500b5e570;
T_0 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v000002c500b3e660_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_000002c500b5e570;
T_1 ;
    %wait E_000002c500b445f0;
    %load/vec4 v000002c500b3e980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000002c500b3e700_0;
    %load/vec4 v000002c500b3e8e0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c500b3f2e0, 0, 4;
T_1.0 ;
    %load/vec4 v000002c500b3f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000002c500b3e8e0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002c500b3f2e0, 4;
    %assign/vec4 v000002c500b3e660_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v000002c500b3e660_0, 0;
T_1.3 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002c500b4ed40;
T_2 ;
    %wait E_000002c500b441f0;
    %load/vec4 v000002c500b3f4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002c500b3ee80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002c500b3f380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002c500b3eac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002c500b3ec00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002c500b3f420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002c500b3eb60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002c500b3f240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002c500b3ed40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002c500b3e7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %jmp T_2.10;
T_2.2 ;
    %load/vec4 v000002c500b3eca0_0;
    %assign/vec4 v000002c500b3ee80_0, 0;
    %jmp T_2.10;
T_2.3 ;
    %load/vec4 v000002c500b3eca0_0;
    %assign/vec4 v000002c500b3f380_0, 0;
    %jmp T_2.10;
T_2.4 ;
    %load/vec4 v000002c500b3eca0_0;
    %assign/vec4 v000002c500b3eac0_0, 0;
    %jmp T_2.10;
T_2.5 ;
    %load/vec4 v000002c500b3eca0_0;
    %assign/vec4 v000002c500b3ec00_0, 0;
    %jmp T_2.10;
T_2.6 ;
    %load/vec4 v000002c500b3eca0_0;
    %assign/vec4 v000002c500b3f420_0, 0;
    %jmp T_2.10;
T_2.7 ;
    %load/vec4 v000002c500b3eca0_0;
    %assign/vec4 v000002c500b3eb60_0, 0;
    %jmp T_2.10;
T_2.8 ;
    %load/vec4 v000002c500b3eca0_0;
    %assign/vec4 v000002c500b3f240_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v000002c500b3eca0_0;
    %assign/vec4 v000002c500b3ed40_0, 0;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %load/vec4 v000002c500b3ea20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %jmp T_2.19;
T_2.11 ;
    %load/vec4 v000002c500b3ede0_0;
    %assign/vec4 v000002c500b3ee80_0, 0;
    %jmp T_2.19;
T_2.12 ;
    %load/vec4 v000002c500b3ede0_0;
    %assign/vec4 v000002c500b3f380_0, 0;
    %jmp T_2.19;
T_2.13 ;
    %load/vec4 v000002c500b3ede0_0;
    %assign/vec4 v000002c500b3eac0_0, 0;
    %jmp T_2.19;
T_2.14 ;
    %load/vec4 v000002c500b3ede0_0;
    %assign/vec4 v000002c500b3ec00_0, 0;
    %jmp T_2.19;
T_2.15 ;
    %load/vec4 v000002c500b3ede0_0;
    %assign/vec4 v000002c500b3f420_0, 0;
    %jmp T_2.19;
T_2.16 ;
    %load/vec4 v000002c500b3ede0_0;
    %assign/vec4 v000002c500b3eb60_0, 0;
    %jmp T_2.19;
T_2.17 ;
    %load/vec4 v000002c500b3ede0_0;
    %assign/vec4 v000002c500b3f240_0, 0;
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v000002c500b3ede0_0;
    %assign/vec4 v000002c500b3ed40_0, 0;
    %jmp T_2.19;
T_2.19 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002c500b5e2b0;
T_3 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000002c500b3ef20_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c500bcac60_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c500bcab20_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c500bcad00_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_000002c500b5e2b0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c500bcb5c0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c500bcb5c0_0, 0;
    %end;
    .thread T_4;
    .scope S_000002c500b5e2b0;
T_5 ;
    %wait E_000002c500b445f0;
    %load/vec4 v000002c500bcae40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c500bcac60_0, 0, 1;
    %load/vec4 v000002c500b3ef20_0;
    %addi 1, 0, 9;
    %assign/vec4 v000002c500b3ef20_0, 0;
    %load/vec4 v000002c500bcb0c0_0;
    %parti/s 8, 24, 6;
    %cmpi/e 16, 0, 8;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v000002c500bcb0c0_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v000002c500bcab20_0, 0;
    %load/vec4 v000002c500bcb0c0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %assign/vec4 v000002c500bcad00_0, 0;
T_5.2 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002c500bcb480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c500bcac60_0, 0, 1;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002c500b427f0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c500bcaee0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002c500bcb8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c500bca3a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002c500bcb7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c500bca800_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002c500bcb8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c500bca3a0_0, 0;
    %pushi/vec4 284164224, 0, 32;
    %assign/vec4 v000002c500bcb7a0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 9;
    %assign/vec4 v000002c500bcb8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c500bca3a0_0, 0;
    %pushi/vec4 284229761, 0, 32;
    %assign/vec4 v000002c500bcb7a0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 2, 0, 9;
    %assign/vec4 v000002c500bcb8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c500bca3a0_0, 0;
    %pushi/vec4 284295298, 0, 32;
    %assign/vec4 v000002c500bcb7a0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 3, 0, 9;
    %assign/vec4 v000002c500bcb8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c500bca3a0_0, 0;
    %pushi/vec4 284360835, 0, 32;
    %assign/vec4 v000002c500bcb7a0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 4, 0, 9;
    %assign/vec4 v000002c500bcb8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c500bca3a0_0, 0;
    %pushi/vec4 284426372, 0, 32;
    %assign/vec4 v000002c500bcb7a0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 5, 0, 9;
    %assign/vec4 v000002c500bcb8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c500bca3a0_0, 0;
    %pushi/vec4 284491909, 0, 32;
    %assign/vec4 v000002c500bcb7a0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 6, 0, 9;
    %assign/vec4 v000002c500bcb8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c500bca3a0_0, 0;
    %pushi/vec4 284557446, 0, 32;
    %assign/vec4 v000002c500bcb7a0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 7, 0, 9;
    %assign/vec4 v000002c500bcb8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c500bca3a0_0, 0;
    %pushi/vec4 284622983, 0, 32;
    %assign/vec4 v000002c500bcb7a0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002c500bcb8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c500bca3a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002c500bcb7a0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c500bca800_0, 0;
    %delay 30000, 0;
    %vpi_call 2 136 "$stop" {0 0 0};
    %end;
    .thread T_6;
    .scope S_000002c500b427f0;
T_7 ;
    %delay 1000, 0;
    %load/vec4 v000002c500bcaee0_0;
    %inv;
    %store/vec4 v000002c500bcaee0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000002c500b427f0;
T_8 ;
    %vpi_call 2 140 "$dumpfile", "tb/pro_tb2.vcd" {0 0 0};
    %vpi_call 2 141 "$dumpvars" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\processor.v";
    ".\ram.v";
    ".\regfile.v";
