
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//vmstat_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401378 <.init>:
  401378:	stp	x29, x30, [sp, #-16]!
  40137c:	mov	x29, sp
  401380:	bl	401680 <ferror@plt+0x60>
  401384:	ldp	x29, x30, [sp], #16
  401388:	ret

Disassembly of section .plt:

0000000000401390 <_exit@plt-0x20>:
  401390:	stp	x16, x30, [sp, #-16]!
  401394:	adrp	x16, 418000 <ferror@plt+0x169e0>
  401398:	ldr	x17, [x16, #4088]
  40139c:	add	x16, x16, #0xff8
  4013a0:	br	x17
  4013a4:	nop
  4013a8:	nop
  4013ac:	nop

00000000004013b0 <_exit@plt>:
  4013b0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4013b4:	ldr	x17, [x16]
  4013b8:	add	x16, x16, #0x0
  4013bc:	br	x17

00000000004013c0 <strlen@plt>:
  4013c0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4013c4:	ldr	x17, [x16, #8]
  4013c8:	add	x16, x16, #0x8
  4013cc:	br	x17

00000000004013d0 <fputs@plt>:
  4013d0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4013d4:	ldr	x17, [x16, #16]
  4013d8:	add	x16, x16, #0x10
  4013dc:	br	x17

00000000004013e0 <exit@plt>:
  4013e0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4013e4:	ldr	x17, [x16, #24]
  4013e8:	add	x16, x16, #0x18
  4013ec:	br	x17

00000000004013f0 <error@plt>:
  4013f0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4013f4:	ldr	x17, [x16, #32]
  4013f8:	add	x16, x16, #0x20
  4013fc:	br	x17

0000000000401400 <getpartitions_num@plt>:
  401400:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401404:	ldr	x17, [x16, #40]
  401408:	add	x16, x16, #0x28
  40140c:	br	x17

0000000000401410 <strtod@plt>:
  401410:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401414:	ldr	x17, [x16, #48]
  401418:	add	x16, x16, #0x30
  40141c:	br	x17

0000000000401420 <meminfo@plt>:
  401420:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401424:	ldr	x17, [x16, #56]
  401428:	add	x16, x16, #0x38
  40142c:	br	x17

0000000000401430 <strftime@plt>:
  401430:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401434:	ldr	x17, [x16, #64]
  401438:	add	x16, x16, #0x40
  40143c:	br	x17

0000000000401440 <__cxa_atexit@plt>:
  401440:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401444:	ldr	x17, [x16, #72]
  401448:	add	x16, x16, #0x48
  40144c:	br	x17

0000000000401450 <__fpending@plt>:
  401450:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401454:	ldr	x17, [x16, #80]
  401458:	add	x16, x16, #0x50
  40145c:	br	x17

0000000000401460 <localtime@plt>:
  401460:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401464:	ldr	x17, [x16, #88]
  401468:	add	x16, x16, #0x58
  40146c:	br	x17

0000000000401470 <fclose@plt>:
  401470:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401474:	ldr	x17, [x16, #96]
  401478:	add	x16, x16, #0x60
  40147c:	br	x17

0000000000401480 <fopen@plt>:
  401480:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401484:	ldr	x17, [x16, #104]
  401488:	add	x16, x16, #0x68
  40148c:	br	x17

0000000000401490 <time@plt>:
  401490:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401494:	ldr	x17, [x16, #112]
  401498:	add	x16, x16, #0x70
  40149c:	br	x17

00000000004014a0 <bindtextdomain@plt>:
  4014a0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4014a4:	ldr	x17, [x16, #120]
  4014a8:	add	x16, x16, #0x78
  4014ac:	br	x17

00000000004014b0 <__libc_start_main@plt>:
  4014b0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4014b4:	ldr	x17, [x16, #128]
  4014b8:	add	x16, x16, #0x80
  4014bc:	br	x17

00000000004014c0 <sleep@plt>:
  4014c0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4014c4:	ldr	x17, [x16, #136]
  4014c8:	add	x16, x16, #0x88
  4014cc:	br	x17

00000000004014d0 <__gmon_start__@plt>:
  4014d0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4014d4:	ldr	x17, [x16, #144]
  4014d8:	add	x16, x16, #0x90
  4014dc:	br	x17

00000000004014e0 <abort@plt>:
  4014e0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4014e4:	ldr	x17, [x16, #152]
  4014e8:	add	x16, x16, #0x98
  4014ec:	br	x17

00000000004014f0 <getdiskstat@plt>:
  4014f0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4014f4:	ldr	x17, [x16, #160]
  4014f8:	add	x16, x16, #0xa0
  4014fc:	br	x17

0000000000401500 <textdomain@plt>:
  401500:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401504:	ldr	x17, [x16, #168]
  401508:	add	x16, x16, #0xa8
  40150c:	br	x17

0000000000401510 <getopt_long@plt>:
  401510:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401514:	ldr	x17, [x16, #176]
  401518:	add	x16, x16, #0xb0
  40151c:	br	x17

0000000000401520 <strcmp@plt>:
  401520:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401524:	ldr	x17, [x16, #184]
  401528:	add	x16, x16, #0xb8
  40152c:	br	x17

0000000000401530 <__ctype_b_loc@plt>:
  401530:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401534:	ldr	x17, [x16, #192]
  401538:	add	x16, x16, #0xc0
  40153c:	br	x17

0000000000401540 <strtol@plt>:
  401540:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401544:	ldr	x17, [x16, #200]
  401548:	add	x16, x16, #0xc8
  40154c:	br	x17

0000000000401550 <free@plt>:
  401550:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401554:	ldr	x17, [x16, #208]
  401558:	add	x16, x16, #0xd0
  40155c:	br	x17

0000000000401560 <fflush@plt>:
  401560:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401564:	ldr	x17, [x16, #216]
  401568:	add	x16, x16, #0xd8
  40156c:	br	x17

0000000000401570 <sysconf@plt>:
  401570:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401574:	ldr	x17, [x16, #224]
  401578:	add	x16, x16, #0xe0
  40157c:	br	x17

0000000000401580 <getstat@plt>:
  401580:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401584:	ldr	x17, [x16, #232]
  401588:	add	x16, x16, #0xe8
  40158c:	br	x17

0000000000401590 <dcgettext@plt>:
  401590:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401594:	ldr	x17, [x16, #240]
  401598:	add	x16, x16, #0xf0
  40159c:	br	x17

00000000004015a0 <setlinebuf@plt>:
  4015a0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4015a4:	ldr	x17, [x16, #248]
  4015a8:	add	x16, x16, #0xf8
  4015ac:	br	x17

00000000004015b0 <printf@plt>:
  4015b0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4015b4:	ldr	x17, [x16, #256]
  4015b8:	add	x16, x16, #0x100
  4015bc:	br	x17

00000000004015c0 <__errno_location@plt>:
  4015c0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4015c4:	ldr	x17, [x16, #264]
  4015c8:	add	x16, x16, #0x108
  4015cc:	br	x17

00000000004015d0 <putchar@plt>:
  4015d0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4015d4:	ldr	x17, [x16, #272]
  4015d8:	add	x16, x16, #0x110
  4015dc:	br	x17

00000000004015e0 <fprintf@plt>:
  4015e0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4015e4:	ldr	x17, [x16, #280]
  4015e8:	add	x16, x16, #0x118
  4015ec:	br	x17

00000000004015f0 <ioctl@plt>:
  4015f0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4015f4:	ldr	x17, [x16, #288]
  4015f8:	add	x16, x16, #0x120
  4015fc:	br	x17

0000000000401600 <setlocale@plt>:
  401600:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401604:	ldr	x17, [x16, #296]
  401608:	add	x16, x16, #0x128
  40160c:	br	x17

0000000000401610 <getslabinfo@plt>:
  401610:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401614:	ldr	x17, [x16, #304]
  401618:	add	x16, x16, #0x130
  40161c:	br	x17

0000000000401620 <ferror@plt>:
  401620:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401624:	ldr	x17, [x16, #312]
  401628:	add	x16, x16, #0x138
  40162c:	br	x17

Disassembly of section .text:

0000000000401630 <.text>:
  401630:	mov	x29, #0x0                   	// #0
  401634:	mov	x30, #0x0                   	// #0
  401638:	mov	x5, x0
  40163c:	ldr	x1, [sp]
  401640:	add	x2, sp, #0x8
  401644:	mov	x6, sp
  401648:	movz	x0, #0x0, lsl #48
  40164c:	movk	x0, #0x0, lsl #32
  401650:	movk	x0, #0x40, lsl #16
  401654:	movk	x0, #0x1780
  401658:	movz	x3, #0x0, lsl #48
  40165c:	movk	x3, #0x0, lsl #32
  401660:	movk	x3, #0x40, lsl #16
  401664:	movk	x3, #0x6f28
  401668:	movz	x4, #0x0, lsl #48
  40166c:	movk	x4, #0x0, lsl #32
  401670:	movk	x4, #0x40, lsl #16
  401674:	movk	x4, #0x6fa8
  401678:	bl	4014b0 <__libc_start_main@plt>
  40167c:	bl	4014e0 <abort@plt>
  401680:	adrp	x0, 418000 <ferror@plt+0x169e0>
  401684:	ldr	x0, [x0, #4064]
  401688:	cbz	x0, 401690 <ferror@plt+0x70>
  40168c:	b	4014d0 <__gmon_start__@plt>
  401690:	ret
  401694:	adrp	x0, 419000 <ferror@plt+0x179e0>
  401698:	add	x0, x0, #0x160
  40169c:	adrp	x1, 419000 <ferror@plt+0x179e0>
  4016a0:	add	x1, x1, #0x160
  4016a4:	cmp	x0, x1
  4016a8:	b.eq	4016dc <ferror@plt+0xbc>  // b.none
  4016ac:	stp	x29, x30, [sp, #-32]!
  4016b0:	mov	x29, sp
  4016b4:	adrp	x0, 406000 <ferror@plt+0x49e0>
  4016b8:	ldr	x0, [x0, #4056]
  4016bc:	str	x0, [sp, #24]
  4016c0:	mov	x1, x0
  4016c4:	cbz	x1, 4016d4 <ferror@plt+0xb4>
  4016c8:	adrp	x0, 419000 <ferror@plt+0x179e0>
  4016cc:	add	x0, x0, #0x160
  4016d0:	blr	x1
  4016d4:	ldp	x29, x30, [sp], #32
  4016d8:	ret
  4016dc:	ret
  4016e0:	adrp	x0, 419000 <ferror@plt+0x179e0>
  4016e4:	add	x0, x0, #0x160
  4016e8:	adrp	x1, 419000 <ferror@plt+0x179e0>
  4016ec:	add	x1, x1, #0x160
  4016f0:	sub	x0, x0, x1
  4016f4:	lsr	x1, x0, #63
  4016f8:	add	x0, x1, x0, asr #3
  4016fc:	cmp	xzr, x0, asr #1
  401700:	b.eq	401738 <ferror@plt+0x118>  // b.none
  401704:	stp	x29, x30, [sp, #-32]!
  401708:	mov	x29, sp
  40170c:	asr	x1, x0, #1
  401710:	adrp	x0, 406000 <ferror@plt+0x49e0>
  401714:	ldr	x0, [x0, #4064]
  401718:	str	x0, [sp, #24]
  40171c:	mov	x2, x0
  401720:	cbz	x2, 401730 <ferror@plt+0x110>
  401724:	adrp	x0, 419000 <ferror@plt+0x179e0>
  401728:	add	x0, x0, #0x160
  40172c:	blr	x2
  401730:	ldp	x29, x30, [sp], #32
  401734:	ret
  401738:	ret
  40173c:	adrp	x0, 419000 <ferror@plt+0x179e0>
  401740:	ldrb	w0, [x0, #488]
  401744:	cbnz	w0, 401768 <ferror@plt+0x148>
  401748:	stp	x29, x30, [sp, #-16]!
  40174c:	mov	x29, sp
  401750:	bl	401694 <ferror@plt+0x74>
  401754:	adrp	x0, 419000 <ferror@plt+0x179e0>
  401758:	mov	w1, #0x1                   	// #1
  40175c:	strb	w1, [x0, #488]
  401760:	ldp	x29, x30, [sp], #16
  401764:	ret
  401768:	ret
  40176c:	stp	x29, x30, [sp, #-16]!
  401770:	mov	x29, sp
  401774:	bl	4016e0 <ferror@plt+0xc0>
  401778:	ldp	x29, x30, [sp], #16
  40177c:	ret
  401780:	stp	x29, x30, [sp, #-96]!
  401784:	stp	x28, x27, [sp, #16]
  401788:	adrp	x27, 419000 <ferror@plt+0x179e0>
  40178c:	ldr	x8, [x27, #440]
  401790:	stp	x22, x21, [sp, #64]
  401794:	mov	x21, x1
  401798:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40179c:	stp	x20, x19, [sp, #80]
  4017a0:	mov	w19, w0
  4017a4:	adrp	x9, 419000 <ferror@plt+0x179e0>
  4017a8:	add	x1, x1, #0xe25
  4017ac:	mov	w0, #0x6                   	// #6
  4017b0:	stp	x26, x25, [sp, #32]
  4017b4:	stp	x24, x23, [sp, #48]
  4017b8:	mov	x29, sp
  4017bc:	str	x8, [x9, #360]
  4017c0:	bl	401600 <setlocale@plt>
  4017c4:	adrp	x20, 407000 <ferror@plt+0x59e0>
  4017c8:	add	x20, x20, #0x2b7
  4017cc:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4017d0:	add	x1, x1, #0x2c1
  4017d4:	mov	x0, x20
  4017d8:	bl	4014a0 <bindtextdomain@plt>
  4017dc:	mov	x0, x20
  4017e0:	bl	401500 <textdomain@plt>
  4017e4:	adrp	x0, 404000 <ferror@plt+0x29e0>
  4017e8:	add	x0, x0, #0x134
  4017ec:	bl	406fb0 <ferror@plt+0x5990>
  4017f0:	adrp	x22, 407000 <ferror@plt+0x59e0>
  4017f4:	adrp	x23, 407000 <ferror@plt+0x59e0>
  4017f8:	adrp	x28, 406000 <ferror@plt+0x49e0>
  4017fc:	mov	x20, xzr
  401800:	add	x22, x22, #0x2d3
  401804:	add	x23, x23, #0xa0
  401808:	add	x28, x28, #0xfe8
  40180c:	adrp	x25, 419000 <ferror@plt+0x179e0>
  401810:	adrp	x24, 419000 <ferror@plt+0x179e0>
  401814:	mov	w26, #0x1                   	// #1
  401818:	mov	w0, w19
  40181c:	mov	x1, x21
  401820:	mov	x2, x22
  401824:	mov	x3, x23
  401828:	mov	x4, xzr
  40182c:	bl	401510 <getopt_long@plt>
  401830:	add	w8, w0, #0x1
  401834:	cmp	w8, #0x78
  401838:	b.hi	401b7c <ferror@plt+0x55c>  // b.pmore
  40183c:	adr	x9, 40184c <ferror@plt+0x22c>
  401840:	ldrb	w10, [x28, x8]
  401844:	add	x9, x9, x10, lsl #2
  401848:	br	x9
  40184c:	ldr	w8, [x25, #496]
  401850:	orr	w8, w8, #0x10
  401854:	str	w8, [x25, #496]
  401858:	b	401818 <ferror@plt+0x1f8>
  40185c:	ldr	w8, [x25, #496]
  401860:	orr	w8, w8, #0x4
  401864:	str	w8, [x25, #496]
  401868:	b	401818 <ferror@plt+0x1f8>
  40186c:	ldr	w8, [x25, #496]
  401870:	ldr	x9, [x24, #376]
  401874:	mov	w11, #0x642f                	// #25647
  401878:	movk	w11, #0x7665, lsl #16
  40187c:	orr	w8, w8, #0x8
  401880:	str	w8, [x25, #496]
  401884:	ldr	w8, [x9]
  401888:	ldrb	w10, [x9, #4]
  40188c:	eor	w8, w8, w11
  401890:	mov	w11, #0x2f                  	// #47
  401894:	eor	w10, w10, w11
  401898:	orr	w8, w8, w10
  40189c:	add	x10, x9, #0x5
  4018a0:	cmp	w8, #0x0
  4018a4:	csel	x20, x10, x9, eq  // eq = none
  4018a8:	b	401818 <ferror@plt+0x1f8>
  4018ac:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4018b0:	strb	w26, [x8, #512]
  4018b4:	b	401818 <ferror@plt+0x1f8>
  4018b8:	ldr	w8, [x25, #496]
  4018bc:	orr	w8, w8, #0x1
  4018c0:	str	w8, [x25, #496]
  4018c4:	b	401818 <ferror@plt+0x1f8>
  4018c8:	ldr	x8, [x24, #376]
  4018cc:	ldrb	w8, [x8]
  4018d0:	sub	w8, w8, #0x42
  4018d4:	cmp	w8, #0x2b
  4018d8:	b.hi	401934 <ferror@plt+0x314>  // b.pmore
  4018dc:	adrp	x11, 407000 <ferror@plt+0x59e0>
  4018e0:	add	x11, x11, #0x61
  4018e4:	adr	x9, 4018f4 <ferror@plt+0x2d4>
  4018e8:	ldrb	w10, [x11, x8]
  4018ec:	add	x9, x9, x10, lsl #2
  4018f0:	br	x9
  4018f4:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4018f8:	str	x26, [x8, #336]
  4018fc:	b	401990 <ferror@plt+0x370>
  401900:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401904:	strb	w26, [x8, #500]
  401908:	b	401818 <ferror@plt+0x1f8>
  40190c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401910:	strb	w26, [x8, #504]
  401914:	b	401818 <ferror@plt+0x1f8>
  401918:	ldr	w8, [x25, #496]
  40191c:	orr	w8, w8, #0x2
  401920:	str	w8, [x25, #496]
  401924:	b	401818 <ferror@plt+0x1f8>
  401928:	adrp	x8, 419000 <ferror@plt+0x179e0>
  40192c:	strb	w26, [x8, #508]
  401930:	b	401818 <ferror@plt+0x1f8>
  401934:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401938:	mov	w2, #0x5                   	// #5
  40193c:	mov	x0, xzr
  401940:	add	x1, x1, #0x306
  401944:	bl	401590 <dcgettext@plt>
  401948:	mov	x2, x0
  40194c:	mov	w0, #0x1                   	// #1
  401950:	mov	w1, wzr
  401954:	bl	4013f0 <error@plt>
  401958:	b	401990 <ferror@plt+0x370>
  40195c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401960:	mov	w9, #0x400                 	// #1024
  401964:	b	40198c <ferror@plt+0x36c>
  401968:	adrp	x8, 419000 <ferror@plt+0x179e0>
  40196c:	mov	w9, #0x100000              	// #1048576
  401970:	b	40198c <ferror@plt+0x36c>
  401974:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401978:	mov	w9, #0x3e8                 	// #1000
  40197c:	b	40198c <ferror@plt+0x36c>
  401980:	mov	w9, #0x4240                	// #16960
  401984:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401988:	movk	w9, #0xf, lsl #16
  40198c:	str	x9, [x8, #336]
  401990:	ldr	x8, [x24, #376]
  401994:	adrp	x9, 419000 <ferror@plt+0x179e0>
  401998:	ldrb	w8, [x8]
  40199c:	strb	w8, [x9, #344]
  4019a0:	b	401818 <ferror@plt+0x1f8>
  4019a4:	adrp	x23, 419000 <ferror@plt+0x179e0>
  4019a8:	ldrsw	x8, [x23, #384]
  4019ac:	cmp	w8, w19
  4019b0:	b.ge	401a80 <ferror@plt+0x460>  // b.tcont
  4019b4:	add	w9, w8, #0x1
  4019b8:	str	w9, [x23, #384]
  4019bc:	ldr	x22, [x21, x8, lsl #3]
  4019c0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4019c4:	add	x1, x1, #0x330
  4019c8:	mov	w2, #0x5                   	// #5
  4019cc:	mov	x0, xzr
  4019d0:	bl	401590 <dcgettext@plt>
  4019d4:	mov	x1, x0
  4019d8:	mov	x0, x22
  4019dc:	bl	403d50 <ferror@plt+0x2730>
  4019e0:	mov	x22, x0
  4019e4:	cmp	x0, #0x1
  4019e8:	b.lt	401a48 <ferror@plt+0x428>  // b.tstop
  4019ec:	mov	x8, #0x100000000           	// #4294967296
  4019f0:	cmp	x22, x8
  4019f4:	b.lt	401a6c <ferror@plt+0x44c>  // b.tstop
  4019f8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4019fc:	add	x1, x1, #0x368
  401a00:	b	401a50 <ferror@plt+0x430>
  401a04:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401a08:	add	x1, x1, #0x2e3
  401a0c:	mov	w2, #0x5                   	// #5
  401a10:	mov	x0, xzr
  401a14:	bl	401590 <dcgettext@plt>
  401a18:	ldr	x1, [x27, #440]
  401a1c:	adrp	x2, 407000 <ferror@plt+0x59e0>
  401a20:	add	x2, x2, #0x2ef
  401a24:	bl	4015b0 <printf@plt>
  401a28:	ldp	x20, x19, [sp, #80]
  401a2c:	ldp	x22, x21, [sp, #64]
  401a30:	ldp	x24, x23, [sp, #48]
  401a34:	ldp	x26, x25, [sp, #32]
  401a38:	ldp	x28, x27, [sp, #16]
  401a3c:	mov	w0, wzr
  401a40:	ldp	x29, x30, [sp], #96
  401a44:	ret
  401a48:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401a4c:	add	x1, x1, #0x349
  401a50:	mov	w2, #0x5                   	// #5
  401a54:	mov	x0, xzr
  401a58:	bl	401590 <dcgettext@plt>
  401a5c:	mov	x2, x0
  401a60:	mov	w0, #0x1                   	// #1
  401a64:	mov	w1, wzr
  401a68:	bl	4013f0 <error@plt>
  401a6c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401a70:	adrp	x9, 419000 <ferror@plt+0x179e0>
  401a74:	mov	w10, #0x1                   	// #1
  401a78:	str	w22, [x8, #348]
  401a7c:	strb	w10, [x9, #516]
  401a80:	ldrsw	x8, [x23, #384]
  401a84:	cmp	w8, w19
  401a88:	b.ge	401ac8 <ferror@plt+0x4a8>  // b.tcont
  401a8c:	add	w9, w8, #0x1
  401a90:	str	w9, [x23, #384]
  401a94:	ldr	x21, [x21, x8, lsl #3]
  401a98:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401a9c:	add	x1, x1, #0x330
  401aa0:	mov	w2, #0x5                   	// #5
  401aa4:	mov	x0, xzr
  401aa8:	bl	401590 <dcgettext@plt>
  401aac:	mov	x1, x0
  401ab0:	mov	x0, x21
  401ab4:	bl	403d50 <ferror@plt+0x2730>
  401ab8:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401abc:	adrp	x9, 419000 <ferror@plt+0x179e0>
  401ac0:	str	x0, [x8, #520]
  401ac4:	strb	wzr, [x9, #516]
  401ac8:	ldr	w8, [x23, #384]
  401acc:	cmp	w8, w19
  401ad0:	b.lt	401b7c <ferror@plt+0x55c>  // b.tstop
  401ad4:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401ad8:	ldrb	w8, [x8, #504]
  401adc:	tbnz	w8, #0, 401af8 <ferror@plt+0x4d8>
  401ae0:	bl	401e68 <ferror@plt+0x848>
  401ae4:	subs	w8, w0, #0x3
  401ae8:	mov	w9, #0x16                  	// #22
  401aec:	csel	w8, w8, w9, gt
  401af0:	adrp	x9, 419000 <ferror@plt+0x179e0>
  401af4:	str	w8, [x9, #528]
  401af8:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401afc:	ldr	x0, [x8, #392]
  401b00:	bl	4015a0 <setlinebuf@plt>
  401b04:	ldr	w8, [x25, #496]
  401b08:	cmp	w8, #0x10
  401b0c:	b.hi	401b7c <ferror@plt+0x55c>  // b.pmore
  401b10:	adrp	x9, 407000 <ferror@plt+0x59e0>
  401b14:	add	x9, x9, #0x8d
  401b18:	adr	x10, 401b28 <ferror@plt+0x508>
  401b1c:	ldrb	w11, [x9, x8]
  401b20:	add	x10, x10, x11, lsl #2
  401b24:	br	x10
  401b28:	bl	401ea8 <ferror@plt+0x888>
  401b2c:	b	401a28 <ferror@plt+0x408>
  401b30:	bl	402b00 <ferror@plt+0x14e0>
  401b34:	b	401a28 <ferror@plt+0x408>
  401b38:	bl	402684 <ferror@plt+0x1064>
  401b3c:	b	401a28 <ferror@plt+0x408>
  401b40:	bl	4030d8 <ferror@plt+0x1ab8>
  401b44:	b	401a28 <ferror@plt+0x408>
  401b48:	mov	x0, x20
  401b4c:	bl	402eac <ferror@plt+0x188c>
  401b50:	cmn	w0, #0x1
  401b54:	b.ne	401a28 <ferror@plt+0x408>  // b.any
  401b58:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401b5c:	add	x1, x1, #0x37e
  401b60:	mov	w2, #0x5                   	// #5
  401b64:	mov	x0, xzr
  401b68:	bl	401590 <dcgettext@plt>
  401b6c:	bl	4015b0 <printf@plt>
  401b70:	b	401a28 <ferror@plt+0x408>
  401b74:	bl	4032bc <ferror@plt+0x1c9c>
  401b78:	b	401a28 <ferror@plt+0x408>
  401b7c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401b80:	ldr	x0, [x8, #368]
  401b84:	bl	401ba0 <ferror@plt+0x580>
  401b88:	bl	401dd4 <ferror@plt+0x7b4>
  401b8c:	mov	w0, wzr
  401b90:	bl	4013e0 <exit@plt>
  401b94:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401b98:	ldr	x0, [x8, #392]
  401b9c:	bl	401ba0 <ferror@plt+0x580>
  401ba0:	stp	x29, x30, [sp, #-32]!
  401ba4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401ba8:	str	x19, [sp, #16]
  401bac:	mov	x19, x0
  401bb0:	add	x1, x1, #0x397
  401bb4:	mov	w2, #0x5                   	// #5
  401bb8:	mov	x0, xzr
  401bbc:	mov	x29, sp
  401bc0:	bl	401590 <dcgettext@plt>
  401bc4:	mov	x1, x19
  401bc8:	bl	4013d0 <fputs@plt>
  401bcc:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401bd0:	add	x1, x1, #0x3a0
  401bd4:	mov	w2, #0x5                   	// #5
  401bd8:	mov	x0, xzr
  401bdc:	bl	401590 <dcgettext@plt>
  401be0:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401be4:	ldr	x2, [x8, #440]
  401be8:	mov	x1, x0
  401bec:	mov	x0, x19
  401bf0:	bl	4015e0 <fprintf@plt>
  401bf4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401bf8:	add	x1, x1, #0x3bf
  401bfc:	mov	w2, #0x5                   	// #5
  401c00:	mov	x0, xzr
  401c04:	bl	401590 <dcgettext@plt>
  401c08:	mov	x1, x19
  401c0c:	bl	4013d0 <fputs@plt>
  401c10:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401c14:	add	x1, x1, #0x3ca
  401c18:	mov	w2, #0x5                   	// #5
  401c1c:	mov	x0, xzr
  401c20:	bl	401590 <dcgettext@plt>
  401c24:	mov	x1, x19
  401c28:	bl	4013d0 <fputs@plt>
  401c2c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401c30:	add	x1, x1, #0x3fa
  401c34:	mov	w2, #0x5                   	// #5
  401c38:	mov	x0, xzr
  401c3c:	bl	401590 <dcgettext@plt>
  401c40:	mov	x1, x19
  401c44:	bl	4013d0 <fputs@plt>
  401c48:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401c4c:	add	x1, x1, #0x42e
  401c50:	mov	w2, #0x5                   	// #5
  401c54:	mov	x0, xzr
  401c58:	bl	401590 <dcgettext@plt>
  401c5c:	mov	x1, x19
  401c60:	bl	4013d0 <fputs@plt>
  401c64:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401c68:	add	x1, x1, #0x450
  401c6c:	mov	w2, #0x5                   	// #5
  401c70:	mov	x0, xzr
  401c74:	bl	401590 <dcgettext@plt>
  401c78:	mov	x1, x19
  401c7c:	bl	4013d0 <fputs@plt>
  401c80:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401c84:	add	x1, x1, #0x481
  401c88:	mov	w2, #0x5                   	// #5
  401c8c:	mov	x0, xzr
  401c90:	bl	401590 <dcgettext@plt>
  401c94:	mov	x1, x19
  401c98:	bl	4013d0 <fputs@plt>
  401c9c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401ca0:	add	x1, x1, #0x4b3
  401ca4:	mov	w2, #0x5                   	// #5
  401ca8:	mov	x0, xzr
  401cac:	bl	401590 <dcgettext@plt>
  401cb0:	mov	x1, x19
  401cb4:	bl	4013d0 <fputs@plt>
  401cb8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401cbc:	add	x1, x1, #0x4dc
  401cc0:	mov	w2, #0x5                   	// #5
  401cc4:	mov	x0, xzr
  401cc8:	bl	401590 <dcgettext@plt>
  401ccc:	mov	x1, x19
  401cd0:	bl	4013d0 <fputs@plt>
  401cd4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401cd8:	add	x1, x1, #0x50f
  401cdc:	mov	w2, #0x5                   	// #5
  401ce0:	mov	x0, xzr
  401ce4:	bl	401590 <dcgettext@plt>
  401ce8:	mov	x1, x19
  401cec:	bl	4013d0 <fputs@plt>
  401cf0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401cf4:	add	x1, x1, #0x546
  401cf8:	mov	w2, #0x5                   	// #5
  401cfc:	mov	x0, xzr
  401d00:	bl	401590 <dcgettext@plt>
  401d04:	mov	x1, x19
  401d08:	bl	4013d0 <fputs@plt>
  401d0c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401d10:	add	x1, x1, #0x573
  401d14:	mov	w2, #0x5                   	// #5
  401d18:	mov	x0, xzr
  401d1c:	bl	401590 <dcgettext@plt>
  401d20:	mov	x1, x19
  401d24:	bl	4013d0 <fputs@plt>
  401d28:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401d2c:	add	x1, x1, #0x598
  401d30:	mov	w2, #0x5                   	// #5
  401d34:	mov	x0, xzr
  401d38:	bl	401590 <dcgettext@plt>
  401d3c:	mov	x1, x19
  401d40:	bl	4013d0 <fputs@plt>
  401d44:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401d48:	add	x1, x1, #0xe24
  401d4c:	mov	w2, #0x5                   	// #5
  401d50:	mov	x0, xzr
  401d54:	bl	401590 <dcgettext@plt>
  401d58:	mov	x1, x19
  401d5c:	bl	4013d0 <fputs@plt>
  401d60:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401d64:	add	x1, x1, #0x5c0
  401d68:	mov	w2, #0x5                   	// #5
  401d6c:	mov	x0, xzr
  401d70:	bl	401590 <dcgettext@plt>
  401d74:	mov	x1, x19
  401d78:	bl	4013d0 <fputs@plt>
  401d7c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401d80:	add	x1, x1, #0x5ec
  401d84:	mov	w2, #0x5                   	// #5
  401d88:	mov	x0, xzr
  401d8c:	bl	401590 <dcgettext@plt>
  401d90:	mov	x1, x19
  401d94:	bl	4013d0 <fputs@plt>
  401d98:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401d9c:	add	x1, x1, #0x621
  401da0:	mov	w2, #0x5                   	// #5
  401da4:	mov	x0, xzr
  401da8:	bl	401590 <dcgettext@plt>
  401dac:	adrp	x2, 407000 <ferror@plt+0x59e0>
  401db0:	mov	x1, x0
  401db4:	add	x2, x2, #0x63c
  401db8:	mov	x0, x19
  401dbc:	bl	4015e0 <fprintf@plt>
  401dc0:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401dc4:	ldr	x8, [x8, #368]
  401dc8:	cmp	x8, x19
  401dcc:	cset	w0, eq  // eq = none
  401dd0:	bl	4013e0 <exit@plt>
  401dd4:	sub	sp, sp, #0xe0
  401dd8:	stp	x29, x30, [sp, #208]
  401ddc:	add	x29, sp, #0xd0
  401de0:	sub	x8, x29, #0x10
  401de4:	sub	x9, x29, #0xc
  401de8:	sub	x10, x29, #0x8
  401dec:	sub	x11, x29, #0x4
  401df0:	add	x12, sp, #0x58
  401df4:	add	x13, sp, #0x5c
  401df8:	add	x14, sp, #0x60
  401dfc:	add	x15, sp, #0x68
  401e00:	sub	x16, x29, #0x60
  401e04:	sub	x17, x29, #0x58
  401e08:	sub	x0, x29, #0x18
  401e0c:	sub	x1, x29, #0x20
  401e10:	sub	x2, x29, #0x28
  401e14:	sub	x3, x29, #0x30
  401e18:	sub	x4, x29, #0x38
  401e1c:	sub	x5, x29, #0x40
  401e20:	sub	x6, x29, #0x48
  401e24:	sub	x7, x29, #0x50
  401e28:	stp	x9, x8, [sp, #64]
  401e2c:	stp	x11, x10, [sp, #48]
  401e30:	stp	x13, x12, [sp, #32]
  401e34:	stp	x15, x14, [sp, #16]
  401e38:	stp	x17, x16, [sp]
  401e3c:	bl	401580 <getstat@plt>
  401e40:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401e44:	add	x1, x1, #0x646
  401e48:	mov	w2, #0x5                   	// #5
  401e4c:	mov	x0, xzr
  401e50:	bl	401590 <dcgettext@plt>
  401e54:	ldur	w1, [x29, #-16]
  401e58:	bl	4015b0 <printf@plt>
  401e5c:	ldp	x29, x30, [sp, #208]
  401e60:	add	sp, sp, #0xe0
  401e64:	ret
  401e68:	sub	sp, sp, #0x20
  401e6c:	add	x2, sp, #0x8
  401e70:	mov	w0, #0x1                   	// #1
  401e74:	mov	w1, #0x5413                	// #21523
  401e78:	stp	x29, x30, [sp, #16]
  401e7c:	add	x29, sp, #0x10
  401e80:	bl	4015f0 <ioctl@plt>
  401e84:	ldrh	w8, [sp, #8]
  401e88:	ldp	x29, x30, [sp, #16]
  401e8c:	mov	w9, #0x18                  	// #24
  401e90:	cmp	w8, #0x0
  401e94:	csel	w8, w9, w8, eq  // eq = none
  401e98:	cmn	w0, #0x1
  401e9c:	csel	w0, w9, w8, eq  // eq = none
  401ea0:	add	sp, sp, #0x20
  401ea4:	ret
  401ea8:	stp	x29, x30, [sp, #-96]!
  401eac:	stp	x28, x27, [sp, #16]
  401eb0:	stp	x26, x25, [sp, #32]
  401eb4:	stp	x24, x23, [sp, #48]
  401eb8:	stp	x22, x21, [sp, #64]
  401ebc:	stp	x20, x19, [sp, #80]
  401ec0:	mov	x29, sp
  401ec4:	sub	sp, sp, #0x290
  401ec8:	adrp	x8, 407000 <ferror@plt+0x59e0>
  401ecc:	add	x8, x8, #0x652
  401ed0:	ldp	q0, q1, [x8, #16]
  401ed4:	adrp	x9, 407000 <ferror@plt+0x59e0>
  401ed8:	sub	x21, x29, #0xb0
  401edc:	add	x9, x9, #0x69a
  401ee0:	ldr	q2, [x8, #48]
  401ee4:	ldr	q3, [x8]
  401ee8:	stp	q0, q1, [x21, #96]
  401eec:	ldp	q0, q1, [x9, #16]
  401ef0:	str	q2, [x21, #128]
  401ef4:	ldr	q2, [x9, #48]
  401ef8:	str	q3, [x21, #80]
  401efc:	ldr	q3, [x9]
  401f00:	stp	q0, q1, [x21, #16]
  401f04:	ldur	q0, [x9, #60]
  401f08:	adrp	x9, 419000 <ferror@plt+0x179e0>
  401f0c:	ldr	x8, [x8, #64]
  401f10:	ldr	x9, [x9, #472]
  401f14:	mov	w0, #0x1e                  	// #30
  401f18:	str	q2, [x21, #48]
  401f1c:	stur	q0, [x21, #60]
  401f20:	stur	x8, [x29, #-32]
  401f24:	str	q3, [x21]
  401f28:	str	x9, [sp, #208]
  401f2c:	and	x19, x9, #0xffffffff
  401f30:	bl	401570 <sysconf@plt>
  401f34:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401f38:	ldr	w8, [x8, #348]
  401f3c:	str	x8, [sp, #152]
  401f40:	lsr	x8, x0, #10
  401f44:	str	x8, [sp, #88]
  401f48:	bl	403568 <ferror@plt+0x1f48>
  401f4c:	bl	401420 <meminfo@plt>
  401f50:	sub	x8, x29, #0xc0
  401f54:	sub	x9, x29, #0xbc
  401f58:	sub	x10, x29, #0xb8
  401f5c:	sub	x11, x29, #0xb4
  401f60:	add	x12, sp, #0x100
  401f64:	add	x13, sp, #0x108
  401f68:	add	x14, sp, #0x110
  401f6c:	add	x15, sp, #0x120
  401f70:	add	x16, sp, #0x130
  401f74:	add	x17, sp, #0x140
  401f78:	sub	x0, x29, #0xd0
  401f7c:	sub	x1, x29, #0xe0
  401f80:	sub	x2, x29, #0xf0
  401f84:	sub	x3, x29, #0x100
  401f88:	add	x4, sp, #0x180
  401f8c:	add	x5, sp, #0x170
  401f90:	add	x6, sp, #0x160
  401f94:	add	x7, sp, #0x150
  401f98:	stp	x9, x8, [sp, #64]
  401f9c:	stp	x11, x10, [sp, #48]
  401fa0:	stp	x13, x12, [sp, #32]
  401fa4:	stp	x15, x14, [sp, #16]
  401fa8:	stp	x17, x16, [sp]
  401fac:	bl	401580 <getstat@plt>
  401fb0:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401fb4:	ldrb	w8, [x8, #512]
  401fb8:	cmp	w8, #0x1
  401fbc:	b.ne	401fe8 <ferror@plt+0x9c8>  // b.any
  401fc0:	add	x0, sp, #0xf8
  401fc4:	bl	401490 <time@plt>
  401fc8:	add	x0, sp, #0xf8
  401fcc:	bl	401460 <localtime@plt>
  401fd0:	adrp	x2, 407000 <ferror@plt+0x59e0>
  401fd4:	mov	x3, x0
  401fd8:	add	x2, x2, #0x6e6
  401fdc:	add	x0, sp, #0xd8
  401fe0:	mov	w1, #0x20                  	// #32
  401fe4:	bl	401430 <strftime@plt>
  401fe8:	ldur	x8, [x29, #-208]
  401fec:	ldur	x9, [x29, #-224]
  401ff0:	ldur	x10, [x29, #-240]
  401ff4:	ldr	x11, [sp, #368]
  401ff8:	ldr	x12, [sp, #352]
  401ffc:	adrp	x14, 419000 <ferror@plt+0x179e0>
  402000:	add	x23, x9, x8
  402004:	ldrb	w8, [x14, #508]
  402008:	ldur	x22, [x29, #-256]
  40200c:	add	x9, x11, x10
  402010:	ldr	x28, [sp, #384]
  402014:	ldur	w15, [x29, #-180]
  402018:	ldur	w10, [x29, #-184]
  40201c:	add	x20, x9, x12
  402020:	adrp	x9, 419000 <ferror@plt+0x179e0>
  402024:	ldr	x27, [sp, #336]
  402028:	ldr	x0, [x9, #408]
  40202c:	cmp	w8, #0x0
  402030:	add	x8, x20, x23
  402034:	sub	x13, x29, #0x60
  402038:	add	x8, x8, x22
  40203c:	stp	w10, w15, [sp, #196]
  402040:	csel	x10, x21, x13, ne  // ne = any
  402044:	add	x8, x8, x28
  402048:	str	x10, [sp, #184]
  40204c:	add	x21, x8, x27
  402050:	bl	403910 <ferror@plt+0x22f0>
  402054:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402058:	ldr	x8, [x8, #456]
  40205c:	str	x0, [sp, #176]
  402060:	mov	x0, x8
  402064:	bl	403910 <ferror@plt+0x22f0>
  402068:	adrp	x8, 419000 <ferror@plt+0x179e0>
  40206c:	ldrb	w8, [x8, #500]
  402070:	adrp	x9, 419000 <ferror@plt+0x179e0>
  402074:	adrp	x10, 419000 <ferror@plt+0x179e0>
  402078:	add	x9, x9, #0x160
  40207c:	add	x10, x10, #0x190
  402080:	cmp	w8, #0x0
  402084:	csel	x8, x9, x10, ne  // ne = any
  402088:	ldr	x8, [x8]
  40208c:	adrp	x9, 419000 <ferror@plt+0x179e0>
  402090:	adrp	x10, 419000 <ferror@plt+0x179e0>
  402094:	str	x0, [sp, #168]
  402098:	add	x9, x9, #0x1a0
  40209c:	add	x10, x10, #0x1a8
  4020a0:	mov	x0, x8
  4020a4:	csel	x24, x9, x10, ne  // ne = any
  4020a8:	bl	403910 <ferror@plt+0x22f0>
  4020ac:	ldr	x8, [x24]
  4020b0:	str	x0, [sp, #160]
  4020b4:	mov	x0, x8
  4020b8:	bl	403910 <ferror@plt+0x22f0>
  4020bc:	ldr	x8, [sp, #288]
  4020c0:	ldr	x24, [sp, #88]
  4020c4:	mov	x25, x0
  4020c8:	mul	x0, x8, x24
  4020cc:	bl	403910 <ferror@plt+0x22f0>
  4020d0:	ldr	x8, [sp, #272]
  4020d4:	mov	x26, x0
  4020d8:	mul	x0, x8, x24
  4020dc:	bl	403910 <ferror@plt+0x22f0>
  4020e0:	cmp	x21, #0x0
  4020e4:	csinc	x11, x21, xzr, ne  // ne = any
  4020e8:	lsr	x13, x11, #1
  4020ec:	madd	x18, x26, x19, x13
  4020f0:	madd	x0, x0, x19, x13
  4020f4:	ldr	w17, [sp, #264]
  4020f8:	ldr	w1, [sp, #256]
  4020fc:	udiv	x7, x18, x11
  402100:	udiv	x18, x0, x11
  402104:	ldr	x0, [sp, #208]
  402108:	ldr	x8, [sp, #320]
  40210c:	ldr	x9, [sp, #304]
  402110:	mov	w10, #0x64                  	// #100
  402114:	mul	x12, x22, x10
  402118:	csel	x12, x10, x12, eq  // eq = none
  40211c:	mul	w17, w17, w0
  402120:	mul	w0, w1, w0
  402124:	madd	x14, x23, x10, x13
  402128:	madd	x15, x20, x10, x13
  40212c:	madd	x16, x28, x10, x13
  402130:	madd	x10, x27, x10, x13
  402134:	madd	x8, x8, x19, x13
  402138:	madd	x9, x9, x19, x13
  40213c:	add	x12, x13, x12
  402140:	add	x17, x13, x17
  402144:	add	x13, x13, x0
  402148:	ldp	x3, x0, [sp, #176]
  40214c:	ldp	w2, w1, [sp, #196]
  402150:	ldp	x5, x4, [sp, #160]
  402154:	udiv	x14, x14, x11
  402158:	udiv	x15, x15, x11
  40215c:	udiv	x12, x12, x11
  402160:	udiv	x16, x16, x11
  402164:	udiv	x8, x8, x11
  402168:	udiv	x9, x9, x11
  40216c:	udiv	x17, x17, x11
  402170:	udiv	x13, x13, x11
  402174:	udiv	x10, x10, x11
  402178:	mov	x6, x25
  40217c:	str	w10, [sp, #72]
  402180:	str	w16, [sp, #64]
  402184:	str	w12, [sp, #56]
  402188:	str	w15, [sp, #48]
  40218c:	str	w14, [sp, #40]
  402190:	str	w18, [sp]
  402194:	str	w9, [sp, #16]
  402198:	str	w8, [sp, #8]
  40219c:	str	w13, [sp, #32]
  4021a0:	str	w17, [sp, #24]
  4021a4:	bl	4015b0 <printf@plt>
  4021a8:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4021ac:	ldrb	w8, [x8, #512]
  4021b0:	cmp	w8, #0x1
  4021b4:	b.ne	4021c8 <ferror@plt+0xba8>  // b.any
  4021b8:	adrp	x0, 407000 <ferror@plt+0x59e0>
  4021bc:	add	x0, x0, #0x6f8
  4021c0:	add	x1, sp, #0xd8
  4021c4:	bl	4015b0 <printf@plt>
  4021c8:	mov	w0, #0xa                   	// #10
  4021cc:	bl	4015d0 <putchar@plt>
  4021d0:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4021d4:	ldrb	w8, [x8, #516]
  4021d8:	tbnz	w8, #0, 4021ec <ferror@plt+0xbcc>
  4021dc:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4021e0:	ldr	x8, [x8, #520]
  4021e4:	cmp	x8, #0x2
  4021e8:	b.cc	402664 <ferror@plt+0x1044>  // b.lo, b.ul, b.last
  4021ec:	ldr	x8, [sp, #152]
  4021f0:	mov	w20, wzr
  4021f4:	mov	w19, #0x1                   	// #1
  4021f8:	str	wzr, [sp, #208]
  4021fc:	lsr	x8, x8, #1
  402200:	str	x8, [sp, #80]
  402204:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402208:	ldr	w0, [x8, #348]
  40220c:	bl	4014c0 <sleep@plt>
  402210:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402214:	ldrb	w8, [x8, #504]
  402218:	tbnz	w8, #0, 402234 <ferror@plt+0xc14>
  40221c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402220:	ldr	w8, [x8, #528]
  402224:	udiv	w9, w19, w8
  402228:	msub	w8, w9, w8, w19
  40222c:	cbnz	w8, 402234 <ferror@plt+0xc14>
  402230:	bl	403568 <ferror@plt+0x1f48>
  402234:	cmp	w20, #0x0
  402238:	str	x19, [sp, #200]
  40223c:	cset	w19, eq  // eq = none
  402240:	bl	401420 <meminfo@plt>
  402244:	lsl	x8, x19, #3
  402248:	sub	x10, x29, #0xd0
  40224c:	add	x28, x10, x8
  402250:	sub	x10, x29, #0xe0
  402254:	add	x27, x10, x8
  402258:	sub	x10, x29, #0xf0
  40225c:	add	x26, x10, x8
  402260:	sub	x10, x29, #0x100
  402264:	add	x23, x10, x8
  402268:	add	x10, sp, #0x180
  40226c:	add	x22, x10, x8
  402270:	add	x10, sp, #0x170
  402274:	add	x25, x10, x8
  402278:	add	x10, sp, #0x160
  40227c:	add	x24, x10, x8
  402280:	add	x10, sp, #0x150
  402284:	add	x21, x10, x8
  402288:	add	x10, sp, #0x140
  40228c:	add	x12, x10, x8
  402290:	add	x10, sp, #0x130
  402294:	add	x11, x10, x8
  402298:	add	x10, sp, #0x120
  40229c:	lsl	x9, x19, #2
  4022a0:	add	x19, x10, x8
  4022a4:	add	x10, sp, #0x110
  4022a8:	add	x13, x10, x8
  4022ac:	add	x8, sp, #0x108
  4022b0:	add	x10, x8, x9
  4022b4:	add	x8, sp, #0x100
  4022b8:	add	x9, x8, x9
  4022bc:	sub	x8, x29, #0xc0
  4022c0:	str	x8, [sp, #72]
  4022c4:	sub	x8, x29, #0xbc
  4022c8:	str	x8, [sp, #64]
  4022cc:	sub	x8, x29, #0xb8
  4022d0:	str	x8, [sp, #56]
  4022d4:	sub	x8, x29, #0xb4
  4022d8:	mov	x0, x28
  4022dc:	mov	x1, x27
  4022e0:	mov	x2, x26
  4022e4:	mov	x3, x23
  4022e8:	mov	x4, x22
  4022ec:	mov	x5, x25
  4022f0:	mov	x6, x24
  4022f4:	mov	x7, x21
  4022f8:	stp	x9, x8, [sp, #40]
  4022fc:	stp	x9, x10, [sp, #168]
  402300:	stp	x13, x10, [sp, #24]
  402304:	stp	x13, x12, [sp, #152]
  402308:	stp	x11, x19, [sp, #8]
  40230c:	str	x11, [sp, #184]
  402310:	str	x12, [sp]
  402314:	bl	401580 <getstat@plt>
  402318:	adrp	x8, 419000 <ferror@plt+0x179e0>
  40231c:	ldrb	w8, [x8, #512]
  402320:	cmp	w8, #0x1
  402324:	b.ne	402350 <ferror@plt+0xd30>  // b.any
  402328:	add	x0, sp, #0xf8
  40232c:	bl	401490 <time@plt>
  402330:	add	x0, sp, #0xf8
  402334:	bl	401460 <localtime@plt>
  402338:	adrp	x2, 407000 <ferror@plt+0x59e0>
  40233c:	mov	x3, x0
  402340:	add	x0, sp, #0xd8
  402344:	mov	w1, #0x20                  	// #32
  402348:	add	x2, x2, #0x6e6
  40234c:	bl	401430 <strftime@plt>
  402350:	mov	w13, w20
  402354:	eor	w8, w20, #0x1
  402358:	str	x13, [sp, #144]
  40235c:	ldr	x12, [x24]
  402360:	lsl	x24, x13, #3
  402364:	sub	x13, x29, #0xd0
  402368:	str	w8, [sp, #196]
  40236c:	ldr	x8, [x28]
  402370:	ldr	x13, [x13, x24]
  402374:	ldr	x14, [x23]
  402378:	ldr	x17, [x21]
  40237c:	sub	x16, x29, #0xf0
  402380:	sub	x8, x8, x13
  402384:	sub	x13, x29, #0x100
  402388:	ldr	x13, [x13, x24]
  40238c:	ldr	x9, [x27]
  402390:	ldr	x10, [x26]
  402394:	ldr	x16, [x16, x24]
  402398:	sub	x13, x14, x13
  40239c:	add	x14, sp, #0x150
  4023a0:	ldr	x14, [x14, x24]
  4023a4:	ldr	x11, [x25]
  4023a8:	sub	x10, x10, x16
  4023ac:	add	x8, x8, x9
  4023b0:	sub	x23, x17, x14
  4023b4:	sub	x14, x29, #0xe0
  4023b8:	ldr	x14, [x14, x24]
  4023bc:	add	x9, sp, #0x170
  4023c0:	ldr	x9, [x9, x24]
  4023c4:	add	x10, x10, x11
  4023c8:	ldur	w11, [x29, #-180]
  4023cc:	sub	x21, x8, x14
  4023d0:	ldur	w8, [x29, #-184]
  4023d4:	ldr	w18, [sp, #208]
  4023d8:	add	x16, sp, #0x180
  4023dc:	ldr	x15, [x22]
  4023e0:	stp	w8, w11, [sp, #136]
  4023e4:	sub	x8, x10, x9
  4023e8:	adrp	x9, 419000 <ferror@plt+0x179e0>
  4023ec:	ldr	x16, [x16, x24]
  4023f0:	ldr	x0, [x9, #408]
  4023f4:	add	x9, sp, #0x160
  4023f8:	ldr	x9, [x9, x24]
  4023fc:	add	w10, w18, w13
  402400:	cmp	w18, #0x0
  402404:	sxtw	x10, w10
  402408:	sub	x22, x15, x16
  40240c:	adrp	x15, 419000 <ferror@plt+0x179e0>
  402410:	add	x8, x8, x12
  402414:	csel	x10, x13, x10, eq  // eq = none
  402418:	ldrb	w15, [x15, #508]
  40241c:	sub	x25, x8, x9
  402420:	and	w8, w10, w10, asr #31
  402424:	str	w8, [sp, #208]
  402428:	add	x8, x25, x21
  40242c:	cmp	w10, #0x0
  402430:	add	x8, x8, x22
  402434:	csel	x26, xzr, x10, lt  // lt = tstop
  402438:	add	x8, x8, x23
  40243c:	cmp	w15, #0x0
  402440:	add	x27, x8, x26
  402444:	sub	x8, x29, #0x60
  402448:	sub	x9, x29, #0xb0
  40244c:	csel	x8, x9, x8, ne  // ne = any
  402450:	str	x8, [sp, #128]
  402454:	bl	403910 <ferror@plt+0x22f0>
  402458:	adrp	x8, 419000 <ferror@plt+0x179e0>
  40245c:	ldr	x8, [x8, #456]
  402460:	str	x0, [sp, #120]
  402464:	mov	x0, x8
  402468:	bl	403910 <ferror@plt+0x22f0>
  40246c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402470:	ldrb	w8, [x8, #500]
  402474:	adrp	x9, 419000 <ferror@plt+0x179e0>
  402478:	add	x9, x9, #0x190
  40247c:	adrp	x10, 419000 <ferror@plt+0x179e0>
  402480:	cmp	w8, #0x0
  402484:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402488:	add	x8, x8, #0x160
  40248c:	csel	x8, x8, x9, ne  // ne = any
  402490:	ldr	x8, [x8]
  402494:	adrp	x9, 419000 <ferror@plt+0x179e0>
  402498:	str	x0, [sp, #112]
  40249c:	add	x9, x9, #0x1a0
  4024a0:	add	x10, x10, #0x1a8
  4024a4:	mov	x0, x8
  4024a8:	csel	x28, x9, x10, ne  // ne = any
  4024ac:	bl	403910 <ferror@plt+0x22f0>
  4024b0:	ldr	x8, [x28]
  4024b4:	str	x0, [sp, #104]
  4024b8:	mov	x0, x8
  4024bc:	bl	403910 <ferror@plt+0x22f0>
  4024c0:	add	x9, sp, #0x120
  4024c4:	ldr	x8, [x19]
  4024c8:	ldr	x9, [x9, x24]
  4024cc:	ldr	x20, [sp, #88]
  4024d0:	str	x0, [sp, #96]
  4024d4:	sub	x8, x8, x9
  4024d8:	mul	x0, x8, x20
  4024dc:	bl	403910 <ferror@plt+0x22f0>
  4024e0:	ldr	x8, [sp, #152]
  4024e4:	add	x9, sp, #0x110
  4024e8:	ldr	x9, [x9, x24]
  4024ec:	adrp	x10, 419000 <ferror@plt+0x179e0>
  4024f0:	ldr	x8, [x8]
  4024f4:	ldr	w19, [x10, #348]
  4024f8:	mov	x28, x0
  4024fc:	sub	x8, x8, x9
  402500:	mul	x0, x8, x20
  402504:	bl	403910 <ferror@plt+0x22f0>
  402508:	ldr	x8, [sp, #160]
  40250c:	cmp	x27, #0x0
  402510:	mov	w15, #0x64                  	// #100
  402514:	mul	x9, x26, x15
  402518:	csinc	x10, x27, xzr, ne  // ne = any
  40251c:	csel	x9, x15, x9, eq  // eq = none
  402520:	lsr	x11, x10, #1
  402524:	ldr	x8, [x8]
  402528:	madd	x12, x21, x15, x11
  40252c:	madd	x13, x25, x15, x11
  402530:	add	x9, x11, x9
  402534:	madd	x14, x22, x15, x11
  402538:	madd	x11, x23, x15, x11
  40253c:	add	x15, sp, #0x140
  402540:	ldr	x4, [sp, #80]
  402544:	ldr	x15, [x15, x24]
  402548:	ldp	x18, x16, [sp, #176]
  40254c:	ldr	x1, [sp, #144]
  402550:	ldr	x2, [sp, #168]
  402554:	add	x8, x8, x4
  402558:	ldr	x16, [x16]
  40255c:	add	x17, sp, #0x130
  402560:	lsl	x1, x1, #2
  402564:	ldr	w2, [x2]
  402568:	sub	x8, x8, x15
  40256c:	add	x15, sp, #0x108
  402570:	add	x5, sp, #0x100
  402574:	ldr	x17, [x17, x24]
  402578:	ldr	w18, [x18]
  40257c:	ldr	w15, [x15, x1]
  402580:	ldr	w1, [x5, x1]
  402584:	add	x0, x0, x4
  402588:	add	x3, x28, x4
  40258c:	udiv	x0, x0, x19
  402590:	add	x16, x16, x4
  402594:	add	w2, w2, w4
  402598:	udiv	x7, x3, x19
  40259c:	add	w18, w18, w4
  4025a0:	sub	x16, x16, x17
  4025a4:	sub	w17, w2, w1
  4025a8:	str	w0, [sp]
  4025ac:	ldp	x3, x0, [sp, #120]
  4025b0:	ldp	w2, w1, [sp, #136]
  4025b4:	ldp	x5, x4, [sp, #104]
  4025b8:	ldr	x6, [sp, #96]
  4025bc:	sub	w15, w18, w15
  4025c0:	udiv	x12, x12, x10
  4025c4:	udiv	x13, x13, x10
  4025c8:	udiv	x9, x9, x10
  4025cc:	udiv	x14, x14, x10
  4025d0:	udiv	x8, x8, x19
  4025d4:	udiv	x16, x16, x19
  4025d8:	udiv	w15, w15, w19
  4025dc:	udiv	w17, w17, w19
  4025e0:	udiv	x10, x11, x10
  4025e4:	str	w10, [sp, #72]
  4025e8:	str	w14, [sp, #64]
  4025ec:	str	w9, [sp, #56]
  4025f0:	str	w13, [sp, #48]
  4025f4:	str	w12, [sp, #40]
  4025f8:	str	w17, [sp, #32]
  4025fc:	str	w15, [sp, #24]
  402600:	str	w16, [sp, #16]
  402604:	str	w8, [sp, #8]
  402608:	bl	4015b0 <printf@plt>
  40260c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402610:	ldrb	w8, [x8, #512]
  402614:	cmp	w8, #0x1
  402618:	b.ne	40262c <ferror@plt+0x100c>  // b.any
  40261c:	adrp	x0, 407000 <ferror@plt+0x59e0>
  402620:	add	x1, sp, #0xd8
  402624:	add	x0, x0, #0x6f8
  402628:	bl	4015b0 <printf@plt>
  40262c:	mov	w0, #0xa                   	// #10
  402630:	bl	4015d0 <putchar@plt>
  402634:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402638:	ldrb	w9, [x8, #516]
  40263c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402640:	ldr	x19, [sp, #200]
  402644:	ldr	w10, [sp, #196]
  402648:	ldr	x8, [x8, #520]
  40264c:	add	w19, w19, #0x1
  402650:	mov	w20, w10
  402654:	tbnz	w9, #0, 402204 <ferror@plt+0xbe4>
  402658:	cmp	x8, x19
  40265c:	mov	w20, w10
  402660:	b.hi	402204 <ferror@plt+0xbe4>  // b.pmore
  402664:	add	sp, sp, #0x290
  402668:	ldp	x20, x19, [sp, #80]
  40266c:	ldp	x22, x21, [sp, #64]
  402670:	ldp	x24, x23, [sp, #48]
  402674:	ldp	x26, x25, [sp, #32]
  402678:	ldp	x28, x27, [sp, #16]
  40267c:	ldp	x29, x30, [sp], #96
  402680:	ret
  402684:	sub	sp, sp, #0xf0
  402688:	stp	x29, x30, [sp, #208]
  40268c:	stp	x20, x19, [sp, #224]
  402690:	add	x29, sp, #0xd0
  402694:	bl	401420 <meminfo@plt>
  402698:	sub	x8, x29, #0x10
  40269c:	sub	x9, x29, #0xc
  4026a0:	sub	x10, x29, #0x8
  4026a4:	sub	x11, x29, #0x4
  4026a8:	add	x12, sp, #0x58
  4026ac:	add	x13, sp, #0x5c
  4026b0:	add	x14, sp, #0x60
  4026b4:	add	x15, sp, #0x68
  4026b8:	sub	x16, x29, #0x60
  4026bc:	sub	x17, x29, #0x58
  4026c0:	sub	x0, x29, #0x18
  4026c4:	sub	x1, x29, #0x20
  4026c8:	sub	x2, x29, #0x28
  4026cc:	sub	x3, x29, #0x30
  4026d0:	sub	x4, x29, #0x38
  4026d4:	sub	x5, x29, #0x40
  4026d8:	sub	x6, x29, #0x48
  4026dc:	sub	x7, x29, #0x50
  4026e0:	stp	x9, x8, [sp, #64]
  4026e4:	stp	x11, x10, [sp, #48]
  4026e8:	stp	x13, x12, [sp, #32]
  4026ec:	stp	x15, x14, [sp, #16]
  4026f0:	stp	x17, x16, [sp]
  4026f4:	bl	401580 <getstat@plt>
  4026f8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4026fc:	add	x1, x1, #0x8a0
  402700:	mov	w2, #0x5                   	// #5
  402704:	mov	x0, xzr
  402708:	bl	401590 <dcgettext@plt>
  40270c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402710:	ldr	x8, [x8, #480]
  402714:	mov	x20, x0
  402718:	mov	x0, x8
  40271c:	bl	403910 <ferror@plt+0x22f0>
  402720:	adrp	x19, 419000 <ferror@plt+0x179e0>
  402724:	add	x19, x19, #0x158
  402728:	mov	x1, x0
  40272c:	mov	x0, x20
  402730:	mov	x2, x19
  402734:	bl	4015b0 <printf@plt>
  402738:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40273c:	add	x1, x1, #0x8b7
  402740:	mov	w2, #0x5                   	// #5
  402744:	mov	x0, xzr
  402748:	bl	401590 <dcgettext@plt>
  40274c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402750:	ldr	x8, [x8, #432]
  402754:	mov	x20, x0
  402758:	mov	x0, x8
  40275c:	bl	403910 <ferror@plt+0x22f0>
  402760:	mov	x1, x0
  402764:	mov	x0, x20
  402768:	mov	x2, x19
  40276c:	bl	4015b0 <printf@plt>
  402770:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402774:	add	x1, x1, #0x8cd
  402778:	mov	w2, #0x5                   	// #5
  40277c:	mov	x0, xzr
  402780:	bl	401590 <dcgettext@plt>
  402784:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402788:	ldr	x8, [x8, #416]
  40278c:	mov	x20, x0
  402790:	mov	x0, x8
  402794:	bl	403910 <ferror@plt+0x22f0>
  402798:	mov	x1, x0
  40279c:	mov	x0, x20
  4027a0:	mov	x2, x19
  4027a4:	bl	4015b0 <printf@plt>
  4027a8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4027ac:	add	x1, x1, #0x8e5
  4027b0:	mov	w2, #0x5                   	// #5
  4027b4:	mov	x0, xzr
  4027b8:	bl	401590 <dcgettext@plt>
  4027bc:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4027c0:	ldr	x8, [x8, #352]
  4027c4:	mov	x20, x0
  4027c8:	mov	x0, x8
  4027cc:	bl	403910 <ferror@plt+0x22f0>
  4027d0:	mov	x1, x0
  4027d4:	mov	x0, x20
  4027d8:	mov	x2, x19
  4027dc:	bl	4015b0 <printf@plt>
  4027e0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4027e4:	add	x1, x1, #0x8ff
  4027e8:	mov	w2, #0x5                   	// #5
  4027ec:	mov	x0, xzr
  4027f0:	bl	401590 <dcgettext@plt>
  4027f4:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4027f8:	ldr	x8, [x8, #456]
  4027fc:	mov	x20, x0
  402800:	mov	x0, x8
  402804:	bl	403910 <ferror@plt+0x22f0>
  402808:	mov	x1, x0
  40280c:	mov	x0, x20
  402810:	mov	x2, x19
  402814:	bl	4015b0 <printf@plt>
  402818:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40281c:	add	x1, x1, #0x915
  402820:	mov	w2, #0x5                   	// #5
  402824:	mov	x0, xzr
  402828:	bl	401590 <dcgettext@plt>
  40282c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402830:	ldr	x8, [x8, #400]
  402834:	mov	x20, x0
  402838:	mov	x0, x8
  40283c:	bl	403910 <ferror@plt+0x22f0>
  402840:	mov	x1, x0
  402844:	mov	x0, x20
  402848:	mov	x2, x19
  40284c:	bl	4015b0 <printf@plt>
  402850:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402854:	add	x1, x1, #0x92d
  402858:	mov	w2, #0x5                   	// #5
  40285c:	mov	x0, xzr
  402860:	bl	401590 <dcgettext@plt>
  402864:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402868:	ldr	x8, [x8, #424]
  40286c:	mov	x20, x0
  402870:	mov	x0, x8
  402874:	bl	403910 <ferror@plt+0x22f0>
  402878:	mov	x1, x0
  40287c:	mov	x0, x20
  402880:	mov	x2, x19
  402884:	bl	4015b0 <printf@plt>
  402888:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40288c:	add	x1, x1, #0x942
  402890:	mov	w2, #0x5                   	// #5
  402894:	mov	x0, xzr
  402898:	bl	401590 <dcgettext@plt>
  40289c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4028a0:	ldr	x8, [x8, #464]
  4028a4:	mov	x20, x0
  4028a8:	mov	x0, x8
  4028ac:	bl	403910 <ferror@plt+0x22f0>
  4028b0:	mov	x1, x0
  4028b4:	mov	x0, x20
  4028b8:	mov	x2, x19
  4028bc:	bl	4015b0 <printf@plt>
  4028c0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4028c4:	add	x1, x1, #0x957
  4028c8:	mov	w2, #0x5                   	// #5
  4028cc:	mov	x0, xzr
  4028d0:	bl	401590 <dcgettext@plt>
  4028d4:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4028d8:	ldr	x8, [x8, #408]
  4028dc:	mov	x20, x0
  4028e0:	mov	x0, x8
  4028e4:	bl	403910 <ferror@plt+0x22f0>
  4028e8:	mov	x1, x0
  4028ec:	mov	x0, x20
  4028f0:	mov	x2, x19
  4028f4:	bl	4015b0 <printf@plt>
  4028f8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4028fc:	add	x1, x1, #0x96b
  402900:	mov	w2, #0x5                   	// #5
  402904:	mov	x0, xzr
  402908:	bl	401590 <dcgettext@plt>
  40290c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402910:	ldr	x8, [x8, #448]
  402914:	mov	x20, x0
  402918:	mov	x0, x8
  40291c:	bl	403910 <ferror@plt+0x22f0>
  402920:	mov	x1, x0
  402924:	mov	x0, x20
  402928:	mov	x2, x19
  40292c:	bl	4015b0 <printf@plt>
  402930:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402934:	add	x1, x1, #0x97f
  402938:	mov	w2, #0x5                   	// #5
  40293c:	mov	x0, xzr
  402940:	bl	401590 <dcgettext@plt>
  402944:	ldur	x1, [x29, #-24]
  402948:	bl	4015b0 <printf@plt>
  40294c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402950:	add	x1, x1, #0x99f
  402954:	mov	w2, #0x5                   	// #5
  402958:	mov	x0, xzr
  40295c:	bl	401590 <dcgettext@plt>
  402960:	ldur	x1, [x29, #-32]
  402964:	bl	4015b0 <printf@plt>
  402968:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40296c:	add	x1, x1, #0x9bb
  402970:	mov	w2, #0x5                   	// #5
  402974:	mov	x0, xzr
  402978:	bl	401590 <dcgettext@plt>
  40297c:	ldur	x1, [x29, #-40]
  402980:	bl	4015b0 <printf@plt>
  402984:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402988:	add	x1, x1, #0x9d4
  40298c:	mov	w2, #0x5                   	// #5
  402990:	mov	x0, xzr
  402994:	bl	401590 <dcgettext@plt>
  402998:	ldur	x1, [x29, #-48]
  40299c:	bl	4015b0 <printf@plt>
  4029a0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4029a4:	add	x1, x1, #0x9eb
  4029a8:	mov	w2, #0x5                   	// #5
  4029ac:	mov	x0, xzr
  4029b0:	bl	401590 <dcgettext@plt>
  4029b4:	ldur	x1, [x29, #-56]
  4029b8:	bl	4015b0 <printf@plt>
  4029bc:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4029c0:	add	x1, x1, #0xa05
  4029c4:	mov	w2, #0x5                   	// #5
  4029c8:	mov	x0, xzr
  4029cc:	bl	401590 <dcgettext@plt>
  4029d0:	ldur	x1, [x29, #-64]
  4029d4:	bl	4015b0 <printf@plt>
  4029d8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4029dc:	add	x1, x1, #0xa1b
  4029e0:	mov	w2, #0x5                   	// #5
  4029e4:	mov	x0, xzr
  4029e8:	bl	401590 <dcgettext@plt>
  4029ec:	ldur	x1, [x29, #-72]
  4029f0:	bl	4015b0 <printf@plt>
  4029f4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4029f8:	add	x1, x1, #0xa35
  4029fc:	mov	w2, #0x5                   	// #5
  402a00:	mov	x0, xzr
  402a04:	bl	401590 <dcgettext@plt>
  402a08:	ldur	x1, [x29, #-80]
  402a0c:	bl	4015b0 <printf@plt>
  402a10:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402a14:	add	x1, x1, #0xa4e
  402a18:	mov	w2, #0x5                   	// #5
  402a1c:	mov	x0, xzr
  402a20:	bl	401590 <dcgettext@plt>
  402a24:	ldur	x1, [x29, #-88]
  402a28:	bl	4015b0 <printf@plt>
  402a2c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402a30:	add	x1, x1, #0xa64
  402a34:	mov	w2, #0x5                   	// #5
  402a38:	mov	x0, xzr
  402a3c:	bl	401590 <dcgettext@plt>
  402a40:	ldur	x1, [x29, #-96]
  402a44:	bl	4015b0 <printf@plt>
  402a48:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402a4c:	add	x1, x1, #0xa7b
  402a50:	mov	w2, #0x5                   	// #5
  402a54:	mov	x0, xzr
  402a58:	bl	401590 <dcgettext@plt>
  402a5c:	ldr	x1, [sp, #104]
  402a60:	bl	4015b0 <printf@plt>
  402a64:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402a68:	add	x1, x1, #0xa93
  402a6c:	mov	w2, #0x5                   	// #5
  402a70:	mov	x0, xzr
  402a74:	bl	401590 <dcgettext@plt>
  402a78:	ldr	x1, [sp, #96]
  402a7c:	bl	4015b0 <printf@plt>
  402a80:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402a84:	add	x1, x1, #0xaac
  402a88:	mov	w2, #0x5                   	// #5
  402a8c:	mov	x0, xzr
  402a90:	bl	401590 <dcgettext@plt>
  402a94:	ldr	w1, [sp, #92]
  402a98:	bl	4015b0 <printf@plt>
  402a9c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402aa0:	add	x1, x1, #0xabd
  402aa4:	mov	w2, #0x5                   	// #5
  402aa8:	mov	x0, xzr
  402aac:	bl	401590 <dcgettext@plt>
  402ab0:	ldr	w1, [sp, #88]
  402ab4:	bl	4015b0 <printf@plt>
  402ab8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402abc:	add	x1, x1, #0xad8
  402ac0:	mov	w2, #0x5                   	// #5
  402ac4:	mov	x0, xzr
  402ac8:	bl	401590 <dcgettext@plt>
  402acc:	ldur	w1, [x29, #-12]
  402ad0:	bl	4015b0 <printf@plt>
  402ad4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402ad8:	add	x1, x1, #0x646
  402adc:	mov	w2, #0x5                   	// #5
  402ae0:	mov	x0, xzr
  402ae4:	bl	401590 <dcgettext@plt>
  402ae8:	ldur	w1, [x29, #-16]
  402aec:	bl	4015b0 <printf@plt>
  402af0:	ldp	x20, x19, [sp, #224]
  402af4:	ldp	x29, x30, [sp, #208]
  402af8:	add	sp, sp, #0xf0
  402afc:	ret
  402b00:	sub	sp, sp, #0x160
  402b04:	adrp	x9, 407000 <ferror@plt+0x59e0>
  402b08:	add	x9, x9, #0xae8
  402b0c:	ldp	q0, q1, [x9]
  402b10:	ldr	q2, [x9, #32]
  402b14:	stp	x29, x30, [sp, #256]
  402b18:	add	x29, sp, #0x100
  402b1c:	adrp	x9, 407000 <ferror@plt+0x59e0>
  402b20:	sub	x8, x29, #0x50
  402b24:	add	x9, x9, #0xb19
  402b28:	stur	q0, [x29, #-80]
  402b2c:	stp	q1, q2, [x8, #16]
  402b30:	ldp	q0, q1, [x9]
  402b34:	ldur	x8, [x9, #45]
  402b38:	adrp	x0, 407000 <ferror@plt+0x59e0>
  402b3c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402b40:	stp	q0, q1, [sp, #112]
  402b44:	ldr	q0, [x9, #32]
  402b48:	add	x0, x0, #0xb4e
  402b4c:	add	x1, x1, #0xb5e
  402b50:	stp	x28, x27, [sp, #272]
  402b54:	stp	x26, x25, [sp, #288]
  402b58:	stp	x24, x23, [sp, #304]
  402b5c:	stp	x22, x21, [sp, #320]
  402b60:	stp	x20, x19, [sp, #336]
  402b64:	sturb	wzr, [x29, #-32]
  402b68:	str	q0, [sp, #144]
  402b6c:	stur	x8, [sp, #157]
  402b70:	bl	401480 <fopen@plt>
  402b74:	cbz	x0, 402cc4 <ferror@plt+0x16a4>
  402b78:	bl	401470 <fclose@plt>
  402b7c:	add	x0, sp, #0x68
  402b80:	add	x1, sp, #0x60
  402b84:	bl	4014f0 <getdiskstat@plt>
  402b88:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402b8c:	ldrb	w8, [x8, #512]
  402b90:	mov	w19, w0
  402b94:	cmp	w8, #0x1
  402b98:	b.ne	402bc4 <ferror@plt+0x15a4>  // b.any
  402b9c:	add	x0, sp, #0x58
  402ba0:	bl	401490 <time@plt>
  402ba4:	add	x0, sp, #0x58
  402ba8:	bl	401460 <localtime@plt>
  402bac:	adrp	x2, 407000 <ferror@plt+0x59e0>
  402bb0:	mov	x3, x0
  402bb4:	add	x2, x2, #0x6e6
  402bb8:	add	x0, sp, #0x38
  402bbc:	mov	w1, #0x20                  	// #32
  402bc0:	bl	401430 <strftime@plt>
  402bc4:	adrp	x22, 419000 <ferror@plt+0x179e0>
  402bc8:	ldrb	w8, [x22, #504]
  402bcc:	cmp	w8, #0x1
  402bd0:	b.ne	402bd8 <ferror@plt+0x15b8>  // b.any
  402bd4:	bl	403948 <ferror@plt+0x2328>
  402bd8:	adrp	x23, 419000 <ferror@plt+0x179e0>
  402bdc:	adrp	x24, 419000 <ferror@plt+0x179e0>
  402be0:	cbz	w19, 402ce8 <ferror@plt+0x16c8>
  402be4:	mov	w8, #0x58                  	// #88
  402be8:	mov	w28, #0x4dd3                	// #19923
  402bec:	adrp	x26, 407000 <ferror@plt+0x59e0>
  402bf0:	mov	x20, xzr
  402bf4:	mov	x21, xzr
  402bf8:	sub	x25, x29, #0x50
  402bfc:	add	x27, sp, #0x70
  402c00:	movk	w28, #0x1062, lsl #16
  402c04:	mul	x19, x19, x8
  402c08:	add	x26, x26, #0x6f8
  402c0c:	b	402c30 <ferror@plt+0x1610>
  402c10:	mov	w0, #0xa                   	// #10
  402c14:	bl	4015d0 <putchar@plt>
  402c18:	ldr	x0, [x24, #392]
  402c1c:	bl	401560 <fflush@plt>
  402c20:	add	x20, x20, #0x58
  402c24:	cmp	x19, x20
  402c28:	add	x21, x21, #0x1
  402c2c:	b.eq	402cec <ferror@plt+0x16cc>  // b.none
  402c30:	ldrb	w8, [x22, #504]
  402c34:	tbnz	w8, #0, 402c50 <ferror@plt+0x1630>
  402c38:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402c3c:	ldr	w8, [x8, #528]
  402c40:	udiv	x9, x21, x8
  402c44:	msub	x8, x9, x8, x21
  402c48:	cbnz	x8, 402c50 <ferror@plt+0x1630>
  402c4c:	bl	403948 <ferror@plt+0x2328>
  402c50:	ldrb	w8, [x23, #508]
  402c54:	ldr	x9, [sp, #104]
  402c58:	cmp	w8, #0x0
  402c5c:	add	x8, x9, x20
  402c60:	ldp	w9, w3, [x8, #48]
  402c64:	ldp	w11, w10, [x8, #64]
  402c68:	add	x1, x8, #0x10
  402c6c:	ldr	w2, [x8, #76]
  402c70:	ldr	w6, [x8, #84]
  402c74:	ldp	w7, w5, [x8, #56]
  402c78:	ldp	x4, x8, [x8]
  402c7c:	mul	x9, x9, x28
  402c80:	mul	x11, x11, x28
  402c84:	csel	x0, x27, x25, ne  // ne = any
  402c88:	lsr	x9, x9, #38
  402c8c:	lsr	x11, x11, #38
  402c90:	str	w10, [sp, #8]
  402c94:	str	x8, [sp]
  402c98:	str	w11, [sp, #24]
  402c9c:	str	w9, [sp, #16]
  402ca0:	bl	4015b0 <printf@plt>
  402ca4:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402ca8:	ldrb	w8, [x8, #512]
  402cac:	cmp	w8, #0x1
  402cb0:	b.ne	402c10 <ferror@plt+0x15f0>  // b.any
  402cb4:	add	x1, sp, #0x38
  402cb8:	mov	x0, x26
  402cbc:	bl	4015b0 <printf@plt>
  402cc0:	b	402c10 <ferror@plt+0x15f0>
  402cc4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402cc8:	add	x1, x1, #0xb61
  402ccc:	mov	w2, #0x5                   	// #5
  402cd0:	bl	401590 <dcgettext@plt>
  402cd4:	mov	x2, x0
  402cd8:	mov	w0, #0x1                   	// #1
  402cdc:	mov	w1, wzr
  402ce0:	bl	4013f0 <error@plt>
  402ce4:	b	402e8c <ferror@plt+0x186c>
  402ce8:	mov	x21, xzr
  402cec:	ldr	x0, [sp, #104]
  402cf0:	bl	401550 <free@plt>
  402cf4:	ldr	x0, [sp, #96]
  402cf8:	bl	401550 <free@plt>
  402cfc:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402d00:	ldrb	w8, [x8, #516]
  402d04:	tbnz	w8, #0, 402d18 <ferror@plt+0x16f8>
  402d08:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402d0c:	ldr	x8, [x8, #520]
  402d10:	cmp	x8, #0x2
  402d14:	b.cc	402e8c <ferror@plt+0x186c>  // b.lo, b.ul, b.last
  402d18:	mov	w19, #0x4dd3                	// #19923
  402d1c:	mov	w20, #0x1                   	// #1
  402d20:	sub	x28, x29, #0x50
  402d24:	add	x27, sp, #0x70
  402d28:	movk	w19, #0x1062, lsl #16
  402d2c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402d30:	ldr	w0, [x8, #348]
  402d34:	bl	4014c0 <sleep@plt>
  402d38:	add	x0, sp, #0x68
  402d3c:	add	x1, sp, #0x60
  402d40:	bl	4014f0 <getdiskstat@plt>
  402d44:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402d48:	ldrb	w8, [x8, #512]
  402d4c:	mov	w26, w0
  402d50:	cmp	w8, #0x1
  402d54:	b.ne	402d80 <ferror@plt+0x1760>  // b.any
  402d58:	add	x0, sp, #0x58
  402d5c:	bl	401490 <time@plt>
  402d60:	add	x0, sp, #0x58
  402d64:	bl	401460 <localtime@plt>
  402d68:	adrp	x2, 407000 <ferror@plt+0x59e0>
  402d6c:	mov	x3, x0
  402d70:	add	x0, sp, #0x38
  402d74:	mov	w1, #0x20                  	// #32
  402d78:	add	x2, x2, #0x6e6
  402d7c:	bl	401430 <strftime@plt>
  402d80:	cbz	w26, 402e5c <ferror@plt+0x183c>
  402d84:	mov	w8, #0x58                  	// #88
  402d88:	stp	x26, x20, [sp, #40]
  402d8c:	mov	x25, xzr
  402d90:	mul	x20, x26, x8
  402d94:	mov	x26, x21
  402d98:	b	402dbc <ferror@plt+0x179c>
  402d9c:	mov	w0, #0xa                   	// #10
  402da0:	bl	4015d0 <putchar@plt>
  402da4:	ldr	x0, [x24, #392]
  402da8:	bl	401560 <fflush@plt>
  402dac:	add	x25, x25, #0x58
  402db0:	cmp	x20, x25
  402db4:	add	x26, x26, #0x1
  402db8:	b.eq	402e54 <ferror@plt+0x1834>  // b.none
  402dbc:	ldrb	w8, [x22, #504]
  402dc0:	tbnz	w8, #0, 402ddc <ferror@plt+0x17bc>
  402dc4:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402dc8:	ldr	w8, [x8, #528]
  402dcc:	udiv	x9, x26, x8
  402dd0:	msub	x8, x9, x8, x26
  402dd4:	cbnz	x8, 402ddc <ferror@plt+0x17bc>
  402dd8:	bl	403948 <ferror@plt+0x2328>
  402ddc:	ldrb	w8, [x23, #508]
  402de0:	ldr	x9, [sp, #104]
  402de4:	cmp	w8, #0x0
  402de8:	add	x8, x9, x25
  402dec:	ldp	w9, w3, [x8, #48]
  402df0:	ldp	w11, w10, [x8, #64]
  402df4:	add	x1, x8, #0x10
  402df8:	ldr	w2, [x8, #76]
  402dfc:	ldr	w6, [x8, #84]
  402e00:	ldp	w7, w5, [x8, #56]
  402e04:	ldp	x4, x8, [x8]
  402e08:	mul	x9, x9, x19
  402e0c:	mul	x11, x11, x19
  402e10:	csel	x0, x27, x28, ne  // ne = any
  402e14:	lsr	x9, x9, #38
  402e18:	lsr	x11, x11, #38
  402e1c:	str	w10, [sp, #8]
  402e20:	str	x8, [sp]
  402e24:	str	w11, [sp, #24]
  402e28:	str	w9, [sp, #16]
  402e2c:	bl	4015b0 <printf@plt>
  402e30:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402e34:	ldrb	w8, [x8, #512]
  402e38:	cmp	w8, #0x1
  402e3c:	b.ne	402d9c <ferror@plt+0x177c>  // b.any
  402e40:	adrp	x0, 407000 <ferror@plt+0x59e0>
  402e44:	add	x1, sp, #0x38
  402e48:	add	x0, x0, #0x6f8
  402e4c:	bl	4015b0 <printf@plt>
  402e50:	b	402d9c <ferror@plt+0x177c>
  402e54:	ldp	x8, x20, [sp, #40]
  402e58:	add	x21, x21, x8
  402e5c:	ldr	x0, [sp, #104]
  402e60:	bl	401550 <free@plt>
  402e64:	ldr	x0, [sp, #96]
  402e68:	bl	401550 <free@plt>
  402e6c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402e70:	ldrb	w9, [x8, #516]
  402e74:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402e78:	ldr	x8, [x8, #520]
  402e7c:	add	x20, x20, #0x1
  402e80:	tbnz	w9, #0, 402d2c <ferror@plt+0x170c>
  402e84:	cmp	x20, x8
  402e88:	b.cc	402d2c <ferror@plt+0x170c>  // b.lo, b.ul, b.last
  402e8c:	ldp	x20, x19, [sp, #336]
  402e90:	ldp	x22, x21, [sp, #320]
  402e94:	ldp	x24, x23, [sp, #304]
  402e98:	ldp	x26, x25, [sp, #288]
  402e9c:	ldp	x28, x27, [sp, #272]
  402ea0:	ldp	x29, x30, [sp, #256]
  402ea4:	add	sp, sp, #0x160
  402ea8:	ret
  402eac:	sub	sp, sp, #0x90
  402eb0:	adrp	x8, 407000 <ferror@plt+0x59e0>
  402eb4:	add	x8, x8, #0xcd6
  402eb8:	ldr	q0, [x8]
  402ebc:	ldur	q1, [x8, #12]
  402ec0:	stp	x20, x19, [sp, #128]
  402ec4:	mov	x19, x0
  402ec8:	adrp	x0, 407000 <ferror@plt+0x59e0>
  402ecc:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402ed0:	add	x0, x0, #0xb4e
  402ed4:	add	x1, x1, #0xb5e
  402ed8:	stp	x29, x30, [sp, #48]
  402edc:	stp	x28, x27, [sp, #64]
  402ee0:	stp	x26, x25, [sp, #80]
  402ee4:	stp	x24, x23, [sp, #96]
  402ee8:	stp	x22, x21, [sp, #112]
  402eec:	add	x29, sp, #0x30
  402ef0:	str	q0, [sp]
  402ef4:	stur	q1, [sp, #12]
  402ef8:	bl	401480 <fopen@plt>
  402efc:	mov	x20, x0
  402f00:	cbnz	x0, 402f24 <ferror@plt+0x1904>
  402f04:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402f08:	add	x1, x1, #0xcf2
  402f0c:	mov	w2, #0x5                   	// #5
  402f10:	bl	401590 <dcgettext@plt>
  402f14:	mov	x2, x0
  402f18:	mov	w0, #0x1                   	// #1
  402f1c:	mov	w1, wzr
  402f20:	bl	4013f0 <error@plt>
  402f24:	mov	x0, x20
  402f28:	bl	401470 <fclose@plt>
  402f2c:	sub	x0, x29, #0x8
  402f30:	sub	x1, x29, #0x10
  402f34:	bl	4014f0 <getdiskstat@plt>
  402f38:	ldur	x8, [x29, #-8]
  402f3c:	mov	w1, w0
  402f40:	mov	x0, x8
  402f44:	bl	401400 <getpartitions_num@plt>
  402f48:	mov	x21, xzr
  402f4c:	cbz	w0, 402f78 <ferror@plt+0x1958>
  402f50:	ldur	x20, [x29, #-16]
  402f54:	mov	w22, w0
  402f58:	mov	x0, x19
  402f5c:	mov	x1, x20
  402f60:	bl	401520 <strcmp@plt>
  402f64:	cmp	w0, #0x0
  402f68:	csel	x21, x20, x21, eq  // eq = none
  402f6c:	subs	x22, x22, #0x1
  402f70:	add	x20, x20, #0x48
  402f74:	b.ne	402f58 <ferror@plt+0x1938>  // b.any
  402f78:	cbz	x21, 4030a4 <ferror@plt+0x1a84>
  402f7c:	mov	x0, x19
  402f80:	bl	403bfc <ferror@plt+0x25dc>
  402f84:	ldr	x2, [x21, #40]
  402f88:	ldp	w1, w3, [x21, #52]
  402f8c:	ldr	x4, [x21, #64]
  402f90:	mov	x0, sp
  402f94:	bl	4015b0 <printf@plt>
  402f98:	adrp	x21, 419000 <ferror@plt+0x179e0>
  402f9c:	ldr	x0, [x21, #392]
  402fa0:	bl	401560 <fflush@plt>
  402fa4:	ldur	x0, [x29, #-8]
  402fa8:	bl	401550 <free@plt>
  402fac:	ldur	x0, [x29, #-16]
  402fb0:	bl	401550 <free@plt>
  402fb4:	adrp	x22, 419000 <ferror@plt+0x179e0>
  402fb8:	ldrb	w8, [x22, #516]
  402fbc:	adrp	x23, 419000 <ferror@plt+0x179e0>
  402fc0:	tbnz	w8, #0, 402fd0 <ferror@plt+0x19b0>
  402fc4:	ldr	x8, [x23, #520]
  402fc8:	cmp	x8, #0x2
  402fcc:	b.cc	40309c <ferror@plt+0x1a7c>  // b.lo, b.ul, b.last
  402fd0:	mov	w24, #0x1                   	// #1
  402fd4:	adrp	x25, 419000 <ferror@plt+0x179e0>
  402fd8:	adrp	x26, 419000 <ferror@plt+0x179e0>
  402fdc:	ldrb	w8, [x25, #504]
  402fe0:	tbnz	w8, #0, 403000 <ferror@plt+0x19e0>
  402fe4:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402fe8:	ldr	w8, [x8, #528]
  402fec:	udiv	x9, x24, x8
  402ff0:	msub	x8, x9, x8, x24
  402ff4:	cbnz	x8, 403000 <ferror@plt+0x19e0>
  402ff8:	mov	x0, x19
  402ffc:	bl	403bfc <ferror@plt+0x25dc>
  403000:	ldr	w0, [x26, #348]
  403004:	bl	4014c0 <sleep@plt>
  403008:	sub	x0, x29, #0x8
  40300c:	sub	x1, x29, #0x10
  403010:	bl	4014f0 <getdiskstat@plt>
  403014:	ldur	x8, [x29, #-8]
  403018:	mov	w1, w0
  40301c:	mov	x0, x8
  403020:	bl	401400 <getpartitions_num@plt>
  403024:	mov	x28, xzr
  403028:	cbz	w0, 403054 <ferror@plt+0x1a34>
  40302c:	ldur	x20, [x29, #-16]
  403030:	mov	w27, w0
  403034:	mov	x0, x19
  403038:	mov	x1, x20
  40303c:	bl	401520 <strcmp@plt>
  403040:	cmp	w0, #0x0
  403044:	csel	x28, x20, x28, eq  // eq = none
  403048:	subs	x27, x27, #0x1
  40304c:	add	x20, x20, #0x48
  403050:	b.ne	403034 <ferror@plt+0x1a14>  // b.any
  403054:	cbz	x28, 4030a4 <ferror@plt+0x1a84>
  403058:	ldr	x2, [x28, #40]
  40305c:	ldp	w1, w3, [x28, #52]
  403060:	ldr	x4, [x28, #64]
  403064:	mov	x0, sp
  403068:	bl	4015b0 <printf@plt>
  40306c:	ldr	x0, [x21, #392]
  403070:	bl	401560 <fflush@plt>
  403074:	ldur	x0, [x29, #-8]
  403078:	bl	401550 <free@plt>
  40307c:	ldur	x0, [x29, #-16]
  403080:	bl	401550 <free@plt>
  403084:	ldrb	w8, [x22, #516]
  403088:	add	x24, x24, #0x1
  40308c:	tbnz	w8, #0, 402fdc <ferror@plt+0x19bc>
  403090:	ldr	x8, [x23, #520]
  403094:	cmp	x24, x8
  403098:	b.cc	402fdc <ferror@plt+0x19bc>  // b.lo, b.ul, b.last
  40309c:	mov	w0, wzr
  4030a0:	b	4030b8 <ferror@plt+0x1a98>
  4030a4:	ldur	x0, [x29, #-8]
  4030a8:	bl	401550 <free@plt>
  4030ac:	ldur	x0, [x29, #-16]
  4030b0:	bl	401550 <free@plt>
  4030b4:	mov	w0, #0xffffffff            	// #-1
  4030b8:	ldp	x20, x19, [sp, #128]
  4030bc:	ldp	x22, x21, [sp, #112]
  4030c0:	ldp	x24, x23, [sp, #96]
  4030c4:	ldp	x26, x25, [sp, #80]
  4030c8:	ldp	x28, x27, [sp, #64]
  4030cc:	ldp	x29, x30, [sp, #48]
  4030d0:	add	sp, sp, #0x90
  4030d4:	ret
  4030d8:	sub	sp, sp, #0x90
  4030dc:	adrp	x8, 407000 <ferror@plt+0x59e0>
  4030e0:	add	x8, x8, #0xd76
  4030e4:	ldr	q0, [x8]
  4030e8:	ldur	x8, [x8, #15]
  4030ec:	adrp	x0, 407000 <ferror@plt+0x59e0>
  4030f0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4030f4:	add	x0, x0, #0xd8d
  4030f8:	add	x1, x1, #0xb5e
  4030fc:	stp	x29, x30, [sp, #48]
  403100:	stp	x28, x27, [sp, #64]
  403104:	stp	x26, x25, [sp, #80]
  403108:	stp	x24, x23, [sp, #96]
  40310c:	stp	x22, x21, [sp, #112]
  403110:	stp	x20, x19, [sp, #128]
  403114:	add	x29, sp, #0x30
  403118:	str	q0, [sp, #16]
  40311c:	stur	x8, [sp, #31]
  403120:	bl	401480 <fopen@plt>
  403124:	cbz	x0, 40327c <ferror@plt+0x1c5c>
  403128:	adrp	x20, 419000 <ferror@plt+0x179e0>
  40312c:	ldrb	w8, [x20, #504]
  403130:	str	x0, [sp, #8]
  403134:	cmp	w8, #0x1
  403138:	b.ne	403140 <ferror@plt+0x1b20>  // b.any
  40313c:	bl	403c9c <ferror@plt+0x267c>
  403140:	sub	x0, x29, #0x8
  403144:	bl	401610 <getslabinfo@plt>
  403148:	adrp	x21, 419000 <ferror@plt+0x179e0>
  40314c:	cbz	w0, 4031a8 <ferror@plt+0x1b88>
  403150:	mov	x22, xzr
  403154:	mov	x23, xzr
  403158:	mov	w24, w0
  40315c:	b	403188 <ferror@plt+0x1b68>
  403160:	ldur	x8, [x29, #-8]
  403164:	add	x0, sp, #0x10
  403168:	add	x1, x8, x22
  40316c:	ldp	w2, w3, [x1, #48]
  403170:	ldp	w4, w5, [x1, #56]
  403174:	bl	4015b0 <printf@plt>
  403178:	add	x23, x23, #0x1
  40317c:	cmp	x24, x23
  403180:	add	x22, x22, #0x40
  403184:	b.eq	4031a8 <ferror@plt+0x1b88>  // b.none
  403188:	ldrb	w8, [x20, #504]
  40318c:	tbnz	w8, #0, 403160 <ferror@plt+0x1b40>
  403190:	ldr	w8, [x21, #528]
  403194:	udiv	x9, x23, x8
  403198:	msub	x8, x9, x8, x23
  40319c:	cbnz	x8, 403160 <ferror@plt+0x1b40>
  4031a0:	bl	403c9c <ferror@plt+0x267c>
  4031a4:	b	403160 <ferror@plt+0x1b40>
  4031a8:	ldur	x0, [x29, #-8]
  4031ac:	bl	401550 <free@plt>
  4031b0:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4031b4:	ldrb	w8, [x8, #516]
  4031b8:	adrp	x23, 419000 <ferror@plt+0x179e0>
  4031bc:	tbnz	w8, #0, 4031cc <ferror@plt+0x1bac>
  4031c0:	ldr	x8, [x23, #520]
  4031c4:	cmp	x8, #0x2
  4031c8:	b.cc	403270 <ferror@plt+0x1c50>  // b.lo, b.ul, b.last
  4031cc:	mov	w22, #0x1                   	// #1
  4031d0:	adrp	x25, 419000 <ferror@plt+0x179e0>
  4031d4:	mov	w26, #0x1                   	// #1
  4031d8:	ldr	w0, [x25, #348]
  4031dc:	bl	4014c0 <sleep@plt>
  4031e0:	sub	x0, x29, #0x8
  4031e4:	bl	401610 <getslabinfo@plt>
  4031e8:	cbz	w0, 40324c <ferror@plt+0x1c2c>
  4031ec:	mov	w27, w0
  4031f0:	mov	x28, xzr
  4031f4:	lsl	x19, x27, #6
  4031f8:	mov	x24, x22
  4031fc:	b	403228 <ferror@plt+0x1c08>
  403200:	ldur	x8, [x29, #-8]
  403204:	add	x0, sp, #0x10
  403208:	add	x1, x8, x28
  40320c:	ldp	w2, w3, [x1, #48]
  403210:	ldp	w4, w5, [x1, #56]
  403214:	bl	4015b0 <printf@plt>
  403218:	add	x28, x28, #0x40
  40321c:	cmp	x19, x28
  403220:	add	x24, x24, #0x1
  403224:	b.eq	403248 <ferror@plt+0x1c28>  // b.none
  403228:	ldrb	w8, [x20, #504]
  40322c:	tbnz	w8, #0, 403200 <ferror@plt+0x1be0>
  403230:	ldr	w8, [x21, #528]
  403234:	udiv	x9, x24, x8
  403238:	msub	x8, x9, x8, x24
  40323c:	cbnz	x8, 403200 <ferror@plt+0x1be0>
  403240:	bl	403c9c <ferror@plt+0x267c>
  403244:	b	403200 <ferror@plt+0x1be0>
  403248:	add	x22, x22, x27
  40324c:	ldur	x0, [x29, #-8]
  403250:	bl	401550 <free@plt>
  403254:	adrp	x8, 419000 <ferror@plt+0x179e0>
  403258:	ldrb	w9, [x8, #516]
  40325c:	ldr	x8, [x23, #520]
  403260:	add	x26, x26, #0x1
  403264:	tbnz	w9, #0, 4031d8 <ferror@plt+0x1bb8>
  403268:	cmp	x26, x8
  40326c:	b.cc	4031d8 <ferror@plt+0x1bb8>  // b.lo, b.ul, b.last
  403270:	ldr	x0, [sp, #8]
  403274:	bl	401470 <fclose@plt>
  403278:	b	40329c <ferror@plt+0x1c7c>
  40327c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403280:	add	x1, x1, #0xd9c
  403284:	mov	w2, #0x5                   	// #5
  403288:	bl	401590 <dcgettext@plt>
  40328c:	mov	x2, x0
  403290:	mov	w0, wzr
  403294:	mov	w1, wzr
  403298:	bl	4013f0 <error@plt>
  40329c:	ldp	x20, x19, [sp, #128]
  4032a0:	ldp	x22, x21, [sp, #112]
  4032a4:	ldp	x24, x23, [sp, #96]
  4032a8:	ldp	x26, x25, [sp, #80]
  4032ac:	ldp	x28, x27, [sp, #64]
  4032b0:	ldp	x29, x30, [sp, #48]
  4032b4:	add	sp, sp, #0x90
  4032b8:	ret
  4032bc:	sub	sp, sp, #0x70
  4032c0:	adrp	x0, 407000 <ferror@plt+0x59e0>
  4032c4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4032c8:	add	x0, x0, #0xb4e
  4032cc:	add	x1, x1, #0xb5e
  4032d0:	stp	x29, x30, [sp, #16]
  4032d4:	stp	x28, x27, [sp, #32]
  4032d8:	stp	x26, x25, [sp, #48]
  4032dc:	stp	x24, x23, [sp, #64]
  4032e0:	stp	x22, x21, [sp, #80]
  4032e4:	stp	x20, x19, [sp, #96]
  4032e8:	add	x29, sp, #0x10
  4032ec:	bl	401480 <fopen@plt>
  4032f0:	cbz	x0, 403548 <ferror@plt+0x1f28>
  4032f4:	bl	401470 <fclose@plt>
  4032f8:	add	x0, sp, #0x8
  4032fc:	mov	x1, sp
  403300:	bl	4014f0 <getdiskstat@plt>
  403304:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403308:	mov	w20, w0
  40330c:	add	x1, x1, #0xe19
  403310:	mov	w2, #0x5                   	// #5
  403314:	mov	x0, xzr
  403318:	bl	401590 <dcgettext@plt>
  40331c:	mov	w1, w20
  403320:	bl	4015b0 <printf@plt>
  403324:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403328:	add	x1, x1, #0xe26
  40332c:	mov	w2, #0x5                   	// #5
  403330:	mov	x0, xzr
  403334:	bl	401590 <dcgettext@plt>
  403338:	ldr	x8, [sp, #8]
  40333c:	mov	x19, x0
  403340:	mov	w1, w20
  403344:	mov	x0, x8
  403348:	bl	401400 <getpartitions_num@plt>
  40334c:	mov	w1, w0
  403350:	mov	x0, x19
  403354:	bl	4015b0 <printf@plt>
  403358:	cmp	w20, #0x1
  40335c:	b.lt	4033f8 <ferror@plt+0x1dd8>  // b.tstop
  403360:	ldr	x9, [sp, #8]
  403364:	mov	w8, w20
  403368:	mov	w10, #0x4dd3                	// #19923
  40336c:	mov	x19, xzr
  403370:	mov	x20, xzr
  403374:	mov	x21, xzr
  403378:	mov	x22, xzr
  40337c:	mov	x23, xzr
  403380:	mov	x24, xzr
  403384:	mov	x25, xzr
  403388:	mov	x26, xzr
  40338c:	mov	x27, xzr
  403390:	mov	x28, xzr
  403394:	mov	w8, w8
  403398:	add	x9, x9, #0x30
  40339c:	movk	w10, #0x1062, lsl #16
  4033a0:	ldr	w11, [x9, #28]
  4033a4:	ldr	w15, [x9, #36]
  4033a8:	subs	x8, x8, #0x1
  4033ac:	add	x28, x28, x11
  4033b0:	ldp	w11, w14, [x9]
  4033b4:	add	x24, x24, x15
  4033b8:	add	x27, x27, x14
  4033bc:	ldp	x12, x14, [x9, #-48]
  4033c0:	mul	x11, x11, x10
  4033c4:	add	x20, x20, x11, lsr #38
  4033c8:	add	x26, x12, x26
  4033cc:	ldp	w12, w13, [x9, #8]
  4033d0:	add	x22, x14, x22
  4033d4:	add	x25, x25, x13
  4033d8:	add	x23, x23, x12
  4033dc:	ldp	w12, w13, [x9, #16]
  4033e0:	add	x9, x9, #0x58
  4033e4:	mul	x11, x12, x10
  4033e8:	add	x21, x21, x13
  4033ec:	add	x19, x19, x11, lsr #38
  4033f0:	b.ne	4033a0 <ferror@plt+0x1d80>  // b.any
  4033f4:	b	403420 <ferror@plt+0x1e00>
  4033f8:	mov	x28, xzr
  4033fc:	mov	x27, xzr
  403400:	mov	x26, xzr
  403404:	mov	x25, xzr
  403408:	mov	x24, xzr
  40340c:	mov	x23, xzr
  403410:	mov	x22, xzr
  403414:	mov	x21, xzr
  403418:	mov	x20, xzr
  40341c:	mov	x19, xzr
  403420:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403424:	add	x1, x1, #0xe38
  403428:	mov	w2, #0x5                   	// #5
  40342c:	mov	x0, xzr
  403430:	bl	401590 <dcgettext@plt>
  403434:	mov	x1, x28
  403438:	bl	4015b0 <printf@plt>
  40343c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403440:	add	x1, x1, #0xe4b
  403444:	mov	w2, #0x5                   	// #5
  403448:	mov	x0, xzr
  40344c:	bl	401590 <dcgettext@plt>
  403450:	mov	x1, x27
  403454:	bl	4015b0 <printf@plt>
  403458:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40345c:	add	x1, x1, #0xe5f
  403460:	mov	w2, #0x5                   	// #5
  403464:	mov	x0, xzr
  403468:	bl	401590 <dcgettext@plt>
  40346c:	mov	x1, x26
  403470:	bl	4015b0 <printf@plt>
  403474:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403478:	add	x1, x1, #0xe73
  40347c:	mov	w2, #0x5                   	// #5
  403480:	mov	x0, xzr
  403484:	bl	401590 <dcgettext@plt>
  403488:	mov	x1, x25
  40348c:	bl	4015b0 <printf@plt>
  403490:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403494:	add	x1, x1, #0xe88
  403498:	mov	w2, #0x5                   	// #5
  40349c:	mov	x0, xzr
  4034a0:	bl	401590 <dcgettext@plt>
  4034a4:	mov	x1, x24
  4034a8:	bl	4015b0 <printf@plt>
  4034ac:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4034b0:	add	x1, x1, #0xe96
  4034b4:	mov	w2, #0x5                   	// #5
  4034b8:	mov	x0, xzr
  4034bc:	bl	401590 <dcgettext@plt>
  4034c0:	mov	x1, x23
  4034c4:	bl	4015b0 <printf@plt>
  4034c8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4034cc:	add	x1, x1, #0xeab
  4034d0:	mov	w2, #0x5                   	// #5
  4034d4:	mov	x0, xzr
  4034d8:	bl	401590 <dcgettext@plt>
  4034dc:	mov	x1, x22
  4034e0:	bl	4015b0 <printf@plt>
  4034e4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4034e8:	add	x1, x1, #0xec2
  4034ec:	mov	w2, #0x5                   	// #5
  4034f0:	mov	x0, xzr
  4034f4:	bl	401590 <dcgettext@plt>
  4034f8:	mov	x1, x21
  4034fc:	bl	4015b0 <printf@plt>
  403500:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403504:	add	x1, x1, #0xed7
  403508:	mov	w2, #0x5                   	// #5
  40350c:	mov	x0, xzr
  403510:	bl	401590 <dcgettext@plt>
  403514:	mov	x1, x20
  403518:	bl	4015b0 <printf@plt>
  40351c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403520:	add	x1, x1, #0xeec
  403524:	mov	w2, #0x5                   	// #5
  403528:	mov	x0, xzr
  40352c:	bl	401590 <dcgettext@plt>
  403530:	mov	x1, x19
  403534:	bl	4015b0 <printf@plt>
  403538:	ldr	x0, [sp, #8]
  40353c:	bl	401550 <free@plt>
  403540:	ldr	x0, [sp]
  403544:	bl	401550 <free@plt>
  403548:	ldp	x20, x19, [sp, #96]
  40354c:	ldp	x22, x21, [sp, #80]
  403550:	ldp	x24, x23, [sp, #64]
  403554:	ldp	x26, x25, [sp, #48]
  403558:	ldp	x28, x27, [sp, #32]
  40355c:	ldp	x29, x30, [sp, #16]
  403560:	add	sp, sp, #0x70
  403564:	ret
  403568:	sub	sp, sp, #0x1c0
  40356c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403570:	add	x1, x1, #0x6fc
  403574:	mov	w2, #0x5                   	// #5
  403578:	mov	x0, xzr
  40357c:	stp	x29, x30, [sp, #352]
  403580:	stp	x28, x27, [sp, #368]
  403584:	stp	x26, x25, [sp, #384]
  403588:	stp	x24, x23, [sp, #400]
  40358c:	stp	x22, x21, [sp, #416]
  403590:	stp	x20, x19, [sp, #432]
  403594:	add	x29, sp, #0x160
  403598:	bl	401590 <dcgettext@plt>
  40359c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4035a0:	mov	x19, x0
  4035a4:	add	x1, x1, #0x74d
  4035a8:	mov	w2, #0x5                   	// #5
  4035ac:	mov	x0, xzr
  4035b0:	bl	401590 <dcgettext@plt>
  4035b4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4035b8:	mov	x20, x0
  4035bc:	add	x1, x1, #0x7bb
  4035c0:	mov	w2, #0x5                   	// #5
  4035c4:	mov	x0, xzr
  4035c8:	bl	401590 <dcgettext@plt>
  4035cc:	adrp	x8, 407000 <ferror@plt+0x59e0>
  4035d0:	add	x8, x8, #0x7d0
  4035d4:	ldp	q0, q1, [x8]
  4035d8:	ldp	q2, q3, [x8, #32]
  4035dc:	adrp	x9, 407000 <ferror@plt+0x59e0>
  4035e0:	add	x9, x9, #0x814
  4035e4:	stp	q0, q1, [x29, #-128]
  4035e8:	stur	q2, [x29, #-96]
  4035ec:	ldp	q0, q2, [x9, #16]
  4035f0:	mov	w8, #0x3225                	// #12837
  4035f4:	movk	w8, #0x73, lsl #16
  4035f8:	adrp	x21, 419000 <ferror@plt+0x179e0>
  4035fc:	stur	w8, [x29, #-64]
  403600:	ldrb	w8, [x21, #508]
  403604:	ldr	q1, [x9]
  403608:	stp	q0, q2, [sp, #160]
  40360c:	ldr	q0, [x9, #48]
  403610:	ldr	x9, [x9, #64]
  403614:	mov	x22, x0
  403618:	cmp	w8, #0x0
  40361c:	adrp	x0, 407000 <ferror@plt+0x59e0>
  403620:	csel	x1, x20, x19, ne  // ne = any
  403624:	add	x0, x0, #0x6f9
  403628:	stur	q3, [x29, #-80]
  40362c:	str	x9, [sp, #208]
  403630:	str	q0, [sp, #192]
  403634:	str	q1, [sp, #144]
  403638:	bl	4015b0 <printf@plt>
  40363c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  403640:	ldrb	w8, [x8, #512]
  403644:	cmp	w8, #0x1
  403648:	b.ne	40365c <ferror@plt+0x203c>  // b.any
  40364c:	adrp	x0, 407000 <ferror@plt+0x59e0>
  403650:	add	x0, x0, #0x6f9
  403654:	mov	x1, x22
  403658:	bl	4015b0 <printf@plt>
  40365c:	mov	w0, #0xa                   	// #10
  403660:	str	x22, [sp, #80]
  403664:	bl	4015d0 <putchar@plt>
  403668:	ldrb	w8, [x21, #508]
  40366c:	sub	x9, x29, #0x80
  403670:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403674:	add	x1, x1, #0x27c
  403678:	cmp	w8, #0x0
  40367c:	add	x8, sp, #0x90
  403680:	csel	x8, x8, x9, ne  // ne = any
  403684:	mov	w2, #0x5                   	// #5
  403688:	mov	x0, xzr
  40368c:	str	x8, [sp, #136]
  403690:	bl	401590 <dcgettext@plt>
  403694:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403698:	str	x0, [sp, #128]
  40369c:	add	x1, x1, #0xb5f
  4036a0:	mov	w2, #0x5                   	// #5
  4036a4:	mov	x0, xzr
  4036a8:	bl	401590 <dcgettext@plt>
  4036ac:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4036b0:	str	x0, [sp, #120]
  4036b4:	add	x1, x1, #0x85c
  4036b8:	mov	w2, #0x5                   	// #5
  4036bc:	mov	x0, xzr
  4036c0:	bl	401590 <dcgettext@plt>
  4036c4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4036c8:	str	x0, [sp, #112]
  4036cc:	add	x1, x1, #0x861
  4036d0:	mov	w2, #0x5                   	// #5
  4036d4:	mov	x0, xzr
  4036d8:	bl	401590 <dcgettext@plt>
  4036dc:	adrp	x19, 419000 <ferror@plt+0x179e0>
  4036e0:	ldrb	w8, [x19, #500]
  4036e4:	adrp	x9, 407000 <ferror@plt+0x59e0>
  4036e8:	adrp	x10, 407000 <ferror@plt+0x59e0>
  4036ec:	add	x9, x9, #0x86c
  4036f0:	add	x10, x10, #0x866
  4036f4:	cmp	w8, #0x0
  4036f8:	str	x0, [sp, #104]
  4036fc:	csel	x1, x10, x9, ne  // ne = any
  403700:	mov	w2, #0x5                   	// #5
  403704:	mov	x0, xzr
  403708:	bl	401590 <dcgettext@plt>
  40370c:	ldrb	w8, [x19, #500]
  403710:	adrp	x9, 407000 <ferror@plt+0x59e0>
  403714:	adrp	x10, 407000 <ferror@plt+0x59e0>
  403718:	add	x9, x9, #0x871
  40371c:	add	x10, x10, #0x260
  403720:	cmp	w8, #0x0
  403724:	str	x0, [sp, #96]
  403728:	csel	x1, x10, x9, ne  // ne = any
  40372c:	mov	w2, #0x5                   	// #5
  403730:	mov	x0, xzr
  403734:	bl	401590 <dcgettext@plt>
  403738:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40373c:	str	x0, [sp, #88]
  403740:	add	x1, x1, #0x877
  403744:	mov	w2, #0x5                   	// #5
  403748:	mov	x0, xzr
  40374c:	bl	401590 <dcgettext@plt>
  403750:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403754:	mov	x27, x0
  403758:	add	x1, x1, #0x87a
  40375c:	mov	w2, #0x5                   	// #5
  403760:	mov	x0, xzr
  403764:	bl	401590 <dcgettext@plt>
  403768:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40376c:	mov	x28, x0
  403770:	add	x1, x1, #0x87d
  403774:	mov	w2, #0x5                   	// #5
  403778:	mov	x0, xzr
  40377c:	bl	401590 <dcgettext@plt>
  403780:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403784:	mov	x19, x0
  403788:	add	x1, x1, #0x880
  40378c:	mov	w2, #0x5                   	// #5
  403790:	mov	x0, xzr
  403794:	bl	401590 <dcgettext@plt>
  403798:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40379c:	mov	x20, x0
  4037a0:	add	x1, x1, #0x883
  4037a4:	mov	w2, #0x5                   	// #5
  4037a8:	mov	x0, xzr
  4037ac:	bl	401590 <dcgettext@plt>
  4037b0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4037b4:	mov	x21, x0
  4037b8:	add	x1, x1, #0x886
  4037bc:	mov	w2, #0x5                   	// #5
  4037c0:	mov	x0, xzr
  4037c4:	bl	401590 <dcgettext@plt>
  4037c8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4037cc:	mov	x22, x0
  4037d0:	add	x1, x1, #0x889
  4037d4:	mov	w2, #0x5                   	// #5
  4037d8:	mov	x0, xzr
  4037dc:	bl	401590 <dcgettext@plt>
  4037e0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4037e4:	mov	x23, x0
  4037e8:	add	x1, x1, #0x88c
  4037ec:	mov	w2, #0x5                   	// #5
  4037f0:	mov	x0, xzr
  4037f4:	bl	401590 <dcgettext@plt>
  4037f8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4037fc:	mov	x24, x0
  403800:	add	x1, x1, #0x88f
  403804:	mov	w2, #0x5                   	// #5
  403808:	mov	x0, xzr
  40380c:	bl	401590 <dcgettext@plt>
  403810:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403814:	mov	x25, x0
  403818:	add	x1, x1, #0x892
  40381c:	mov	w2, #0x5                   	// #5
  403820:	mov	x0, xzr
  403824:	bl	401590 <dcgettext@plt>
  403828:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40382c:	mov	x26, x0
  403830:	add	x1, x1, #0x895
  403834:	mov	w2, #0x5                   	// #5
  403838:	mov	x0, xzr
  40383c:	bl	401590 <dcgettext@plt>
  403840:	stp	x26, x0, [sp, #64]
  403844:	ldp	x1, x0, [sp, #128]
  403848:	ldp	x3, x2, [sp, #112]
  40384c:	ldp	x5, x4, [sp, #96]
  403850:	ldr	x6, [sp, #88]
  403854:	mov	x7, x27
  403858:	stp	x24, x25, [sp, #48]
  40385c:	stp	x22, x23, [sp, #32]
  403860:	stp	x20, x21, [sp, #16]
  403864:	stp	x28, x19, [sp]
  403868:	bl	4015b0 <printf@plt>
  40386c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  403870:	ldrb	w8, [x8, #512]
  403874:	cmp	w8, #0x1
  403878:	b.ne	4038e8 <ferror@plt+0x22c8>  // b.any
  40387c:	sub	x0, x29, #0x10
  403880:	bl	401490 <time@plt>
  403884:	sub	x0, x29, #0x10
  403888:	bl	401460 <localtime@plt>
  40388c:	adrp	x2, 407000 <ferror@plt+0x59e0>
  403890:	mov	x3, x0
  403894:	add	x2, x2, #0x898
  403898:	sub	x0, x29, #0x30
  40389c:	mov	w1, #0x20                  	// #32
  4038a0:	sub	x19, x29, #0x30
  4038a4:	bl	401430 <strftime@plt>
  4038a8:	cbz	x0, 4038c4 <ferror@plt+0x22a4>
  4038ac:	ldr	x20, [sp, #80]
  4038b0:	mov	x0, x20
  4038b4:	bl	4013c0 <strlen@plt>
  4038b8:	add	x8, x0, x19
  4038bc:	sturb	wzr, [x8, #-1]
  4038c0:	b	4038cc <ferror@plt+0x22ac>
  4038c4:	ldr	x20, [sp, #80]
  4038c8:	sturb	wzr, [x29, #-48]
  4038cc:	mov	x0, x20
  4038d0:	bl	4013c0 <strlen@plt>
  4038d4:	sub	w1, w0, #0x1
  4038d8:	adrp	x0, 407000 <ferror@plt+0x59e0>
  4038dc:	add	x0, x0, #0x89b
  4038e0:	sub	x2, x29, #0x30
  4038e4:	bl	4015b0 <printf@plt>
  4038e8:	mov	w0, #0xa                   	// #10
  4038ec:	bl	4015d0 <putchar@plt>
  4038f0:	ldp	x20, x19, [sp, #432]
  4038f4:	ldp	x22, x21, [sp, #416]
  4038f8:	ldp	x24, x23, [sp, #400]
  4038fc:	ldp	x26, x25, [sp, #384]
  403900:	ldp	x28, x27, [sp, #368]
  403904:	ldp	x29, x30, [sp, #352]
  403908:	add	sp, sp, #0x1c0
  40390c:	ret
  403910:	adrp	x9, 419000 <ferror@plt+0x179e0>
  403914:	adrp	x8, 419000 <ferror@plt+0x179e0>
  403918:	ldr	w9, [x9, #496]
  40391c:	ldr	x8, [x8, #336]
  403920:	mov	w10, #0x400                 	// #1024
  403924:	ucvtf	s0, x0
  403928:	cmp	w9, #0x4
  40392c:	ucvtf	s1, x8
  403930:	csinc	w8, w10, wzr, ne  // ne = any
  403934:	fdiv	s0, s0, s1
  403938:	scvtf	s1, w8
  40393c:	fmul	s0, s0, s1
  403940:	fcvtzu	x0, s0
  403944:	ret
  403948:	sub	sp, sp, #0x120
  40394c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403950:	add	x1, x1, #0xba2
  403954:	mov	w2, #0x5                   	// #5
  403958:	mov	x0, xzr
  40395c:	stp	x29, x30, [sp, #192]
  403960:	stp	x28, x27, [sp, #208]
  403964:	stp	x26, x25, [sp, #224]
  403968:	stp	x24, x23, [sp, #240]
  40396c:	stp	x22, x21, [sp, #256]
  403970:	stp	x20, x19, [sp, #272]
  403974:	add	x29, sp, #0xc0
  403978:	bl	401590 <dcgettext@plt>
  40397c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403980:	mov	x20, x0
  403984:	add	x1, x1, #0xbf2
  403988:	mov	w2, #0x5                   	// #5
  40398c:	mov	x0, xzr
  403990:	bl	401590 <dcgettext@plt>
  403994:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403998:	mov	x21, x0
  40399c:	add	x1, x1, #0x7bb
  4039a0:	mov	w2, #0x5                   	// #5
  4039a4:	mov	x0, xzr
  4039a8:	bl	401590 <dcgettext@plt>
  4039ac:	adrp	x8, 407000 <ferror@plt+0x59e0>
  4039b0:	add	x8, x8, #0xc60
  4039b4:	ldp	q0, q1, [x8]
  4039b8:	ldur	q2, [x8, #28]
  4039bc:	adrp	x19, 419000 <ferror@plt+0x179e0>
  4039c0:	adrp	x9, 407000 <ferror@plt+0x59e0>
  4039c4:	ldrb	w8, [x19, #508]
  4039c8:	add	x9, x9, #0xc8c
  4039cc:	stp	q0, q1, [sp, #96]
  4039d0:	ldp	q0, q1, [x9]
  4039d4:	stur	q2, [sp, #124]
  4039d8:	ldr	q2, [x9, #32]
  4039dc:	mov	x22, x0
  4039e0:	cmp	w8, #0x0
  4039e4:	adrp	x0, 407000 <ferror@plt+0x59e0>
  4039e8:	csel	x1, x21, x20, ne  // ne = any
  4039ec:	add	x0, x0, #0x6f9
  4039f0:	stp	q0, q1, [sp, #48]
  4039f4:	str	q2, [sp, #80]
  4039f8:	bl	4015b0 <printf@plt>
  4039fc:	adrp	x8, 419000 <ferror@plt+0x179e0>
  403a00:	ldrb	w8, [x8, #512]
  403a04:	cmp	w8, #0x1
  403a08:	b.ne	403a1c <ferror@plt+0x23fc>  // b.any
  403a0c:	adrp	x0, 407000 <ferror@plt+0x59e0>
  403a10:	add	x0, x0, #0x6f9
  403a14:	mov	x1, x22
  403a18:	bl	4015b0 <printf@plt>
  403a1c:	mov	w0, #0xa                   	// #10
  403a20:	str	x22, [sp, #40]
  403a24:	bl	4015d0 <putchar@plt>
  403a28:	ldrb	w8, [x19, #508]
  403a2c:	adrp	x23, 407000 <ferror@plt+0x59e0>
  403a30:	add	x23, x23, #0xcbe
  403a34:	add	x9, sp, #0x60
  403a38:	cmp	w8, #0x0
  403a3c:	add	x8, sp, #0x30
  403a40:	mov	w2, #0x5                   	// #5
  403a44:	mov	x0, xzr
  403a48:	mov	x1, x23
  403a4c:	csel	x20, x8, x9, ne  // ne = any
  403a50:	bl	401590 <dcgettext@plt>
  403a54:	adrp	x24, 407000 <ferror@plt+0x59e0>
  403a58:	add	x24, x24, #0xcc4
  403a5c:	mov	x21, x0
  403a60:	mov	w2, #0x5                   	// #5
  403a64:	mov	x0, xzr
  403a68:	mov	x1, x24
  403a6c:	bl	401590 <dcgettext@plt>
  403a70:	adrp	x25, 407000 <ferror@plt+0x59e0>
  403a74:	add	x25, x25, #0xd5d
  403a78:	mov	x22, x0
  403a7c:	mov	w2, #0x5                   	// #5
  403a80:	mov	x0, xzr
  403a84:	mov	x1, x25
  403a88:	bl	401590 <dcgettext@plt>
  403a8c:	adrp	x27, 407000 <ferror@plt+0x59e0>
  403a90:	add	x27, x27, #0xccb
  403a94:	mov	x26, x0
  403a98:	mov	w2, #0x5                   	// #5
  403a9c:	mov	x0, xzr
  403aa0:	mov	x1, x27
  403aa4:	bl	401590 <dcgettext@plt>
  403aa8:	mov	x28, x0
  403aac:	mov	w2, #0x5                   	// #5
  403ab0:	mov	x0, xzr
  403ab4:	mov	x1, x23
  403ab8:	bl	401590 <dcgettext@plt>
  403abc:	mov	x23, x0
  403ac0:	mov	w2, #0x5                   	// #5
  403ac4:	mov	x0, xzr
  403ac8:	mov	x1, x24
  403acc:	bl	401590 <dcgettext@plt>
  403ad0:	mov	x24, x0
  403ad4:	mov	w2, #0x5                   	// #5
  403ad8:	mov	x0, xzr
  403adc:	mov	x1, x25
  403ae0:	bl	401590 <dcgettext@plt>
  403ae4:	mov	x25, x0
  403ae8:	mov	w2, #0x5                   	// #5
  403aec:	mov	x0, xzr
  403af0:	mov	x1, x27
  403af4:	bl	401590 <dcgettext@plt>
  403af8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403afc:	mov	x27, x0
  403b00:	add	x1, x1, #0xcce
  403b04:	mov	w2, #0x5                   	// #5
  403b08:	mov	x0, xzr
  403b0c:	bl	401590 <dcgettext@plt>
  403b10:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403b14:	mov	x19, x0
  403b18:	add	x1, x1, #0xcd2
  403b1c:	mov	w2, #0x5                   	// #5
  403b20:	mov	x0, xzr
  403b24:	bl	401590 <dcgettext@plt>
  403b28:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403b2c:	stp	x19, x0, [sp, #16]
  403b30:	add	x1, x1, #0xcbc
  403b34:	mov	x0, x20
  403b38:	mov	x2, x21
  403b3c:	mov	x3, x22
  403b40:	mov	x4, x26
  403b44:	mov	x5, x28
  403b48:	mov	x6, x23
  403b4c:	mov	x7, x24
  403b50:	stp	x25, x27, [sp]
  403b54:	bl	4015b0 <printf@plt>
  403b58:	adrp	x8, 419000 <ferror@plt+0x179e0>
  403b5c:	ldrb	w8, [x8, #512]
  403b60:	cmp	w8, #0x1
  403b64:	b.ne	403bd4 <ferror@plt+0x25b4>  // b.any
  403b68:	sub	x0, x29, #0x10
  403b6c:	bl	401490 <time@plt>
  403b70:	sub	x0, x29, #0x10
  403b74:	bl	401460 <localtime@plt>
  403b78:	adrp	x2, 407000 <ferror@plt+0x59e0>
  403b7c:	mov	x3, x0
  403b80:	add	x2, x2, #0x898
  403b84:	sub	x0, x29, #0x30
  403b88:	mov	w1, #0x20                  	// #32
  403b8c:	sub	x19, x29, #0x30
  403b90:	bl	401430 <strftime@plt>
  403b94:	cbz	x0, 403bb0 <ferror@plt+0x2590>
  403b98:	ldr	x20, [sp, #40]
  403b9c:	mov	x0, x20
  403ba0:	bl	4013c0 <strlen@plt>
  403ba4:	add	x8, x0, x19
  403ba8:	sturb	wzr, [x8, #-1]
  403bac:	b	403bb8 <ferror@plt+0x2598>
  403bb0:	ldr	x20, [sp, #40]
  403bb4:	sturb	wzr, [x29, #-48]
  403bb8:	mov	x0, x20
  403bbc:	bl	4013c0 <strlen@plt>
  403bc0:	sub	w1, w0, #0x1
  403bc4:	adrp	x0, 407000 <ferror@plt+0x59e0>
  403bc8:	add	x0, x0, #0x89b
  403bcc:	sub	x2, x29, #0x30
  403bd0:	bl	4015b0 <printf@plt>
  403bd4:	mov	w0, #0xa                   	// #10
  403bd8:	bl	4015d0 <putchar@plt>
  403bdc:	ldp	x20, x19, [sp, #272]
  403be0:	ldp	x22, x21, [sp, #256]
  403be4:	ldp	x24, x23, [sp, #240]
  403be8:	ldp	x26, x25, [sp, #224]
  403bec:	ldp	x28, x27, [sp, #208]
  403bf0:	ldp	x29, x30, [sp, #192]
  403bf4:	add	sp, sp, #0x120
  403bf8:	ret
  403bfc:	stp	x29, x30, [sp, #-48]!
  403c00:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403c04:	stp	x20, x19, [sp, #32]
  403c08:	mov	x19, x0
  403c0c:	add	x1, x1, #0xd52
  403c10:	mov	w2, #0x5                   	// #5
  403c14:	mov	x0, xzr
  403c18:	stp	x22, x21, [sp, #16]
  403c1c:	mov	x29, sp
  403c20:	bl	401590 <dcgettext@plt>
  403c24:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403c28:	mov	x20, x0
  403c2c:	add	x1, x1, #0xd58
  403c30:	mov	w2, #0x5                   	// #5
  403c34:	mov	x0, xzr
  403c38:	bl	401590 <dcgettext@plt>
  403c3c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403c40:	mov	x21, x0
  403c44:	add	x1, x1, #0xd6f
  403c48:	mov	w2, #0x5                   	// #5
  403c4c:	mov	x0, xzr
  403c50:	bl	401590 <dcgettext@plt>
  403c54:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403c58:	mov	x22, x0
  403c5c:	add	x1, x1, #0xd65
  403c60:	mov	w2, #0x5                   	// #5
  403c64:	mov	x0, xzr
  403c68:	bl	401590 <dcgettext@plt>
  403c6c:	mov	x5, x0
  403c70:	adrp	x0, 407000 <ferror@plt+0x59e0>
  403c74:	add	x0, x0, #0xd34
  403c78:	mov	x1, x19
  403c7c:	mov	x2, x20
  403c80:	mov	x3, x21
  403c84:	mov	x4, x22
  403c88:	bl	4015b0 <printf@plt>
  403c8c:	ldp	x20, x19, [sp, #32]
  403c90:	ldp	x22, x21, [sp, #16]
  403c94:	ldp	x29, x30, [sp], #48
  403c98:	ret
  403c9c:	stp	x29, x30, [sp, #-48]!
  403ca0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403ca4:	add	x1, x1, #0xdfe
  403ca8:	mov	w2, #0x5                   	// #5
  403cac:	mov	x0, xzr
  403cb0:	stp	x22, x21, [sp, #16]
  403cb4:	stp	x20, x19, [sp, #32]
  403cb8:	mov	x29, sp
  403cbc:	bl	401590 <dcgettext@plt>
  403cc0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403cc4:	mov	x19, x0
  403cc8:	add	x1, x1, #0xe04
  403ccc:	mov	w2, #0x5                   	// #5
  403cd0:	mov	x0, xzr
  403cd4:	bl	401590 <dcgettext@plt>
  403cd8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403cdc:	mov	x20, x0
  403ce0:	add	x1, x1, #0xe08
  403ce4:	mov	w2, #0x5                   	// #5
  403ce8:	mov	x0, xzr
  403cec:	bl	401590 <dcgettext@plt>
  403cf0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403cf4:	mov	x21, x0
  403cf8:	add	x1, x1, #0xe0e
  403cfc:	mov	w2, #0x5                   	// #5
  403d00:	mov	x0, xzr
  403d04:	bl	401590 <dcgettext@plt>
  403d08:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403d0c:	mov	x22, x0
  403d10:	add	x1, x1, #0xe13
  403d14:	mov	w2, #0x5                   	// #5
  403d18:	mov	x0, xzr
  403d1c:	bl	401590 <dcgettext@plt>
  403d20:	mov	x5, x0
  403d24:	adrp	x0, 407000 <ferror@plt+0x59e0>
  403d28:	add	x0, x0, #0xde7
  403d2c:	mov	x1, x19
  403d30:	mov	x2, x20
  403d34:	mov	x3, x21
  403d38:	mov	x4, x22
  403d3c:	bl	4015b0 <printf@plt>
  403d40:	ldp	x20, x19, [sp, #32]
  403d44:	ldp	x22, x21, [sp, #16]
  403d48:	ldp	x29, x30, [sp], #48
  403d4c:	ret
  403d50:	stp	x29, x30, [sp, #-48]!
  403d54:	stp	x20, x19, [sp, #32]
  403d58:	mov	x29, sp
  403d5c:	mov	x20, x1
  403d60:	mov	x19, x0
  403d64:	str	x21, [sp, #16]
  403d68:	str	xzr, [x29, #24]
  403d6c:	cbz	x0, 403d9c <ferror@plt+0x277c>
  403d70:	ldrb	w8, [x19]
  403d74:	cbz	w8, 403d9c <ferror@plt+0x277c>
  403d78:	bl	4015c0 <__errno_location@plt>
  403d7c:	mov	x21, x0
  403d80:	str	wzr, [x0]
  403d84:	add	x1, x29, #0x18
  403d88:	mov	w2, #0xa                   	// #10
  403d8c:	mov	x0, x19
  403d90:	bl	401540 <strtol@plt>
  403d94:	ldr	w8, [x21]
  403d98:	cbz	w8, 403dd0 <ferror@plt+0x27b0>
  403d9c:	bl	4015c0 <__errno_location@plt>
  403da0:	ldr	w1, [x0]
  403da4:	adrp	x2, 407000 <ferror@plt+0x59e0>
  403da8:	add	x2, x2, #0xf50
  403dac:	mov	w0, #0x1                   	// #1
  403db0:	mov	x3, x20
  403db4:	mov	x4, x19
  403db8:	bl	4013f0 <error@plt>
  403dbc:	mov	x0, xzr
  403dc0:	ldp	x20, x19, [sp, #32]
  403dc4:	ldr	x21, [sp, #16]
  403dc8:	ldp	x29, x30, [sp], #48
  403dcc:	ret
  403dd0:	ldr	x8, [x29, #24]
  403dd4:	cmp	x8, x19
  403dd8:	b.eq	403d9c <ferror@plt+0x277c>  // b.none
  403ddc:	cbz	x8, 403d9c <ferror@plt+0x277c>
  403de0:	ldrb	w8, [x8]
  403de4:	cbnz	w8, 403d9c <ferror@plt+0x277c>
  403de8:	b	403dc0 <ferror@plt+0x27a0>
  403dec:	stp	x29, x30, [sp, #-48]!
  403df0:	stp	x20, x19, [sp, #32]
  403df4:	mov	x29, sp
  403df8:	mov	x20, x1
  403dfc:	mov	x19, x0
  403e00:	str	x21, [sp, #16]
  403e04:	str	xzr, [x29, #24]
  403e08:	cbz	x0, 403e34 <ferror@plt+0x2814>
  403e0c:	ldrb	w8, [x19]
  403e10:	cbz	w8, 403e34 <ferror@plt+0x2814>
  403e14:	bl	4015c0 <__errno_location@plt>
  403e18:	mov	x21, x0
  403e1c:	str	wzr, [x0]
  403e20:	add	x1, x29, #0x18
  403e24:	mov	x0, x19
  403e28:	bl	401410 <strtod@plt>
  403e2c:	ldr	w8, [x21]
  403e30:	cbz	w8, 403e68 <ferror@plt+0x2848>
  403e34:	bl	4015c0 <__errno_location@plt>
  403e38:	ldr	w1, [x0]
  403e3c:	adrp	x2, 407000 <ferror@plt+0x59e0>
  403e40:	add	x2, x2, #0xf50
  403e44:	mov	w0, #0x1                   	// #1
  403e48:	mov	x3, x20
  403e4c:	mov	x4, x19
  403e50:	bl	4013f0 <error@plt>
  403e54:	fmov	d0, xzr
  403e58:	ldp	x20, x19, [sp, #32]
  403e5c:	ldr	x21, [sp, #16]
  403e60:	ldp	x29, x30, [sp], #48
  403e64:	ret
  403e68:	ldr	x8, [x29, #24]
  403e6c:	cmp	x8, x19
  403e70:	b.eq	403e34 <ferror@plt+0x2814>  // b.none
  403e74:	cbz	x8, 403e34 <ferror@plt+0x2814>
  403e78:	ldrb	w8, [x8]
  403e7c:	cbnz	w8, 403e34 <ferror@plt+0x2814>
  403e80:	b	403e58 <ferror@plt+0x2838>
  403e84:	sub	sp, sp, #0x90
  403e88:	stp	x20, x19, [sp, #128]
  403e8c:	mov	x20, x1
  403e90:	mov	x19, x0
  403e94:	stp	x29, x30, [sp, #48]
  403e98:	str	x27, [sp, #64]
  403e9c:	stp	x26, x25, [sp, #80]
  403ea0:	stp	x24, x23, [sp, #96]
  403ea4:	stp	x22, x21, [sp, #112]
  403ea8:	add	x29, sp, #0x30
  403eac:	cbz	x0, 404050 <ferror@plt+0x2a30>
  403eb0:	ldrb	w8, [x19]
  403eb4:	cbz	w8, 404050 <ferror@plt+0x2a30>
  403eb8:	bl	401530 <__ctype_b_loc@plt>
  403ebc:	ldr	x24, [x0]
  403ec0:	mov	x21, x0
  403ec4:	mov	x23, x19
  403ec8:	ldrb	w8, [x23], #1
  403ecc:	ldrh	w9, [x24, x8, lsl #1]
  403ed0:	tbnz	w9, #13, 403ec8 <ferror@plt+0x28a8>
  403ed4:	cmp	w8, #0x2b
  403ed8:	b.eq	403eec <ferror@plt+0x28cc>  // b.none
  403edc:	cmp	w8, #0x2d
  403ee0:	b.ne	403ef4 <ferror@plt+0x28d4>  // b.any
  403ee4:	mov	w22, #0x1                   	// #1
  403ee8:	b	403efc <ferror@plt+0x28dc>
  403eec:	mov	w22, wzr
  403ef0:	b	403efc <ferror@plt+0x28dc>
  403ef4:	mov	w22, wzr
  403ef8:	sub	x23, x23, #0x1
  403efc:	ldrb	w8, [x23]
  403f00:	adrp	x26, 407000 <ferror@plt+0x59e0>
  403f04:	ldr	q0, [x26, #3856]
  403f08:	adrp	x25, 407000 <ferror@plt+0x59e0>
  403f0c:	ldrh	w8, [x24, x8, lsl #1]
  403f10:	tbz	w8, #11, 403f34 <ferror@plt+0x2914>
  403f14:	ldr	q1, [x25, #3872]
  403f18:	add	x27, x23, #0x1
  403f1c:	stur	q1, [x29, #-16]
  403f20:	ldur	q1, [x29, #-16]
  403f24:	bl	405718 <ferror@plt+0x40f8>
  403f28:	ldrb	w8, [x27], #1
  403f2c:	ldrh	w8, [x24, x8, lsl #1]
  403f30:	tbnz	w8, #11, 403f20 <ferror@plt+0x2900>
  403f34:	ldrb	w8, [x23]
  403f38:	adrp	x9, 407000 <ferror@plt+0x59e0>
  403f3c:	ldrh	w10, [x24, x8, lsl #1]
  403f40:	tbnz	w10, #11, 403f50 <ferror@plt+0x2930>
  403f44:	ldr	q0, [x9, #3888]
  403f48:	stur	q0, [x29, #-16]
  403f4c:	b	403fa0 <ferror@plt+0x2980>
  403f50:	ldr	q1, [x9, #3888]
  403f54:	stur	q1, [x29, #-16]
  403f58:	ldr	q1, [x25, #3872]
  403f5c:	str	q1, [sp]
  403f60:	and	w8, w8, #0xff
  403f64:	sub	w0, w8, #0x30
  403f68:	str	q0, [sp, #16]
  403f6c:	bl	406b78 <ferror@plt+0x5558>
  403f70:	mov	v1.16b, v0.16b
  403f74:	ldr	q0, [sp, #16]
  403f78:	bl	405718 <ferror@plt+0x40f8>
  403f7c:	mov	v1.16b, v0.16b
  403f80:	ldur	q0, [x29, #-16]
  403f84:	bl	4041b4 <ferror@plt+0x2b94>
  403f88:	stur	q0, [x29, #-16]
  403f8c:	ldp	q1, q0, [sp]
  403f90:	bl	404e64 <ferror@plt+0x3844>
  403f94:	ldrb	w8, [x23, #1]!
  403f98:	ldrh	w9, [x24, x8, lsl #1]
  403f9c:	tbnz	w9, #11, 403f60 <ferror@plt+0x2940>
  403fa0:	cmp	w8, #0x2e
  403fa4:	b.eq	403fe0 <ferror@plt+0x29c0>  // b.none
  403fa8:	cmp	w8, #0x2c
  403fac:	b.eq	403fe0 <ferror@plt+0x29c0>  // b.none
  403fb0:	cbnz	w8, 403fc4 <ferror@plt+0x29a4>
  403fb4:	adrp	x8, 407000 <ferror@plt+0x59e0>
  403fb8:	ldr	q0, [x8, #3904]
  403fbc:	ldur	q1, [x29, #-16]
  403fc0:	b	404084 <ferror@plt+0x2a64>
  403fc4:	adrp	x2, 407000 <ferror@plt+0x59e0>
  403fc8:	add	x2, x2, #0xf50
  403fcc:	mov	w0, #0x1                   	// #1
  403fd0:	mov	w1, #0x16                  	// #22
  403fd4:	mov	x3, x20
  403fd8:	mov	x4, x19
  403fdc:	bl	4013f0 <error@plt>
  403fe0:	ldr	x9, [x21]
  403fe4:	ldrb	w8, [x23, #1]
  403fe8:	ldrh	w9, [x9, x8, lsl #1]
  403fec:	tbz	w9, #11, 404048 <ferror@plt+0x2a28>
  403ff0:	ldr	x21, [x21]
  403ff4:	ldr	q1, [x26, #3856]
  403ff8:	ldr	q0, [x25, #3872]
  403ffc:	add	x23, x23, #0x2
  404000:	str	q0, [sp]
  404004:	and	w8, w8, #0xff
  404008:	sub	w0, w8, #0x30
  40400c:	str	q1, [sp, #16]
  404010:	bl	406b78 <ferror@plt+0x5558>
  404014:	mov	v1.16b, v0.16b
  404018:	ldr	q0, [sp, #16]
  40401c:	bl	405718 <ferror@plt+0x40f8>
  404020:	mov	v1.16b, v0.16b
  404024:	ldur	q0, [x29, #-16]
  404028:	bl	4041b4 <ferror@plt+0x2b94>
  40402c:	stur	q0, [x29, #-16]
  404030:	ldp	q1, q0, [sp]
  404034:	bl	404e64 <ferror@plt+0x3844>
  404038:	ldrb	w8, [x23], #1
  40403c:	mov	v1.16b, v0.16b
  404040:	ldrh	w9, [x21, x8, lsl #1]
  404044:	tbnz	w9, #11, 404004 <ferror@plt+0x29e4>
  404048:	ldur	q1, [x29, #-16]
  40404c:	cbz	w8, 404078 <ferror@plt+0x2a58>
  404050:	bl	4015c0 <__errno_location@plt>
  404054:	ldr	w1, [x0]
  404058:	adrp	x2, 407000 <ferror@plt+0x59e0>
  40405c:	add	x2, x2, #0xf50
  404060:	mov	w0, #0x1                   	// #1
  404064:	mov	x3, x20
  404068:	mov	x4, x19
  40406c:	bl	4013f0 <error@plt>
  404070:	fmov	d0, xzr
  404074:	b	404098 <ferror@plt+0x2a78>
  404078:	adrp	x8, 407000 <ferror@plt+0x59e0>
  40407c:	ldr	q0, [x8, #3904]
  404080:	stur	q1, [x29, #-16]
  404084:	bl	405e6c <ferror@plt+0x484c>
  404088:	cmp	w22, #0x0
  40408c:	b.ne	404094 <ferror@plt+0x2a74>  // b.any
  404090:	ldur	q0, [x29, #-16]
  404094:	bl	406bd4 <ferror@plt+0x55b4>
  404098:	ldp	x20, x19, [sp, #128]
  40409c:	ldp	x22, x21, [sp, #112]
  4040a0:	ldp	x24, x23, [sp, #96]
  4040a4:	ldp	x26, x25, [sp, #80]
  4040a8:	ldr	x27, [sp, #64]
  4040ac:	ldp	x29, x30, [sp, #48]
  4040b0:	add	sp, sp, #0x90
  4040b4:	ret
  4040b8:	stp	x29, x30, [sp, #-48]!
  4040bc:	str	x21, [sp, #16]
  4040c0:	stp	x20, x19, [sp, #32]
  4040c4:	mov	x29, sp
  4040c8:	mov	x20, x0
  4040cc:	bl	401450 <__fpending@plt>
  4040d0:	mov	x19, x0
  4040d4:	mov	x0, x20
  4040d8:	bl	401620 <ferror@plt>
  4040dc:	mov	w21, w0
  4040e0:	mov	x0, x20
  4040e4:	bl	401470 <fclose@plt>
  4040e8:	cbz	w21, 404118 <ferror@plt+0x2af8>
  4040ec:	cbnz	w0, 404104 <ferror@plt+0x2ae4>
  4040f0:	bl	4015c0 <__errno_location@plt>
  4040f4:	ldr	w8, [x0]
  4040f8:	cmp	w8, #0x20
  4040fc:	b.eq	404104 <ferror@plt+0x2ae4>  // b.none
  404100:	str	wzr, [x0]
  404104:	mov	w0, #0xffffffff            	// #-1
  404108:	ldp	x20, x19, [sp, #32]
  40410c:	ldr	x21, [sp, #16]
  404110:	ldp	x29, x30, [sp], #48
  404114:	ret
  404118:	cbz	w0, 404108 <ferror@plt+0x2ae8>
  40411c:	cbnz	x19, 4040ec <ferror@plt+0x2acc>
  404120:	bl	4015c0 <__errno_location@plt>
  404124:	ldr	w8, [x0]
  404128:	cmp	w8, #0x9
  40412c:	csetm	w0, ne  // ne = any
  404130:	b	404108 <ferror@plt+0x2ae8>
  404134:	stp	x29, x30, [sp, #-32]!
  404138:	adrp	x8, 419000 <ferror@plt+0x179e0>
  40413c:	ldr	x0, [x8, #392]
  404140:	str	x19, [sp, #16]
  404144:	mov	x29, sp
  404148:	bl	4040b8 <ferror@plt+0x2a98>
  40414c:	cbz	w0, 404160 <ferror@plt+0x2b40>
  404150:	bl	4015c0 <__errno_location@plt>
  404154:	ldr	w8, [x0]
  404158:	cmp	w8, #0x20
  40415c:	b.ne	40417c <ferror@plt+0x2b5c>  // b.any
  404160:	adrp	x8, 419000 <ferror@plt+0x179e0>
  404164:	ldr	x0, [x8, #368]
  404168:	bl	4040b8 <ferror@plt+0x2a98>
  40416c:	cbnz	w0, 4041ac <ferror@plt+0x2b8c>
  404170:	ldr	x19, [sp, #16]
  404174:	ldp	x29, x30, [sp], #32
  404178:	ret
  40417c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  404180:	add	x1, x1, #0xf59
  404184:	mov	w2, #0x5                   	// #5
  404188:	mov	x19, x0
  40418c:	mov	x0, xzr
  404190:	bl	401590 <dcgettext@plt>
  404194:	ldr	w1, [x19]
  404198:	adrp	x2, 407000 <ferror@plt+0x59e0>
  40419c:	mov	x3, x0
  4041a0:	add	x2, x2, #0x6f9
  4041a4:	mov	w0, wzr
  4041a8:	bl	4013f0 <error@plt>
  4041ac:	mov	w0, #0x1                   	// #1
  4041b0:	bl	4013b0 <_exit@plt>
  4041b4:	stp	x29, x30, [sp, #-32]!
  4041b8:	mov	x29, sp
  4041bc:	str	q0, [sp, #16]
  4041c0:	ldr	x6, [sp, #16]
  4041c4:	ldr	x4, [sp, #24]
  4041c8:	str	q1, [sp, #16]
  4041cc:	ldr	x7, [sp, #16]
  4041d0:	ldr	x0, [sp, #24]
  4041d4:	mrs	x11, fpcr
  4041d8:	ubfx	x5, x4, #48, #15
  4041dc:	mov	x9, x5
  4041e0:	lsr	x10, x4, #63
  4041e4:	ubfiz	x1, x4, #3, #48
  4041e8:	orr	x1, x1, x6, lsr #61
  4041ec:	lsl	x3, x6, #3
  4041f0:	ubfx	x8, x0, #48, #15
  4041f4:	mov	x13, x8
  4041f8:	lsr	x14, x0, #63
  4041fc:	ubfiz	x0, x0, #3, #48
  404200:	orr	x2, x0, x7, lsr #61
  404204:	lsl	x12, x7, #3
  404208:	cmp	x14, x4, lsr #63
  40420c:	b.eq	404254 <ferror@plt+0x2c34>  // b.none
  404210:	sub	w0, w5, w8
  404214:	cmp	w0, #0x0
  404218:	b.le	4047bc <ferror@plt+0x319c>
  40421c:	cbnz	x8, 4046ac <ferror@plt+0x308c>
  404220:	orr	x4, x2, x12
  404224:	cbz	x4, 404674 <ferror@plt+0x3054>
  404228:	subs	w0, w0, #0x1
  40422c:	b.eq	40469c <ferror@plt+0x307c>  // b.none
  404230:	mov	x4, #0x7fff                	// #32767
  404234:	cmp	x5, x4
  404238:	b.ne	4046bc <ferror@plt+0x309c>  // b.any
  40423c:	orr	x0, x1, x3
  404240:	cbz	x0, 404dbc <ferror@plt+0x379c>
  404244:	lsr	x0, x1, #50
  404248:	eor	x0, x0, #0x1
  40424c:	and	w0, w0, #0x1
  404250:	b	404c68 <ferror@plt+0x3648>
  404254:	sub	w0, w5, w8
  404258:	cmp	w0, #0x0
  40425c:	b.le	404398 <ferror@plt+0x2d78>
  404260:	cbnz	x8, 4042cc <ferror@plt+0x2cac>
  404264:	orr	x4, x2, x12
  404268:	cbz	x4, 404298 <ferror@plt+0x2c78>
  40426c:	subs	w0, w0, #0x1
  404270:	b.eq	4042c0 <ferror@plt+0x2ca0>  // b.none
  404274:	mov	x4, #0x7fff                	// #32767
  404278:	cmp	x5, x4
  40427c:	b.ne	4042dc <ferror@plt+0x2cbc>  // b.any
  404280:	orr	x0, x1, x3
  404284:	cbz	x0, 404d08 <ferror@plt+0x36e8>
  404288:	lsr	x0, x1, #50
  40428c:	eor	x0, x0, #0x1
  404290:	and	w0, w0, #0x1
  404294:	b	404c68 <ferror@plt+0x3648>
  404298:	mov	x4, x3
  40429c:	mov	x0, #0x7fff                	// #32767
  4042a0:	cmp	x5, x0
  4042a4:	b.ne	404b2c <ferror@plt+0x350c>  // b.any
  4042a8:	orr	x0, x1, x3
  4042ac:	cbz	x0, 404cf8 <ferror@plt+0x36d8>
  4042b0:	lsr	x0, x1, #50
  4042b4:	eor	x0, x0, #0x1
  4042b8:	and	w0, w0, #0x1
  4042bc:	b	404c68 <ferror@plt+0x3648>
  4042c0:	adds	x4, x3, x12
  4042c4:	adc	x1, x2, x1
  4042c8:	b	40431c <ferror@plt+0x2cfc>
  4042cc:	orr	x2, x2, #0x8000000000000
  4042d0:	mov	x4, #0x7fff                	// #32767
  4042d4:	cmp	x5, x4
  4042d8:	b.eq	40434c <ferror@plt+0x2d2c>  // b.none
  4042dc:	cmp	w0, #0x74
  4042e0:	b.gt	404cb4 <ferror@plt+0x3694>
  4042e4:	cmp	w0, #0x3f
  4042e8:	b.gt	404364 <ferror@plt+0x2d44>
  4042ec:	mov	w5, #0x40                  	// #64
  4042f0:	sub	w5, w5, w0
  4042f4:	lsl	x4, x2, x5
  4042f8:	lsr	x6, x12, x0
  4042fc:	orr	x4, x4, x6
  404300:	lsl	x5, x12, x5
  404304:	cmp	x5, #0x0
  404308:	cset	x5, ne  // ne = any
  40430c:	orr	x4, x4, x5
  404310:	lsr	x0, x2, x0
  404314:	adds	x4, x4, x3
  404318:	adc	x1, x0, x1
  40431c:	tbz	x1, #51, 404b2c <ferror@plt+0x350c>
  404320:	add	x9, x9, #0x1
  404324:	mov	x0, #0x7fff                	// #32767
  404328:	cmp	x9, x0
  40432c:	b.eq	40463c <ferror@plt+0x301c>  // b.none
  404330:	and	x0, x1, #0xfff7ffffffffffff
  404334:	and	x3, x4, #0x1
  404338:	orr	x3, x3, x4, lsr #1
  40433c:	orr	x3, x3, x1, lsl #63
  404340:	lsr	x1, x0, #1
  404344:	mov	w0, #0x0                   	// #0
  404348:	b	404c68 <ferror@plt+0x3648>
  40434c:	orr	x0, x1, x3
  404350:	cbz	x0, 404d18 <ferror@plt+0x36f8>
  404354:	lsr	x0, x1, #50
  404358:	eor	x0, x0, #0x1
  40435c:	and	w0, w0, #0x1
  404360:	b	404c68 <ferror@plt+0x3648>
  404364:	sub	w4, w0, #0x40
  404368:	lsr	x4, x2, x4
  40436c:	mov	w5, #0x80                  	// #128
  404370:	sub	w5, w5, w0
  404374:	lsl	x2, x2, x5
  404378:	cmp	w0, #0x40
  40437c:	csel	x0, x2, xzr, ne  // ne = any
  404380:	orr	x12, x0, x12
  404384:	cmp	x12, #0x0
  404388:	cset	x0, ne  // ne = any
  40438c:	orr	x4, x4, x0
  404390:	mov	x0, #0x0                   	// #0
  404394:	b	404314 <ferror@plt+0x2cf4>
  404398:	tbnz	w0, #31, 4043dc <ferror@plt+0x2dbc>
  40439c:	add	x0, x5, #0x1
  4043a0:	tst	x0, #0x7ffe
  4043a4:	b.ne	4045dc <ferror@plt+0x2fbc>  // b.any
  4043a8:	cbnz	x5, 404528 <ferror@plt+0x2f08>
  4043ac:	orr	x0, x1, x3
  4043b0:	cbz	x0, 404ca8 <ferror@plt+0x3688>
  4043b4:	orr	x0, x2, x12
  4043b8:	cbz	x0, 404e1c <ferror@plt+0x37fc>
  4043bc:	adds	x4, x3, x12
  4043c0:	adc	x1, x2, x1
  4043c4:	tbz	x1, #51, 404b30 <ferror@plt+0x3510>
  4043c8:	and	x1, x1, #0xfff7ffffffffffff
  4043cc:	mov	x3, x4
  4043d0:	mov	x9, #0x1                   	// #1
  4043d4:	mov	w0, #0x0                   	// #0
  4043d8:	b	404c68 <ferror@plt+0x3648>
  4043dc:	cbnz	x5, 404474 <ferror@plt+0x2e54>
  4043e0:	orr	x4, x1, x3
  4043e4:	cbz	x4, 404424 <ferror@plt+0x2e04>
  4043e8:	cmn	w0, #0x1
  4043ec:	b.eq	404464 <ferror@plt+0x2e44>  // b.none
  4043f0:	mvn	w0, w0
  4043f4:	mov	x4, #0x7fff                	// #32767
  4043f8:	cmp	x8, x4
  4043fc:	b.ne	404488 <ferror@plt+0x2e68>  // b.any
  404400:	orr	x3, x2, x12
  404404:	cbz	x3, 404d34 <ferror@plt+0x3714>
  404408:	lsr	x0, x2, #50
  40440c:	eor	x0, x0, #0x1
  404410:	and	w0, w0, #0x1
  404414:	mov	x1, x2
  404418:	mov	x3, x12
  40441c:	mov	x9, x8
  404420:	b	404c68 <ferror@plt+0x3648>
  404424:	mov	x0, #0x7fff                	// #32767
  404428:	cmp	x8, x0
  40442c:	b.eq	404440 <ferror@plt+0x2e20>  // b.none
  404430:	mov	x1, x2
  404434:	mov	x4, x12
  404438:	mov	x9, x8
  40443c:	b	404b2c <ferror@plt+0x350c>
  404440:	orr	x3, x2, x12
  404444:	cbz	x3, 404d28 <ferror@plt+0x3708>
  404448:	lsr	x0, x2, #50
  40444c:	eor	x0, x0, #0x1
  404450:	and	w0, w0, #0x1
  404454:	mov	x1, x2
  404458:	mov	x3, x12
  40445c:	mov	x9, x8
  404460:	b	404c68 <ferror@plt+0x3648>
  404464:	adds	x4, x3, x12
  404468:	adc	x1, x2, x1
  40446c:	mov	x9, x8
  404470:	b	40431c <ferror@plt+0x2cfc>
  404474:	neg	w0, w0
  404478:	orr	x1, x1, #0x8000000000000
  40447c:	mov	x4, #0x7fff                	// #32767
  404480:	cmp	x8, x4
  404484:	b.eq	4044d0 <ferror@plt+0x2eb0>  // b.none
  404488:	cmp	w0, #0x74
  40448c:	b.gt	404cc0 <ferror@plt+0x36a0>
  404490:	cmp	w0, #0x3f
  404494:	b.gt	4044f4 <ferror@plt+0x2ed4>
  404498:	mov	w5, #0x40                  	// #64
  40449c:	sub	w5, w5, w0
  4044a0:	lsl	x4, x1, x5
  4044a4:	lsr	x6, x3, x0
  4044a8:	orr	x4, x4, x6
  4044ac:	lsl	x3, x3, x5
  4044b0:	cmp	x3, #0x0
  4044b4:	cset	x3, ne  // ne = any
  4044b8:	orr	x4, x4, x3
  4044bc:	lsr	x1, x1, x0
  4044c0:	adds	x4, x4, x12
  4044c4:	adc	x1, x1, x2
  4044c8:	mov	x9, x13
  4044cc:	b	40431c <ferror@plt+0x2cfc>
  4044d0:	orr	x3, x2, x12
  4044d4:	cbz	x3, 404d40 <ferror@plt+0x3720>
  4044d8:	lsr	x0, x2, #50
  4044dc:	eor	x0, x0, #0x1
  4044e0:	and	w0, w0, #0x1
  4044e4:	mov	x1, x2
  4044e8:	mov	x3, x12
  4044ec:	mov	x9, x8
  4044f0:	b	404c68 <ferror@plt+0x3648>
  4044f4:	sub	w4, w0, #0x40
  4044f8:	lsr	x4, x1, x4
  4044fc:	mov	w5, #0x80                  	// #128
  404500:	sub	w5, w5, w0
  404504:	lsl	x1, x1, x5
  404508:	cmp	w0, #0x40
  40450c:	csel	x0, x1, xzr, ne  // ne = any
  404510:	orr	x3, x0, x3
  404514:	cmp	x3, #0x0
  404518:	cset	x0, ne  // ne = any
  40451c:	orr	x4, x4, x0
  404520:	mov	x1, #0x0                   	// #0
  404524:	b	4044c0 <ferror@plt+0x2ea0>
  404528:	mov	x0, #0x7fff                	// #32767
  40452c:	cmp	x5, x0
  404530:	b.eq	40458c <ferror@plt+0x2f6c>  // b.none
  404534:	mov	w0, #0x0                   	// #0
  404538:	mov	x4, #0x7fff                	// #32767
  40453c:	cmp	x8, x4
  404540:	b.eq	4045ac <ferror@plt+0x2f8c>  // b.none
  404544:	orr	x4, x1, x3
  404548:	cbz	x4, 404c98 <ferror@plt+0x3678>
  40454c:	orr	x12, x2, x12
  404550:	mov	x9, #0x7fff                	// #32767
  404554:	cbz	x12, 404c68 <ferror@plt+0x3648>
  404558:	bfi	x6, x1, #61, #3
  40455c:	lsr	x3, x1, #3
  404560:	tbz	x1, #50, 40457c <ferror@plt+0x2f5c>
  404564:	lsr	x1, x2, #3
  404568:	tbnz	x2, #50, 40457c <ferror@plt+0x2f5c>
  40456c:	mov	x6, x7
  404570:	bfi	x6, x2, #61, #3
  404574:	mov	x3, x1
  404578:	mov	x10, x14
  40457c:	extr	x1, x3, x6, #61
  404580:	lsl	x3, x6, #3
  404584:	mov	x9, #0x7fff                	// #32767
  404588:	b	404c68 <ferror@plt+0x3648>
  40458c:	orr	x0, x1, x3
  404590:	cbz	x0, 404e48 <ferror@plt+0x3828>
  404594:	lsr	x0, x1, #50
  404598:	eor	x0, x0, #0x1
  40459c:	and	w0, w0, #0x1
  4045a0:	mov	x4, #0x7fff                	// #32767
  4045a4:	cmp	x8, x4
  4045a8:	b.ne	40454c <ferror@plt+0x2f2c>  // b.any
  4045ac:	orr	x4, x2, x12
  4045b0:	cbz	x4, 404544 <ferror@plt+0x2f24>
  4045b4:	tst	x2, #0x4000000000000
  4045b8:	csinc	w0, w0, wzr, ne  // ne = any
  4045bc:	orr	x3, x1, x3
  4045c0:	cbnz	x3, 404558 <ferror@plt+0x2f38>
  4045c4:	mov	x1, x2
  4045c8:	mov	x3, x12
  4045cc:	mov	x9, #0x7fff                	// #32767
  4045d0:	b	404c68 <ferror@plt+0x3648>
  4045d4:	mov	w0, #0x0                   	// #0
  4045d8:	b	4045ac <ferror@plt+0x2f8c>
  4045dc:	mov	x4, #0x7fff                	// #32767
  4045e0:	cmp	x0, x4
  4045e4:	b.eq	404604 <ferror@plt+0x2fe4>  // b.none
  4045e8:	adds	x3, x3, x12
  4045ec:	adc	x1, x2, x1
  4045f0:	extr	x3, x1, x3, #1
  4045f4:	lsr	x1, x1, #1
  4045f8:	mov	x9, x0
  4045fc:	mov	w0, #0x0                   	// #0
  404600:	b	404c68 <ferror@plt+0x3648>
  404604:	ands	x3, x11, #0xc00000
  404608:	b.eq	404d4c <ferror@plt+0x372c>  // b.none
  40460c:	cmp	x3, #0x400, lsl #12
  404610:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  404614:	b.eq	404d58 <ferror@plt+0x3738>  // b.none
  404618:	cmp	x3, #0x800, lsl #12
  40461c:	ccmp	x10, #0x0, #0x4, eq  // eq = none
  404620:	b.ne	404d6c <ferror@plt+0x374c>  // b.any
  404624:	mov	w4, #0x0                   	// #0
  404628:	mov	x1, #0xffffffffffffffff    	// #-1
  40462c:	mov	x3, x1
  404630:	mov	x9, #0x7ffe                	// #32766
  404634:	mov	w0, #0x14                  	// #20
  404638:	b	404c74 <ferror@plt+0x3654>
  40463c:	ands	x3, x11, #0xc00000
  404640:	b.eq	404d7c <ferror@plt+0x375c>  // b.none
  404644:	cmp	x3, #0x400, lsl #12
  404648:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  40464c:	b.eq	404d88 <ferror@plt+0x3768>  // b.none
  404650:	cmp	x3, #0x800, lsl #12
  404654:	ccmp	x10, #0x0, #0x4, eq  // eq = none
  404658:	b.ne	404d9c <ferror@plt+0x377c>  // b.any
  40465c:	mov	w4, #0x0                   	// #0
  404660:	mov	x1, #0xffffffffffffffff    	// #-1
  404664:	mov	x3, x1
  404668:	mov	x9, #0x7ffe                	// #32766
  40466c:	mov	w0, #0x14                  	// #20
  404670:	b	404c74 <ferror@plt+0x3654>
  404674:	mov	x4, x3
  404678:	mov	x0, #0x7fff                	// #32767
  40467c:	cmp	x5, x0
  404680:	b.ne	404b2c <ferror@plt+0x350c>  // b.any
  404684:	orr	x0, x1, x3
  404688:	cbz	x0, 404dac <ferror@plt+0x378c>
  40468c:	lsr	x0, x1, #50
  404690:	eor	x0, x0, #0x1
  404694:	and	w0, w0, #0x1
  404698:	b	404c68 <ferror@plt+0x3648>
  40469c:	sub	x4, x3, x12
  4046a0:	cmp	x3, x4
  4046a4:	sbc	x1, x1, x2
  4046a8:	b	404700 <ferror@plt+0x30e0>
  4046ac:	orr	x2, x2, #0x8000000000000
  4046b0:	mov	x4, #0x7fff                	// #32767
  4046b4:	cmp	x5, x4
  4046b8:	b.eq	404770 <ferror@plt+0x3150>  // b.none
  4046bc:	cmp	w0, #0x74
  4046c0:	b.gt	404ccc <ferror@plt+0x36ac>
  4046c4:	cmp	w0, #0x3f
  4046c8:	b.gt	404788 <ferror@plt+0x3168>
  4046cc:	mov	w5, #0x40                  	// #64
  4046d0:	sub	w5, w5, w0
  4046d4:	lsl	x4, x2, x5
  4046d8:	lsr	x6, x12, x0
  4046dc:	orr	x4, x4, x6
  4046e0:	lsl	x12, x12, x5
  4046e4:	cmp	x12, #0x0
  4046e8:	cset	x5, ne  // ne = any
  4046ec:	orr	x4, x4, x5
  4046f0:	lsr	x0, x2, x0
  4046f4:	sub	x4, x3, x4
  4046f8:	cmp	x3, x4
  4046fc:	sbc	x1, x1, x0
  404700:	tbz	x1, #51, 404b2c <ferror@plt+0x350c>
  404704:	and	x5, x1, #0x7ffffffffffff
  404708:	cbz	x5, 404ad0 <ferror@plt+0x34b0>
  40470c:	clz	x0, x5
  404710:	sub	w0, w0, #0xc
  404714:	lsl	x5, x5, x0
  404718:	neg	w1, w0
  40471c:	lsr	x1, x4, x1
  404720:	orr	x1, x1, x5
  404724:	lsl	x5, x4, x0
  404728:	sxtw	x2, w0
  40472c:	cmp	x9, w0, sxtw
  404730:	b.gt	404b20 <ferror@plt+0x3500>
  404734:	sub	w9, w0, w9
  404738:	add	w6, w9, #0x1
  40473c:	cmp	w6, #0x3f
  404740:	b.gt	404aec <ferror@plt+0x34cc>
  404744:	mov	w0, #0x40                  	// #64
  404748:	sub	w0, w0, w6
  40474c:	lsl	x4, x1, x0
  404750:	lsr	x2, x5, x6
  404754:	orr	x4, x4, x2
  404758:	lsl	x5, x5, x0
  40475c:	cmp	x5, #0x0
  404760:	cset	x3, ne  // ne = any
  404764:	orr	x4, x4, x3
  404768:	lsr	x1, x1, x6
  40476c:	b	404b30 <ferror@plt+0x3510>
  404770:	orr	x0, x1, x3
  404774:	cbz	x0, 404dcc <ferror@plt+0x37ac>
  404778:	lsr	x0, x1, #50
  40477c:	eor	x0, x0, #0x1
  404780:	and	w0, w0, #0x1
  404784:	b	404c68 <ferror@plt+0x3648>
  404788:	sub	w4, w0, #0x40
  40478c:	lsr	x4, x2, x4
  404790:	mov	w5, #0x80                  	// #128
  404794:	sub	w5, w5, w0
  404798:	lsl	x2, x2, x5
  40479c:	cmp	w0, #0x40
  4047a0:	csel	x2, x2, xzr, ne  // ne = any
  4047a4:	orr	x12, x2, x12
  4047a8:	cmp	x12, #0x0
  4047ac:	cset	x0, ne  // ne = any
  4047b0:	orr	x4, x4, x0
  4047b4:	mov	x0, #0x0                   	// #0
  4047b8:	b	4046f4 <ferror@plt+0x30d4>
  4047bc:	tbnz	w0, #31, 404804 <ferror@plt+0x31e4>
  4047c0:	add	x0, x5, #0x1
  4047c4:	ands	x4, x0, #0x7ffe
  4047c8:	b.ne	404a90 <ferror@plt+0x3470>  // b.any
  4047cc:	cbnz	x5, 4049a8 <ferror@plt+0x3388>
  4047d0:	orr	x0, x1, x3
  4047d4:	cbz	x0, 404970 <ferror@plt+0x3350>
  4047d8:	orr	x0, x2, x12
  4047dc:	cbz	x0, 404e1c <ferror@plt+0x37fc>
  4047e0:	sub	x0, x3, x12
  4047e4:	cmp	x3, x0
  4047e8:	sbc	x5, x1, x2
  4047ec:	tbz	x5, #51, 40498c <ferror@plt+0x336c>
  4047f0:	sub	x4, x12, x3
  4047f4:	cmp	x12, x4
  4047f8:	sbc	x1, x2, x1
  4047fc:	mov	x10, x14
  404800:	b	404b30 <ferror@plt+0x3510>
  404804:	cbnz	x5, 4048b0 <ferror@plt+0x3290>
  404808:	orr	x4, x1, x3
  40480c:	cbz	x4, 404850 <ferror@plt+0x3230>
  404810:	cmn	w0, #0x1
  404814:	b.eq	404898 <ferror@plt+0x3278>  // b.none
  404818:	mvn	w0, w0
  40481c:	mov	x4, #0x7fff                	// #32767
  404820:	cmp	x8, x4
  404824:	b.ne	4048c4 <ferror@plt+0x32a4>  // b.any
  404828:	orr	x3, x2, x12
  40482c:	cbz	x3, 404df0 <ferror@plt+0x37d0>
  404830:	lsr	x0, x2, #50
  404834:	eor	x0, x0, #0x1
  404838:	and	w0, w0, #0x1
  40483c:	mov	x1, x2
  404840:	mov	x3, x12
  404844:	mov	x9, x8
  404848:	mov	x10, x14
  40484c:	b	404c68 <ferror@plt+0x3648>
  404850:	mov	x0, #0x7fff                	// #32767
  404854:	cmp	x8, x0
  404858:	b.eq	404870 <ferror@plt+0x3250>  // b.none
  40485c:	mov	x1, x2
  404860:	mov	x4, x12
  404864:	mov	x9, x8
  404868:	mov	x10, x14
  40486c:	b	404b2c <ferror@plt+0x350c>
  404870:	orr	x3, x2, x12
  404874:	cbz	x3, 404de0 <ferror@plt+0x37c0>
  404878:	lsr	x0, x2, #50
  40487c:	eor	x0, x0, #0x1
  404880:	and	w0, w0, #0x1
  404884:	mov	x1, x2
  404888:	mov	x3, x12
  40488c:	mov	x9, x8
  404890:	mov	x10, x14
  404894:	b	404c68 <ferror@plt+0x3648>
  404898:	sub	x4, x12, x3
  40489c:	cmp	x12, x4
  4048a0:	sbc	x1, x2, x1
  4048a4:	mov	x9, x8
  4048a8:	mov	x10, x14
  4048ac:	b	404700 <ferror@plt+0x30e0>
  4048b0:	neg	w0, w0
  4048b4:	orr	x1, x1, #0x8000000000000
  4048b8:	mov	x4, #0x7fff                	// #32767
  4048bc:	cmp	x8, x4
  4048c0:	b.eq	404914 <ferror@plt+0x32f4>  // b.none
  4048c4:	cmp	w0, #0x74
  4048c8:	b.gt	404cd8 <ferror@plt+0x36b8>
  4048cc:	cmp	w0, #0x3f
  4048d0:	b.gt	40493c <ferror@plt+0x331c>
  4048d4:	mov	w5, #0x40                  	// #64
  4048d8:	sub	w5, w5, w0
  4048dc:	lsl	x4, x1, x5
  4048e0:	lsr	x6, x3, x0
  4048e4:	orr	x4, x4, x6
  4048e8:	lsl	x3, x3, x5
  4048ec:	cmp	x3, #0x0
  4048f0:	cset	x3, ne  // ne = any
  4048f4:	orr	x4, x4, x3
  4048f8:	lsr	x1, x1, x0
  4048fc:	sub	x4, x12, x4
  404900:	cmp	x12, x4
  404904:	sbc	x1, x2, x1
  404908:	mov	x9, x13
  40490c:	mov	x10, x14
  404910:	b	404700 <ferror@plt+0x30e0>
  404914:	orr	x3, x2, x12
  404918:	cbz	x3, 404e00 <ferror@plt+0x37e0>
  40491c:	lsr	x0, x2, #50
  404920:	eor	x0, x0, #0x1
  404924:	and	w0, w0, #0x1
  404928:	mov	x1, x2
  40492c:	mov	x3, x12
  404930:	mov	x9, x8
  404934:	mov	x10, x14
  404938:	b	404c68 <ferror@plt+0x3648>
  40493c:	sub	w4, w0, #0x40
  404940:	lsr	x4, x1, x4
  404944:	mov	w5, #0x80                  	// #128
  404948:	sub	w5, w5, w0
  40494c:	lsl	x1, x1, x5
  404950:	cmp	w0, #0x40
  404954:	csel	x0, x1, xzr, ne  // ne = any
  404958:	orr	x3, x0, x3
  40495c:	cmp	x3, #0x0
  404960:	cset	x0, ne  // ne = any
  404964:	orr	x4, x4, x0
  404968:	mov	x1, #0x0                   	// #0
  40496c:	b	4048fc <ferror@plt+0x32dc>
  404970:	orr	x4, x2, x12
  404974:	cbnz	x4, 404e10 <ferror@plt+0x37f0>
  404978:	and	x0, x11, #0xc00000
  40497c:	cmp	x0, #0x800, lsl #12
  404980:	cset	x10, eq  // eq = none
  404984:	mov	x1, x4
  404988:	b	404b30 <ferror@plt+0x3510>
  40498c:	orr	x4, x0, x5
  404990:	cbnz	x4, 404e3c <ferror@plt+0x381c>
  404994:	and	x0, x11, #0xc00000
  404998:	cmp	x0, #0x800, lsl #12
  40499c:	cset	x10, eq  // eq = none
  4049a0:	mov	x1, x4
  4049a4:	b	404b30 <ferror@plt+0x3510>
  4049a8:	mov	x0, #0x7fff                	// #32767
  4049ac:	cmp	x5, x0
  4049b0:	b.eq	4049e8 <ferror@plt+0x33c8>  // b.none
  4049b4:	mov	w0, #0x0                   	// #0
  4049b8:	mov	x5, #0x7fff                	// #32767
  4049bc:	cmp	x8, x5
  4049c0:	b.eq	404a3c <ferror@plt+0x341c>  // b.none
  4049c4:	orr	x5, x1, x3
  4049c8:	cbnz	x5, 404a08 <ferror@plt+0x33e8>
  4049cc:	orr	x1, x2, x12
  4049d0:	cbnz	x1, 404a68 <ferror@plt+0x3448>
  4049d4:	mov	x10, x4
  4049d8:	mov	x1, #0x7ffffffffffff       	// #2251799813685247
  4049dc:	mov	x3, #0xfffffffffffffff8    	// #-8
  4049e0:	mov	w0, #0x1                   	// #1
  4049e4:	b	404dd8 <ferror@plt+0x37b8>
  4049e8:	orr	x0, x1, x3
  4049ec:	cbz	x0, 404ce4 <ferror@plt+0x36c4>
  4049f0:	lsr	x0, x1, #50
  4049f4:	eor	x0, x0, #0x1
  4049f8:	and	w0, w0, #0x1
  4049fc:	mov	x5, #0x7fff                	// #32767
  404a00:	cmp	x8, x5
  404a04:	b.eq	404a3c <ferror@plt+0x341c>  // b.none
  404a08:	orr	x12, x2, x12
  404a0c:	mov	x9, #0x7fff                	// #32767
  404a10:	cbz	x12, 404c68 <ferror@plt+0x3648>
  404a14:	lsr	x3, x1, #3
  404a18:	tbz	x1, #50, 404a7c <ferror@plt+0x345c>
  404a1c:	lsr	x4, x2, #3
  404a20:	tbnz	x2, #50, 404a7c <ferror@plt+0x345c>
  404a24:	mov	x6, x7
  404a28:	bfi	x6, x2, #61, #3
  404a2c:	mov	x3, x4
  404a30:	mov	x10, x14
  404a34:	b	404a80 <ferror@plt+0x3460>
  404a38:	mov	w0, #0x0                   	// #0
  404a3c:	orr	x5, x2, x12
  404a40:	cbz	x5, 4049c4 <ferror@plt+0x33a4>
  404a44:	tst	x2, #0x4000000000000
  404a48:	csinc	w0, w0, wzr, ne  // ne = any
  404a4c:	orr	x4, x1, x3
  404a50:	cbnz	x4, 404a08 <ferror@plt+0x33e8>
  404a54:	mov	x1, x2
  404a58:	mov	x3, x12
  404a5c:	mov	x10, x14
  404a60:	mov	x9, #0x7fff                	// #32767
  404a64:	b	404c68 <ferror@plt+0x3648>
  404a68:	mov	x1, x2
  404a6c:	mov	x3, x12
  404a70:	mov	x10, x14
  404a74:	mov	x9, #0x7fff                	// #32767
  404a78:	b	404c68 <ferror@plt+0x3648>
  404a7c:	bfi	x6, x1, #61, #3
  404a80:	extr	x1, x3, x6, #61
  404a84:	lsl	x3, x6, #3
  404a88:	mov	x9, #0x7fff                	// #32767
  404a8c:	b	404c68 <ferror@plt+0x3648>
  404a90:	sub	x4, x3, x12
  404a94:	cmp	x3, x4
  404a98:	sbc	x5, x1, x2
  404a9c:	tbnz	x5, #51, 404abc <ferror@plt+0x349c>
  404aa0:	orr	x1, x4, x5
  404aa4:	cbnz	x1, 404708 <ferror@plt+0x30e8>
  404aa8:	and	x0, x11, #0xc00000
  404aac:	cmp	x0, #0x800, lsl #12
  404ab0:	cset	x10, eq  // eq = none
  404ab4:	mov	x4, x1
  404ab8:	b	404b30 <ferror@plt+0x3510>
  404abc:	sub	x4, x12, x3
  404ac0:	cmp	x12, x4
  404ac4:	sbc	x5, x2, x1
  404ac8:	mov	x10, x14
  404acc:	b	404708 <ferror@plt+0x30e8>
  404ad0:	clz	x1, x4
  404ad4:	add	w0, w1, #0x34
  404ad8:	cmp	w0, #0x3f
  404adc:	b.le	404714 <ferror@plt+0x30f4>
  404ae0:	sub	w1, w1, #0xc
  404ae4:	lsl	x1, x4, x1
  404ae8:	b	404728 <ferror@plt+0x3108>
  404aec:	sub	w9, w9, #0x3f
  404af0:	lsr	x0, x1, x9
  404af4:	mov	w2, #0x80                  	// #128
  404af8:	sub	w2, w2, w6
  404afc:	lsl	x1, x1, x2
  404b00:	cmp	w6, #0x40
  404b04:	csel	x2, x1, xzr, ne  // ne = any
  404b08:	orr	x2, x5, x2
  404b0c:	cmp	x2, #0x0
  404b10:	cset	x4, ne  // ne = any
  404b14:	orr	x4, x0, x4
  404b18:	mov	x1, #0x0                   	// #0
  404b1c:	b	404b30 <ferror@plt+0x3510>
  404b20:	sub	x9, x9, x2
  404b24:	and	x1, x1, #0xfff7ffffffffffff
  404b28:	mov	x4, x5
  404b2c:	cbnz	x9, 404c60 <ferror@plt+0x3640>
  404b30:	orr	x3, x4, x1
  404b34:	cbnz	x3, 404e20 <ferror@plt+0x3800>
  404b38:	mov	x1, x3
  404b3c:	mov	x9, #0x0                   	// #0
  404b40:	mov	w0, #0x0                   	// #0
  404b44:	b	404b78 <ferror@plt+0x3558>
  404b48:	mov	x3, x4
  404b4c:	mov	w4, #0x1                   	// #1
  404b50:	mov	x9, #0x0                   	// #0
  404b54:	mov	w0, #0x0                   	// #0
  404b58:	b	404c74 <ferror@plt+0x3654>
  404b5c:	and	x2, x3, #0xf
  404b60:	cmp	x2, #0x4
  404b64:	b.eq	404b70 <ferror@plt+0x3550>  // b.none
  404b68:	adds	x3, x3, #0x4
  404b6c:	cinc	x1, x1, cs  // cs = hs, nlast
  404b70:	cbz	w4, 404b78 <ferror@plt+0x3558>
  404b74:	orr	w0, w0, #0x8
  404b78:	tbz	x1, #51, 404c24 <ferror@plt+0x3604>
  404b7c:	add	x9, x9, #0x1
  404b80:	mov	x2, #0x7fff                	// #32767
  404b84:	cmp	x9, x2
  404b88:	b.eq	404bf0 <ferror@plt+0x35d0>  // b.none
  404b8c:	and	x2, x1, #0xfff7ffffffffffff
  404b90:	extr	x4, x1, x3, #3
  404b94:	lsr	x1, x2, #3
  404b98:	mov	x3, #0x0                   	// #0
  404b9c:	mov	x2, x4
  404ba0:	bfxil	x3, x1, #0, #48
  404ba4:	bfi	x3, x9, #48, #15
  404ba8:	bfi	x3, x10, #63, #1
  404bac:	stp	x2, x3, [sp, #16]
  404bb0:	cbnz	w0, 404c58 <ferror@plt+0x3638>
  404bb4:	ldr	q0, [sp, #16]
  404bb8:	ldp	x29, x30, [sp], #32
  404bbc:	ret
  404bc0:	cbnz	x10, 404b70 <ferror@plt+0x3550>
  404bc4:	adds	x3, x3, #0x8
  404bc8:	cinc	x1, x1, cs  // cs = hs, nlast
  404bcc:	b	404b70 <ferror@plt+0x3550>
  404bd0:	cbz	x10, 404b70 <ferror@plt+0x3550>
  404bd4:	adds	x3, x3, #0x8
  404bd8:	cinc	x1, x1, cs  // cs = hs, nlast
  404bdc:	b	404b70 <ferror@plt+0x3550>
  404be0:	mov	x3, x4
  404be4:	mov	x9, #0x0                   	// #0
  404be8:	mov	w0, #0x0                   	// #0
  404bec:	b	404b74 <ferror@plt+0x3554>
  404bf0:	ands	x3, x11, #0xc00000
  404bf4:	b.eq	404c18 <ferror@plt+0x35f8>  // b.none
  404bf8:	cmp	x3, #0x400, lsl #12
  404bfc:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  404c00:	b.eq	404c50 <ferror@plt+0x3630>  // b.none
  404c04:	cmp	x3, #0x800, lsl #12
  404c08:	ccmp	x10, #0x0, #0x4, eq  // eq = none
  404c0c:	csetm	x3, eq  // eq = none
  404c10:	mov	x1, #0x7ffe                	// #32766
  404c14:	csel	x9, x9, x1, ne  // ne = any
  404c18:	mov	w1, #0x14                  	// #20
  404c1c:	orr	w0, w0, w1
  404c20:	mov	x1, x3
  404c24:	extr	x4, x1, x3, #3
  404c28:	lsr	x1, x1, #3
  404c2c:	mov	x2, #0x7fff                	// #32767
  404c30:	cmp	x9, x2
  404c34:	b.ne	404b98 <ferror@plt+0x3578>  // b.any
  404c38:	orr	x2, x4, x1
  404c3c:	orr	x1, x1, #0x800000000000
  404c40:	cbnz	x2, 404b98 <ferror@plt+0x3578>
  404c44:	mov	x4, x2
  404c48:	mov	x1, x2
  404c4c:	b	404b98 <ferror@plt+0x3578>
  404c50:	mov	x3, #0x0                   	// #0
  404c54:	b	404c18 <ferror@plt+0x35f8>
  404c58:	bl	406eb8 <ferror@plt+0x5898>
  404c5c:	b	404bb4 <ferror@plt+0x3594>
  404c60:	mov	x3, x4
  404c64:	mov	w0, #0x0                   	// #0
  404c68:	mov	w4, #0x0                   	// #0
  404c6c:	tst	x3, #0x7
  404c70:	b.eq	404b78 <ferror@plt+0x3558>  // b.none
  404c74:	orr	w0, w0, #0x10
  404c78:	and	x2, x11, #0xc00000
  404c7c:	cmp	x2, #0x400, lsl #12
  404c80:	b.eq	404bc0 <ferror@plt+0x35a0>  // b.none
  404c84:	cmp	x2, #0x800, lsl #12
  404c88:	b.eq	404bd0 <ferror@plt+0x35b0>  // b.none
  404c8c:	cbz	x2, 404b5c <ferror@plt+0x353c>
  404c90:	cbnz	w4, 404b74 <ferror@plt+0x3554>
  404c94:	b	404b78 <ferror@plt+0x3558>
  404c98:	mov	x1, x2
  404c9c:	mov	x3, x12
  404ca0:	mov	x9, #0x7fff                	// #32767
  404ca4:	b	404c68 <ferror@plt+0x3648>
  404ca8:	mov	x1, x2
  404cac:	mov	x4, x12
  404cb0:	b	404b30 <ferror@plt+0x3510>
  404cb4:	mov	x0, #0x0                   	// #0
  404cb8:	mov	x4, #0x1                   	// #1
  404cbc:	b	404314 <ferror@plt+0x2cf4>
  404cc0:	mov	x1, #0x0                   	// #0
  404cc4:	mov	x4, #0x1                   	// #1
  404cc8:	b	4044c0 <ferror@plt+0x2ea0>
  404ccc:	mov	x0, #0x0                   	// #0
  404cd0:	mov	x4, #0x1                   	// #1
  404cd4:	b	4046f4 <ferror@plt+0x30d4>
  404cd8:	mov	x1, #0x0                   	// #0
  404cdc:	mov	x4, #0x1                   	// #1
  404ce0:	b	4048fc <ferror@plt+0x32dc>
  404ce4:	mov	x0, #0x7fff                	// #32767
  404ce8:	cmp	x8, x0
  404cec:	b.eq	404a38 <ferror@plt+0x3418>  // b.none
  404cf0:	mov	w0, #0x0                   	// #0
  404cf4:	b	4049cc <ferror@plt+0x33ac>
  404cf8:	mov	x1, x0
  404cfc:	mov	x3, x0
  404d00:	mov	w0, #0x0                   	// #0
  404d04:	b	404dd8 <ferror@plt+0x37b8>
  404d08:	mov	x1, x0
  404d0c:	mov	x3, x0
  404d10:	mov	w0, #0x0                   	// #0
  404d14:	b	404dd8 <ferror@plt+0x37b8>
  404d18:	mov	x1, x0
  404d1c:	mov	x3, x0
  404d20:	mov	w0, #0x0                   	// #0
  404d24:	b	404dd8 <ferror@plt+0x37b8>
  404d28:	mov	x1, x3
  404d2c:	mov	w0, #0x0                   	// #0
  404d30:	b	404dd8 <ferror@plt+0x37b8>
  404d34:	mov	x1, x3
  404d38:	mov	w0, #0x0                   	// #0
  404d3c:	b	404dd8 <ferror@plt+0x37b8>
  404d40:	mov	x1, x3
  404d44:	mov	w0, #0x0                   	// #0
  404d48:	b	404dd8 <ferror@plt+0x37b8>
  404d4c:	mov	x1, x3
  404d50:	mov	w0, #0x14                  	// #20
  404d54:	b	404dd8 <ferror@plt+0x37b8>
  404d58:	mov	x1, #0x0                   	// #0
  404d5c:	mov	x3, #0x0                   	// #0
  404d60:	mov	x10, #0x0                   	// #0
  404d64:	mov	w0, #0x14                  	// #20
  404d68:	b	404dd8 <ferror@plt+0x37b8>
  404d6c:	mov	x1, #0x0                   	// #0
  404d70:	mov	x3, #0x0                   	// #0
  404d74:	mov	w0, #0x14                  	// #20
  404d78:	b	404dd8 <ferror@plt+0x37b8>
  404d7c:	mov	x1, x3
  404d80:	mov	w0, #0x14                  	// #20
  404d84:	b	404dd8 <ferror@plt+0x37b8>
  404d88:	mov	x1, #0x0                   	// #0
  404d8c:	mov	x3, #0x0                   	// #0
  404d90:	mov	x10, #0x0                   	// #0
  404d94:	mov	w0, #0x14                  	// #20
  404d98:	b	404dd8 <ferror@plt+0x37b8>
  404d9c:	mov	x1, #0x0                   	// #0
  404da0:	mov	x3, #0x0                   	// #0
  404da4:	mov	w0, #0x14                  	// #20
  404da8:	b	404dd8 <ferror@plt+0x37b8>
  404dac:	mov	x1, x0
  404db0:	mov	x3, x0
  404db4:	mov	w0, #0x0                   	// #0
  404db8:	b	404dd8 <ferror@plt+0x37b8>
  404dbc:	mov	x1, x0
  404dc0:	mov	x3, x0
  404dc4:	mov	w0, #0x0                   	// #0
  404dc8:	b	404dd8 <ferror@plt+0x37b8>
  404dcc:	mov	x1, x0
  404dd0:	mov	x3, x0
  404dd4:	mov	w0, #0x0                   	// #0
  404dd8:	mov	x9, #0x7fff                	// #32767
  404ddc:	b	404b78 <ferror@plt+0x3558>
  404de0:	mov	x1, x3
  404de4:	mov	x10, x14
  404de8:	mov	w0, #0x0                   	// #0
  404dec:	b	404dd8 <ferror@plt+0x37b8>
  404df0:	mov	x1, x3
  404df4:	mov	x10, x14
  404df8:	mov	w0, #0x0                   	// #0
  404dfc:	b	404dd8 <ferror@plt+0x37b8>
  404e00:	mov	x1, x3
  404e04:	mov	x10, x14
  404e08:	mov	w0, #0x0                   	// #0
  404e0c:	b	404dd8 <ferror@plt+0x37b8>
  404e10:	mov	x1, x2
  404e14:	mov	x3, x12
  404e18:	mov	x10, x14
  404e1c:	mov	x4, x3
  404e20:	tst	x4, #0x7
  404e24:	b.ne	404b48 <ferror@plt+0x3528>  // b.any
  404e28:	tbnz	w11, #11, 404be0 <ferror@plt+0x35c0>
  404e2c:	mov	x3, x4
  404e30:	mov	x9, #0x0                   	// #0
  404e34:	mov	w0, #0x0                   	// #0
  404e38:	b	404b78 <ferror@plt+0x3558>
  404e3c:	mov	x1, x5
  404e40:	mov	x3, x0
  404e44:	b	404e1c <ferror@plt+0x37fc>
  404e48:	mov	x0, #0x7fff                	// #32767
  404e4c:	cmp	x8, x0
  404e50:	b.eq	4045d4 <ferror@plt+0x2fb4>  // b.none
  404e54:	mov	x1, x2
  404e58:	mov	x3, x12
  404e5c:	mov	w0, #0x0                   	// #0
  404e60:	b	404c68 <ferror@plt+0x3648>
  404e64:	stp	x29, x30, [sp, #-32]!
  404e68:	mov	x29, sp
  404e6c:	str	q0, [sp, #16]
  404e70:	ldr	x2, [sp, #16]
  404e74:	ldr	x0, [sp, #24]
  404e78:	str	q1, [sp, #16]
  404e7c:	ldr	x7, [sp, #16]
  404e80:	ldr	x1, [sp, #24]
  404e84:	mrs	x12, fpcr
  404e88:	ubfx	x3, x0, #0, #48
  404e8c:	ubfx	x6, x0, #48, #15
  404e90:	lsr	x0, x0, #63
  404e94:	and	w9, w0, #0xff
  404e98:	cbz	w6, 404f4c <ferror@plt+0x392c>
  404e9c:	mov	x10, x3
  404ea0:	mov	w5, #0x7fff                	// #32767
  404ea4:	cmp	w6, w5
  404ea8:	b.eq	404fb4 <ferror@plt+0x3994>  // b.none
  404eac:	extr	x3, x3, x2, #61
  404eb0:	orr	x10, x3, #0x8000000000000
  404eb4:	lsl	x13, x2, #3
  404eb8:	and	x6, x6, #0xffff
  404ebc:	sub	x6, x6, #0x3, lsl #12
  404ec0:	sub	x6, x6, #0xfff
  404ec4:	mov	x14, #0x0                   	// #0
  404ec8:	mov	w3, #0x0                   	// #0
  404ecc:	ubfx	x8, x1, #0, #48
  404ed0:	mov	x4, x8
  404ed4:	ubfx	x11, x1, #48, #15
  404ed8:	lsr	x2, x1, #63
  404edc:	and	w1, w2, #0xff
  404ee0:	cbz	w11, 404ffc <ferror@plt+0x39dc>
  404ee4:	mov	w15, #0x7fff                	// #32767
  404ee8:	cmp	w11, w15
  404eec:	b.eq	40505c <ferror@plt+0x3a3c>  // b.none
  404ef0:	extr	x4, x8, x7, #61
  404ef4:	orr	x4, x4, #0x8000000000000
  404ef8:	lsl	x5, x7, #3
  404efc:	and	x11, x11, #0xffff
  404f00:	sub	x11, x11, #0x3, lsl #12
  404f04:	sub	x11, x11, #0xfff
  404f08:	eor	w9, w9, w1
  404f0c:	and	x9, x9, #0xff
  404f10:	sub	x6, x6, x11
  404f14:	lsl	x1, x14, #2
  404f18:	mov	x7, #0x0                   	// #0
  404f1c:	cmp	x1, #0x7
  404f20:	b.le	4050b4 <ferror@plt+0x3a94>
  404f24:	cmp	x1, #0xe
  404f28:	b.gt	405420 <ferror@plt+0x3e00>
  404f2c:	cmp	x1, #0xb
  404f30:	b.gt	405444 <ferror@plt+0x3e24>
  404f34:	cmp	x1, #0x9
  404f38:	b.gt	405180 <ferror@plt+0x3b60>
  404f3c:	mov	x4, #0x0                   	// #0
  404f40:	mov	x5, #0x0                   	// #0
  404f44:	mov	x6, #0x7fff                	// #32767
  404f48:	b	4056b0 <ferror@plt+0x4090>
  404f4c:	orr	x13, x3, x2
  404f50:	cbz	x13, 404fd4 <ferror@plt+0x39b4>
  404f54:	cbz	x3, 404f90 <ferror@plt+0x3970>
  404f58:	clz	x6, x3
  404f5c:	sub	x10, x6, #0xf
  404f60:	add	w13, w10, #0x3
  404f64:	lsl	x3, x3, x13
  404f68:	mov	w4, #0x3d                  	// #61
  404f6c:	sub	w10, w4, w10
  404f70:	lsr	x10, x2, x10
  404f74:	orr	x10, x10, x3
  404f78:	lsl	x13, x2, x13
  404f7c:	mov	x2, #0xffffffffffffc011    	// #-16367
  404f80:	sub	x6, x2, x6
  404f84:	mov	x14, #0x0                   	// #0
  404f88:	mov	w3, #0x0                   	// #0
  404f8c:	b	404ecc <ferror@plt+0x38ac>
  404f90:	clz	x10, x2
  404f94:	add	x6, x10, #0x40
  404f98:	add	x10, x10, #0x31
  404f9c:	cmp	x10, #0x3c
  404fa0:	b.le	404f60 <ferror@plt+0x3940>
  404fa4:	sub	w10, w10, #0x3d
  404fa8:	mov	x13, x3
  404fac:	lsl	x10, x2, x10
  404fb0:	b	404f7c <ferror@plt+0x395c>
  404fb4:	orr	x13, x3, x2
  404fb8:	cbz	x13, 404fe8 <ferror@plt+0x39c8>
  404fbc:	lsr	x3, x3, #47
  404fc0:	eor	w3, w3, #0x1
  404fc4:	mov	x13, x2
  404fc8:	mov	x6, #0x7fff                	// #32767
  404fcc:	mov	x14, #0x3                   	// #3
  404fd0:	b	404ecc <ferror@plt+0x38ac>
  404fd4:	mov	x10, x13
  404fd8:	mov	x6, #0x0                   	// #0
  404fdc:	mov	x14, #0x1                   	// #1
  404fe0:	mov	w3, #0x0                   	// #0
  404fe4:	b	404ecc <ferror@plt+0x38ac>
  404fe8:	mov	x10, x13
  404fec:	mov	x6, #0x7fff                	// #32767
  404ff0:	mov	x14, #0x2                   	// #2
  404ff4:	mov	w3, #0x0                   	// #0
  404ff8:	b	404ecc <ferror@plt+0x38ac>
  404ffc:	orr	x5, x8, x7
  405000:	cbz	x5, 40507c <ferror@plt+0x3a5c>
  405004:	cbz	x8, 405038 <ferror@plt+0x3a18>
  405008:	clz	x16, x8
  40500c:	sub	x4, x16, #0xf
  405010:	add	w5, w4, #0x3
  405014:	lsl	x8, x8, x5
  405018:	mov	w15, #0x3d                  	// #61
  40501c:	sub	w4, w15, w4
  405020:	lsr	x4, x7, x4
  405024:	orr	x4, x4, x8
  405028:	lsl	x5, x7, x5
  40502c:	mov	x11, #0xffffffffffffc011    	// #-16367
  405030:	sub	x11, x11, x16
  405034:	b	404f08 <ferror@plt+0x38e8>
  405038:	clz	x4, x7
  40503c:	add	x16, x4, #0x40
  405040:	add	x4, x4, #0x31
  405044:	cmp	x4, #0x3c
  405048:	b.le	405010 <ferror@plt+0x39f0>
  40504c:	sub	w4, w4, #0x3d
  405050:	mov	x5, x8
  405054:	lsl	x4, x7, x4
  405058:	b	40502c <ferror@plt+0x3a0c>
  40505c:	orr	x5, x8, x7
  405060:	cbz	x5, 4050a4 <ferror@plt+0x3a84>
  405064:	mov	x5, x7
  405068:	mov	x11, #0x7fff                	// #32767
  40506c:	mov	x7, #0x3                   	// #3
  405070:	tst	x8, #0x800000000000
  405074:	csinc	w3, w3, wzr, ne  // ne = any
  405078:	b	405088 <ferror@plt+0x3a68>
  40507c:	mov	x4, x5
  405080:	mov	x11, #0x0                   	// #0
  405084:	mov	x7, #0x1                   	// #1
  405088:	eor	w9, w9, w1
  40508c:	and	x9, x9, #0xff
  405090:	sub	x6, x6, x11
  405094:	orr	x1, x7, x14, lsl #2
  405098:	cmp	x1, #0x7
  40509c:	b.ne	404f1c <ferror@plt+0x38fc>  // b.any
  4050a0:	b	4050fc <ferror@plt+0x3adc>
  4050a4:	mov	x4, x5
  4050a8:	mov	x11, #0x7fff                	// #32767
  4050ac:	mov	x7, #0x2                   	// #2
  4050b0:	b	405088 <ferror@plt+0x3a68>
  4050b4:	cmp	x1, #0x1
  4050b8:	b.eq	40543c <ferror@plt+0x3e1c>  // b.none
  4050bc:	b.le	40519c <ferror@plt+0x3b7c>
  4050c0:	cmp	x1, #0x4
  4050c4:	b.eq	405694 <ferror@plt+0x4074>  // b.none
  4050c8:	b.le	4050f4 <ferror@plt+0x3ad4>
  4050cc:	cmp	x1, #0x5
  4050d0:	b.ne	405170 <ferror@plt+0x3b50>  // b.any
  4050d4:	mov	x4, #0xffffffffffff        	// #281474976710655
  4050d8:	mov	x5, #0xffffffffffffffff    	// #-1
  4050dc:	mov	x2, #0x0                   	// #0
  4050e0:	mov	w3, #0x1                   	// #1
  4050e4:	orr	x4, x4, #0x800000000000
  4050e8:	mov	x9, x2
  4050ec:	mov	x6, #0x7fff                	// #32767
  4050f0:	b	4056b0 <ferror@plt+0x4090>
  4050f4:	cmp	x1, #0x2
  4050f8:	b.eq	4056a4 <ferror@plt+0x4084>  // b.none
  4050fc:	cmp	x7, #0x1
  405100:	b.eq	4056d8 <ferror@plt+0x40b8>  // b.none
  405104:	b.gt	405458 <ferror@plt+0x3e38>
  405108:	mov	x9, x2
  40510c:	cbnz	x7, 4056b0 <ferror@plt+0x4090>
  405110:	add	x0, x6, #0x3, lsl #12
  405114:	add	x0, x0, #0xfff
  405118:	cmp	x0, #0x0
  40511c:	b.le	405524 <ferror@plt+0x3f04>
  405120:	tst	x5, #0x7
  405124:	b.eq	405144 <ferror@plt+0x3b24>  // b.none
  405128:	orr	w3, w3, #0x10
  40512c:	and	x1, x12, #0xc00000
  405130:	cmp	x1, #0x400, lsl #12
  405134:	b.eq	405480 <ferror@plt+0x3e60>  // b.none
  405138:	cmp	x1, #0x800, lsl #12
  40513c:	b.eq	405490 <ferror@plt+0x3e70>  // b.none
  405140:	cbz	x1, 405468 <ferror@plt+0x3e48>
  405144:	tbz	x4, #52, 405150 <ferror@plt+0x3b30>
  405148:	and	x4, x4, #0xffefffffffffffff
  40514c:	add	x0, x6, #0x4, lsl #12
  405150:	mov	x1, #0x7ffe                	// #32766
  405154:	cmp	x0, x1
  405158:	b.gt	4054a0 <ferror@plt+0x3e80>
  40515c:	extr	x5, x4, x5, #3
  405160:	lsr	x4, x4, #3
  405164:	mov	x9, x2
  405168:	mov	x6, x0
  40516c:	b	4056b0 <ferror@plt+0x4090>
  405170:	mov	x4, #0x0                   	// #0
  405174:	mov	x5, #0x0                   	// #0
  405178:	mov	x6, #0x0                   	// #0
  40517c:	b	4056b0 <ferror@plt+0x4090>
  405180:	cmp	x1, #0xa
  405184:	b.ne	4050fc <ferror@plt+0x3adc>  // b.any
  405188:	mov	x4, #0xffffffffffff        	// #281474976710655
  40518c:	mov	x5, #0xffffffffffffffff    	// #-1
  405190:	mov	x2, #0x0                   	// #0
  405194:	mov	w3, #0x1                   	// #1
  405198:	b	4050e4 <ferror@plt+0x3ac4>
  40519c:	cmp	x10, x4
  4051a0:	b.hi	4051ac <ferror@plt+0x3b8c>  // b.pmore
  4051a4:	ccmp	x13, x5, #0x0, eq  // eq = none
  4051a8:	b.cc	4053d0 <ferror@plt+0x3db0>  // b.lo, b.ul, b.last
  4051ac:	lsr	x2, x10, #1
  4051b0:	extr	x0, x10, x13, #1
  4051b4:	lsl	x13, x13, #63
  4051b8:	extr	x7, x4, x5, #52
  4051bc:	lsl	x8, x5, #12
  4051c0:	ubfx	x10, x4, #20, #32
  4051c4:	and	x11, x7, #0xffffffff
  4051c8:	udiv	x4, x2, x10
  4051cc:	mul	x5, x11, x4
  4051d0:	msub	x2, x4, x10, x2
  4051d4:	extr	x1, x2, x0, #32
  4051d8:	cmp	x5, x1
  4051dc:	b.ls	4051f4 <ferror@plt+0x3bd4>  // b.plast
  4051e0:	add	x1, x1, x7
  4051e4:	cmp	x5, x1
  4051e8:	ccmp	x7, x1, #0x2, hi  // hi = pmore
  4051ec:	b.ls	4053e4 <ferror@plt+0x3dc4>  // b.plast
  4051f0:	sub	x4, x4, #0x1
  4051f4:	sub	x1, x1, x5
  4051f8:	udiv	x15, x1, x10
  4051fc:	mul	x2, x11, x15
  405200:	msub	x1, x15, x10, x1
  405204:	bfi	x0, x1, #32, #32
  405208:	cmp	x2, x0
  40520c:	b.ls	405224 <ferror@plt+0x3c04>  // b.plast
  405210:	add	x0, x0, x7
  405214:	cmp	x2, x0
  405218:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  40521c:	b.ls	4053f0 <ferror@plt+0x3dd0>  // b.plast
  405220:	sub	x15, x15, #0x1
  405224:	sub	x0, x0, x2
  405228:	orr	x15, x15, x4, lsl #32
  40522c:	lsr	x1, x15, #32
  405230:	lsr	x14, x8, #32
  405234:	and	x2, x15, #0xffffffff
  405238:	and	x16, x8, #0xffffffff
  40523c:	mul	x4, x2, x16
  405240:	mul	x17, x1, x16
  405244:	mul	x1, x1, x14
  405248:	madd	x2, x14, x2, x17
  40524c:	add	x2, x2, x4, lsr #32
  405250:	mov	x5, #0x100000000           	// #4294967296
  405254:	add	x5, x1, x5
  405258:	cmp	x17, x2
  40525c:	csel	x1, x5, x1, hi  // hi = pmore
  405260:	add	x1, x1, x2, lsr #32
  405264:	and	x4, x4, #0xffffffff
  405268:	add	x2, x4, x2, lsl #32
  40526c:	cmp	x0, x1
  405270:	b.cc	405280 <ferror@plt+0x3c60>  // b.lo, b.ul, b.last
  405274:	mov	x4, x15
  405278:	ccmp	x13, x2, #0x2, eq  // eq = none
  40527c:	b.cs	4052b8 <ferror@plt+0x3c98>  // b.hs, b.nlast
  405280:	sub	x4, x15, #0x1
  405284:	adds	x13, x13, x8
  405288:	adc	x0, x0, x7
  40528c:	cmp	x7, x0
  405290:	b.cc	40529c <ferror@plt+0x3c7c>  // b.lo, b.ul, b.last
  405294:	ccmp	x8, x13, #0x2, eq  // eq = none
  405298:	b.hi	4052b8 <ferror@plt+0x3c98>  // b.pmore
  40529c:	cmp	x1, x0
  4052a0:	b.hi	4052ac <ferror@plt+0x3c8c>  // b.pmore
  4052a4:	ccmp	x2, x13, #0x0, eq  // eq = none
  4052a8:	b.ls	4052b8 <ferror@plt+0x3c98>  // b.plast
  4052ac:	sub	x4, x15, #0x2
  4052b0:	adds	x13, x13, x8
  4052b4:	adc	x0, x0, x7
  4052b8:	sub	x2, x13, x2
  4052bc:	cmp	x13, x2
  4052c0:	sbc	x0, x0, x1
  4052c4:	mov	x5, #0xffffffffffffffff    	// #-1
  4052c8:	cmp	x7, x0
  4052cc:	b.eq	4053c8 <ferror@plt+0x3da8>  // b.none
  4052d0:	udiv	x1, x0, x10
  4052d4:	mul	x5, x11, x1
  4052d8:	msub	x0, x1, x10, x0
  4052dc:	extr	x0, x0, x2, #32
  4052e0:	cmp	x5, x0
  4052e4:	b.ls	4052fc <ferror@plt+0x3cdc>  // b.plast
  4052e8:	add	x0, x0, x7
  4052ec:	cmp	x5, x0
  4052f0:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  4052f4:	b.ls	4053fc <ferror@plt+0x3ddc>  // b.plast
  4052f8:	sub	x1, x1, #0x1
  4052fc:	sub	x0, x0, x5
  405300:	udiv	x5, x0, x10
  405304:	mul	x11, x11, x5
  405308:	msub	x0, x5, x10, x0
  40530c:	bfi	x2, x0, #32, #32
  405310:	mov	x0, x2
  405314:	cmp	x11, x2
  405318:	b.ls	405330 <ferror@plt+0x3d10>  // b.plast
  40531c:	add	x0, x2, x7
  405320:	cmp	x11, x0
  405324:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  405328:	b.ls	405408 <ferror@plt+0x3de8>  // b.plast
  40532c:	sub	x5, x5, #0x1
  405330:	sub	x0, x0, x11
  405334:	orr	x2, x5, x1, lsl #32
  405338:	lsr	x1, x2, #32
  40533c:	and	x10, x2, #0xffffffff
  405340:	mul	x5, x16, x10
  405344:	mul	x16, x1, x16
  405348:	mul	x1, x14, x1
  40534c:	madd	x14, x14, x10, x16
  405350:	add	x14, x14, x5, lsr #32
  405354:	mov	x10, #0x100000000           	// #4294967296
  405358:	add	x10, x1, x10
  40535c:	cmp	x16, x14
  405360:	csel	x1, x10, x1, hi  // hi = pmore
  405364:	add	x1, x1, x14, lsr #32
  405368:	and	x5, x5, #0xffffffff
  40536c:	add	x14, x5, x14, lsl #32
  405370:	cmp	x0, x1
  405374:	b.cc	405384 <ferror@plt+0x3d64>  // b.lo, b.ul, b.last
  405378:	cmp	x14, #0x0
  40537c:	ccmp	x0, x1, #0x0, ne  // ne = any
  405380:	b.ne	405414 <ferror@plt+0x3df4>  // b.any
  405384:	sub	x5, x2, #0x1
  405388:	adds	x0, x0, x7
  40538c:	b.cs	4053b8 <ferror@plt+0x3d98>  // b.hs, b.nlast
  405390:	cmp	x0, x1
  405394:	b.cc	4053a0 <ferror@plt+0x3d80>  // b.lo, b.ul, b.last
  405398:	ccmp	x8, x14, #0x2, eq  // eq = none
  40539c:	b.cs	4053b8 <ferror@plt+0x3d98>  // b.hs, b.nlast
  4053a0:	sub	x5, x2, #0x2
  4053a4:	lsl	x2, x8, #1
  4053a8:	cmp	x8, x2
  4053ac:	cinc	x7, x7, hi  // hi = pmore
  4053b0:	add	x0, x0, x7
  4053b4:	mov	x8, x2
  4053b8:	cmp	x0, x1
  4053bc:	orr	x0, x5, #0x1
  4053c0:	ccmp	x8, x14, #0x0, eq  // eq = none
  4053c4:	csel	x5, x0, x5, ne  // ne = any
  4053c8:	mov	x2, x9
  4053cc:	b	405110 <ferror@plt+0x3af0>
  4053d0:	sub	x6, x6, #0x1
  4053d4:	mov	x0, x13
  4053d8:	mov	x2, x10
  4053dc:	mov	x13, #0x0                   	// #0
  4053e0:	b	4051b8 <ferror@plt+0x3b98>
  4053e4:	sub	x4, x4, #0x2
  4053e8:	add	x1, x1, x7
  4053ec:	b	4051f4 <ferror@plt+0x3bd4>
  4053f0:	sub	x15, x15, #0x2
  4053f4:	add	x0, x0, x7
  4053f8:	b	405224 <ferror@plt+0x3c04>
  4053fc:	sub	x1, x1, #0x2
  405400:	add	x0, x0, x7
  405404:	b	4052fc <ferror@plt+0x3cdc>
  405408:	sub	x5, x5, #0x2
  40540c:	add	x0, x0, x7
  405410:	b	405330 <ferror@plt+0x3d10>
  405414:	mov	x5, x2
  405418:	mov	x8, #0x0                   	// #0
  40541c:	b	4053b8 <ferror@plt+0x3d98>
  405420:	tbz	x10, #47, 4056f8 <ferror@plt+0x40d8>
  405424:	ands	x1, x4, #0x800000000000
  405428:	csel	x4, x10, x4, ne  // ne = any
  40542c:	cmp	x1, #0x0
  405430:	csel	x5, x13, x5, ne  // ne = any
  405434:	csel	x2, x0, x2, ne  // ne = any
  405438:	b	4050e4 <ferror@plt+0x3ac4>
  40543c:	orr	w3, w3, #0x2
  405440:	b	404f3c <ferror@plt+0x391c>
  405444:	mov	x4, x10
  405448:	mov	x5, x13
  40544c:	mov	x2, x0
  405450:	mov	x7, x14
  405454:	b	4050fc <ferror@plt+0x3adc>
  405458:	cmp	x7, #0x2
  40545c:	b.ne	4050e4 <ferror@plt+0x3ac4>  // b.any
  405460:	mov	x9, x2
  405464:	b	404f3c <ferror@plt+0x391c>
  405468:	and	x1, x5, #0xf
  40546c:	cmp	x1, #0x4
  405470:	b.eq	405144 <ferror@plt+0x3b24>  // b.none
  405474:	adds	x5, x5, #0x4
  405478:	cinc	x4, x4, cs  // cs = hs, nlast
  40547c:	b	405144 <ferror@plt+0x3b24>
  405480:	cbnz	x2, 405144 <ferror@plt+0x3b24>
  405484:	adds	x5, x5, #0x8
  405488:	cinc	x4, x4, cs  // cs = hs, nlast
  40548c:	b	405144 <ferror@plt+0x3b24>
  405490:	cbz	x2, 405144 <ferror@plt+0x3b24>
  405494:	adds	x5, x5, #0x8
  405498:	cinc	x4, x4, cs  // cs = hs, nlast
  40549c:	b	405144 <ferror@plt+0x3b24>
  4054a0:	and	x5, x12, #0xc00000
  4054a4:	cmp	x5, #0x400, lsl #12
  4054a8:	b.eq	4054f4 <ferror@plt+0x3ed4>  // b.none
  4054ac:	cmp	x5, #0x800, lsl #12
  4054b0:	b.eq	40550c <ferror@plt+0x3eec>  // b.none
  4054b4:	mov	x6, #0x7fff                	// #32767
  4054b8:	cbz	x5, 4054c4 <ferror@plt+0x3ea4>
  4054bc:	mov	x5, #0xffffffffffffffff    	// #-1
  4054c0:	mov	x6, #0x7ffe                	// #32766
  4054c4:	mov	w0, #0x14                  	// #20
  4054c8:	orr	w3, w3, w0
  4054cc:	mov	x4, x5
  4054d0:	mov	x1, #0x0                   	// #0
  4054d4:	mov	x0, x5
  4054d8:	bfxil	x1, x4, #0, #48
  4054dc:	bfi	x1, x6, #48, #15
  4054e0:	bfi	x1, x2, #63, #1
  4054e4:	stp	x0, x1, [sp, #16]
  4054e8:	mov	w0, w3
  4054ec:	bl	406eb8 <ferror@plt+0x5898>
  4054f0:	b	4056cc <ferror@plt+0x40ac>
  4054f4:	cmp	x2, #0x0
  4054f8:	csetm	x5, ne  // ne = any
  4054fc:	mov	x6, #0x7ffe                	// #32766
  405500:	mov	x0, #0x7fff                	// #32767
  405504:	csel	x6, x6, x0, ne  // ne = any
  405508:	b	4054c4 <ferror@plt+0x3ea4>
  40550c:	cmp	x2, #0x0
  405510:	csetm	x5, eq  // eq = none
  405514:	mov	x6, #0x7ffe                	// #32766
  405518:	mov	x0, #0x7fff                	// #32767
  40551c:	csel	x6, x6, x0, eq  // eq = none
  405520:	b	4054c4 <ferror@plt+0x3ea4>
  405524:	mov	x1, #0x1                   	// #1
  405528:	sub	x0, x1, x0
  40552c:	cmp	x0, #0x74
  405530:	b.gt	405634 <ferror@plt+0x4014>
  405534:	cmp	x0, #0x3f
  405538:	b.gt	40557c <ferror@plt+0x3f5c>
  40553c:	mov	w6, #0x40                  	// #64
  405540:	sub	w6, w6, w0
  405544:	lsl	x1, x4, x6
  405548:	lsr	x7, x5, x0
  40554c:	orr	x1, x1, x7
  405550:	lsl	x5, x5, x6
  405554:	cmp	x5, #0x0
  405558:	cset	x5, ne  // ne = any
  40555c:	orr	x1, x1, x5
  405560:	lsr	x0, x4, x0
  405564:	tst	x1, #0x7
  405568:	b.ne	4055c4 <ferror@plt+0x3fa4>  // b.any
  40556c:	tbnz	x0, #51, 4055e4 <ferror@plt+0x3fc4>
  405570:	extr	x5, x0, x1, #3
  405574:	lsr	x4, x0, #3
  405578:	b	4055b4 <ferror@plt+0x3f94>
  40557c:	sub	w6, w0, #0x40
  405580:	lsr	x6, x4, x6
  405584:	mov	w1, #0x80                  	// #128
  405588:	sub	w1, w1, w0
  40558c:	lsl	x4, x4, x1
  405590:	cmp	x0, #0x40
  405594:	csel	x0, x4, xzr, ne  // ne = any
  405598:	orr	x5, x0, x5
  40559c:	cmp	x5, #0x0
  4055a0:	cset	x1, ne  // ne = any
  4055a4:	orr	x1, x6, x1
  4055a8:	lsr	x5, x6, #3
  4055ac:	ands	x4, x1, #0x7
  4055b0:	b.ne	4055c0 <ferror@plt+0x3fa0>  // b.any
  4055b4:	tbz	w12, #11, 4056ec <ferror@plt+0x40cc>
  4055b8:	mov	x6, #0x0                   	// #0
  4055bc:	b	4055f4 <ferror@plt+0x3fd4>
  4055c0:	mov	x0, #0x0                   	// #0
  4055c4:	orr	w3, w3, #0x10
  4055c8:	and	x12, x12, #0xc00000
  4055cc:	cmp	x12, #0x400, lsl #12
  4055d0:	b.eq	405614 <ferror@plt+0x3ff4>  // b.none
  4055d4:	cmp	x12, #0x800, lsl #12
  4055d8:	b.eq	405624 <ferror@plt+0x4004>  // b.none
  4055dc:	cbz	x12, 4055fc <ferror@plt+0x3fdc>
  4055e0:	tbz	x0, #51, 405708 <ferror@plt+0x40e8>
  4055e4:	orr	w3, w3, #0x10
  4055e8:	mov	x4, #0x0                   	// #0
  4055ec:	mov	x5, #0x0                   	// #0
  4055f0:	mov	x6, #0x1                   	// #1
  4055f4:	orr	w3, w3, #0x8
  4055f8:	b	4054d0 <ferror@plt+0x3eb0>
  4055fc:	and	x4, x1, #0xf
  405600:	cmp	x4, #0x4
  405604:	b.eq	4055e0 <ferror@plt+0x3fc0>  // b.none
  405608:	adds	x1, x1, #0x4
  40560c:	cinc	x0, x0, cs  // cs = hs, nlast
  405610:	b	4055e0 <ferror@plt+0x3fc0>
  405614:	cbnz	x2, 4055e0 <ferror@plt+0x3fc0>
  405618:	adds	x1, x1, #0x8
  40561c:	cinc	x0, x0, cs  // cs = hs, nlast
  405620:	b	4055e0 <ferror@plt+0x3fc0>
  405624:	cbz	x2, 4055e0 <ferror@plt+0x3fc0>
  405628:	adds	x1, x1, #0x8
  40562c:	cinc	x0, x0, cs  // cs = hs, nlast
  405630:	b	4055e0 <ferror@plt+0x3fc0>
  405634:	orr	x5, x5, x4
  405638:	cbz	x5, 405664 <ferror@plt+0x4044>
  40563c:	orr	w3, w3, #0x10
  405640:	and	x12, x12, #0xc00000
  405644:	cmp	x12, #0x400, lsl #12
  405648:	b.eq	405674 <ferror@plt+0x4054>  // b.none
  40564c:	cmp	x12, #0x800, lsl #12
  405650:	b.eq	405684 <ferror@plt+0x4064>  // b.none
  405654:	cmp	x12, #0x0
  405658:	mov	x5, #0x5                   	// #5
  40565c:	csinc	x5, x5, xzr, eq  // eq = none
  405660:	lsr	x5, x5, #3
  405664:	orr	w3, w3, #0x8
  405668:	mov	x4, #0x0                   	// #0
  40566c:	mov	x6, #0x0                   	// #0
  405670:	b	4054d0 <ferror@plt+0x3eb0>
  405674:	cmp	x2, #0x0
  405678:	mov	x5, #0x9                   	// #9
  40567c:	csinc	x5, x5, xzr, eq  // eq = none
  405680:	b	405660 <ferror@plt+0x4040>
  405684:	cmp	x2, #0x0
  405688:	mov	x5, #0x9                   	// #9
  40568c:	csinc	x5, x5, xzr, ne  // ne = any
  405690:	b	405660 <ferror@plt+0x4040>
  405694:	mov	x4, #0x0                   	// #0
  405698:	mov	x5, #0x0                   	// #0
  40569c:	mov	x6, #0x0                   	// #0
  4056a0:	b	4056b0 <ferror@plt+0x4090>
  4056a4:	mov	x4, #0x0                   	// #0
  4056a8:	mov	x5, #0x0                   	// #0
  4056ac:	mov	x6, #0x0                   	// #0
  4056b0:	mov	x1, #0x0                   	// #0
  4056b4:	mov	x0, x5
  4056b8:	bfxil	x1, x4, #0, #48
  4056bc:	bfi	x1, x6, #48, #15
  4056c0:	bfi	x1, x9, #63, #1
  4056c4:	stp	x0, x1, [sp, #16]
  4056c8:	cbnz	w3, 4054e8 <ferror@plt+0x3ec8>
  4056cc:	ldr	q0, [sp, #16]
  4056d0:	ldp	x29, x30, [sp], #32
  4056d4:	ret
  4056d8:	mov	x9, x2
  4056dc:	mov	x4, #0x0                   	// #0
  4056e0:	mov	x5, #0x0                   	// #0
  4056e4:	mov	x6, #0x0                   	// #0
  4056e8:	b	4056b0 <ferror@plt+0x4090>
  4056ec:	mov	x9, x2
  4056f0:	mov	x6, #0x0                   	// #0
  4056f4:	b	4056b0 <ferror@plt+0x4090>
  4056f8:	mov	x4, x10
  4056fc:	mov	x5, x13
  405700:	mov	x2, x0
  405704:	b	4050e4 <ferror@plt+0x3ac4>
  405708:	extr	x5, x0, x1, #3
  40570c:	lsr	x4, x0, #3
  405710:	mov	x6, #0x0                   	// #0
  405714:	b	4055f4 <ferror@plt+0x3fd4>
  405718:	stp	x29, x30, [sp, #-32]!
  40571c:	mov	x29, sp
  405720:	str	q0, [sp, #16]
  405724:	ldr	x2, [sp, #16]
  405728:	ldr	x0, [sp, #24]
  40572c:	str	q1, [sp, #16]
  405730:	ldr	x7, [sp, #16]
  405734:	ldr	x1, [sp, #24]
  405738:	mrs	x13, fpcr
  40573c:	ubfx	x8, x0, #0, #48
  405740:	ubfx	x9, x0, #48, #15
  405744:	lsr	x0, x0, #63
  405748:	and	w11, w0, #0xff
  40574c:	cbz	w9, 405834 <ferror@plt+0x4214>
  405750:	mov	x4, x8
  405754:	mov	w5, #0x7fff                	// #32767
  405758:	cmp	w9, w5
  40575c:	b.eq	40589c <ferror@plt+0x427c>  // b.none
  405760:	extr	x4, x8, x2, #61
  405764:	orr	x4, x4, #0x8000000000000
  405768:	lsl	x5, x2, #3
  40576c:	and	x9, x9, #0xffff
  405770:	sub	x9, x9, #0x3, lsl #12
  405774:	sub	x9, x9, #0xfff
  405778:	mov	x6, #0x0                   	// #0
  40577c:	mov	w8, #0x0                   	// #0
  405780:	ubfx	x14, x1, #0, #48
  405784:	ubfx	x12, x1, #48, #15
  405788:	lsr	x1, x1, #63
  40578c:	and	w3, w1, #0xff
  405790:	cbz	w12, 4058e4 <ferror@plt+0x42c4>
  405794:	mov	w10, #0x7fff                	// #32767
  405798:	cmp	w12, w10
  40579c:	b.eq	405948 <ferror@plt+0x4328>  // b.none
  4057a0:	extr	x10, x14, x7, #61
  4057a4:	orr	x10, x10, #0x8000000000000
  4057a8:	lsl	x7, x7, #3
  4057ac:	and	x12, x12, #0xffff
  4057b0:	sub	x12, x12, #0x3, lsl #12
  4057b4:	sub	x12, x12, #0xfff
  4057b8:	mov	x14, #0x0                   	// #0
  4057bc:	eor	w11, w11, w3
  4057c0:	and	x11, x11, #0xff
  4057c4:	add	x12, x9, x12
  4057c8:	add	x9, x12, #0x1
  4057cc:	orr	x3, x14, x6, lsl #2
  4057d0:	cmp	x3, #0xa
  4057d4:	b.le	4059e8 <ferror@plt+0x43c8>
  4057d8:	cmp	x3, #0xc
  4057dc:	csel	x1, x1, x0, lt  // lt = tstop
  4057e0:	csel	x4, x10, x4, lt  // lt = tstop
  4057e4:	csel	x5, x7, x5, lt  // lt = tstop
  4057e8:	csel	x6, x14, x6, lt  // lt = tstop
  4057ec:	cmp	x6, #0x2
  4057f0:	b.eq	405dd0 <ferror@plt+0x47b0>  // b.none
  4057f4:	b.gt	405a34 <ferror@plt+0x4414>
  4057f8:	cbz	x6, 405df0 <ferror@plt+0x47d0>
  4057fc:	cmp	x6, #0x1
  405800:	csel	x4, x4, xzr, ne  // ne = any
  405804:	csel	x5, x5, xzr, ne  // ne = any
  405808:	csel	x9, x9, xzr, ne  // ne = any
  40580c:	mov	x3, #0x0                   	// #0
  405810:	mov	x2, x5
  405814:	bfxil	x3, x4, #0, #48
  405818:	bfi	x3, x9, #48, #15
  40581c:	bfi	x3, x1, #63, #1
  405820:	stp	x2, x3, [sp, #16]
  405824:	cbnz	w8, 405c24 <ferror@plt+0x4604>
  405828:	ldr	q0, [sp, #16]
  40582c:	ldp	x29, x30, [sp], #32
  405830:	ret
  405834:	orr	x5, x8, x2
  405838:	cbz	x5, 4058bc <ferror@plt+0x429c>
  40583c:	cbz	x8, 405878 <ferror@plt+0x4258>
  405840:	clz	x6, x8
  405844:	sub	x4, x6, #0xf
  405848:	add	w5, w4, #0x3
  40584c:	lsl	x8, x8, x5
  405850:	mov	w3, #0x3d                  	// #61
  405854:	sub	w4, w3, w4
  405858:	lsr	x4, x2, x4
  40585c:	orr	x4, x4, x8
  405860:	lsl	x5, x2, x5
  405864:	mov	x9, #0xffffffffffffc011    	// #-16367
  405868:	sub	x9, x9, x6
  40586c:	mov	x6, #0x0                   	// #0
  405870:	mov	w8, #0x0                   	// #0
  405874:	b	405780 <ferror@plt+0x4160>
  405878:	clz	x4, x2
  40587c:	add	x6, x4, #0x40
  405880:	add	x4, x4, #0x31
  405884:	cmp	x4, #0x3c
  405888:	b.le	405848 <ferror@plt+0x4228>
  40588c:	sub	w4, w4, #0x3d
  405890:	mov	x5, x8
  405894:	lsl	x4, x2, x4
  405898:	b	405864 <ferror@plt+0x4244>
  40589c:	orr	x5, x8, x2
  4058a0:	cbz	x5, 4058d0 <ferror@plt+0x42b0>
  4058a4:	lsr	x8, x8, #47
  4058a8:	eor	w8, w8, #0x1
  4058ac:	mov	x5, x2
  4058b0:	mov	x9, #0x7fff                	// #32767
  4058b4:	mov	x6, #0x3                   	// #3
  4058b8:	b	405780 <ferror@plt+0x4160>
  4058bc:	mov	x4, x5
  4058c0:	mov	x9, #0x0                   	// #0
  4058c4:	mov	x6, #0x1                   	// #1
  4058c8:	mov	w8, #0x0                   	// #0
  4058cc:	b	405780 <ferror@plt+0x4160>
  4058d0:	mov	x4, x5
  4058d4:	mov	x9, #0x7fff                	// #32767
  4058d8:	mov	x6, #0x2                   	// #2
  4058dc:	mov	w8, #0x0                   	// #0
  4058e0:	b	405780 <ferror@plt+0x4160>
  4058e4:	orr	x10, x14, x7
  4058e8:	cbz	x10, 405e5c <ferror@plt+0x483c>
  4058ec:	cbz	x14, 405924 <ferror@plt+0x4304>
  4058f0:	clz	x15, x14
  4058f4:	sub	x10, x15, #0xf
  4058f8:	add	w12, w10, #0x3
  4058fc:	lsl	x14, x14, x12
  405900:	mov	w2, #0x3d                  	// #61
  405904:	sub	w10, w2, w10
  405908:	lsr	x10, x7, x10
  40590c:	orr	x10, x10, x14
  405910:	lsl	x7, x7, x12
  405914:	mov	x12, #0xffffffffffffc011    	// #-16367
  405918:	sub	x12, x12, x15
  40591c:	mov	x14, #0x0                   	// #0
  405920:	b	4057bc <ferror@plt+0x419c>
  405924:	clz	x10, x7
  405928:	add	x15, x10, #0x40
  40592c:	add	x10, x10, #0x31
  405930:	cmp	x10, #0x3c
  405934:	b.le	4058f8 <ferror@plt+0x42d8>
  405938:	sub	w10, w10, #0x3d
  40593c:	lsl	x10, x7, x10
  405940:	mov	x7, x14
  405944:	b	405914 <ferror@plt+0x42f4>
  405948:	orr	x10, x14, x7
  40594c:	cbz	x10, 4059bc <ferror@plt+0x439c>
  405950:	tst	x14, #0x800000000000
  405954:	csinc	w8, w8, wzr, ne  // ne = any
  405958:	eor	w11, w11, w3
  40595c:	and	x11, x11, #0xff
  405960:	add	x9, x9, #0x8, lsl #12
  405964:	lsl	x2, x6, #2
  405968:	orr	x3, x2, #0x3
  40596c:	cmp	x3, #0xa
  405970:	b.gt	405a40 <ferror@plt+0x4420>
  405974:	mov	x10, x14
  405978:	mov	x14, #0x3                   	// #3
  40597c:	mov	x2, #0x1                   	// #1
  405980:	lsl	x2, x2, x3
  405984:	mov	x0, #0x530                 	// #1328
  405988:	tst	x2, x0
  40598c:	b.ne	405b9c <ferror@plt+0x457c>  // b.any
  405990:	mov	x0, #0x240                 	// #576
  405994:	ands	x2, x2, x0
  405998:	mov	x4, #0xffffffffffff        	// #281474976710655
  40599c:	csel	x4, x10, x4, eq  // eq = none
  4059a0:	cmp	x2, #0x0
  4059a4:	csinv	x5, x7, xzr, eq  // eq = none
  4059a8:	csel	x1, x1, xzr, eq  // eq = none
  4059ac:	mov	x6, #0x3                   	// #3
  4059b0:	csel	x6, x14, x6, eq  // eq = none
  4059b4:	csinc	w8, w8, wzr, eq  // eq = none
  4059b8:	b	4057ec <ferror@plt+0x41cc>
  4059bc:	eor	w11, w11, w3
  4059c0:	and	x11, x11, #0xff
  4059c4:	add	x12, x9, #0x7, lsl #12
  4059c8:	add	x12, x12, #0xfff
  4059cc:	add	x9, x9, #0x8, lsl #12
  4059d0:	lsl	x2, x6, #2
  4059d4:	orr	x3, x2, #0x2
  4059d8:	cmp	x3, #0xa
  4059dc:	b.gt	405a08 <ferror@plt+0x43e8>
  4059e0:	mov	x7, x10
  4059e4:	mov	x14, #0x2                   	// #2
  4059e8:	cmp	x3, #0x2
  4059ec:	b.gt	40597c <ferror@plt+0x435c>
  4059f0:	cbz	x3, 405a4c <ferror@plt+0x442c>
  4059f4:	mov	x4, x10
  4059f8:	mov	x5, x7
  4059fc:	mov	x1, x11
  405a00:	mov	x6, x14
  405a04:	b	4057ec <ferror@plt+0x41cc>
  405a08:	mov	x7, x10
  405a0c:	mov	x14, #0x2                   	// #2
  405a10:	cmp	x3, #0xe
  405a14:	b.le	4057d8 <ferror@plt+0x41b8>
  405a18:	tbz	x4, #47, 405a30 <ferror@plt+0x4410>
  405a1c:	ands	x2, x10, #0x800000000000
  405a20:	csel	x4, x4, x10, ne  // ne = any
  405a24:	cmp	x2, #0x0
  405a28:	csel	x5, x5, x7, ne  // ne = any
  405a2c:	csel	x0, x0, x1, ne  // ne = any
  405a30:	mov	x1, x0
  405a34:	orr	x4, x4, #0x800000000000
  405a38:	mov	x9, #0x7fff                	// #32767
  405a3c:	b	40580c <ferror@plt+0x41ec>
  405a40:	mov	x10, x14
  405a44:	mov	x14, #0x3                   	// #3
  405a48:	b	405a10 <ferror@plt+0x43f0>
  405a4c:	lsr	x6, x5, #32
  405a50:	lsr	x1, x7, #32
  405a54:	and	x2, x5, #0xffffffff
  405a58:	and	x7, x7, #0xffffffff
  405a5c:	mul	x14, x7, x2
  405a60:	mul	x3, x6, x7
  405a64:	mul	x5, x6, x1
  405a68:	madd	x16, x1, x2, x3
  405a6c:	add	x16, x16, x14, lsr #32
  405a70:	mov	x0, #0x100000000           	// #4294967296
  405a74:	add	x0, x5, x0
  405a78:	cmp	x3, x16
  405a7c:	csel	x5, x0, x5, hi  // hi = pmore
  405a80:	and	x14, x14, #0xffffffff
  405a84:	add	x14, x14, x16, lsl #32
  405a88:	lsr	x0, x10, #32
  405a8c:	and	x10, x10, #0xffffffff
  405a90:	mul	x3, x2, x10
  405a94:	mul	x17, x6, x10
  405a98:	mul	x6, x6, x0
  405a9c:	madd	x2, x0, x2, x17
  405aa0:	add	x2, x2, x3, lsr #32
  405aa4:	mov	x15, #0x100000000           	// #4294967296
  405aa8:	add	x15, x6, x15
  405aac:	cmp	x17, x2
  405ab0:	csel	x6, x15, x6, hi  // hi = pmore
  405ab4:	add	x15, x6, x2, lsr #32
  405ab8:	and	x3, x3, #0xffffffff
  405abc:	add	x3, x3, x2, lsl #32
  405ac0:	add	x16, x3, x16, lsr #32
  405ac4:	lsr	x2, x4, #32
  405ac8:	and	x4, x4, #0xffffffff
  405acc:	mul	x6, x7, x4
  405ad0:	mul	x7, x2, x7
  405ad4:	mul	x17, x1, x2
  405ad8:	madd	x1, x1, x4, x7
  405adc:	add	x1, x1, x6, lsr #32
  405ae0:	mov	x18, #0x100000000           	// #4294967296
  405ae4:	add	x18, x17, x18
  405ae8:	cmp	x7, x1
  405aec:	csel	x17, x18, x17, hi  // hi = pmore
  405af0:	add	x7, x17, x1, lsr #32
  405af4:	and	x6, x6, #0xffffffff
  405af8:	add	x1, x6, x1, lsl #32
  405afc:	mul	x6, x4, x10
  405b00:	mul	x10, x2, x10
  405b04:	mul	x2, x0, x2
  405b08:	madd	x0, x0, x4, x10
  405b0c:	add	x0, x0, x6, lsr #32
  405b10:	mov	x4, #0x100000000           	// #4294967296
  405b14:	add	x4, x2, x4
  405b18:	cmp	x10, x0
  405b1c:	csel	x2, x4, x2, hi  // hi = pmore
  405b20:	add	x5, x5, x16
  405b24:	cmp	x5, x3
  405b28:	cset	x16, cc  // cc = lo, ul, last
  405b2c:	and	x3, x6, #0xffffffff
  405b30:	add	x3, x3, x0, lsl #32
  405b34:	add	x3, x3, x15
  405b38:	cinc	x10, x3, cc  // cc = lo, ul, last
  405b3c:	adds	x1, x5, x1
  405b40:	cset	x5, cs  // cs = hs, nlast
  405b44:	add	x4, x10, x7
  405b48:	cinc	x6, x4, cs  // cs = hs, nlast
  405b4c:	cmp	x3, x15
  405b50:	ccmp	x10, x16, #0x0, cs  // cs = hs, nlast
  405b54:	lsr	x0, x0, #32
  405b58:	cinc	x0, x0, cc  // cc = lo, ul, last
  405b5c:	cmp	x4, x7
  405b60:	ccmp	x6, x5, #0x0, cs  // cs = hs, nlast
  405b64:	cinc	x2, x2, cc  // cc = lo, ul, last
  405b68:	add	x0, x0, x2
  405b6c:	extr	x4, x0, x6, #51
  405b70:	orr	x14, x14, x1, lsl #13
  405b74:	cmp	x14, #0x0
  405b78:	cset	x5, ne  // ne = any
  405b7c:	extr	x1, x6, x1, #51
  405b80:	orr	x5, x5, x1
  405b84:	tbz	x0, #39, 405de8 <ferror@plt+0x47c8>
  405b88:	and	x0, x5, #0x1
  405b8c:	orr	x5, x0, x5, lsr #1
  405b90:	orr	x5, x5, x4, lsl #63
  405b94:	lsr	x4, x4, #1
  405b98:	b	405dec <ferror@plt+0x47cc>
  405b9c:	mov	x1, x11
  405ba0:	b	4057ec <ferror@plt+0x41cc>
  405ba4:	and	x2, x5, #0xf
  405ba8:	cmp	x2, #0x4
  405bac:	b.eq	405e24 <ferror@plt+0x4804>  // b.none
  405bb0:	adds	x5, x5, #0x4
  405bb4:	cinc	x4, x4, cs  // cs = hs, nlast
  405bb8:	b	405e24 <ferror@plt+0x4804>
  405bbc:	cbnz	x1, 405e24 <ferror@plt+0x4804>
  405bc0:	adds	x5, x5, #0x8
  405bc4:	cinc	x4, x4, cs  // cs = hs, nlast
  405bc8:	b	405e24 <ferror@plt+0x4804>
  405bcc:	cbz	x1, 405e24 <ferror@plt+0x4804>
  405bd0:	adds	x5, x5, #0x8
  405bd4:	cinc	x4, x4, cs  // cs = hs, nlast
  405bd8:	b	405e24 <ferror@plt+0x4804>
  405bdc:	and	x5, x13, #0xc00000
  405be0:	cmp	x5, #0x400, lsl #12
  405be4:	b.eq	405c30 <ferror@plt+0x4610>  // b.none
  405be8:	cmp	x5, #0x800, lsl #12
  405bec:	b.eq	405c48 <ferror@plt+0x4628>  // b.none
  405bf0:	mov	x0, #0x7fff                	// #32767
  405bf4:	cbz	x5, 405c00 <ferror@plt+0x45e0>
  405bf8:	mov	x5, #0xffffffffffffffff    	// #-1
  405bfc:	mov	x0, #0x7ffe                	// #32766
  405c00:	mov	w2, #0x14                  	// #20
  405c04:	orr	w8, w8, w2
  405c08:	mov	x4, x5
  405c0c:	mov	x3, #0x0                   	// #0
  405c10:	mov	x2, x5
  405c14:	bfxil	x3, x4, #0, #48
  405c18:	bfi	x3, x0, #48, #15
  405c1c:	bfi	x3, x1, #63, #1
  405c20:	stp	x2, x3, [sp, #16]
  405c24:	mov	w0, w8
  405c28:	bl	406eb8 <ferror@plt+0x5898>
  405c2c:	b	405828 <ferror@plt+0x4208>
  405c30:	cmp	x1, #0x0
  405c34:	csetm	x5, ne  // ne = any
  405c38:	mov	x0, #0x7ffe                	// #32766
  405c3c:	mov	x2, #0x7fff                	// #32767
  405c40:	csel	x0, x0, x2, ne  // ne = any
  405c44:	b	405c00 <ferror@plt+0x45e0>
  405c48:	cmp	x1, #0x0
  405c4c:	csetm	x5, eq  // eq = none
  405c50:	mov	x0, #0x7ffe                	// #32766
  405c54:	mov	x2, #0x7fff                	// #32767
  405c58:	csel	x0, x0, x2, eq  // eq = none
  405c5c:	b	405c00 <ferror@plt+0x45e0>
  405c60:	mov	x2, #0x1                   	// #1
  405c64:	sub	x0, x2, x0
  405c68:	cmp	x0, #0x74
  405c6c:	b.gt	405d70 <ferror@plt+0x4750>
  405c70:	cmp	x0, #0x3f
  405c74:	b.gt	405cb8 <ferror@plt+0x4698>
  405c78:	mov	w3, #0x40                  	// #64
  405c7c:	sub	w3, w3, w0
  405c80:	lsl	x2, x4, x3
  405c84:	lsr	x6, x5, x0
  405c88:	orr	x2, x2, x6
  405c8c:	lsl	x3, x5, x3
  405c90:	cmp	x3, #0x0
  405c94:	cset	x3, ne  // ne = any
  405c98:	orr	x2, x2, x3
  405c9c:	lsr	x0, x4, x0
  405ca0:	tst	x2, #0x7
  405ca4:	b.ne	405d00 <ferror@plt+0x46e0>  // b.any
  405ca8:	tbnz	x0, #51, 405d20 <ferror@plt+0x4700>
  405cac:	extr	x5, x0, x2, #3
  405cb0:	lsr	x4, x0, #3
  405cb4:	b	405cf0 <ferror@plt+0x46d0>
  405cb8:	sub	w3, w0, #0x40
  405cbc:	lsr	x3, x4, x3
  405cc0:	mov	w2, #0x80                  	// #128
  405cc4:	sub	w2, w2, w0
  405cc8:	lsl	x4, x4, x2
  405ccc:	cmp	x0, #0x40
  405cd0:	csel	x0, x4, xzr, ne  // ne = any
  405cd4:	orr	x5, x0, x5
  405cd8:	cmp	x5, #0x0
  405cdc:	cset	x2, ne  // ne = any
  405ce0:	orr	x2, x3, x2
  405ce4:	lsr	x5, x3, #3
  405ce8:	ands	x4, x2, #0x7
  405cec:	b.ne	405cfc <ferror@plt+0x46dc>  // b.any
  405cf0:	tbz	w13, #11, 405de0 <ferror@plt+0x47c0>
  405cf4:	mov	x0, #0x0                   	// #0
  405cf8:	b	405d30 <ferror@plt+0x4710>
  405cfc:	mov	x0, #0x0                   	// #0
  405d00:	orr	w8, w8, #0x10
  405d04:	and	x13, x13, #0xc00000
  405d08:	cmp	x13, #0x400, lsl #12
  405d0c:	b.eq	405d50 <ferror@plt+0x4730>  // b.none
  405d10:	cmp	x13, #0x800, lsl #12
  405d14:	b.eq	405d60 <ferror@plt+0x4740>  // b.none
  405d18:	cbz	x13, 405d38 <ferror@plt+0x4718>
  405d1c:	tbz	x0, #51, 405e4c <ferror@plt+0x482c>
  405d20:	orr	w8, w8, #0x10
  405d24:	mov	x4, #0x0                   	// #0
  405d28:	mov	x5, #0x0                   	// #0
  405d2c:	mov	x0, #0x1                   	// #1
  405d30:	orr	w8, w8, #0x8
  405d34:	b	405c0c <ferror@plt+0x45ec>
  405d38:	and	x3, x2, #0xf
  405d3c:	cmp	x3, #0x4
  405d40:	b.eq	405d1c <ferror@plt+0x46fc>  // b.none
  405d44:	adds	x2, x2, #0x4
  405d48:	cinc	x0, x0, cs  // cs = hs, nlast
  405d4c:	b	405d1c <ferror@plt+0x46fc>
  405d50:	cbnz	x1, 405d1c <ferror@plt+0x46fc>
  405d54:	adds	x2, x2, #0x8
  405d58:	cinc	x0, x0, cs  // cs = hs, nlast
  405d5c:	b	405d1c <ferror@plt+0x46fc>
  405d60:	cbz	x1, 405d1c <ferror@plt+0x46fc>
  405d64:	adds	x2, x2, #0x8
  405d68:	cinc	x0, x0, cs  // cs = hs, nlast
  405d6c:	b	405d1c <ferror@plt+0x46fc>
  405d70:	orr	x5, x5, x4
  405d74:	cbz	x5, 405da0 <ferror@plt+0x4780>
  405d78:	orr	w8, w8, #0x10
  405d7c:	and	x13, x13, #0xc00000
  405d80:	cmp	x13, #0x400, lsl #12
  405d84:	b.eq	405db0 <ferror@plt+0x4790>  // b.none
  405d88:	cmp	x13, #0x800, lsl #12
  405d8c:	b.eq	405dc0 <ferror@plt+0x47a0>  // b.none
  405d90:	cmp	x13, #0x0
  405d94:	mov	x5, #0x5                   	// #5
  405d98:	csinc	x5, x5, xzr, eq  // eq = none
  405d9c:	lsr	x5, x5, #3
  405da0:	orr	w8, w8, #0x8
  405da4:	mov	x4, #0x0                   	// #0
  405da8:	mov	x0, #0x0                   	// #0
  405dac:	b	405c0c <ferror@plt+0x45ec>
  405db0:	cmp	x1, #0x0
  405db4:	mov	x5, #0x9                   	// #9
  405db8:	csinc	x5, x5, xzr, eq  // eq = none
  405dbc:	b	405d9c <ferror@plt+0x477c>
  405dc0:	cmp	x1, #0x0
  405dc4:	mov	x5, #0x9                   	// #9
  405dc8:	csinc	x5, x5, xzr, ne  // ne = any
  405dcc:	b	405d9c <ferror@plt+0x477c>
  405dd0:	mov	x4, #0x0                   	// #0
  405dd4:	mov	x5, #0x0                   	// #0
  405dd8:	mov	x9, #0x7fff                	// #32767
  405ddc:	b	40580c <ferror@plt+0x41ec>
  405de0:	mov	x9, #0x0                   	// #0
  405de4:	b	40580c <ferror@plt+0x41ec>
  405de8:	mov	x9, x12
  405dec:	mov	x1, x11
  405df0:	add	x0, x9, #0x3, lsl #12
  405df4:	add	x0, x0, #0xfff
  405df8:	cmp	x0, #0x0
  405dfc:	b.le	405c60 <ferror@plt+0x4640>
  405e00:	tst	x5, #0x7
  405e04:	b.eq	405e24 <ferror@plt+0x4804>  // b.none
  405e08:	orr	w8, w8, #0x10
  405e0c:	and	x2, x13, #0xc00000
  405e10:	cmp	x2, #0x400, lsl #12
  405e14:	b.eq	405bbc <ferror@plt+0x459c>  // b.none
  405e18:	cmp	x2, #0x800, lsl #12
  405e1c:	b.eq	405bcc <ferror@plt+0x45ac>  // b.none
  405e20:	cbz	x2, 405ba4 <ferror@plt+0x4584>
  405e24:	tbz	x4, #52, 405e30 <ferror@plt+0x4810>
  405e28:	and	x4, x4, #0xffefffffffffffff
  405e2c:	add	x0, x9, #0x4, lsl #12
  405e30:	mov	x2, #0x7ffe                	// #32766
  405e34:	cmp	x0, x2
  405e38:	b.gt	405bdc <ferror@plt+0x45bc>
  405e3c:	extr	x5, x4, x5, #3
  405e40:	lsr	x4, x4, #3
  405e44:	mov	x9, x0
  405e48:	b	40580c <ferror@plt+0x41ec>
  405e4c:	extr	x5, x0, x2, #3
  405e50:	lsr	x4, x0, #3
  405e54:	mov	x0, #0x0                   	// #0
  405e58:	b	405d30 <ferror@plt+0x4710>
  405e5c:	mov	x7, x10
  405e60:	mov	x12, #0x0                   	// #0
  405e64:	mov	x14, #0x1                   	// #1
  405e68:	b	4057bc <ferror@plt+0x419c>
  405e6c:	stp	x29, x30, [sp, #-32]!
  405e70:	mov	x29, sp
  405e74:	str	q0, [sp, #16]
  405e78:	ldr	x3, [sp, #16]
  405e7c:	ldr	x1, [sp, #24]
  405e80:	str	q1, [sp, #16]
  405e84:	ldr	x6, [sp, #16]
  405e88:	ldr	x0, [sp, #24]
  405e8c:	mrs	x9, fpcr
  405e90:	mov	x14, x3
  405e94:	ubfx	x4, x1, #48, #15
  405e98:	mov	x7, x4
  405e9c:	lsr	x8, x1, #63
  405ea0:	ubfiz	x1, x1, #3, #48
  405ea4:	orr	x1, x1, x3, lsr #61
  405ea8:	lsl	x3, x3, #3
  405eac:	ubfx	x11, x0, #48, #15
  405eb0:	mov	x13, x11
  405eb4:	lsr	x5, x0, #63
  405eb8:	and	w5, w5, #0xff
  405ebc:	ubfiz	x0, x0, #3, #48
  405ec0:	orr	x2, x0, x6, lsr #61
  405ec4:	lsl	x12, x6, #3
  405ec8:	mov	x10, #0x7fff                	// #32767
  405ecc:	cmp	x11, x10
  405ed0:	b.eq	405f28 <ferror@plt+0x4908>  // b.none
  405ed4:	eor	w5, w5, #0x1
  405ed8:	and	x10, x5, #0xff
  405edc:	cmp	x8, w5, uxtb
  405ee0:	b.eq	405f88 <ferror@plt+0x4968>  // b.none
  405ee4:	sub	w0, w4, w11
  405ee8:	cmp	w0, #0x0
  405eec:	b.le	405f40 <ferror@plt+0x4920>
  405ef0:	cbnz	x13, 4063a0 <ferror@plt+0x4d80>
  405ef4:	orr	x4, x2, x12
  405ef8:	cbz	x4, 406368 <ferror@plt+0x4d48>
  405efc:	subs	w0, w0, #0x1
  405f00:	b.eq	406390 <ferror@plt+0x4d70>  // b.none
  405f04:	mov	x4, #0x7fff                	// #32767
  405f08:	cmp	x7, x4
  405f0c:	b.ne	4063b0 <ferror@plt+0x4d90>  // b.any
  405f10:	orr	x0, x1, x3
  405f14:	cbz	x0, 406ab8 <ferror@plt+0x5498>
  405f18:	lsr	x0, x1, #50
  405f1c:	eor	x0, x0, #0x1
  405f20:	and	w0, w0, #0x1
  405f24:	b	406918 <ferror@plt+0x52f8>
  405f28:	orr	x0, x2, x12
  405f2c:	cbz	x0, 406b60 <ferror@plt+0x5540>
  405f30:	and	x10, x5, #0xff
  405f34:	sub	w0, w4, w11
  405f38:	cmp	x8, w5, uxtb
  405f3c:	b.eq	4069a8 <ferror@plt+0x5388>  // b.none
  405f40:	tbnz	w0, #31, 4064b0 <ferror@plt+0x4e90>
  405f44:	add	x0, x7, #0x1
  405f48:	ands	x4, x0, #0x7ffe
  405f4c:	b.ne	406740 <ferror@plt+0x5120>  // b.any
  405f50:	cbnz	x7, 406654 <ferror@plt+0x5034>
  405f54:	orr	x0, x1, x3
  405f58:	cbz	x0, 40661c <ferror@plt+0x4ffc>
  405f5c:	orr	x0, x2, x12
  405f60:	cbz	x0, 406b18 <ferror@plt+0x54f8>
  405f64:	sub	x0, x3, x12
  405f68:	cmp	x3, x0
  405f6c:	sbc	x5, x1, x2
  405f70:	tbz	x5, #51, 406638 <ferror@plt+0x5018>
  405f74:	sub	x4, x12, x3
  405f78:	cmp	x12, x4
  405f7c:	sbc	x1, x2, x1
  405f80:	mov	x8, x10
  405f84:	b	4067e0 <ferror@plt+0x51c0>
  405f88:	sub	w0, w4, w11
  405f8c:	cmp	w0, #0x0
  405f90:	b.le	4069b0 <ferror@plt+0x5390>
  405f94:	cbnz	x11, 406000 <ferror@plt+0x49e0>
  405f98:	orr	x4, x2, x12
  405f9c:	cbz	x4, 405fcc <ferror@plt+0x49ac>
  405fa0:	subs	w0, w0, #0x1
  405fa4:	b.eq	405ff4 <ferror@plt+0x49d4>  // b.none
  405fa8:	mov	x4, #0x7fff                	// #32767
  405fac:	cmp	x7, x4
  405fb0:	b.ne	406010 <ferror@plt+0x49f0>  // b.any
  405fb4:	orr	x0, x1, x3
  405fb8:	cbz	x0, 406a04 <ferror@plt+0x53e4>
  405fbc:	lsr	x0, x1, #50
  405fc0:	eor	x0, x0, #0x1
  405fc4:	and	w0, w0, #0x1
  405fc8:	b	406918 <ferror@plt+0x52f8>
  405fcc:	mov	x4, x3
  405fd0:	mov	x0, #0x7fff                	// #32767
  405fd4:	cmp	x7, x0
  405fd8:	b.ne	4067dc <ferror@plt+0x51bc>  // b.any
  405fdc:	orr	x0, x1, x3
  405fe0:	cbz	x0, 4069f4 <ferror@plt+0x53d4>
  405fe4:	lsr	x0, x1, #50
  405fe8:	eor	x0, x0, #0x1
  405fec:	and	w0, w0, #0x1
  405ff0:	b	406918 <ferror@plt+0x52f8>
  405ff4:	adds	x4, x3, x12
  405ff8:	adc	x1, x2, x1
  405ffc:	b	406050 <ferror@plt+0x4a30>
  406000:	orr	x2, x2, #0x8000000000000
  406004:	mov	x4, #0x7fff                	// #32767
  406008:	cmp	x7, x4
  40600c:	b.eq	406080 <ferror@plt+0x4a60>  // b.none
  406010:	cmp	w0, #0x74
  406014:	b.gt	406964 <ferror@plt+0x5344>
  406018:	cmp	w0, #0x3f
  40601c:	b.gt	406098 <ferror@plt+0x4a78>
  406020:	mov	w5, #0x40                  	// #64
  406024:	sub	w5, w5, w0
  406028:	lsl	x4, x2, x5
  40602c:	lsr	x6, x12, x0
  406030:	orr	x4, x4, x6
  406034:	lsl	x5, x12, x5
  406038:	cmp	x5, #0x0
  40603c:	cset	x5, ne  // ne = any
  406040:	orr	x4, x4, x5
  406044:	lsr	x0, x2, x0
  406048:	adds	x4, x4, x3
  40604c:	adc	x1, x0, x1
  406050:	tbz	x1, #51, 4067dc <ferror@plt+0x51bc>
  406054:	add	x7, x7, #0x1
  406058:	mov	x0, #0x7fff                	// #32767
  40605c:	cmp	x7, x0
  406060:	b.eq	406330 <ferror@plt+0x4d10>  // b.none
  406064:	and	x0, x1, #0xfff7ffffffffffff
  406068:	and	x3, x4, #0x1
  40606c:	orr	x3, x3, x4, lsr #1
  406070:	orr	x3, x3, x1, lsl #63
  406074:	lsr	x1, x0, #1
  406078:	mov	w0, #0x0                   	// #0
  40607c:	b	406918 <ferror@plt+0x52f8>
  406080:	orr	x0, x1, x3
  406084:	cbz	x0, 406a14 <ferror@plt+0x53f4>
  406088:	lsr	x0, x1, #50
  40608c:	eor	x0, x0, #0x1
  406090:	and	w0, w0, #0x1
  406094:	b	406918 <ferror@plt+0x52f8>
  406098:	sub	w4, w0, #0x40
  40609c:	lsr	x4, x2, x4
  4060a0:	mov	w5, #0x80                  	// #128
  4060a4:	sub	w5, w5, w0
  4060a8:	lsl	x2, x2, x5
  4060ac:	cmp	w0, #0x40
  4060b0:	csel	x0, x2, xzr, ne  // ne = any
  4060b4:	orr	x12, x0, x12
  4060b8:	cmp	x12, #0x0
  4060bc:	cset	x0, ne  // ne = any
  4060c0:	orr	x4, x4, x0
  4060c4:	mov	x0, #0x0                   	// #0
  4060c8:	b	406048 <ferror@plt+0x4a28>
  4060cc:	cbnz	x7, 406164 <ferror@plt+0x4b44>
  4060d0:	orr	x4, x1, x3
  4060d4:	cbz	x4, 406114 <ferror@plt+0x4af4>
  4060d8:	cmn	w0, #0x1
  4060dc:	b.eq	406154 <ferror@plt+0x4b34>  // b.none
  4060e0:	mvn	w0, w0
  4060e4:	mov	x4, #0x7fff                	// #32767
  4060e8:	cmp	x13, x4
  4060ec:	b.ne	406178 <ferror@plt+0x4b58>  // b.any
  4060f0:	orr	x3, x2, x12
  4060f4:	cbz	x3, 406a30 <ferror@plt+0x5410>
  4060f8:	lsr	x0, x2, #50
  4060fc:	eor	x0, x0, #0x1
  406100:	and	w0, w0, #0x1
  406104:	mov	x1, x2
  406108:	mov	x3, x12
  40610c:	mov	x7, x13
  406110:	b	406918 <ferror@plt+0x52f8>
  406114:	mov	x0, #0x7fff                	// #32767
  406118:	cmp	x13, x0
  40611c:	b.eq	406130 <ferror@plt+0x4b10>  // b.none
  406120:	mov	x1, x2
  406124:	mov	x4, x12
  406128:	mov	x7, x13
  40612c:	b	4067dc <ferror@plt+0x51bc>
  406130:	orr	x3, x2, x12
  406134:	cbz	x3, 406a24 <ferror@plt+0x5404>
  406138:	lsr	x0, x2, #50
  40613c:	eor	x0, x0, #0x1
  406140:	and	w0, w0, #0x1
  406144:	mov	x1, x2
  406148:	mov	x3, x12
  40614c:	mov	x7, x13
  406150:	b	406918 <ferror@plt+0x52f8>
  406154:	adds	x4, x3, x12
  406158:	adc	x1, x2, x1
  40615c:	mov	x7, x13
  406160:	b	406050 <ferror@plt+0x4a30>
  406164:	neg	w0, w0
  406168:	orr	x1, x1, #0x8000000000000
  40616c:	mov	x4, #0x7fff                	// #32767
  406170:	cmp	x13, x4
  406174:	b.eq	4061c0 <ferror@plt+0x4ba0>  // b.none
  406178:	cmp	w0, #0x74
  40617c:	b.gt	406970 <ferror@plt+0x5350>
  406180:	cmp	w0, #0x3f
  406184:	b.gt	4061e4 <ferror@plt+0x4bc4>
  406188:	mov	w5, #0x40                  	// #64
  40618c:	sub	w5, w5, w0
  406190:	lsl	x4, x1, x5
  406194:	lsr	x6, x3, x0
  406198:	orr	x4, x4, x6
  40619c:	lsl	x3, x3, x5
  4061a0:	cmp	x3, #0x0
  4061a4:	cset	x3, ne  // ne = any
  4061a8:	orr	x4, x4, x3
  4061ac:	lsr	x1, x1, x0
  4061b0:	adds	x4, x4, x12
  4061b4:	adc	x1, x1, x2
  4061b8:	mov	x7, x13
  4061bc:	b	406050 <ferror@plt+0x4a30>
  4061c0:	orr	x3, x2, x12
  4061c4:	cbz	x3, 406a3c <ferror@plt+0x541c>
  4061c8:	lsr	x0, x2, #50
  4061cc:	eor	x0, x0, #0x1
  4061d0:	and	w0, w0, #0x1
  4061d4:	mov	x1, x2
  4061d8:	mov	x3, x12
  4061dc:	mov	x7, x13
  4061e0:	b	406918 <ferror@plt+0x52f8>
  4061e4:	sub	w4, w0, #0x40
  4061e8:	lsr	x4, x1, x4
  4061ec:	mov	w5, #0x80                  	// #128
  4061f0:	sub	w5, w5, w0
  4061f4:	lsl	x1, x1, x5
  4061f8:	cmp	w0, #0x40
  4061fc:	csel	x0, x1, xzr, ne  // ne = any
  406200:	orr	x3, x0, x3
  406204:	cmp	x3, #0x0
  406208:	cset	x0, ne  // ne = any
  40620c:	orr	x4, x4, x0
  406210:	mov	x1, #0x0                   	// #0
  406214:	b	4061b0 <ferror@plt+0x4b90>
  406218:	mov	x0, #0x7fff                	// #32767
  40621c:	cmp	x7, x0
  406220:	b.eq	406280 <ferror@plt+0x4c60>  // b.none
  406224:	mov	w0, #0x0                   	// #0
  406228:	mov	x4, #0x7fff                	// #32767
  40622c:	cmp	x13, x4
  406230:	b.eq	4062a0 <ferror@plt+0x4c80>  // b.none
  406234:	orr	x4, x1, x3
  406238:	cbz	x4, 406954 <ferror@plt+0x5334>
  40623c:	orr	x12, x2, x12
  406240:	mov	x7, #0x7fff                	// #32767
  406244:	cbz	x12, 406918 <ferror@plt+0x52f8>
  406248:	mov	x3, x14
  40624c:	bfi	x3, x1, #61, #3
  406250:	lsr	x4, x1, #3
  406254:	tbz	x1, #50, 406270 <ferror@plt+0x4c50>
  406258:	lsr	x1, x2, #3
  40625c:	tbnz	x2, #50, 406270 <ferror@plt+0x4c50>
  406260:	mov	x3, x6
  406264:	bfi	x3, x2, #61, #3
  406268:	mov	x4, x1
  40626c:	mov	x8, x10
  406270:	extr	x1, x4, x3, #61
  406274:	lsl	x3, x3, #3
  406278:	mov	x7, #0x7fff                	// #32767
  40627c:	b	406918 <ferror@plt+0x52f8>
  406280:	orr	x0, x1, x3
  406284:	cbz	x0, 406b44 <ferror@plt+0x5524>
  406288:	lsr	x0, x1, #50
  40628c:	eor	x0, x0, #0x1
  406290:	and	w0, w0, #0x1
  406294:	mov	x4, #0x7fff                	// #32767
  406298:	cmp	x13, x4
  40629c:	b.ne	40623c <ferror@plt+0x4c1c>  // b.any
  4062a0:	orr	x4, x2, x12
  4062a4:	cbz	x4, 406234 <ferror@plt+0x4c14>
  4062a8:	tst	x2, #0x4000000000000
  4062ac:	csinc	w0, w0, wzr, ne  // ne = any
  4062b0:	orr	x3, x1, x3
  4062b4:	cbnz	x3, 406248 <ferror@plt+0x4c28>
  4062b8:	mov	x1, x2
  4062bc:	mov	x3, x12
  4062c0:	mov	x7, #0x7fff                	// #32767
  4062c4:	b	406918 <ferror@plt+0x52f8>
  4062c8:	mov	w0, #0x0                   	// #0
  4062cc:	b	4062a0 <ferror@plt+0x4c80>
  4062d0:	mov	x4, #0x7fff                	// #32767
  4062d4:	cmp	x0, x4
  4062d8:	b.eq	4062f8 <ferror@plt+0x4cd8>  // b.none
  4062dc:	adds	x3, x3, x12
  4062e0:	adc	x1, x2, x1
  4062e4:	extr	x3, x1, x3, #1
  4062e8:	lsr	x1, x1, #1
  4062ec:	mov	x7, x0
  4062f0:	mov	w0, #0x0                   	// #0
  4062f4:	b	406918 <ferror@plt+0x52f8>
  4062f8:	ands	x3, x9, #0xc00000
  4062fc:	b.eq	406a48 <ferror@plt+0x5428>  // b.none
  406300:	cmp	x3, #0x400, lsl #12
  406304:	ccmp	x8, #0x0, #0x0, eq  // eq = none
  406308:	b.eq	406a54 <ferror@plt+0x5434>  // b.none
  40630c:	cmp	x3, #0x800, lsl #12
  406310:	ccmp	x8, #0x0, #0x4, eq  // eq = none
  406314:	b.ne	406a68 <ferror@plt+0x5448>  // b.any
  406318:	mov	w4, #0x0                   	// #0
  40631c:	mov	x1, #0xffffffffffffffff    	// #-1
  406320:	mov	x3, x1
  406324:	mov	x7, #0x7ffe                	// #32766
  406328:	mov	w0, #0x14                  	// #20
  40632c:	b	406924 <ferror@plt+0x5304>
  406330:	ands	x3, x9, #0xc00000
  406334:	b.eq	406a78 <ferror@plt+0x5458>  // b.none
  406338:	cmp	x3, #0x400, lsl #12
  40633c:	ccmp	x8, #0x0, #0x0, eq  // eq = none
  406340:	b.eq	406a84 <ferror@plt+0x5464>  // b.none
  406344:	cmp	x3, #0x800, lsl #12
  406348:	ccmp	x8, #0x0, #0x4, eq  // eq = none
  40634c:	b.ne	406a98 <ferror@plt+0x5478>  // b.any
  406350:	mov	w4, #0x0                   	// #0
  406354:	mov	x1, #0xffffffffffffffff    	// #-1
  406358:	mov	x3, x1
  40635c:	mov	x7, #0x7ffe                	// #32766
  406360:	mov	w0, #0x14                  	// #20
  406364:	b	406924 <ferror@plt+0x5304>
  406368:	mov	x4, x3
  40636c:	mov	x0, #0x7fff                	// #32767
  406370:	cmp	x7, x0
  406374:	b.ne	4067dc <ferror@plt+0x51bc>  // b.any
  406378:	orr	x0, x1, x3
  40637c:	cbz	x0, 406aa8 <ferror@plt+0x5488>
  406380:	lsr	x0, x1, #50
  406384:	eor	x0, x0, #0x1
  406388:	and	w0, w0, #0x1
  40638c:	b	406918 <ferror@plt+0x52f8>
  406390:	sub	x4, x3, x12
  406394:	cmp	x3, x4
  406398:	sbc	x1, x1, x2
  40639c:	b	4063f4 <ferror@plt+0x4dd4>
  4063a0:	orr	x2, x2, #0x8000000000000
  4063a4:	mov	x4, #0x7fff                	// #32767
  4063a8:	cmp	x7, x4
  4063ac:	b.eq	406464 <ferror@plt+0x4e44>  // b.none
  4063b0:	cmp	w0, #0x74
  4063b4:	b.gt	40697c <ferror@plt+0x535c>
  4063b8:	cmp	w0, #0x3f
  4063bc:	b.gt	40647c <ferror@plt+0x4e5c>
  4063c0:	mov	w5, #0x40                  	// #64
  4063c4:	sub	w5, w5, w0
  4063c8:	lsl	x4, x2, x5
  4063cc:	lsr	x6, x12, x0
  4063d0:	orr	x4, x4, x6
  4063d4:	lsl	x12, x12, x5
  4063d8:	cmp	x12, #0x0
  4063dc:	cset	x5, ne  // ne = any
  4063e0:	orr	x4, x4, x5
  4063e4:	lsr	x0, x2, x0
  4063e8:	sub	x4, x3, x4
  4063ec:	cmp	x3, x4
  4063f0:	sbc	x1, x1, x0
  4063f4:	tbz	x1, #51, 4067dc <ferror@plt+0x51bc>
  4063f8:	and	x5, x1, #0x7ffffffffffff
  4063fc:	cbz	x5, 406780 <ferror@plt+0x5160>
  406400:	clz	x0, x5
  406404:	sub	w0, w0, #0xc
  406408:	lsl	x5, x5, x0
  40640c:	neg	w1, w0
  406410:	lsr	x1, x4, x1
  406414:	orr	x1, x1, x5
  406418:	lsl	x5, x4, x0
  40641c:	sxtw	x2, w0
  406420:	cmp	x7, w0, sxtw
  406424:	b.gt	4067d0 <ferror@plt+0x51b0>
  406428:	sub	w7, w0, w7
  40642c:	add	w6, w7, #0x1
  406430:	cmp	w6, #0x3f
  406434:	b.gt	40679c <ferror@plt+0x517c>
  406438:	mov	w0, #0x40                  	// #64
  40643c:	sub	w0, w0, w6
  406440:	lsl	x4, x1, x0
  406444:	lsr	x2, x5, x6
  406448:	orr	x4, x4, x2
  40644c:	lsl	x5, x5, x0
  406450:	cmp	x5, #0x0
  406454:	cset	x3, ne  // ne = any
  406458:	orr	x4, x4, x3
  40645c:	lsr	x1, x1, x6
  406460:	b	4067e0 <ferror@plt+0x51c0>
  406464:	orr	x0, x1, x3
  406468:	cbz	x0, 406ac8 <ferror@plt+0x54a8>
  40646c:	lsr	x0, x1, #50
  406470:	eor	x0, x0, #0x1
  406474:	and	w0, w0, #0x1
  406478:	b	406918 <ferror@plt+0x52f8>
  40647c:	sub	w4, w0, #0x40
  406480:	lsr	x4, x2, x4
  406484:	mov	w5, #0x80                  	// #128
  406488:	sub	w5, w5, w0
  40648c:	lsl	x2, x2, x5
  406490:	cmp	w0, #0x40
  406494:	csel	x2, x2, xzr, ne  // ne = any
  406498:	orr	x12, x2, x12
  40649c:	cmp	x12, #0x0
  4064a0:	cset	x0, ne  // ne = any
  4064a4:	orr	x4, x4, x0
  4064a8:	mov	x0, #0x0                   	// #0
  4064ac:	b	4063e8 <ferror@plt+0x4dc8>
  4064b0:	cbnz	x7, 40655c <ferror@plt+0x4f3c>
  4064b4:	orr	x4, x1, x3
  4064b8:	cbz	x4, 4064fc <ferror@plt+0x4edc>
  4064bc:	cmn	w0, #0x1
  4064c0:	b.eq	406544 <ferror@plt+0x4f24>  // b.none
  4064c4:	mvn	w0, w0
  4064c8:	mov	x4, #0x7fff                	// #32767
  4064cc:	cmp	x13, x4
  4064d0:	b.ne	406570 <ferror@plt+0x4f50>  // b.any
  4064d4:	orr	x3, x2, x12
  4064d8:	cbz	x3, 406aec <ferror@plt+0x54cc>
  4064dc:	lsr	x0, x2, #50
  4064e0:	eor	x0, x0, #0x1
  4064e4:	and	w0, w0, #0x1
  4064e8:	mov	x1, x2
  4064ec:	mov	x3, x12
  4064f0:	mov	x7, x13
  4064f4:	mov	x8, x10
  4064f8:	b	406918 <ferror@plt+0x52f8>
  4064fc:	mov	x0, #0x7fff                	// #32767
  406500:	cmp	x13, x0
  406504:	b.eq	40651c <ferror@plt+0x4efc>  // b.none
  406508:	mov	x1, x2
  40650c:	mov	x4, x12
  406510:	mov	x7, x13
  406514:	mov	x8, x10
  406518:	b	4067dc <ferror@plt+0x51bc>
  40651c:	orr	x3, x2, x12
  406520:	cbz	x3, 406adc <ferror@plt+0x54bc>
  406524:	lsr	x0, x2, #50
  406528:	eor	x0, x0, #0x1
  40652c:	and	w0, w0, #0x1
  406530:	mov	x1, x2
  406534:	mov	x3, x12
  406538:	mov	x7, x13
  40653c:	mov	x8, x10
  406540:	b	406918 <ferror@plt+0x52f8>
  406544:	sub	x4, x12, x3
  406548:	cmp	x12, x4
  40654c:	sbc	x1, x2, x1
  406550:	mov	x7, x13
  406554:	mov	x8, x10
  406558:	b	4063f4 <ferror@plt+0x4dd4>
  40655c:	neg	w0, w0
  406560:	orr	x1, x1, #0x8000000000000
  406564:	mov	x4, #0x7fff                	// #32767
  406568:	cmp	x13, x4
  40656c:	b.eq	4065c0 <ferror@plt+0x4fa0>  // b.none
  406570:	cmp	w0, #0x74
  406574:	b.gt	406988 <ferror@plt+0x5368>
  406578:	cmp	w0, #0x3f
  40657c:	b.gt	4065e8 <ferror@plt+0x4fc8>
  406580:	mov	w5, #0x40                  	// #64
  406584:	sub	w5, w5, w0
  406588:	lsl	x4, x1, x5
  40658c:	lsr	x6, x3, x0
  406590:	orr	x4, x4, x6
  406594:	lsl	x3, x3, x5
  406598:	cmp	x3, #0x0
  40659c:	cset	x3, ne  // ne = any
  4065a0:	orr	x4, x4, x3
  4065a4:	lsr	x1, x1, x0
  4065a8:	sub	x4, x12, x4
  4065ac:	cmp	x12, x4
  4065b0:	sbc	x1, x2, x1
  4065b4:	mov	x7, x13
  4065b8:	mov	x8, x10
  4065bc:	b	4063f4 <ferror@plt+0x4dd4>
  4065c0:	orr	x3, x2, x12
  4065c4:	cbz	x3, 406afc <ferror@plt+0x54dc>
  4065c8:	lsr	x0, x2, #50
  4065cc:	eor	x0, x0, #0x1
  4065d0:	and	w0, w0, #0x1
  4065d4:	mov	x1, x2
  4065d8:	mov	x3, x12
  4065dc:	mov	x7, x13
  4065e0:	mov	x8, x10
  4065e4:	b	406918 <ferror@plt+0x52f8>
  4065e8:	sub	w4, w0, #0x40
  4065ec:	lsr	x4, x1, x4
  4065f0:	mov	w5, #0x80                  	// #128
  4065f4:	sub	w5, w5, w0
  4065f8:	lsl	x1, x1, x5
  4065fc:	cmp	w0, #0x40
  406600:	csel	x0, x1, xzr, ne  // ne = any
  406604:	orr	x3, x0, x3
  406608:	cmp	x3, #0x0
  40660c:	cset	x0, ne  // ne = any
  406610:	orr	x4, x4, x0
  406614:	mov	x1, #0x0                   	// #0
  406618:	b	4065a8 <ferror@plt+0x4f88>
  40661c:	orr	x4, x2, x12
  406620:	cbnz	x4, 406b0c <ferror@plt+0x54ec>
  406624:	and	x0, x9, #0xc00000
  406628:	cmp	x0, #0x800, lsl #12
  40662c:	cset	x8, eq  // eq = none
  406630:	mov	x1, x4
  406634:	b	4067e0 <ferror@plt+0x51c0>
  406638:	orr	x4, x0, x5
  40663c:	cbnz	x4, 406b38 <ferror@plt+0x5518>
  406640:	and	x0, x9, #0xc00000
  406644:	cmp	x0, #0x800, lsl #12
  406648:	cset	x8, eq  // eq = none
  40664c:	mov	x1, x4
  406650:	b	4067e0 <ferror@plt+0x51c0>
  406654:	mov	x0, #0x7fff                	// #32767
  406658:	cmp	x7, x0
  40665c:	b.eq	406694 <ferror@plt+0x5074>  // b.none
  406660:	mov	w0, #0x0                   	// #0
  406664:	mov	x5, #0x7fff                	// #32767
  406668:	cmp	x13, x5
  40666c:	b.eq	4066e8 <ferror@plt+0x50c8>  // b.none
  406670:	orr	x5, x1, x3
  406674:	cbnz	x5, 4066b4 <ferror@plt+0x5094>
  406678:	orr	x1, x2, x12
  40667c:	cbnz	x1, 406714 <ferror@plt+0x50f4>
  406680:	mov	x8, x4
  406684:	mov	x1, #0x7ffffffffffff       	// #2251799813685247
  406688:	mov	x3, #0xfffffffffffffff8    	// #-8
  40668c:	mov	w0, #0x1                   	// #1
  406690:	b	406ad4 <ferror@plt+0x54b4>
  406694:	orr	x0, x1, x3
  406698:	cbz	x0, 406994 <ferror@plt+0x5374>
  40669c:	lsr	x0, x1, #50
  4066a0:	eor	x0, x0, #0x1
  4066a4:	and	w0, w0, #0x1
  4066a8:	mov	x5, #0x7fff                	// #32767
  4066ac:	cmp	x13, x5
  4066b0:	b.eq	4066e8 <ferror@plt+0x50c8>  // b.none
  4066b4:	orr	x12, x2, x12
  4066b8:	mov	x7, #0x7fff                	// #32767
  4066bc:	cbz	x12, 406918 <ferror@plt+0x52f8>
  4066c0:	lsr	x4, x1, #3
  4066c4:	tbz	x1, #50, 406728 <ferror@plt+0x5108>
  4066c8:	lsr	x5, x2, #3
  4066cc:	tbnz	x2, #50, 406728 <ferror@plt+0x5108>
  4066d0:	mov	x3, x6
  4066d4:	bfi	x3, x2, #61, #3
  4066d8:	mov	x4, x5
  4066dc:	mov	x8, x10
  4066e0:	b	406730 <ferror@plt+0x5110>
  4066e4:	mov	w0, #0x0                   	// #0
  4066e8:	orr	x5, x2, x12
  4066ec:	cbz	x5, 406670 <ferror@plt+0x5050>
  4066f0:	tst	x2, #0x4000000000000
  4066f4:	csinc	w0, w0, wzr, ne  // ne = any
  4066f8:	orr	x4, x1, x3
  4066fc:	cbnz	x4, 4066b4 <ferror@plt+0x5094>
  406700:	mov	x1, x2
  406704:	mov	x3, x12
  406708:	mov	x8, x10
  40670c:	mov	x7, #0x7fff                	// #32767
  406710:	b	406918 <ferror@plt+0x52f8>
  406714:	mov	x1, x2
  406718:	mov	x3, x12
  40671c:	mov	x8, x10
  406720:	mov	x7, #0x7fff                	// #32767
  406724:	b	406918 <ferror@plt+0x52f8>
  406728:	mov	x3, x14
  40672c:	bfi	x3, x1, #61, #3
  406730:	extr	x1, x4, x3, #61
  406734:	lsl	x3, x3, #3
  406738:	mov	x7, #0x7fff                	// #32767
  40673c:	b	406918 <ferror@plt+0x52f8>
  406740:	sub	x4, x3, x12
  406744:	cmp	x3, x4
  406748:	sbc	x5, x1, x2
  40674c:	tbnz	x5, #51, 40676c <ferror@plt+0x514c>
  406750:	orr	x1, x4, x5
  406754:	cbnz	x1, 4063fc <ferror@plt+0x4ddc>
  406758:	and	x0, x9, #0xc00000
  40675c:	cmp	x0, #0x800, lsl #12
  406760:	cset	x8, eq  // eq = none
  406764:	mov	x4, x1
  406768:	b	4067e0 <ferror@plt+0x51c0>
  40676c:	sub	x4, x12, x3
  406770:	cmp	x12, x4
  406774:	sbc	x5, x2, x1
  406778:	mov	x8, x10
  40677c:	b	4063fc <ferror@plt+0x4ddc>
  406780:	clz	x1, x4
  406784:	add	w0, w1, #0x34
  406788:	cmp	w0, #0x3f
  40678c:	b.le	406408 <ferror@plt+0x4de8>
  406790:	sub	w1, w1, #0xc
  406794:	lsl	x1, x4, x1
  406798:	b	40641c <ferror@plt+0x4dfc>
  40679c:	sub	w7, w7, #0x3f
  4067a0:	lsr	x0, x1, x7
  4067a4:	mov	w2, #0x80                  	// #128
  4067a8:	sub	w2, w2, w6
  4067ac:	lsl	x1, x1, x2
  4067b0:	cmp	w6, #0x40
  4067b4:	csel	x2, x1, xzr, ne  // ne = any
  4067b8:	orr	x2, x5, x2
  4067bc:	cmp	x2, #0x0
  4067c0:	cset	x4, ne  // ne = any
  4067c4:	orr	x4, x0, x4
  4067c8:	mov	x1, #0x0                   	// #0
  4067cc:	b	4067e0 <ferror@plt+0x51c0>
  4067d0:	sub	x7, x7, x2
  4067d4:	and	x1, x1, #0xfff7ffffffffffff
  4067d8:	mov	x4, x5
  4067dc:	cbnz	x7, 406910 <ferror@plt+0x52f0>
  4067e0:	orr	x3, x4, x1
  4067e4:	cbnz	x3, 406b1c <ferror@plt+0x54fc>
  4067e8:	mov	x1, x3
  4067ec:	mov	x7, #0x0                   	// #0
  4067f0:	mov	w0, #0x0                   	// #0
  4067f4:	b	406828 <ferror@plt+0x5208>
  4067f8:	mov	x3, x4
  4067fc:	mov	w4, #0x1                   	// #1
  406800:	mov	x7, #0x0                   	// #0
  406804:	mov	w0, #0x0                   	// #0
  406808:	b	406924 <ferror@plt+0x5304>
  40680c:	and	x2, x3, #0xf
  406810:	cmp	x2, #0x4
  406814:	b.eq	406820 <ferror@plt+0x5200>  // b.none
  406818:	adds	x3, x3, #0x4
  40681c:	cinc	x1, x1, cs  // cs = hs, nlast
  406820:	cbz	w4, 406828 <ferror@plt+0x5208>
  406824:	orr	w0, w0, #0x8
  406828:	tbz	x1, #51, 4068d4 <ferror@plt+0x52b4>
  40682c:	add	x7, x7, #0x1
  406830:	mov	x2, #0x7fff                	// #32767
  406834:	cmp	x7, x2
  406838:	b.eq	4068a0 <ferror@plt+0x5280>  // b.none
  40683c:	and	x2, x1, #0xfff7ffffffffffff
  406840:	extr	x4, x1, x3, #3
  406844:	lsr	x1, x2, #3
  406848:	mov	x3, #0x0                   	// #0
  40684c:	mov	x2, x4
  406850:	bfxil	x3, x1, #0, #48
  406854:	bfi	x3, x7, #48, #15
  406858:	bfi	x3, x8, #63, #1
  40685c:	stp	x2, x3, [sp, #16]
  406860:	cbnz	w0, 406908 <ferror@plt+0x52e8>
  406864:	ldr	q0, [sp, #16]
  406868:	ldp	x29, x30, [sp], #32
  40686c:	ret
  406870:	cbnz	x8, 406820 <ferror@plt+0x5200>
  406874:	adds	x3, x3, #0x8
  406878:	cinc	x1, x1, cs  // cs = hs, nlast
  40687c:	b	406820 <ferror@plt+0x5200>
  406880:	cbz	x8, 406820 <ferror@plt+0x5200>
  406884:	adds	x3, x3, #0x8
  406888:	cinc	x1, x1, cs  // cs = hs, nlast
  40688c:	b	406820 <ferror@plt+0x5200>
  406890:	mov	x3, x4
  406894:	mov	x7, #0x0                   	// #0
  406898:	mov	w0, #0x0                   	// #0
  40689c:	b	406824 <ferror@plt+0x5204>
  4068a0:	ands	x3, x9, #0xc00000
  4068a4:	b.eq	4068c8 <ferror@plt+0x52a8>  // b.none
  4068a8:	cmp	x3, #0x400, lsl #12
  4068ac:	ccmp	x8, #0x0, #0x0, eq  // eq = none
  4068b0:	b.eq	406900 <ferror@plt+0x52e0>  // b.none
  4068b4:	cmp	x3, #0x800, lsl #12
  4068b8:	ccmp	x8, #0x0, #0x4, eq  // eq = none
  4068bc:	csetm	x3, eq  // eq = none
  4068c0:	mov	x1, #0x7ffe                	// #32766
  4068c4:	csel	x7, x7, x1, ne  // ne = any
  4068c8:	mov	w1, #0x14                  	// #20
  4068cc:	orr	w0, w0, w1
  4068d0:	mov	x1, x3
  4068d4:	extr	x4, x1, x3, #3
  4068d8:	lsr	x1, x1, #3
  4068dc:	mov	x2, #0x7fff                	// #32767
  4068e0:	cmp	x7, x2
  4068e4:	b.ne	406848 <ferror@plt+0x5228>  // b.any
  4068e8:	orr	x2, x4, x1
  4068ec:	orr	x1, x1, #0x800000000000
  4068f0:	cbnz	x2, 406848 <ferror@plt+0x5228>
  4068f4:	mov	x4, x2
  4068f8:	mov	x1, x2
  4068fc:	b	406848 <ferror@plt+0x5228>
  406900:	mov	x3, #0x0                   	// #0
  406904:	b	4068c8 <ferror@plt+0x52a8>
  406908:	bl	406eb8 <ferror@plt+0x5898>
  40690c:	b	406864 <ferror@plt+0x5244>
  406910:	mov	x3, x4
  406914:	mov	w0, #0x0                   	// #0
  406918:	mov	w4, #0x0                   	// #0
  40691c:	tst	x3, #0x7
  406920:	b.eq	406828 <ferror@plt+0x5208>  // b.none
  406924:	orr	w0, w0, #0x10
  406928:	and	x2, x9, #0xc00000
  40692c:	cmp	x2, #0x400, lsl #12
  406930:	b.eq	406870 <ferror@plt+0x5250>  // b.none
  406934:	cmp	x2, #0x800, lsl #12
  406938:	b.eq	406880 <ferror@plt+0x5260>  // b.none
  40693c:	cbz	x2, 40680c <ferror@plt+0x51ec>
  406940:	cbnz	w4, 406824 <ferror@plt+0x5204>
  406944:	b	406828 <ferror@plt+0x5208>
  406948:	mov	x1, x2
  40694c:	mov	x4, x12
  406950:	b	4067e0 <ferror@plt+0x51c0>
  406954:	mov	x1, x2
  406958:	mov	x3, x12
  40695c:	mov	x7, #0x7fff                	// #32767
  406960:	b	406918 <ferror@plt+0x52f8>
  406964:	mov	x0, #0x0                   	// #0
  406968:	mov	x4, #0x1                   	// #1
  40696c:	b	406048 <ferror@plt+0x4a28>
  406970:	mov	x1, #0x0                   	// #0
  406974:	mov	x4, #0x1                   	// #1
  406978:	b	4061b0 <ferror@plt+0x4b90>
  40697c:	mov	x0, #0x0                   	// #0
  406980:	mov	x4, #0x1                   	// #1
  406984:	b	4063e8 <ferror@plt+0x4dc8>
  406988:	mov	x1, #0x0                   	// #0
  40698c:	mov	x4, #0x1                   	// #1
  406990:	b	4065a8 <ferror@plt+0x4f88>
  406994:	mov	x0, #0x7fff                	// #32767
  406998:	cmp	x13, x0
  40699c:	b.eq	4066e4 <ferror@plt+0x50c4>  // b.none
  4069a0:	mov	w0, #0x0                   	// #0
  4069a4:	b	406678 <ferror@plt+0x5058>
  4069a8:	sub	w0, w4, #0x7, lsl #12
  4069ac:	sub	w0, w0, #0xfff
  4069b0:	tbnz	w0, #31, 4060cc <ferror@plt+0x4aac>
  4069b4:	add	x0, x7, #0x1
  4069b8:	tst	x0, #0x7ffe
  4069bc:	b.ne	4062d0 <ferror@plt+0x4cb0>  // b.any
  4069c0:	cbnz	x7, 406218 <ferror@plt+0x4bf8>
  4069c4:	orr	x0, x1, x3
  4069c8:	cbz	x0, 406948 <ferror@plt+0x5328>
  4069cc:	orr	x0, x2, x12
  4069d0:	cbz	x0, 406b18 <ferror@plt+0x54f8>
  4069d4:	adds	x4, x3, x12
  4069d8:	adc	x1, x2, x1
  4069dc:	tbz	x1, #51, 4067e0 <ferror@plt+0x51c0>
  4069e0:	and	x1, x1, #0xfff7ffffffffffff
  4069e4:	mov	x3, x4
  4069e8:	mov	x7, #0x1                   	// #1
  4069ec:	mov	w0, #0x0                   	// #0
  4069f0:	b	406918 <ferror@plt+0x52f8>
  4069f4:	mov	x1, x0
  4069f8:	mov	x3, x0
  4069fc:	mov	w0, #0x0                   	// #0
  406a00:	b	406ad4 <ferror@plt+0x54b4>
  406a04:	mov	x1, x0
  406a08:	mov	x3, x0
  406a0c:	mov	w0, #0x0                   	// #0
  406a10:	b	406ad4 <ferror@plt+0x54b4>
  406a14:	mov	x1, x0
  406a18:	mov	x3, x0
  406a1c:	mov	w0, #0x0                   	// #0
  406a20:	b	406ad4 <ferror@plt+0x54b4>
  406a24:	mov	x1, x3
  406a28:	mov	w0, #0x0                   	// #0
  406a2c:	b	406ad4 <ferror@plt+0x54b4>
  406a30:	mov	x1, x3
  406a34:	mov	w0, #0x0                   	// #0
  406a38:	b	406ad4 <ferror@plt+0x54b4>
  406a3c:	mov	x1, x3
  406a40:	mov	w0, #0x0                   	// #0
  406a44:	b	406ad4 <ferror@plt+0x54b4>
  406a48:	mov	x1, x3
  406a4c:	mov	w0, #0x14                  	// #20
  406a50:	b	406ad4 <ferror@plt+0x54b4>
  406a54:	mov	x1, #0x0                   	// #0
  406a58:	mov	x3, #0x0                   	// #0
  406a5c:	mov	x8, #0x0                   	// #0
  406a60:	mov	w0, #0x14                  	// #20
  406a64:	b	406ad4 <ferror@plt+0x54b4>
  406a68:	mov	x1, #0x0                   	// #0
  406a6c:	mov	x3, #0x0                   	// #0
  406a70:	mov	w0, #0x14                  	// #20
  406a74:	b	406ad4 <ferror@plt+0x54b4>
  406a78:	mov	x1, x3
  406a7c:	mov	w0, #0x14                  	// #20
  406a80:	b	406ad4 <ferror@plt+0x54b4>
  406a84:	mov	x1, #0x0                   	// #0
  406a88:	mov	x3, #0x0                   	// #0
  406a8c:	mov	x8, #0x0                   	// #0
  406a90:	mov	w0, #0x14                  	// #20
  406a94:	b	406ad4 <ferror@plt+0x54b4>
  406a98:	mov	x1, #0x0                   	// #0
  406a9c:	mov	x3, #0x0                   	// #0
  406aa0:	mov	w0, #0x14                  	// #20
  406aa4:	b	406ad4 <ferror@plt+0x54b4>
  406aa8:	mov	x1, x0
  406aac:	mov	x3, x0
  406ab0:	mov	w0, #0x0                   	// #0
  406ab4:	b	406ad4 <ferror@plt+0x54b4>
  406ab8:	mov	x1, x0
  406abc:	mov	x3, x0
  406ac0:	mov	w0, #0x0                   	// #0
  406ac4:	b	406ad4 <ferror@plt+0x54b4>
  406ac8:	mov	x1, x0
  406acc:	mov	x3, x0
  406ad0:	mov	w0, #0x0                   	// #0
  406ad4:	mov	x7, #0x7fff                	// #32767
  406ad8:	b	406828 <ferror@plt+0x5208>
  406adc:	mov	x1, x3
  406ae0:	mov	x8, x10
  406ae4:	mov	w0, #0x0                   	// #0
  406ae8:	b	406ad4 <ferror@plt+0x54b4>
  406aec:	mov	x1, x3
  406af0:	mov	x8, x10
  406af4:	mov	w0, #0x0                   	// #0
  406af8:	b	406ad4 <ferror@plt+0x54b4>
  406afc:	mov	x1, x3
  406b00:	mov	x8, x10
  406b04:	mov	w0, #0x0                   	// #0
  406b08:	b	406ad4 <ferror@plt+0x54b4>
  406b0c:	mov	x1, x2
  406b10:	mov	x3, x12
  406b14:	mov	x8, x10
  406b18:	mov	x4, x3
  406b1c:	tst	x4, #0x7
  406b20:	b.ne	4067f8 <ferror@plt+0x51d8>  // b.any
  406b24:	tbnz	w9, #11, 406890 <ferror@plt+0x5270>
  406b28:	mov	x3, x4
  406b2c:	mov	x7, #0x0                   	// #0
  406b30:	mov	w0, #0x0                   	// #0
  406b34:	b	406828 <ferror@plt+0x5208>
  406b38:	mov	x1, x5
  406b3c:	mov	x3, x0
  406b40:	b	406b18 <ferror@plt+0x54f8>
  406b44:	mov	x0, #0x7fff                	// #32767
  406b48:	cmp	x13, x0
  406b4c:	b.eq	4062c8 <ferror@plt+0x4ca8>  // b.none
  406b50:	mov	x1, x2
  406b54:	mov	x3, x12
  406b58:	mov	w0, #0x0                   	// #0
  406b5c:	b	406918 <ferror@plt+0x52f8>
  406b60:	eor	w5, w5, #0x1
  406b64:	and	x10, x5, #0xff
  406b68:	cmp	x8, w5, uxtb
  406b6c:	b.ne	405ee4 <ferror@plt+0x48c4>  // b.any
  406b70:	sub	w0, w4, w11
  406b74:	b	4069b0 <ferror@plt+0x5390>
  406b78:	cbz	w0, 406bc4 <ferror@plt+0x55a4>
  406b7c:	lsr	w4, w0, #31
  406b80:	cmp	w0, #0x0
  406b84:	cneg	w0, w0, lt  // lt = tstop
  406b88:	clz	x2, x0
  406b8c:	mov	w1, #0x403e                	// #16446
  406b90:	sub	w1, w1, w2
  406b94:	sxtw	x5, w1
  406b98:	mov	w2, #0x402f                	// #16431
  406b9c:	sub	w1, w2, w1
  406ba0:	lsl	x0, x0, x1
  406ba4:	mov	x2, #0x0                   	// #0
  406ba8:	mov	x3, #0x0                   	// #0
  406bac:	bfxil	x3, x0, #0, #48
  406bb0:	bfi	x3, x5, #48, #15
  406bb4:	bfi	x3, x4, #63, #1
  406bb8:	fmov	d0, x2
  406bbc:	fmov	v0.d[1], x3
  406bc0:	ret
  406bc4:	mov	x0, #0x0                   	// #0
  406bc8:	mov	x5, #0x0                   	// #0
  406bcc:	mov	x4, #0x0                   	// #0
  406bd0:	b	406ba4 <ferror@plt+0x5584>
  406bd4:	stp	x29, x30, [sp, #-48]!
  406bd8:	mov	x29, sp
  406bdc:	str	d8, [sp, #16]
  406be0:	str	q0, [sp, #32]
  406be4:	ldr	x0, [sp, #32]
  406be8:	ldr	x1, [sp, #40]
  406bec:	mrs	x3, fpcr
  406bf0:	ubfx	x2, x1, #48, #15
  406bf4:	lsr	x4, x1, #63
  406bf8:	and	w4, w4, #0xff
  406bfc:	ubfiz	x1, x1, #3, #48
  406c00:	orr	x1, x1, x0, lsr #61
  406c04:	lsl	x5, x0, #3
  406c08:	add	x6, x2, #0x1
  406c0c:	tst	x6, #0x7ffe
  406c10:	b.eq	406d04 <ferror@plt+0x56e4>  // b.none
  406c14:	sub	x2, x2, #0x3, lsl #12
  406c18:	sub	x2, x2, #0xc00
  406c1c:	cmp	x2, #0x7fe
  406c20:	b.le	406c5c <ferror@plt+0x563c>
  406c24:	ands	x0, x3, #0xc00000
  406c28:	b.eq	406e60 <ferror@plt+0x5840>  // b.none
  406c2c:	cmp	x0, #0x400, lsl #12
  406c30:	csinc	w1, w4, wzr, eq  // eq = none
  406c34:	cbz	w1, 406e70 <ferror@plt+0x5850>
  406c38:	cmp	x0, #0x800, lsl #12
  406c3c:	csel	w0, w4, wzr, eq  // eq = none
  406c40:	cbnz	w0, 406e78 <ferror@plt+0x5858>
  406c44:	mov	x1, #0xffffffffffffffff    	// #-1
  406c48:	mov	x2, #0x7fe                 	// #2046
  406c4c:	mov	w0, #0x14                  	// #20
  406c50:	cmp	x2, #0x0
  406c54:	cset	w6, eq  // eq = none
  406c58:	b	406d2c <ferror@plt+0x570c>
  406c5c:	cmp	x2, #0x0
  406c60:	b.le	406c8c <ferror@plt+0x566c>
  406c64:	cmp	xzr, x0, lsl #7
  406c68:	cset	x0, ne  // ne = any
  406c6c:	orr	x0, x0, x5, lsr #60
  406c70:	orr	x1, x0, x1, lsl #4
  406c74:	mov	w0, #0x0                   	// #0
  406c78:	tst	x1, #0x7
  406c7c:	b.eq	406e14 <ferror@plt+0x57f4>  // b.none
  406c80:	cmp	x2, #0x0
  406c84:	cset	w6, eq  // eq = none
  406c88:	b	406d2c <ferror@plt+0x570c>
  406c8c:	cmn	x2, #0x34
  406c90:	b.lt	406e88 <ferror@plt+0x5868>  // b.tstop
  406c94:	orr	x0, x1, #0x8000000000000
  406c98:	mov	x1, #0x3d                  	// #61
  406c9c:	sub	x1, x1, x2
  406ca0:	cmp	x1, #0x3f
  406ca4:	b.gt	406cd4 <ferror@plt+0x56b4>
  406ca8:	add	w6, w2, #0x3
  406cac:	mov	w1, #0x3d                  	// #61
  406cb0:	sub	w2, w1, w2
  406cb4:	lsr	x2, x5, x2
  406cb8:	lsl	x1, x5, x6
  406cbc:	cmp	x1, #0x0
  406cc0:	cset	x1, ne  // ne = any
  406cc4:	orr	x2, x2, x1
  406cc8:	lsl	x1, x0, x6
  406ccc:	orr	x1, x1, x2
  406cd0:	b	406d14 <ferror@plt+0x56f4>
  406cd4:	mov	w6, #0xfffffffd            	// #-3
  406cd8:	sub	w6, w6, w2
  406cdc:	lsr	x6, x0, x6
  406ce0:	add	w2, w2, #0x43
  406ce4:	lsl	x0, x0, x2
  406ce8:	cmp	x1, #0x40
  406cec:	csel	x0, x0, xzr, ne  // ne = any
  406cf0:	orr	x0, x0, x5
  406cf4:	cmp	x0, #0x0
  406cf8:	cset	x1, ne  // ne = any
  406cfc:	orr	x1, x6, x1
  406d00:	b	406d14 <ferror@plt+0x56f4>
  406d04:	cbnz	x2, 406d50 <ferror@plt+0x5730>
  406d08:	orr	x1, x1, x5
  406d0c:	cmp	x1, #0x0
  406d10:	cset	x1, ne  // ne = any
  406d14:	cmp	x1, #0x0
  406d18:	cset	w6, ne  // ne = any
  406d1c:	tst	x1, #0x7
  406d20:	b.eq	406ea8 <ferror@plt+0x5888>  // b.none
  406d24:	mov	w0, #0x0                   	// #0
  406d28:	mov	x2, #0x0                   	// #0
  406d2c:	orr	w0, w0, #0x10
  406d30:	and	x5, x3, #0xc00000
  406d34:	cmp	x5, #0x400, lsl #12
  406d38:	b.eq	406db4 <ferror@plt+0x5794>  // b.none
  406d3c:	cmp	x5, #0x800, lsl #12
  406d40:	b.eq	406dc4 <ferror@plt+0x57a4>  // b.none
  406d44:	cbz	x5, 406d80 <ferror@plt+0x5760>
  406d48:	cbnz	w6, 406d94 <ferror@plt+0x5774>
  406d4c:	b	406d98 <ferror@plt+0x5778>
  406d50:	orr	x0, x1, x5
  406d54:	cbz	x0, 406e80 <ferror@plt+0x5860>
  406d58:	lsr	x0, x1, #50
  406d5c:	eor	w0, w0, #0x1
  406d60:	mov	x6, #0x7fff                	// #32767
  406d64:	cmp	x2, x6
  406d68:	csel	w0, w0, wzr, eq  // eq = none
  406d6c:	extr	x1, x1, x5, #60
  406d70:	and	x1, x1, #0xfffffffffffffff8
  406d74:	orr	x1, x1, #0x40000000000000
  406d78:	mov	x2, #0x7ff                 	// #2047
  406d7c:	b	406c78 <ferror@plt+0x5658>
  406d80:	and	x7, x1, #0xf
  406d84:	add	x5, x1, #0x4
  406d88:	cmp	x7, #0x4
  406d8c:	csel	x1, x5, x1, ne  // ne = any
  406d90:	cbz	w6, 406d98 <ferror@plt+0x5778>
  406d94:	orr	w0, w0, #0x8
  406d98:	tbz	x1, #55, 406e14 <ferror@plt+0x57f4>
  406d9c:	add	x2, x2, #0x1
  406da0:	cmp	x2, #0x7ff
  406da4:	b.eq	406de0 <ferror@plt+0x57c0>  // b.none
  406da8:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  406dac:	and	x1, x3, x1, lsr #3
  406db0:	b	406e28 <ferror@plt+0x5808>
  406db4:	add	x5, x1, #0x8
  406db8:	cmp	w4, #0x0
  406dbc:	csel	x1, x5, x1, eq  // eq = none
  406dc0:	b	406d90 <ferror@plt+0x5770>
  406dc4:	add	x5, x1, #0x8
  406dc8:	cmp	w4, #0x0
  406dcc:	csel	x1, x5, x1, ne  // ne = any
  406dd0:	b	406d90 <ferror@plt+0x5770>
  406dd4:	mov	w0, #0x0                   	// #0
  406dd8:	mov	x2, #0x0                   	// #0
  406ddc:	b	406d94 <ferror@plt+0x5774>
  406de0:	ands	x1, x3, #0xc00000
  406de4:	b.eq	406e0c <ferror@plt+0x57ec>  // b.none
  406de8:	cmp	x1, #0x400, lsl #12
  406dec:	csinc	w3, w4, wzr, eq  // eq = none
  406df0:	cbz	w3, 406e50 <ferror@plt+0x5830>
  406df4:	cmp	x1, #0x800, lsl #12
  406df8:	csel	w3, w4, wzr, eq  // eq = none
  406dfc:	cmp	w3, #0x0
  406e00:	csetm	x1, eq  // eq = none
  406e04:	mov	x3, #0x7fe                 	// #2046
  406e08:	csel	x2, x2, x3, ne  // ne = any
  406e0c:	mov	w3, #0x14                  	// #20
  406e10:	orr	w0, w0, w3
  406e14:	lsr	x1, x1, #3
  406e18:	cmp	x2, #0x7ff
  406e1c:	orr	x3, x1, #0x8000000000000
  406e20:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  406e24:	csel	x1, x3, x1, ne  // ne = any
  406e28:	mov	x3, #0x0                   	// #0
  406e2c:	bfxil	x3, x1, #0, #52
  406e30:	bfi	x3, x2, #52, #11
  406e34:	bfi	x3, x4, #63, #1
  406e38:	fmov	d8, x3
  406e3c:	cbnz	w0, 406e58 <ferror@plt+0x5838>
  406e40:	fmov	d0, d8
  406e44:	ldr	d8, [sp, #16]
  406e48:	ldp	x29, x30, [sp], #48
  406e4c:	ret
  406e50:	mov	x1, #0x0                   	// #0
  406e54:	b	406e0c <ferror@plt+0x57ec>
  406e58:	bl	406eb8 <ferror@plt+0x5898>
  406e5c:	b	406e40 <ferror@plt+0x5820>
  406e60:	mov	w0, #0x14                  	// #20
  406e64:	mov	x2, #0x7ff                 	// #2047
  406e68:	mov	x1, #0x0                   	// #0
  406e6c:	b	406d98 <ferror@plt+0x5778>
  406e70:	mov	w0, #0x14                  	// #20
  406e74:	b	406e64 <ferror@plt+0x5844>
  406e78:	mov	w0, #0x14                  	// #20
  406e7c:	b	406e64 <ferror@plt+0x5844>
  406e80:	mov	w0, #0x0                   	// #0
  406e84:	b	406e64 <ferror@plt+0x5844>
  406e88:	mov	x1, #0x1                   	// #1
  406e8c:	mov	x2, #0x0                   	// #0
  406e90:	mov	w0, #0x0                   	// #0
  406e94:	b	406c50 <ferror@plt+0x5630>
  406e98:	tbnz	w3, #11, 406dd4 <ferror@plt+0x57b4>
  406e9c:	mov	x2, #0x0                   	// #0
  406ea0:	mov	w0, #0x0                   	// #0
  406ea4:	b	406d98 <ferror@plt+0x5778>
  406ea8:	cbnz	x1, 406e98 <ferror@plt+0x5878>
  406eac:	mov	x2, #0x0                   	// #0
  406eb0:	mov	w0, #0x0                   	// #0
  406eb4:	b	406d98 <ferror@plt+0x5778>
  406eb8:	tbz	w0, #0, 406ec8 <ferror@plt+0x58a8>
  406ebc:	movi	v1.2s, #0x0
  406ec0:	fdiv	s0, s1, s1
  406ec4:	mrs	x1, fpsr
  406ec8:	tbz	w0, #1, 406edc <ferror@plt+0x58bc>
  406ecc:	fmov	s1, #1.000000000000000000e+00
  406ed0:	movi	v2.2s, #0x0
  406ed4:	fdiv	s0, s1, s2
  406ed8:	mrs	x1, fpsr
  406edc:	tbz	w0, #2, 406efc <ferror@plt+0x58dc>
  406ee0:	mov	w1, #0x7f7fffff            	// #2139095039
  406ee4:	fmov	s1, w1
  406ee8:	mov	w1, #0xc5ae                	// #50606
  406eec:	movk	w1, #0x749d, lsl #16
  406ef0:	fmov	s2, w1
  406ef4:	fadd	s0, s1, s2
  406ef8:	mrs	x1, fpsr
  406efc:	tbz	w0, #3, 406f0c <ferror@plt+0x58ec>
  406f00:	movi	v1.2s, #0x80, lsl #16
  406f04:	fmul	s0, s1, s1
  406f08:	mrs	x1, fpsr
  406f0c:	tbz	w0, #4, 406f24 <ferror@plt+0x5904>
  406f10:	mov	w0, #0x7f7fffff            	// #2139095039
  406f14:	fmov	s1, w0
  406f18:	fmov	s2, #1.000000000000000000e+00
  406f1c:	fsub	s0, s1, s2
  406f20:	mrs	x0, fpsr
  406f24:	ret
  406f28:	stp	x29, x30, [sp, #-64]!
  406f2c:	mov	x29, sp
  406f30:	stp	x19, x20, [sp, #16]
  406f34:	adrp	x20, 418000 <ferror@plt+0x169e0>
  406f38:	add	x20, x20, #0xdd0
  406f3c:	stp	x21, x22, [sp, #32]
  406f40:	adrp	x21, 418000 <ferror@plt+0x169e0>
  406f44:	add	x21, x21, #0xdc8
  406f48:	sub	x20, x20, x21
  406f4c:	mov	w22, w0
  406f50:	stp	x23, x24, [sp, #48]
  406f54:	mov	x23, x1
  406f58:	mov	x24, x2
  406f5c:	bl	401378 <_exit@plt-0x38>
  406f60:	cmp	xzr, x20, asr #3
  406f64:	b.eq	406f90 <ferror@plt+0x5970>  // b.none
  406f68:	asr	x20, x20, #3
  406f6c:	mov	x19, #0x0                   	// #0
  406f70:	ldr	x3, [x21, x19, lsl #3]
  406f74:	mov	x2, x24
  406f78:	add	x19, x19, #0x1
  406f7c:	mov	x1, x23
  406f80:	mov	w0, w22
  406f84:	blr	x3
  406f88:	cmp	x20, x19
  406f8c:	b.ne	406f70 <ferror@plt+0x5950>  // b.any
  406f90:	ldp	x19, x20, [sp, #16]
  406f94:	ldp	x21, x22, [sp, #32]
  406f98:	ldp	x23, x24, [sp, #48]
  406f9c:	ldp	x29, x30, [sp], #64
  406fa0:	ret
  406fa4:	nop
  406fa8:	ret
  406fac:	nop
  406fb0:	adrp	x2, 419000 <ferror@plt+0x179e0>
  406fb4:	mov	x1, #0x0                   	// #0
  406fb8:	ldr	x2, [x2, #328]
  406fbc:	b	401440 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406fc0 <.fini>:
  406fc0:	stp	x29, x30, [sp, #-16]!
  406fc4:	mov	x29, sp
  406fc8:	ldp	x29, x30, [sp], #16
  406fcc:	ret
