

================================================================
== Vitis HLS Report for 'add_vectors_1'
================================================================
* Date:           Tue Jun 28 01:00:43 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        computeP2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.696 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      901|      901|  9.010 us|  9.010 us|  901|  901|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- add_vectors_label1  |      900|      900|        60|          -|          -|    15|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    274|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     472|    212|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    367|    -|
|Register         |        -|    -|     192|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     664|    853|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+----+-----+----+-----+
    |           Instance          |          Module         | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------------+-------------------------+---------+----+-----+----+-----+
    |urem_9ns_6ns_5_13_seq_1_U12  |urem_9ns_6ns_5_13_seq_1  |        0|   0|  118|  53|    0|
    |urem_9ns_6ns_5_13_seq_1_U13  |urem_9ns_6ns_5_13_seq_1  |        0|   0|  118|  53|    0|
    |urem_9ns_6ns_5_13_seq_1_U14  |urem_9ns_6ns_5_13_seq_1  |        0|   0|  118|  53|    0|
    |urem_9ns_6ns_5_13_seq_1_U15  |urem_9ns_6ns_5_13_seq_1  |        0|   0|  118|  53|    0|
    +-----------------------------+-------------------------+---------+----+-----+----+-----+
    |Total                        |                         |        0|   0|  472| 212|    0|
    +-----------------------------+-------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln117_fu_162_p2     |         +|   0|  0|  14|           6|           3|
    |add_ln119_11_fu_294_p2  |         +|   0|  0|  24|          17|          17|
    |add_ln119_12_fu_226_p2  |         +|   0|  0|  20|          15|          15|
    |add_ln119_13_fu_323_p2  |         +|   0|  0|  24|          17|          17|
    |add_ln119_15_fu_284_p2  |         +|   0|  0|  20|          15|          15|
    |add_ln119_17_fu_318_p2  |         +|   0|  0|  20|          15|          15|
    |add_ln119_8_fu_168_p2   |         +|   0|  0|  20|          15|          15|
    |add_ln119_9_fu_236_p2   |         +|   0|  0|  24|          17|          17|
    |add_ln119_fu_178_p2     |         +|   0|  0|  24|          17|          17|
    |tmp_7_fu_254_p2         |         +|   0|  0|  14|           9|           9|
    |tmp_8_fu_341_p2         |         +|   0|  0|  14|           9|           9|
    |tmp_9_fu_368_p2         |         +|   0|  0|  14|           9|           9|
    |tmp_fu_196_p2           |         +|   0|  0|  14|           9|           9|
    |icmp_ln117_fu_156_p2    |      icmp|   0|  0|  10|           6|           4|
    |or_ln117_3_fu_270_p2    |        or|   0|  0|   6|           6|           2|
    |or_ln117_4_fu_304_p2    |        or|   0|  0|   6|           6|           2|
    |or_ln117_fu_212_p2      |        or|   0|  0|   6|           6|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 274|         194|         176|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+-----+-----------+-----+-----------+
    |     Name    | LUT | Input Size| Bits| Total Bits|
    +-------------+-----+-----------+-----+-----------+
    |P1_address0  |   20|          4|   17|         68|
    |ap_NS_fsm    |  265|         62|    1|         62|
    |i_reg_136    |    9|          2|    6|         12|
    |v1_address0  |   48|          9|   15|        135|
    |v1_d0        |   25|          5|    5|         25|
    +-------------+-----+-----------+-----+-----------+
    |Total        |  367|         82|   44|        302|
    +-------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |P1_load_3_reg_463     |   8|   0|    8|          0|
    |add_ln117_reg_403     |   6|   0|    6|          0|
    |add_ln119_17_reg_448  |  15|   0|   15|          0|
    |ap_CS_fsm             |  61|   0|   61|          0|
    |i_reg_136             |   6|   0|    6|          0|
    |out_addr_1_reg_423    |  15|   0|   15|          0|
    |out_addr_2_reg_438    |  15|   0|   15|          0|
    |out_addr_3_reg_468    |  15|   0|   15|          0|
    |out_addr_reg_408      |  15|   0|   15|          0|
    |tmp_7_reg_433         |   9|   0|    9|          0|
    |tmp_8_reg_458         |   9|   0|    9|          0|
    |tmp_9_reg_473         |   9|   0|    9|          0|
    |tmp_reg_418           |   9|   0|    9|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 192|   0|  192|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------+-----+-----+------------+---------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  add_vectors.1|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  add_vectors.1|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  add_vectors.1|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  add_vectors.1|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  add_vectors.1|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  add_vectors.1|  return value|
|P1_address0  |  out|   17|   ap_memory|             P1|         array|
|P1_ce0       |  out|    1|   ap_memory|             P1|         array|
|P1_q0        |   in|    8|   ap_memory|             P1|         array|
|P1_address1  |  out|   17|   ap_memory|             P1|         array|
|P1_ce1       |  out|    1|   ap_memory|             P1|         array|
|P1_q1        |   in|    8|   ap_memory|             P1|         array|
|v1_address0  |  out|   15|   ap_memory|             v1|         array|
|v1_ce0       |  out|    1|   ap_memory|             v1|         array|
|v1_we0       |  out|    1|   ap_memory|             v1|         array|
|v1_d0        |  out|    5|   ap_memory|             v1|         array|
|v1_q0        |   in|    5|   ap_memory|             v1|         array|
|out_offset   |   in|   15|     ap_none|     out_offset|        scalar|
|v2           |   in|   17|     ap_none|             v2|        scalar|
+-------------+-----+-----+------------+---------------+--------------+

