Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Apr 21 18:21:14 2024
| Host         : DESKTOP-5CTLBIO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-20  Warning           Non-clocked latch                                                 123         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (632)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (123)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (334)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (632)
--------------------------
 There are 113 register/latch pins with no clock driven by root clock pin: dataConsume1/cur_state_reg[0]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: dataConsume1/cur_state_reg[1]/Q (HIGH)

 There are 123 register/latch pins with no clock driven by root clock pin: dataConsume1/cur_state_reg[2]/Q (HIGH)

 There are 123 register/latch pins with no clock driven by root clock pin: dataConsume1/cur_state_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/dataResults_reg_reg[3][0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/dataResults_reg_reg[3][1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/dataResults_reg_reg[3][2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/dataResults_reg_reg[3][3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/dataResults_reg_reg[3][4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/dataResults_reg_reg[3][5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/dataResults_reg_reg[3][6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/dataResults_reg_reg[3][7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/reg3_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/reg3_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/reg3_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/reg3_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/reg3_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/reg3_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/reg3_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/reg3_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (123)
--------------------------------------------------
 There are 123 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (334)
--------------------------------
 There are 334 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.069        0.000                      0                  590        0.010        0.000                      0                  590        4.500        0.000                       0                   340  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 41.666}       83.333          12.000          
  clk_out_clk_wiz_0     {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          
sys_clk_pin             {0.000 41.660}       83.330          12.000          
  clk_out_clk_wiz_0_1   {0.000 5.000}        10.000          100.004         
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      16.667        0.000                       0                     1  
  clk_out_clk_wiz_0           2.070        0.000                      0                  590        0.252        0.000                      0                  590        4.500        0.000                       0                   336  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out_clk_wiz_0_1         2.086        0.000                      0                  590        0.252        0.000                      0                  590        4.500        0.000                       0                   336  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_clk_wiz_0_1  clk_out_clk_wiz_0          2.070        0.000                      0                  590        0.010        0.000                      0                  590  
clk_out_clk_wiz_0    clk_out_clk_wiz_0_1        2.069        0.000                      0                  590        0.010        0.000                      0                  590  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out_clk_wiz_0                           
(none)                clk_out_clk_wiz_0_1                         
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out_clk_wiz_0     
(none)                                      clk_out_clk_wiz_0_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.070ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.729ns  (logic 4.153ns (53.733%)  route 3.576ns (46.267%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.558    -0.935    cmdProc1/clk
    SLICE_X32Y34         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDSE (Prop_fdse_C_Q)         0.456    -0.479 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=6, routed)           0.696     0.217    dataConsume1/numWords_bcd[2][0]
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.124     0.341 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.341    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.921 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.422     1.343    dataConsume1/numWords_int1[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I4_O)        0.302     1.645 r  dataConsume1/i__carry_i_17/O
                         net (fo=1, routed)           0.000     1.645    dataConsume1/i__carry_i_17_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.046 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.046    dataConsume1/i__carry_i_12_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.268 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.462     2.730    dataConsume1/PCOUT[8]
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     3.405 r  dataConsume1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.405    dataConsume1/i__carry_i_9_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.624 r  dataConsume1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.625     4.249    dataConsume1/numWords_int0[9]
    SLICE_X35Y35         LUT4 (Prop_lut4_I1_O)        0.321     4.570 r  dataConsume1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.570    dataConsume1/i__carry__0_i_1_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     4.926 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.633     5.559    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X34Y41         LUT6 (Prop_lut6_I5_O)        0.373     5.932 r  dataConsume1/cur_state[2]_i_3/O
                         net (fo=1, routed)           0.738     6.670    dataConsume1/cur_state[2]_i_3_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I1_O)        0.124     6.794 r  dataConsume1/cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.794    dataConsume1/next_state[2]
    SLICE_X34Y40         FDCE                                         r  dataConsume1/cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.442     8.466    dataConsume1/CLK
    SLICE_X34Y40         FDCE                                         r  dataConsume1/cur_state_reg[2]/C
                         clock pessimism              0.563     9.029    
                         clock uncertainty           -0.242     8.787    
    SLICE_X34Y40         FDCE (Setup_fdce_C_D)        0.077     8.864    dataConsume1/cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.864    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                  2.070    

Slack (MET) :             2.692ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.110ns  (logic 4.246ns (59.718%)  route 2.864ns (40.282%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.558    -0.935    cmdProc1/clk
    SLICE_X32Y34         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDSE (Prop_fdse_C_Q)         0.456    -0.479 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=6, routed)           0.696     0.217    dataConsume1/numWords_bcd[2][0]
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.124     0.341 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.341    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.921 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.422     1.343    dataConsume1/numWords_int1[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I4_O)        0.302     1.645 r  dataConsume1/i__carry_i_17/O
                         net (fo=1, routed)           0.000     1.645    dataConsume1/i__carry_i_17_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.046 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.046    dataConsume1/i__carry_i_12_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.268 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.462     2.730    dataConsume1/PCOUT[8]
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     3.405 r  dataConsume1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.405    dataConsume1/i__carry_i_9_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.624 r  dataConsume1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.625     4.249    dataConsume1/numWords_int0[9]
    SLICE_X35Y35         LUT4 (Prop_lut4_I1_O)        0.321     4.570 r  dataConsume1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.570    dataConsume1/i__carry__0_i_1_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     4.926 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.659     5.585    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.373     5.958 r  dataConsume1/cur_state[1]_i_3/O
                         net (fo=1, routed)           0.000     5.958    dataConsume1/cur_state[1]_i_3_n_0
    SLICE_X33Y41         MUXF7 (Prop_muxf7_I1_O)      0.217     6.175 r  dataConsume1/cur_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.175    dataConsume1/next_state[1]
    SLICE_X33Y41         FDCE                                         r  dataConsume1/cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.444     8.468    dataConsume1/CLK
    SLICE_X33Y41         FDCE                                         r  dataConsume1/cur_state_reg[1]/C
                         clock pessimism              0.578     9.046    
                         clock uncertainty           -0.242     8.804    
    SLICE_X33Y41         FDCE (Setup_fdce_C_D)        0.064     8.868    dataConsume1/cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.868    
                         arrival time                          -6.175    
  -------------------------------------------------------------------
                         slack                                  2.692    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 4.029ns (58.406%)  route 2.869ns (41.594%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.558    -0.935    cmdProc1/clk
    SLICE_X32Y34         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDSE (Prop_fdse_C_Q)         0.456    -0.479 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=6, routed)           0.696     0.217    dataConsume1/numWords_bcd[2][0]
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.124     0.341 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.341    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.921 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.422     1.343    dataConsume1/numWords_int1[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I4_O)        0.302     1.645 r  dataConsume1/i__carry_i_17/O
                         net (fo=1, routed)           0.000     1.645    dataConsume1/i__carry_i_17_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.046 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.046    dataConsume1/i__carry_i_12_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.268 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.462     2.730    dataConsume1/PCOUT[8]
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     3.405 r  dataConsume1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.405    dataConsume1/i__carry_i_9_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.624 r  dataConsume1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.625     4.249    dataConsume1/numWords_int0[9]
    SLICE_X35Y35         LUT4 (Prop_lut4_I1_O)        0.321     4.570 r  dataConsume1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.570    dataConsume1/i__carry__0_i_1_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     4.926 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.664     5.590    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X33Y41         LUT6 (Prop_lut6_I3_O)        0.373     5.963 r  dataConsume1/cur_state[3]_i_1/O
                         net (fo=1, routed)           0.000     5.963    dataConsume1/next_state[3]
    SLICE_X33Y41         FDCE                                         r  dataConsume1/cur_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.444     8.468    dataConsume1/CLK
    SLICE_X33Y41         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
                         clock pessimism              0.578     9.046    
                         clock uncertainty           -0.242     8.804    
    SLICE_X33Y41         FDCE (Setup_fdce_C_D)        0.032     8.836    dataConsume1/cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.836    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             3.834ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 1.800ns (30.355%)  route 4.130ns (69.645%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    cmdProc1/clk
    SLICE_X42Y39         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDSE (Prop_fdse_C_Q)         0.518    -0.411 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          0.889     0.479    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.118     0.597 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.003     1.599    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I4_O)        0.326     1.925 r  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.828     2.754    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.152     2.906 f  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           0.967     3.873    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X41Y41         LUT5 (Prop_lut5_I4_O)        0.360     4.233 r  cmdProc1/txData[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.442     4.675    cmdProc1/txData[6]_INST_0_i_3_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I2_O)        0.326     5.001 r  cmdProc1/txData[6]_INST_0/O
                         net (fo=1, routed)           0.000     5.001    tx/D[6]
    SLICE_X40Y40         FDRE                                         r  tx/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.445     8.469    tx/clk_out
    SLICE_X40Y40         FDRE                                         r  tx/txData_reg[7]/C
                         clock pessimism              0.577     9.046    
                         clock uncertainty           -0.242     8.804    
    SLICE_X40Y40         FDRE (Setup_fdre_C_D)        0.031     8.835    tx/txData_reg[7]
  -------------------------------------------------------------------
                         required time                          8.835    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                  3.834    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 1.800ns (30.379%)  route 4.125ns (69.621%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    cmdProc1/clk
    SLICE_X42Y39         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDSE (Prop_fdse_C_Q)         0.518    -0.411 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          0.889     0.479    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.118     0.597 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.003     1.599    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I4_O)        0.326     1.925 f  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.828     2.754    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.152     2.906 r  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           0.967     3.873    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X41Y41         LUT5 (Prop_lut5_I4_O)        0.360     4.233 f  cmdProc1/txData[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.438     4.670    cmdProc1/txData[6]_INST_0_i_3_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I3_O)        0.326     4.996 r  cmdProc1/txData[5]_INST_0/O
                         net (fo=1, routed)           0.000     4.996    tx/D[5]
    SLICE_X40Y40         FDRE                                         r  tx/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.445     8.469    tx/clk_out
    SLICE_X40Y40         FDRE                                         r  tx/txData_reg[6]/C
                         clock pessimism              0.577     9.046    
                         clock uncertainty           -0.242     8.804    
    SLICE_X40Y40         FDRE (Setup_fdre_C_D)        0.032     8.836    tx/txData_reg[6]
  -------------------------------------------------------------------
                         required time                          8.836    
                         arrival time                          -4.996    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.806ns (31.230%)  route 3.977ns (68.770%))
  Logic Levels:           5  (LUT3=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    cmdProc1/clk
    SLICE_X42Y39         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDSE (Prop_fdse_C_Q)         0.518    -0.411 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          0.889     0.479    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.118     0.597 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.003     1.599    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I4_O)        0.326     1.925 f  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.828     2.754    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.152     2.906 r  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           0.686     3.592    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.361     3.953 r  cmdProc1/txData[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.571     4.523    cmdProc1/txData[4]_INST_0_i_1_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.331     4.854 r  cmdProc1/txData[4]_INST_0/O
                         net (fo=1, routed)           0.000     4.854    tx/D[4]
    SLICE_X40Y41         FDRE                                         r  tx/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.446     8.470    tx/clk_out
    SLICE_X40Y41         FDRE                                         r  tx/txData_reg[5]/C
                         clock pessimism              0.577     9.047    
                         clock uncertainty           -0.242     8.805    
    SLICE_X40Y41         FDRE (Setup_fdre_C_D)        0.031     8.836    tx/txData_reg[5]
  -------------------------------------------------------------------
                         required time                          8.836    
                         arrival time                          -4.854    
  -------------------------------------------------------------------
                         slack                                  3.982    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 cmdProc1/byteNum_reg[0][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/FSM_sequential_curState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 1.076ns (20.274%)  route 4.231ns (79.726%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.561    -0.932    cmdProc1/clk
    SLICE_X31Y37         FDSE                                         r  cmdProc1/byteNum_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDSE (Prop_fdse_C_Q)         0.456    -0.476 f  cmdProc1/byteNum_reg[0][5]/Q
                         net (fo=3, routed)           1.371     0.896    cmdProc1/p_0_in[21]
    SLICE_X30Y37         LUT4 (Prop_lut4_I0_O)        0.124     1.020 r  cmdProc1/reg_numWords_bcd[2][3]_i_9/O
                         net (fo=1, routed)           0.493     1.513    cmdProc1/reg_numWords_bcd[2][3]_i_9_n_0
    SLICE_X31Y37         LUT5 (Prop_lut5_I4_O)        0.124     1.637 r  cmdProc1/reg_numWords_bcd[2][3]_i_3/O
                         net (fo=1, routed)           0.590     2.227    cmdProc1/reg_numWords_bcd[2][3]_i_3_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I1_O)        0.124     2.351 f  cmdProc1/reg_numWords_bcd[2][3]_i_1/O
                         net (fo=16, routed)          0.774     3.126    cmdProc1/reg_numWords_bcd[2][3]_i_1_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.124     3.250 r  cmdProc1/FSM_sequential_curState[3]_i_2/O
                         net (fo=2, routed)           1.002     4.251    cmdProc1/FSM_sequential_curState[3]_i_2_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.375 r  cmdProc1/FSM_sequential_curState[2]_i_1/O
                         net (fo=1, routed)           0.000     4.375    cmdProc1/FSM_sequential_curState[2]_i_1_n_0
    SLICE_X40Y38         FDRE                                         r  cmdProc1/FSM_sequential_curState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.444     8.468    cmdProc1/clk
    SLICE_X40Y38         FDRE                                         r  cmdProc1/FSM_sequential_curState_reg[2]/C
                         clock pessimism              0.491     8.959    
                         clock uncertainty           -0.242     8.717    
    SLICE_X40Y38         FDRE (Setup_fdre_C_D)        0.029     8.746    cmdProc1/FSM_sequential_curState_reg[2]
  -------------------------------------------------------------------
                         required time                          8.746    
                         arrival time                          -4.375    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 cmdProc1/byteNum_reg[0][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/FSM_sequential_curState_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 1.076ns (20.567%)  route 4.156ns (79.433%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.561    -0.932    cmdProc1/clk
    SLICE_X31Y37         FDSE                                         r  cmdProc1/byteNum_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDSE (Prop_fdse_C_Q)         0.456    -0.476 f  cmdProc1/byteNum_reg[0][5]/Q
                         net (fo=3, routed)           1.371     0.896    cmdProc1/p_0_in[21]
    SLICE_X30Y37         LUT4 (Prop_lut4_I0_O)        0.124     1.020 r  cmdProc1/reg_numWords_bcd[2][3]_i_9/O
                         net (fo=1, routed)           0.493     1.513    cmdProc1/reg_numWords_bcd[2][3]_i_9_n_0
    SLICE_X31Y37         LUT5 (Prop_lut5_I4_O)        0.124     1.637 r  cmdProc1/reg_numWords_bcd[2][3]_i_3/O
                         net (fo=1, routed)           0.590     2.227    cmdProc1/reg_numWords_bcd[2][3]_i_3_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I1_O)        0.124     2.351 f  cmdProc1/reg_numWords_bcd[2][3]_i_1/O
                         net (fo=16, routed)          0.774     3.126    cmdProc1/reg_numWords_bcd[2][3]_i_1_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.124     3.250 r  cmdProc1/FSM_sequential_curState[3]_i_2/O
                         net (fo=2, routed)           0.926     4.176    cmdProc1/FSM_sequential_curState[3]_i_2_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.300 r  cmdProc1/FSM_sequential_curState[3]_i_1/O
                         net (fo=1, routed)           0.000     4.300    cmdProc1/FSM_sequential_curState[3]_i_1_n_0
    SLICE_X40Y36         FDSE                                         r  cmdProc1/FSM_sequential_curState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.442     8.466    cmdProc1/clk
    SLICE_X40Y36         FDSE                                         r  cmdProc1/FSM_sequential_curState_reg[3]/C
                         clock pessimism              0.491     8.957    
                         clock uncertainty           -0.242     8.715    
    SLICE_X40Y36         FDSE (Setup_fdse_C_D)        0.029     8.744    cmdProc1/FSM_sequential_curState_reg[3]
  -------------------------------------------------------------------
                         required time                          8.744    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 1.570ns (29.726%)  route 3.712ns (70.274%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    cmdProc1/clk
    SLICE_X42Y39         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDSE (Prop_fdse_C_Q)         0.518    -0.411 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          0.889     0.479    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.118     0.597 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.003     1.599    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I4_O)        0.326     1.925 f  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.828     2.754    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.152     2.906 r  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           0.686     3.592    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I0_O)        0.332     3.924 f  cmdProc1/txData[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.305     4.229    cmdProc1/txData[0]_INST_0_i_2_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.353 r  cmdProc1/txData[0]_INST_0/O
                         net (fo=1, routed)           0.000     4.353    tx/D[0]
    SLICE_X39Y41         FDRE                                         r  tx/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.444     8.468    tx/clk_out
    SLICE_X39Y41         FDRE                                         r  tx/txData_reg[1]/C
                         clock pessimism              0.563     9.031    
                         clock uncertainty           -0.242     8.789    
    SLICE_X39Y41         FDRE (Setup_fdre_C_D)        0.031     8.820    tx/txData_reg[1]
  -------------------------------------------------------------------
                         required time                          8.820    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 0.608ns (13.317%)  route 3.958ns (86.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.460 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    dataConsume1/CLK
    SLICE_X33Y41         FDCE                                         r  dataConsume1/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.473 f  dataConsume1/cur_state_reg[1]/Q
                         net (fo=27, routed)          2.599     2.127    dataConsume1/Q[0]
    SLICE_X34Y40         LUT5 (Prop_lut5_I3_O)        0.152     2.279 r  dataConsume1/counter[9]_i_1/O
                         net (fo=10, routed)          1.358     3.637    dataConsume1/counter[9]_i_1_n_0
    SLICE_X35Y32         FDRE                                         r  dataConsume1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.436     8.460    dataConsume1/CLK
    SLICE_X35Y32         FDRE                                         r  dataConsume1/counter_reg[5]/C
                         clock pessimism              0.563     9.023    
                         clock uncertainty           -0.242     8.781    
    SLICE_X35Y32         FDRE (Setup_fdre_C_R)       -0.653     8.128    dataConsume1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -3.637    
  -------------------------------------------------------------------
                         slack                                  4.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dataConsume1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.658%)  route 0.147ns (41.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.558    -0.606    dataConsume1/CLK
    SLICE_X34Y36         FDRE                                         r  dataConsume1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  dataConsume1/counter_reg[1]/Q
                         net (fo=14, routed)          0.147    -0.295    dataConsume1/counter_reg[1]
    SLICE_X35Y36         LUT3 (Prop_lut3_I2_O)        0.045    -0.250 r  dataConsume1/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    dataConsume1/counter[2]_i_1_n_0
    SLICE_X35Y36         FDRE                                         r  dataConsume1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.826    -0.845    dataConsume1/CLK
    SLICE_X35Y36         FDRE                                         r  dataConsume1/counter_reg[2]/C
                         clock pessimism              0.252    -0.593    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.091    -0.502    dataConsume1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[6][3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.657%)  route 0.159ns (55.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.564    -0.600    dataConsume1/CLK
    SLICE_X45Y44         FDRE                                         r  dataConsume1/dataResults_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  dataConsume1/dataResults_reg[6][3]/Q
                         net (fo=1, routed)           0.159    -0.313    cmdProc1/dataResults[6][3]
    SLICE_X46Y43         FDSE                                         r  cmdProc1/reg_dataResults_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.834    -0.837    cmdProc1/clk
    SLICE_X46Y43         FDSE                                         r  cmdProc1/reg_dataResults_reg[6][3]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X46Y43         FDSE (Hold_fdse_C_D)         0.011    -0.573    cmdProc1/reg_dataResults_reg[6][3]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 rx/RxD_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rcvShiftReg_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.654%)  route 0.180ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.561    -0.603    rx/CLK
    SLICE_X30Y39         FDSE                                         r  rx/RxD_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDSE (Prop_fdse_C_Q)         0.164    -0.439 r  rx/RxD_reg_reg/Q
                         net (fo=3, routed)           0.180    -0.259    rx/RxD_reg
    SLICE_X31Y39         FDSE                                         r  rx/rcvShiftReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.830    -0.841    rx/CLK
    SLICE_X31Y39         FDSE                                         r  rx/rcvShiftReg_reg[9]/C
                         clock pessimism              0.251    -0.590    
    SLICE_X31Y39         FDSE (Hold_fdse_C_D)         0.066    -0.524    rx/rcvShiftReg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 rx/rcvDataReg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/byteNum_reg[0][5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.148ns (49.973%)  route 0.148ns (50.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.561    -0.603    rx/CLK
    SLICE_X30Y38         FDSE                                         r  rx/rcvDataReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDSE (Prop_fdse_C_Q)         0.148    -0.455 r  rx/rcvDataReg_reg[5]/Q
                         net (fo=1, routed)           0.148    -0.307    cmdProc1/rxData[5]
    SLICE_X31Y37         FDSE                                         r  cmdProc1/byteNum_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.828    -0.843    cmdProc1/clk
    SLICE_X31Y37         FDSE                                         r  cmdProc1/byteNum_reg[0][5]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X31Y37         FDSE (Hold_fdse_C_D)         0.016    -0.573    cmdProc1/byteNum_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 rx/rcvDataReg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/byteNum_reg[0][4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.148ns (50.067%)  route 0.148ns (49.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.561    -0.603    rx/CLK
    SLICE_X30Y38         FDSE                                         r  rx/rcvDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDSE (Prop_fdse_C_Q)         0.148    -0.455 r  rx/rcvDataReg_reg[4]/Q
                         net (fo=1, routed)           0.148    -0.307    cmdProc1/rxData[4]
    SLICE_X31Y37         FDSE                                         r  cmdProc1/byteNum_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.828    -0.843    cmdProc1/clk
    SLICE_X31Y37         FDSE                                         r  cmdProc1/byteNum_reg[0][4]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X31Y37         FDSE (Hold_fdse_C_D)         0.013    -0.576    cmdProc1/byteNum_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[3][6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.588%)  route 0.157ns (51.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.562    -0.602    dataConsume1/CLK
    SLICE_X46Y39         FDRE                                         r  dataConsume1/dataResults_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  dataConsume1/dataResults_reg[3][6]/Q
                         net (fo=1, routed)           0.157    -0.297    cmdProc1/dataResults[3][6]
    SLICE_X45Y39         FDSE                                         r  cmdProc1/reg_dataResults_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.832    -0.839    cmdProc1/clk
    SLICE_X45Y39         FDSE                                         r  cmdProc1/reg_dataResults_reg[3][6]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X45Y39         FDSE (Hold_fdse_C_D)         0.017    -0.569    cmdProc1/reg_dataResults_reg[3][6]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[6][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.595%)  route 0.195ns (60.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.563    -0.601    dataConsume1/CLK
    SLICE_X44Y40         FDRE                                         r  dataConsume1/dataResults_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  dataConsume1/dataResults_reg[6][0]/Q
                         net (fo=1, routed)           0.195    -0.278    cmdProc1/dataResults[6][0]
    SLICE_X44Y41         FDSE                                         r  cmdProc1/reg_dataResults_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.833    -0.838    cmdProc1/clk
    SLICE_X44Y41         FDSE                                         r  cmdProc1/reg_dataResults_reg[6][0]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X44Y41         FDSE (Hold_fdse_C_D)         0.022    -0.563    cmdProc1/reg_dataResults_reg[6][0]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 rx/bitTmr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitTmr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.561    -0.603    rx/CLK
    SLICE_X28Y38         FDRE                                         r  rx/bitTmr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.462 f  rx/bitTmr_reg[0]/Q
                         net (fo=9, routed)           0.197    -0.265    rx/bitTmr[0]
    SLICE_X28Y38         LUT2 (Prop_lut2_I0_O)        0.045    -0.220 r  rx/bitTmr[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.220    rx/bitTmr_0[0]
    SLICE_X28Y38         FDRE                                         r  rx/bitTmr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.831    -0.840    rx/CLK
    SLICE_X28Y38         FDRE                                         r  rx/bitTmr_reg[0]/C
                         clock pessimism              0.237    -0.603    
    SLICE_X28Y38         FDRE (Hold_fdre_C_D)         0.091    -0.512    rx/bitTmr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 rx/bitCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.231ns (57.247%)  route 0.173ns (42.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.562    -0.602    rx/CLK
    SLICE_X31Y40         FDRE                                         r  rx/bitCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  rx/bitCount_reg[1]/Q
                         net (fo=4, routed)           0.173    -0.301    rx/bitCount_reg[1]
    SLICE_X31Y40         LUT4 (Prop_lut4_I1_O)        0.103    -0.198 r  rx/bitCount[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.198    rx/p_0_in__2[3]
    SLICE_X31Y40         FDRE                                         r  rx/bitCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.831    -0.840    rx/CLK
    SLICE_X31Y40         FDRE                                         r  rx/bitCount_reg[3]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X31Y40         FDRE (Hold_fdre_C_D)         0.107    -0.495    rx/bitCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 dataConsume1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.740%)  route 0.204ns (52.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.557    -0.607    dataConsume1/CLK
    SLICE_X35Y33         FDRE                                         r  dataConsume1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  dataConsume1/counter_reg[3]/Q
                         net (fo=11, routed)          0.204    -0.262    dataConsume1/counter_reg[3]
    SLICE_X35Y33         LUT4 (Prop_lut4_I0_O)        0.045    -0.217 r  dataConsume1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    dataConsume1/counter[3]_i_1_n_0
    SLICE_X35Y33         FDRE                                         r  dataConsume1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.824    -0.847    dataConsume1/CLK
    SLICE_X35Y33         FDRE                                         r  dataConsume1/counter_reg[3]/C
                         clock pessimism              0.240    -0.607    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.091    -0.516    dataConsume1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y37     cmdProc1/FSM_sequential_curState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y39     cmdProc1/FSM_sequential_curState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y38     cmdProc1/FSM_sequential_curState_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X40Y36     cmdProc1/FSM_sequential_curState_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y37     cmdProc1/FSM_sequential_curState_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X42Y39     cmdProc1/byteCount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y39     cmdProc1/byteCount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y39     cmdProc1/byteCount_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y37     cmdProc1/FSM_sequential_curState_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y37     cmdProc1/FSM_sequential_curState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y39     cmdProc1/FSM_sequential_curState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y39     cmdProc1/FSM_sequential_curState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y38     cmdProc1/FSM_sequential_curState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y38     cmdProc1/FSM_sequential_curState_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X40Y36     cmdProc1/FSM_sequential_curState_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X40Y36     cmdProc1/FSM_sequential_curState_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y37     cmdProc1/FSM_sequential_curState_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y37     cmdProc1/FSM_sequential_curState_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y37     cmdProc1/FSM_sequential_curState_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y37     cmdProc1/FSM_sequential_curState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y39     cmdProc1/FSM_sequential_curState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y39     cmdProc1/FSM_sequential_curState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y38     cmdProc1/FSM_sequential_curState_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y38     cmdProc1/FSM_sequential_curState_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X40Y36     cmdProc1/FSM_sequential_curState_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X40Y36     cmdProc1/FSM_sequential_curState_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y37     cmdProc1/FSM_sequential_curState_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y37     cmdProc1/FSM_sequential_curState_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y3    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  clk_out_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.086ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.729ns  (logic 4.153ns (53.733%)  route 3.576ns (46.267%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.558    -0.935    cmdProc1/clk
    SLICE_X32Y34         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDSE (Prop_fdse_C_Q)         0.456    -0.479 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=6, routed)           0.696     0.217    dataConsume1/numWords_bcd[2][0]
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.124     0.341 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.341    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.921 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.422     1.343    dataConsume1/numWords_int1[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I4_O)        0.302     1.645 r  dataConsume1/i__carry_i_17/O
                         net (fo=1, routed)           0.000     1.645    dataConsume1/i__carry_i_17_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.046 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.046    dataConsume1/i__carry_i_12_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.268 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.462     2.730    dataConsume1/PCOUT[8]
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     3.405 r  dataConsume1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.405    dataConsume1/i__carry_i_9_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.624 r  dataConsume1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.625     4.249    dataConsume1/numWords_int0[9]
    SLICE_X35Y35         LUT4 (Prop_lut4_I1_O)        0.321     4.570 r  dataConsume1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.570    dataConsume1/i__carry__0_i_1_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     4.926 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.633     5.559    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X34Y41         LUT6 (Prop_lut6_I5_O)        0.373     5.932 r  dataConsume1/cur_state[2]_i_3/O
                         net (fo=1, routed)           0.738     6.670    dataConsume1/cur_state[2]_i_3_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I1_O)        0.124     6.794 r  dataConsume1/cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.794    dataConsume1/next_state[2]
    SLICE_X34Y40         FDCE                                         r  dataConsume1/cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.442     8.466    dataConsume1/CLK
    SLICE_X34Y40         FDCE                                         r  dataConsume1/cur_state_reg[2]/C
                         clock pessimism              0.563     9.029    
                         clock uncertainty           -0.226     8.803    
    SLICE_X34Y40         FDCE (Setup_fdce_C_D)        0.077     8.880    dataConsume1/cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                  2.086    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.110ns  (logic 4.246ns (59.718%)  route 2.864ns (40.282%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.558    -0.935    cmdProc1/clk
    SLICE_X32Y34         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDSE (Prop_fdse_C_Q)         0.456    -0.479 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=6, routed)           0.696     0.217    dataConsume1/numWords_bcd[2][0]
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.124     0.341 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.341    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.921 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.422     1.343    dataConsume1/numWords_int1[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I4_O)        0.302     1.645 r  dataConsume1/i__carry_i_17/O
                         net (fo=1, routed)           0.000     1.645    dataConsume1/i__carry_i_17_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.046 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.046    dataConsume1/i__carry_i_12_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.268 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.462     2.730    dataConsume1/PCOUT[8]
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     3.405 r  dataConsume1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.405    dataConsume1/i__carry_i_9_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.624 r  dataConsume1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.625     4.249    dataConsume1/numWords_int0[9]
    SLICE_X35Y35         LUT4 (Prop_lut4_I1_O)        0.321     4.570 r  dataConsume1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.570    dataConsume1/i__carry__0_i_1_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     4.926 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.659     5.585    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.373     5.958 r  dataConsume1/cur_state[1]_i_3/O
                         net (fo=1, routed)           0.000     5.958    dataConsume1/cur_state[1]_i_3_n_0
    SLICE_X33Y41         MUXF7 (Prop_muxf7_I1_O)      0.217     6.175 r  dataConsume1/cur_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.175    dataConsume1/next_state[1]
    SLICE_X33Y41         FDCE                                         r  dataConsume1/cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.444     8.468    dataConsume1/CLK
    SLICE_X33Y41         FDCE                                         r  dataConsume1/cur_state_reg[1]/C
                         clock pessimism              0.578     9.046    
                         clock uncertainty           -0.226     8.820    
    SLICE_X33Y41         FDCE (Setup_fdce_C_D)        0.064     8.884    dataConsume1/cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.884    
                         arrival time                          -6.175    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 4.029ns (58.406%)  route 2.869ns (41.594%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.558    -0.935    cmdProc1/clk
    SLICE_X32Y34         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDSE (Prop_fdse_C_Q)         0.456    -0.479 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=6, routed)           0.696     0.217    dataConsume1/numWords_bcd[2][0]
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.124     0.341 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.341    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.921 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.422     1.343    dataConsume1/numWords_int1[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I4_O)        0.302     1.645 r  dataConsume1/i__carry_i_17/O
                         net (fo=1, routed)           0.000     1.645    dataConsume1/i__carry_i_17_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.046 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.046    dataConsume1/i__carry_i_12_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.268 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.462     2.730    dataConsume1/PCOUT[8]
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     3.405 r  dataConsume1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.405    dataConsume1/i__carry_i_9_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.624 r  dataConsume1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.625     4.249    dataConsume1/numWords_int0[9]
    SLICE_X35Y35         LUT4 (Prop_lut4_I1_O)        0.321     4.570 r  dataConsume1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.570    dataConsume1/i__carry__0_i_1_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     4.926 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.664     5.590    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X33Y41         LUT6 (Prop_lut6_I3_O)        0.373     5.963 r  dataConsume1/cur_state[3]_i_1/O
                         net (fo=1, routed)           0.000     5.963    dataConsume1/next_state[3]
    SLICE_X33Y41         FDCE                                         r  dataConsume1/cur_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.444     8.468    dataConsume1/CLK
    SLICE_X33Y41         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
                         clock pessimism              0.578     9.046    
                         clock uncertainty           -0.226     8.820    
    SLICE_X33Y41         FDCE (Setup_fdce_C_D)        0.032     8.852    dataConsume1/cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.852    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             3.850ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 1.800ns (30.355%)  route 4.130ns (69.645%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    cmdProc1/clk
    SLICE_X42Y39         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDSE (Prop_fdse_C_Q)         0.518    -0.411 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          0.889     0.479    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.118     0.597 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.003     1.599    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I4_O)        0.326     1.925 r  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.828     2.754    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.152     2.906 f  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           0.967     3.873    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X41Y41         LUT5 (Prop_lut5_I4_O)        0.360     4.233 r  cmdProc1/txData[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.442     4.675    cmdProc1/txData[6]_INST_0_i_3_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I2_O)        0.326     5.001 r  cmdProc1/txData[6]_INST_0/O
                         net (fo=1, routed)           0.000     5.001    tx/D[6]
    SLICE_X40Y40         FDRE                                         r  tx/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.445     8.469    tx/clk_out
    SLICE_X40Y40         FDRE                                         r  tx/txData_reg[7]/C
                         clock pessimism              0.577     9.046    
                         clock uncertainty           -0.226     8.820    
    SLICE_X40Y40         FDRE (Setup_fdre_C_D)        0.031     8.851    tx/txData_reg[7]
  -------------------------------------------------------------------
                         required time                          8.851    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                  3.850    

Slack (MET) :             3.856ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 1.800ns (30.379%)  route 4.125ns (69.621%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    cmdProc1/clk
    SLICE_X42Y39         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDSE (Prop_fdse_C_Q)         0.518    -0.411 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          0.889     0.479    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.118     0.597 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.003     1.599    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I4_O)        0.326     1.925 f  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.828     2.754    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.152     2.906 r  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           0.967     3.873    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X41Y41         LUT5 (Prop_lut5_I4_O)        0.360     4.233 f  cmdProc1/txData[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.438     4.670    cmdProc1/txData[6]_INST_0_i_3_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I3_O)        0.326     4.996 r  cmdProc1/txData[5]_INST_0/O
                         net (fo=1, routed)           0.000     4.996    tx/D[5]
    SLICE_X40Y40         FDRE                                         r  tx/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.445     8.469    tx/clk_out
    SLICE_X40Y40         FDRE                                         r  tx/txData_reg[6]/C
                         clock pessimism              0.577     9.046    
                         clock uncertainty           -0.226     8.820    
    SLICE_X40Y40         FDRE (Setup_fdre_C_D)        0.032     8.852    tx/txData_reg[6]
  -------------------------------------------------------------------
                         required time                          8.852    
                         arrival time                          -4.996    
  -------------------------------------------------------------------
                         slack                                  3.856    

Slack (MET) :             3.998ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.806ns (31.230%)  route 3.977ns (68.770%))
  Logic Levels:           5  (LUT3=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    cmdProc1/clk
    SLICE_X42Y39         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDSE (Prop_fdse_C_Q)         0.518    -0.411 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          0.889     0.479    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.118     0.597 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.003     1.599    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I4_O)        0.326     1.925 f  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.828     2.754    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.152     2.906 r  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           0.686     3.592    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.361     3.953 r  cmdProc1/txData[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.571     4.523    cmdProc1/txData[4]_INST_0_i_1_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.331     4.854 r  cmdProc1/txData[4]_INST_0/O
                         net (fo=1, routed)           0.000     4.854    tx/D[4]
    SLICE_X40Y41         FDRE                                         r  tx/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.446     8.470    tx/clk_out
    SLICE_X40Y41         FDRE                                         r  tx/txData_reg[5]/C
                         clock pessimism              0.577     9.047    
                         clock uncertainty           -0.226     8.821    
    SLICE_X40Y41         FDRE (Setup_fdre_C_D)        0.031     8.852    tx/txData_reg[5]
  -------------------------------------------------------------------
                         required time                          8.852    
                         arrival time                          -4.854    
  -------------------------------------------------------------------
                         slack                                  3.998    

Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 cmdProc1/byteNum_reg[0][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/FSM_sequential_curState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 1.076ns (20.274%)  route 4.231ns (79.726%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.561    -0.932    cmdProc1/clk
    SLICE_X31Y37         FDSE                                         r  cmdProc1/byteNum_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDSE (Prop_fdse_C_Q)         0.456    -0.476 f  cmdProc1/byteNum_reg[0][5]/Q
                         net (fo=3, routed)           1.371     0.896    cmdProc1/p_0_in[21]
    SLICE_X30Y37         LUT4 (Prop_lut4_I0_O)        0.124     1.020 r  cmdProc1/reg_numWords_bcd[2][3]_i_9/O
                         net (fo=1, routed)           0.493     1.513    cmdProc1/reg_numWords_bcd[2][3]_i_9_n_0
    SLICE_X31Y37         LUT5 (Prop_lut5_I4_O)        0.124     1.637 r  cmdProc1/reg_numWords_bcd[2][3]_i_3/O
                         net (fo=1, routed)           0.590     2.227    cmdProc1/reg_numWords_bcd[2][3]_i_3_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I1_O)        0.124     2.351 f  cmdProc1/reg_numWords_bcd[2][3]_i_1/O
                         net (fo=16, routed)          0.774     3.126    cmdProc1/reg_numWords_bcd[2][3]_i_1_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.124     3.250 r  cmdProc1/FSM_sequential_curState[3]_i_2/O
                         net (fo=2, routed)           1.002     4.251    cmdProc1/FSM_sequential_curState[3]_i_2_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.375 r  cmdProc1/FSM_sequential_curState[2]_i_1/O
                         net (fo=1, routed)           0.000     4.375    cmdProc1/FSM_sequential_curState[2]_i_1_n_0
    SLICE_X40Y38         FDRE                                         r  cmdProc1/FSM_sequential_curState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.444     8.468    cmdProc1/clk
    SLICE_X40Y38         FDRE                                         r  cmdProc1/FSM_sequential_curState_reg[2]/C
                         clock pessimism              0.491     8.959    
                         clock uncertainty           -0.226     8.733    
    SLICE_X40Y38         FDRE (Setup_fdre_C_D)        0.029     8.762    cmdProc1/FSM_sequential_curState_reg[2]
  -------------------------------------------------------------------
                         required time                          8.762    
                         arrival time                          -4.375    
  -------------------------------------------------------------------
                         slack                                  4.387    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 cmdProc1/byteNum_reg[0][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/FSM_sequential_curState_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 1.076ns (20.567%)  route 4.156ns (79.433%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.561    -0.932    cmdProc1/clk
    SLICE_X31Y37         FDSE                                         r  cmdProc1/byteNum_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDSE (Prop_fdse_C_Q)         0.456    -0.476 f  cmdProc1/byteNum_reg[0][5]/Q
                         net (fo=3, routed)           1.371     0.896    cmdProc1/p_0_in[21]
    SLICE_X30Y37         LUT4 (Prop_lut4_I0_O)        0.124     1.020 r  cmdProc1/reg_numWords_bcd[2][3]_i_9/O
                         net (fo=1, routed)           0.493     1.513    cmdProc1/reg_numWords_bcd[2][3]_i_9_n_0
    SLICE_X31Y37         LUT5 (Prop_lut5_I4_O)        0.124     1.637 r  cmdProc1/reg_numWords_bcd[2][3]_i_3/O
                         net (fo=1, routed)           0.590     2.227    cmdProc1/reg_numWords_bcd[2][3]_i_3_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I1_O)        0.124     2.351 f  cmdProc1/reg_numWords_bcd[2][3]_i_1/O
                         net (fo=16, routed)          0.774     3.126    cmdProc1/reg_numWords_bcd[2][3]_i_1_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.124     3.250 r  cmdProc1/FSM_sequential_curState[3]_i_2/O
                         net (fo=2, routed)           0.926     4.176    cmdProc1/FSM_sequential_curState[3]_i_2_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.300 r  cmdProc1/FSM_sequential_curState[3]_i_1/O
                         net (fo=1, routed)           0.000     4.300    cmdProc1/FSM_sequential_curState[3]_i_1_n_0
    SLICE_X40Y36         FDSE                                         r  cmdProc1/FSM_sequential_curState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.442     8.466    cmdProc1/clk
    SLICE_X40Y36         FDSE                                         r  cmdProc1/FSM_sequential_curState_reg[3]/C
                         clock pessimism              0.491     8.957    
                         clock uncertainty           -0.226     8.731    
    SLICE_X40Y36         FDSE (Setup_fdse_C_D)        0.029     8.760    cmdProc1/FSM_sequential_curState_reg[3]
  -------------------------------------------------------------------
                         required time                          8.760    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 1.570ns (29.726%)  route 3.712ns (70.274%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    cmdProc1/clk
    SLICE_X42Y39         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDSE (Prop_fdse_C_Q)         0.518    -0.411 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          0.889     0.479    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.118     0.597 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.003     1.599    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I4_O)        0.326     1.925 f  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.828     2.754    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.152     2.906 r  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           0.686     3.592    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I0_O)        0.332     3.924 f  cmdProc1/txData[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.305     4.229    cmdProc1/txData[0]_INST_0_i_2_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.353 r  cmdProc1/txData[0]_INST_0/O
                         net (fo=1, routed)           0.000     4.353    tx/D[0]
    SLICE_X39Y41         FDRE                                         r  tx/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.444     8.468    tx/clk_out
    SLICE_X39Y41         FDRE                                         r  tx/txData_reg[1]/C
                         clock pessimism              0.563     9.031    
                         clock uncertainty           -0.226     8.805    
    SLICE_X39Y41         FDRE (Setup_fdre_C_D)        0.031     8.836    tx/txData_reg[1]
  -------------------------------------------------------------------
                         required time                          8.836    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  4.483    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 0.608ns (13.317%)  route 3.958ns (86.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.460 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    dataConsume1/CLK
    SLICE_X33Y41         FDCE                                         r  dataConsume1/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.473 f  dataConsume1/cur_state_reg[1]/Q
                         net (fo=27, routed)          2.599     2.127    dataConsume1/Q[0]
    SLICE_X34Y40         LUT5 (Prop_lut5_I3_O)        0.152     2.279 r  dataConsume1/counter[9]_i_1/O
                         net (fo=10, routed)          1.358     3.637    dataConsume1/counter[9]_i_1_n_0
    SLICE_X35Y32         FDRE                                         r  dataConsume1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.436     8.460    dataConsume1/CLK
    SLICE_X35Y32         FDRE                                         r  dataConsume1/counter_reg[5]/C
                         clock pessimism              0.563     9.023    
                         clock uncertainty           -0.226     8.797    
    SLICE_X35Y32         FDRE (Setup_fdre_C_R)       -0.653     8.144    dataConsume1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.144    
                         arrival time                          -3.637    
  -------------------------------------------------------------------
                         slack                                  4.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dataConsume1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.658%)  route 0.147ns (41.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.558    -0.606    dataConsume1/CLK
    SLICE_X34Y36         FDRE                                         r  dataConsume1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  dataConsume1/counter_reg[1]/Q
                         net (fo=14, routed)          0.147    -0.295    dataConsume1/counter_reg[1]
    SLICE_X35Y36         LUT3 (Prop_lut3_I2_O)        0.045    -0.250 r  dataConsume1/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    dataConsume1/counter[2]_i_1_n_0
    SLICE_X35Y36         FDRE                                         r  dataConsume1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.826    -0.845    dataConsume1/CLK
    SLICE_X35Y36         FDRE                                         r  dataConsume1/counter_reg[2]/C
                         clock pessimism              0.252    -0.593    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.091    -0.502    dataConsume1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[6][3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.657%)  route 0.159ns (55.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.564    -0.600    dataConsume1/CLK
    SLICE_X45Y44         FDRE                                         r  dataConsume1/dataResults_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  dataConsume1/dataResults_reg[6][3]/Q
                         net (fo=1, routed)           0.159    -0.313    cmdProc1/dataResults[6][3]
    SLICE_X46Y43         FDSE                                         r  cmdProc1/reg_dataResults_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.834    -0.837    cmdProc1/clk
    SLICE_X46Y43         FDSE                                         r  cmdProc1/reg_dataResults_reg[6][3]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X46Y43         FDSE (Hold_fdse_C_D)         0.011    -0.573    cmdProc1/reg_dataResults_reg[6][3]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 rx/RxD_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rcvShiftReg_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.654%)  route 0.180ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.561    -0.603    rx/CLK
    SLICE_X30Y39         FDSE                                         r  rx/RxD_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDSE (Prop_fdse_C_Q)         0.164    -0.439 r  rx/RxD_reg_reg/Q
                         net (fo=3, routed)           0.180    -0.259    rx/RxD_reg
    SLICE_X31Y39         FDSE                                         r  rx/rcvShiftReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.830    -0.841    rx/CLK
    SLICE_X31Y39         FDSE                                         r  rx/rcvShiftReg_reg[9]/C
                         clock pessimism              0.251    -0.590    
    SLICE_X31Y39         FDSE (Hold_fdse_C_D)         0.066    -0.524    rx/rcvShiftReg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 rx/rcvDataReg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/byteNum_reg[0][5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.148ns (49.973%)  route 0.148ns (50.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.561    -0.603    rx/CLK
    SLICE_X30Y38         FDSE                                         r  rx/rcvDataReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDSE (Prop_fdse_C_Q)         0.148    -0.455 r  rx/rcvDataReg_reg[5]/Q
                         net (fo=1, routed)           0.148    -0.307    cmdProc1/rxData[5]
    SLICE_X31Y37         FDSE                                         r  cmdProc1/byteNum_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.828    -0.843    cmdProc1/clk
    SLICE_X31Y37         FDSE                                         r  cmdProc1/byteNum_reg[0][5]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X31Y37         FDSE (Hold_fdse_C_D)         0.016    -0.573    cmdProc1/byteNum_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 rx/rcvDataReg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/byteNum_reg[0][4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.148ns (50.067%)  route 0.148ns (49.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.561    -0.603    rx/CLK
    SLICE_X30Y38         FDSE                                         r  rx/rcvDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDSE (Prop_fdse_C_Q)         0.148    -0.455 r  rx/rcvDataReg_reg[4]/Q
                         net (fo=1, routed)           0.148    -0.307    cmdProc1/rxData[4]
    SLICE_X31Y37         FDSE                                         r  cmdProc1/byteNum_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.828    -0.843    cmdProc1/clk
    SLICE_X31Y37         FDSE                                         r  cmdProc1/byteNum_reg[0][4]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X31Y37         FDSE (Hold_fdse_C_D)         0.013    -0.576    cmdProc1/byteNum_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[3][6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.588%)  route 0.157ns (51.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.562    -0.602    dataConsume1/CLK
    SLICE_X46Y39         FDRE                                         r  dataConsume1/dataResults_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  dataConsume1/dataResults_reg[3][6]/Q
                         net (fo=1, routed)           0.157    -0.297    cmdProc1/dataResults[3][6]
    SLICE_X45Y39         FDSE                                         r  cmdProc1/reg_dataResults_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.832    -0.839    cmdProc1/clk
    SLICE_X45Y39         FDSE                                         r  cmdProc1/reg_dataResults_reg[3][6]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X45Y39         FDSE (Hold_fdse_C_D)         0.017    -0.569    cmdProc1/reg_dataResults_reg[3][6]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[6][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.595%)  route 0.195ns (60.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.563    -0.601    dataConsume1/CLK
    SLICE_X44Y40         FDRE                                         r  dataConsume1/dataResults_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  dataConsume1/dataResults_reg[6][0]/Q
                         net (fo=1, routed)           0.195    -0.278    cmdProc1/dataResults[6][0]
    SLICE_X44Y41         FDSE                                         r  cmdProc1/reg_dataResults_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.833    -0.838    cmdProc1/clk
    SLICE_X44Y41         FDSE                                         r  cmdProc1/reg_dataResults_reg[6][0]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X44Y41         FDSE (Hold_fdse_C_D)         0.022    -0.563    cmdProc1/reg_dataResults_reg[6][0]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 rx/bitTmr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitTmr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.561    -0.603    rx/CLK
    SLICE_X28Y38         FDRE                                         r  rx/bitTmr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.462 f  rx/bitTmr_reg[0]/Q
                         net (fo=9, routed)           0.197    -0.265    rx/bitTmr[0]
    SLICE_X28Y38         LUT2 (Prop_lut2_I0_O)        0.045    -0.220 r  rx/bitTmr[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.220    rx/bitTmr_0[0]
    SLICE_X28Y38         FDRE                                         r  rx/bitTmr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.831    -0.840    rx/CLK
    SLICE_X28Y38         FDRE                                         r  rx/bitTmr_reg[0]/C
                         clock pessimism              0.237    -0.603    
    SLICE_X28Y38         FDRE (Hold_fdre_C_D)         0.091    -0.512    rx/bitTmr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 rx/bitCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.231ns (57.247%)  route 0.173ns (42.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.562    -0.602    rx/CLK
    SLICE_X31Y40         FDRE                                         r  rx/bitCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  rx/bitCount_reg[1]/Q
                         net (fo=4, routed)           0.173    -0.301    rx/bitCount_reg[1]
    SLICE_X31Y40         LUT4 (Prop_lut4_I1_O)        0.103    -0.198 r  rx/bitCount[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.198    rx/p_0_in__2[3]
    SLICE_X31Y40         FDRE                                         r  rx/bitCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.831    -0.840    rx/CLK
    SLICE_X31Y40         FDRE                                         r  rx/bitCount_reg[3]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X31Y40         FDRE (Hold_fdre_C_D)         0.107    -0.495    rx/bitCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 dataConsume1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.740%)  route 0.204ns (52.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.557    -0.607    dataConsume1/CLK
    SLICE_X35Y33         FDRE                                         r  dataConsume1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  dataConsume1/counter_reg[3]/Q
                         net (fo=11, routed)          0.204    -0.262    dataConsume1/counter_reg[3]
    SLICE_X35Y33         LUT4 (Prop_lut4_I0_O)        0.045    -0.217 r  dataConsume1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    dataConsume1/counter[3]_i_1_n_0
    SLICE_X35Y33         FDRE                                         r  dataConsume1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.824    -0.847    dataConsume1/CLK
    SLICE_X35Y33         FDRE                                         r  dataConsume1/counter_reg[3]/C
                         clock pessimism              0.240    -0.607    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.091    -0.516    dataConsume1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.844      BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y37     cmdProc1/FSM_sequential_curState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y39     cmdProc1/FSM_sequential_curState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y38     cmdProc1/FSM_sequential_curState_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X40Y36     cmdProc1/FSM_sequential_curState_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y37     cmdProc1/FSM_sequential_curState_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X42Y39     cmdProc1/byteCount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y39     cmdProc1/byteCount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y39     cmdProc1/byteCount_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y37     cmdProc1/FSM_sequential_curState_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y37     cmdProc1/FSM_sequential_curState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y39     cmdProc1/FSM_sequential_curState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y39     cmdProc1/FSM_sequential_curState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y38     cmdProc1/FSM_sequential_curState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y38     cmdProc1/FSM_sequential_curState_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X40Y36     cmdProc1/FSM_sequential_curState_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X40Y36     cmdProc1/FSM_sequential_curState_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y37     cmdProc1/FSM_sequential_curState_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y37     cmdProc1/FSM_sequential_curState_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y37     cmdProc1/FSM_sequential_curState_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y37     cmdProc1/FSM_sequential_curState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y39     cmdProc1/FSM_sequential_curState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y39     cmdProc1/FSM_sequential_curState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y38     cmdProc1/FSM_sequential_curState_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y38     cmdProc1/FSM_sequential_curState_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X40Y36     cmdProc1/FSM_sequential_curState_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X40Y36     cmdProc1/FSM_sequential_curState_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y37     cmdProc1/FSM_sequential_curState_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y37     cmdProc1/FSM_sequential_curState_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y3    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.070ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.729ns  (logic 4.153ns (53.733%)  route 3.576ns (46.267%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.558    -0.935    cmdProc1/clk
    SLICE_X32Y34         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDSE (Prop_fdse_C_Q)         0.456    -0.479 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=6, routed)           0.696     0.217    dataConsume1/numWords_bcd[2][0]
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.124     0.341 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.341    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.921 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.422     1.343    dataConsume1/numWords_int1[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I4_O)        0.302     1.645 r  dataConsume1/i__carry_i_17/O
                         net (fo=1, routed)           0.000     1.645    dataConsume1/i__carry_i_17_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.046 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.046    dataConsume1/i__carry_i_12_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.268 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.462     2.730    dataConsume1/PCOUT[8]
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     3.405 r  dataConsume1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.405    dataConsume1/i__carry_i_9_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.624 r  dataConsume1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.625     4.249    dataConsume1/numWords_int0[9]
    SLICE_X35Y35         LUT4 (Prop_lut4_I1_O)        0.321     4.570 r  dataConsume1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.570    dataConsume1/i__carry__0_i_1_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     4.926 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.633     5.559    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X34Y41         LUT6 (Prop_lut6_I5_O)        0.373     5.932 r  dataConsume1/cur_state[2]_i_3/O
                         net (fo=1, routed)           0.738     6.670    dataConsume1/cur_state[2]_i_3_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I1_O)        0.124     6.794 r  dataConsume1/cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.794    dataConsume1/next_state[2]
    SLICE_X34Y40         FDCE                                         r  dataConsume1/cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.442     8.466    dataConsume1/CLK
    SLICE_X34Y40         FDCE                                         r  dataConsume1/cur_state_reg[2]/C
                         clock pessimism              0.563     9.029    
                         clock uncertainty           -0.242     8.787    
    SLICE_X34Y40         FDCE (Setup_fdce_C_D)        0.077     8.864    dataConsume1/cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.864    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                  2.070    

Slack (MET) :             2.692ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.110ns  (logic 4.246ns (59.718%)  route 2.864ns (40.282%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.558    -0.935    cmdProc1/clk
    SLICE_X32Y34         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDSE (Prop_fdse_C_Q)         0.456    -0.479 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=6, routed)           0.696     0.217    dataConsume1/numWords_bcd[2][0]
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.124     0.341 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.341    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.921 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.422     1.343    dataConsume1/numWords_int1[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I4_O)        0.302     1.645 r  dataConsume1/i__carry_i_17/O
                         net (fo=1, routed)           0.000     1.645    dataConsume1/i__carry_i_17_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.046 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.046    dataConsume1/i__carry_i_12_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.268 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.462     2.730    dataConsume1/PCOUT[8]
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     3.405 r  dataConsume1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.405    dataConsume1/i__carry_i_9_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.624 r  dataConsume1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.625     4.249    dataConsume1/numWords_int0[9]
    SLICE_X35Y35         LUT4 (Prop_lut4_I1_O)        0.321     4.570 r  dataConsume1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.570    dataConsume1/i__carry__0_i_1_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     4.926 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.659     5.585    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.373     5.958 r  dataConsume1/cur_state[1]_i_3/O
                         net (fo=1, routed)           0.000     5.958    dataConsume1/cur_state[1]_i_3_n_0
    SLICE_X33Y41         MUXF7 (Prop_muxf7_I1_O)      0.217     6.175 r  dataConsume1/cur_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.175    dataConsume1/next_state[1]
    SLICE_X33Y41         FDCE                                         r  dataConsume1/cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.444     8.468    dataConsume1/CLK
    SLICE_X33Y41         FDCE                                         r  dataConsume1/cur_state_reg[1]/C
                         clock pessimism              0.578     9.046    
                         clock uncertainty           -0.242     8.804    
    SLICE_X33Y41         FDCE (Setup_fdce_C_D)        0.064     8.868    dataConsume1/cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.868    
                         arrival time                          -6.175    
  -------------------------------------------------------------------
                         slack                                  2.692    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 4.029ns (58.406%)  route 2.869ns (41.594%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.558    -0.935    cmdProc1/clk
    SLICE_X32Y34         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDSE (Prop_fdse_C_Q)         0.456    -0.479 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=6, routed)           0.696     0.217    dataConsume1/numWords_bcd[2][0]
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.124     0.341 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.341    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.921 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.422     1.343    dataConsume1/numWords_int1[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I4_O)        0.302     1.645 r  dataConsume1/i__carry_i_17/O
                         net (fo=1, routed)           0.000     1.645    dataConsume1/i__carry_i_17_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.046 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.046    dataConsume1/i__carry_i_12_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.268 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.462     2.730    dataConsume1/PCOUT[8]
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     3.405 r  dataConsume1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.405    dataConsume1/i__carry_i_9_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.624 r  dataConsume1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.625     4.249    dataConsume1/numWords_int0[9]
    SLICE_X35Y35         LUT4 (Prop_lut4_I1_O)        0.321     4.570 r  dataConsume1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.570    dataConsume1/i__carry__0_i_1_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     4.926 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.664     5.590    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X33Y41         LUT6 (Prop_lut6_I3_O)        0.373     5.963 r  dataConsume1/cur_state[3]_i_1/O
                         net (fo=1, routed)           0.000     5.963    dataConsume1/next_state[3]
    SLICE_X33Y41         FDCE                                         r  dataConsume1/cur_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.444     8.468    dataConsume1/CLK
    SLICE_X33Y41         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
                         clock pessimism              0.578     9.046    
                         clock uncertainty           -0.242     8.804    
    SLICE_X33Y41         FDCE (Setup_fdce_C_D)        0.032     8.836    dataConsume1/cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.836    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             3.834ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 1.800ns (30.355%)  route 4.130ns (69.645%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    cmdProc1/clk
    SLICE_X42Y39         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDSE (Prop_fdse_C_Q)         0.518    -0.411 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          0.889     0.479    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.118     0.597 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.003     1.599    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I4_O)        0.326     1.925 r  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.828     2.754    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.152     2.906 f  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           0.967     3.873    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X41Y41         LUT5 (Prop_lut5_I4_O)        0.360     4.233 r  cmdProc1/txData[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.442     4.675    cmdProc1/txData[6]_INST_0_i_3_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I2_O)        0.326     5.001 r  cmdProc1/txData[6]_INST_0/O
                         net (fo=1, routed)           0.000     5.001    tx/D[6]
    SLICE_X40Y40         FDRE                                         r  tx/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.445     8.469    tx/clk_out
    SLICE_X40Y40         FDRE                                         r  tx/txData_reg[7]/C
                         clock pessimism              0.577     9.046    
                         clock uncertainty           -0.242     8.804    
    SLICE_X40Y40         FDRE (Setup_fdre_C_D)        0.031     8.835    tx/txData_reg[7]
  -------------------------------------------------------------------
                         required time                          8.835    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                  3.834    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 1.800ns (30.379%)  route 4.125ns (69.621%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    cmdProc1/clk
    SLICE_X42Y39         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDSE (Prop_fdse_C_Q)         0.518    -0.411 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          0.889     0.479    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.118     0.597 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.003     1.599    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I4_O)        0.326     1.925 f  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.828     2.754    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.152     2.906 r  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           0.967     3.873    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X41Y41         LUT5 (Prop_lut5_I4_O)        0.360     4.233 f  cmdProc1/txData[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.438     4.670    cmdProc1/txData[6]_INST_0_i_3_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I3_O)        0.326     4.996 r  cmdProc1/txData[5]_INST_0/O
                         net (fo=1, routed)           0.000     4.996    tx/D[5]
    SLICE_X40Y40         FDRE                                         r  tx/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.445     8.469    tx/clk_out
    SLICE_X40Y40         FDRE                                         r  tx/txData_reg[6]/C
                         clock pessimism              0.577     9.046    
                         clock uncertainty           -0.242     8.804    
    SLICE_X40Y40         FDRE (Setup_fdre_C_D)        0.032     8.836    tx/txData_reg[6]
  -------------------------------------------------------------------
                         required time                          8.836    
                         arrival time                          -4.996    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.806ns (31.230%)  route 3.977ns (68.770%))
  Logic Levels:           5  (LUT3=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    cmdProc1/clk
    SLICE_X42Y39         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDSE (Prop_fdse_C_Q)         0.518    -0.411 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          0.889     0.479    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.118     0.597 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.003     1.599    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I4_O)        0.326     1.925 f  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.828     2.754    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.152     2.906 r  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           0.686     3.592    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.361     3.953 r  cmdProc1/txData[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.571     4.523    cmdProc1/txData[4]_INST_0_i_1_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.331     4.854 r  cmdProc1/txData[4]_INST_0/O
                         net (fo=1, routed)           0.000     4.854    tx/D[4]
    SLICE_X40Y41         FDRE                                         r  tx/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.446     8.470    tx/clk_out
    SLICE_X40Y41         FDRE                                         r  tx/txData_reg[5]/C
                         clock pessimism              0.577     9.047    
                         clock uncertainty           -0.242     8.805    
    SLICE_X40Y41         FDRE (Setup_fdre_C_D)        0.031     8.836    tx/txData_reg[5]
  -------------------------------------------------------------------
                         required time                          8.836    
                         arrival time                          -4.854    
  -------------------------------------------------------------------
                         slack                                  3.982    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 cmdProc1/byteNum_reg[0][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/FSM_sequential_curState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 1.076ns (20.274%)  route 4.231ns (79.726%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.561    -0.932    cmdProc1/clk
    SLICE_X31Y37         FDSE                                         r  cmdProc1/byteNum_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDSE (Prop_fdse_C_Q)         0.456    -0.476 f  cmdProc1/byteNum_reg[0][5]/Q
                         net (fo=3, routed)           1.371     0.896    cmdProc1/p_0_in[21]
    SLICE_X30Y37         LUT4 (Prop_lut4_I0_O)        0.124     1.020 r  cmdProc1/reg_numWords_bcd[2][3]_i_9/O
                         net (fo=1, routed)           0.493     1.513    cmdProc1/reg_numWords_bcd[2][3]_i_9_n_0
    SLICE_X31Y37         LUT5 (Prop_lut5_I4_O)        0.124     1.637 r  cmdProc1/reg_numWords_bcd[2][3]_i_3/O
                         net (fo=1, routed)           0.590     2.227    cmdProc1/reg_numWords_bcd[2][3]_i_3_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I1_O)        0.124     2.351 f  cmdProc1/reg_numWords_bcd[2][3]_i_1/O
                         net (fo=16, routed)          0.774     3.126    cmdProc1/reg_numWords_bcd[2][3]_i_1_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.124     3.250 r  cmdProc1/FSM_sequential_curState[3]_i_2/O
                         net (fo=2, routed)           1.002     4.251    cmdProc1/FSM_sequential_curState[3]_i_2_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.375 r  cmdProc1/FSM_sequential_curState[2]_i_1/O
                         net (fo=1, routed)           0.000     4.375    cmdProc1/FSM_sequential_curState[2]_i_1_n_0
    SLICE_X40Y38         FDRE                                         r  cmdProc1/FSM_sequential_curState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.444     8.468    cmdProc1/clk
    SLICE_X40Y38         FDRE                                         r  cmdProc1/FSM_sequential_curState_reg[2]/C
                         clock pessimism              0.491     8.959    
                         clock uncertainty           -0.242     8.717    
    SLICE_X40Y38         FDRE (Setup_fdre_C_D)        0.029     8.746    cmdProc1/FSM_sequential_curState_reg[2]
  -------------------------------------------------------------------
                         required time                          8.746    
                         arrival time                          -4.375    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 cmdProc1/byteNum_reg[0][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/FSM_sequential_curState_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 1.076ns (20.567%)  route 4.156ns (79.433%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.561    -0.932    cmdProc1/clk
    SLICE_X31Y37         FDSE                                         r  cmdProc1/byteNum_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDSE (Prop_fdse_C_Q)         0.456    -0.476 f  cmdProc1/byteNum_reg[0][5]/Q
                         net (fo=3, routed)           1.371     0.896    cmdProc1/p_0_in[21]
    SLICE_X30Y37         LUT4 (Prop_lut4_I0_O)        0.124     1.020 r  cmdProc1/reg_numWords_bcd[2][3]_i_9/O
                         net (fo=1, routed)           0.493     1.513    cmdProc1/reg_numWords_bcd[2][3]_i_9_n_0
    SLICE_X31Y37         LUT5 (Prop_lut5_I4_O)        0.124     1.637 r  cmdProc1/reg_numWords_bcd[2][3]_i_3/O
                         net (fo=1, routed)           0.590     2.227    cmdProc1/reg_numWords_bcd[2][3]_i_3_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I1_O)        0.124     2.351 f  cmdProc1/reg_numWords_bcd[2][3]_i_1/O
                         net (fo=16, routed)          0.774     3.126    cmdProc1/reg_numWords_bcd[2][3]_i_1_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.124     3.250 r  cmdProc1/FSM_sequential_curState[3]_i_2/O
                         net (fo=2, routed)           0.926     4.176    cmdProc1/FSM_sequential_curState[3]_i_2_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.300 r  cmdProc1/FSM_sequential_curState[3]_i_1/O
                         net (fo=1, routed)           0.000     4.300    cmdProc1/FSM_sequential_curState[3]_i_1_n_0
    SLICE_X40Y36         FDSE                                         r  cmdProc1/FSM_sequential_curState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.442     8.466    cmdProc1/clk
    SLICE_X40Y36         FDSE                                         r  cmdProc1/FSM_sequential_curState_reg[3]/C
                         clock pessimism              0.491     8.957    
                         clock uncertainty           -0.242     8.715    
    SLICE_X40Y36         FDSE (Setup_fdse_C_D)        0.029     8.744    cmdProc1/FSM_sequential_curState_reg[3]
  -------------------------------------------------------------------
                         required time                          8.744    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 1.570ns (29.726%)  route 3.712ns (70.274%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    cmdProc1/clk
    SLICE_X42Y39         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDSE (Prop_fdse_C_Q)         0.518    -0.411 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          0.889     0.479    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.118     0.597 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.003     1.599    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I4_O)        0.326     1.925 f  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.828     2.754    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.152     2.906 r  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           0.686     3.592    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I0_O)        0.332     3.924 f  cmdProc1/txData[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.305     4.229    cmdProc1/txData[0]_INST_0_i_2_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.353 r  cmdProc1/txData[0]_INST_0/O
                         net (fo=1, routed)           0.000     4.353    tx/D[0]
    SLICE_X39Y41         FDRE                                         r  tx/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.444     8.468    tx/clk_out
    SLICE_X39Y41         FDRE                                         r  tx/txData_reg[1]/C
                         clock pessimism              0.563     9.031    
                         clock uncertainty           -0.242     8.789    
    SLICE_X39Y41         FDRE (Setup_fdre_C_D)        0.031     8.820    tx/txData_reg[1]
  -------------------------------------------------------------------
                         required time                          8.820    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 0.608ns (13.317%)  route 3.958ns (86.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.460 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    dataConsume1/CLK
    SLICE_X33Y41         FDCE                                         r  dataConsume1/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.473 f  dataConsume1/cur_state_reg[1]/Q
                         net (fo=27, routed)          2.599     2.127    dataConsume1/Q[0]
    SLICE_X34Y40         LUT5 (Prop_lut5_I3_O)        0.152     2.279 r  dataConsume1/counter[9]_i_1/O
                         net (fo=10, routed)          1.358     3.637    dataConsume1/counter[9]_i_1_n_0
    SLICE_X35Y32         FDRE                                         r  dataConsume1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.436     8.460    dataConsume1/CLK
    SLICE_X35Y32         FDRE                                         r  dataConsume1/counter_reg[5]/C
                         clock pessimism              0.563     9.023    
                         clock uncertainty           -0.242     8.781    
    SLICE_X35Y32         FDRE (Setup_fdre_C_R)       -0.653     8.128    dataConsume1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -3.637    
  -------------------------------------------------------------------
                         slack                                  4.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 dataConsume1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.658%)  route 0.147ns (41.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.558    -0.606    dataConsume1/CLK
    SLICE_X34Y36         FDRE                                         r  dataConsume1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  dataConsume1/counter_reg[1]/Q
                         net (fo=14, routed)          0.147    -0.295    dataConsume1/counter_reg[1]
    SLICE_X35Y36         LUT3 (Prop_lut3_I2_O)        0.045    -0.250 r  dataConsume1/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    dataConsume1/counter[2]_i_1_n_0
    SLICE_X35Y36         FDRE                                         r  dataConsume1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.826    -0.845    dataConsume1/CLK
    SLICE_X35Y36         FDRE                                         r  dataConsume1/counter_reg[2]/C
                         clock pessimism              0.252    -0.593    
                         clock uncertainty            0.242    -0.350    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.091    -0.259    dataConsume1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[6][3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.657%)  route 0.159ns (55.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.564    -0.600    dataConsume1/CLK
    SLICE_X45Y44         FDRE                                         r  dataConsume1/dataResults_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  dataConsume1/dataResults_reg[6][3]/Q
                         net (fo=1, routed)           0.159    -0.313    cmdProc1/dataResults[6][3]
    SLICE_X46Y43         FDSE                                         r  cmdProc1/reg_dataResults_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.834    -0.837    cmdProc1/clk
    SLICE_X46Y43         FDSE                                         r  cmdProc1/reg_dataResults_reg[6][3]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.242    -0.341    
    SLICE_X46Y43         FDSE (Hold_fdse_C_D)         0.011    -0.330    cmdProc1/reg_dataResults_reg[6][3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 rx/RxD_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rcvShiftReg_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.654%)  route 0.180ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.561    -0.603    rx/CLK
    SLICE_X30Y39         FDSE                                         r  rx/RxD_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDSE (Prop_fdse_C_Q)         0.164    -0.439 r  rx/RxD_reg_reg/Q
                         net (fo=3, routed)           0.180    -0.259    rx/RxD_reg
    SLICE_X31Y39         FDSE                                         r  rx/rcvShiftReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.830    -0.841    rx/CLK
    SLICE_X31Y39         FDSE                                         r  rx/rcvShiftReg_reg[9]/C
                         clock pessimism              0.251    -0.590    
                         clock uncertainty            0.242    -0.347    
    SLICE_X31Y39         FDSE (Hold_fdse_C_D)         0.066    -0.281    rx/rcvShiftReg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rx/rcvDataReg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/byteNum_reg[0][5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.148ns (49.973%)  route 0.148ns (50.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.561    -0.603    rx/CLK
    SLICE_X30Y38         FDSE                                         r  rx/rcvDataReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDSE (Prop_fdse_C_Q)         0.148    -0.455 r  rx/rcvDataReg_reg[5]/Q
                         net (fo=1, routed)           0.148    -0.307    cmdProc1/rxData[5]
    SLICE_X31Y37         FDSE                                         r  cmdProc1/byteNum_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.828    -0.843    cmdProc1/clk
    SLICE_X31Y37         FDSE                                         r  cmdProc1/byteNum_reg[0][5]/C
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.242    -0.346    
    SLICE_X31Y37         FDSE (Hold_fdse_C_D)         0.016    -0.330    cmdProc1/byteNum_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rx/rcvDataReg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/byteNum_reg[0][4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.148ns (50.067%)  route 0.148ns (49.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.561    -0.603    rx/CLK
    SLICE_X30Y38         FDSE                                         r  rx/rcvDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDSE (Prop_fdse_C_Q)         0.148    -0.455 r  rx/rcvDataReg_reg[4]/Q
                         net (fo=1, routed)           0.148    -0.307    cmdProc1/rxData[4]
    SLICE_X31Y37         FDSE                                         r  cmdProc1/byteNum_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.828    -0.843    cmdProc1/clk
    SLICE_X31Y37         FDSE                                         r  cmdProc1/byteNum_reg[0][4]/C
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.242    -0.346    
    SLICE_X31Y37         FDSE (Hold_fdse_C_D)         0.013    -0.333    cmdProc1/byteNum_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[3][6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.588%)  route 0.157ns (51.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.562    -0.602    dataConsume1/CLK
    SLICE_X46Y39         FDRE                                         r  dataConsume1/dataResults_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  dataConsume1/dataResults_reg[3][6]/Q
                         net (fo=1, routed)           0.157    -0.297    cmdProc1/dataResults[3][6]
    SLICE_X45Y39         FDSE                                         r  cmdProc1/reg_dataResults_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.832    -0.839    cmdProc1/clk
    SLICE_X45Y39         FDSE                                         r  cmdProc1/reg_dataResults_reg[3][6]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.242    -0.343    
    SLICE_X45Y39         FDSE (Hold_fdse_C_D)         0.017    -0.326    cmdProc1/reg_dataResults_reg[3][6]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[6][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.595%)  route 0.195ns (60.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.563    -0.601    dataConsume1/CLK
    SLICE_X44Y40         FDRE                                         r  dataConsume1/dataResults_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  dataConsume1/dataResults_reg[6][0]/Q
                         net (fo=1, routed)           0.195    -0.278    cmdProc1/dataResults[6][0]
    SLICE_X44Y41         FDSE                                         r  cmdProc1/reg_dataResults_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.833    -0.838    cmdProc1/clk
    SLICE_X44Y41         FDSE                                         r  cmdProc1/reg_dataResults_reg[6][0]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.242    -0.342    
    SLICE_X44Y41         FDSE (Hold_fdse_C_D)         0.022    -0.320    cmdProc1/reg_dataResults_reg[6][0]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rx/bitTmr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitTmr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.561    -0.603    rx/CLK
    SLICE_X28Y38         FDRE                                         r  rx/bitTmr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.462 f  rx/bitTmr_reg[0]/Q
                         net (fo=9, routed)           0.197    -0.265    rx/bitTmr[0]
    SLICE_X28Y38         LUT2 (Prop_lut2_I0_O)        0.045    -0.220 r  rx/bitTmr[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.220    rx/bitTmr_0[0]
    SLICE_X28Y38         FDRE                                         r  rx/bitTmr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.831    -0.840    rx/CLK
    SLICE_X28Y38         FDRE                                         r  rx/bitTmr_reg[0]/C
                         clock pessimism              0.237    -0.603    
                         clock uncertainty            0.242    -0.360    
    SLICE_X28Y38         FDRE (Hold_fdre_C_D)         0.091    -0.269    rx/bitTmr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rx/bitCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.231ns (57.247%)  route 0.173ns (42.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.562    -0.602    rx/CLK
    SLICE_X31Y40         FDRE                                         r  rx/bitCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  rx/bitCount_reg[1]/Q
                         net (fo=4, routed)           0.173    -0.301    rx/bitCount_reg[1]
    SLICE_X31Y40         LUT4 (Prop_lut4_I1_O)        0.103    -0.198 r  rx/bitCount[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.198    rx/p_0_in__2[3]
    SLICE_X31Y40         FDRE                                         r  rx/bitCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.831    -0.840    rx/CLK
    SLICE_X31Y40         FDRE                                         r  rx/bitCount_reg[3]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.242    -0.359    
    SLICE_X31Y40         FDRE (Hold_fdre_C_D)         0.107    -0.252    rx/bitCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dataConsume1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.740%)  route 0.204ns (52.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.557    -0.607    dataConsume1/CLK
    SLICE_X35Y33         FDRE                                         r  dataConsume1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  dataConsume1/counter_reg[3]/Q
                         net (fo=11, routed)          0.204    -0.262    dataConsume1/counter_reg[3]
    SLICE_X35Y33         LUT4 (Prop_lut4_I0_O)        0.045    -0.217 r  dataConsume1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    dataConsume1/counter[3]_i_1_n_0
    SLICE_X35Y33         FDRE                                         r  dataConsume1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.824    -0.847    dataConsume1/CLK
    SLICE_X35Y33         FDRE                                         r  dataConsume1/counter_reg[3]/C
                         clock pessimism              0.240    -0.607    
                         clock uncertainty            0.242    -0.364    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.091    -0.273    dataConsume1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.069ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.729ns  (logic 4.153ns (53.733%)  route 3.576ns (46.267%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.558    -0.935    cmdProc1/clk
    SLICE_X32Y34         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDSE (Prop_fdse_C_Q)         0.456    -0.479 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=6, routed)           0.696     0.217    dataConsume1/numWords_bcd[2][0]
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.124     0.341 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.341    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.921 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.422     1.343    dataConsume1/numWords_int1[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I4_O)        0.302     1.645 r  dataConsume1/i__carry_i_17/O
                         net (fo=1, routed)           0.000     1.645    dataConsume1/i__carry_i_17_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.046 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.046    dataConsume1/i__carry_i_12_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.268 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.462     2.730    dataConsume1/PCOUT[8]
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     3.405 r  dataConsume1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.405    dataConsume1/i__carry_i_9_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.624 r  dataConsume1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.625     4.249    dataConsume1/numWords_int0[9]
    SLICE_X35Y35         LUT4 (Prop_lut4_I1_O)        0.321     4.570 r  dataConsume1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.570    dataConsume1/i__carry__0_i_1_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     4.926 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.633     5.559    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X34Y41         LUT6 (Prop_lut6_I5_O)        0.373     5.932 r  dataConsume1/cur_state[2]_i_3/O
                         net (fo=1, routed)           0.738     6.670    dataConsume1/cur_state[2]_i_3_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I1_O)        0.124     6.794 r  dataConsume1/cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.794    dataConsume1/next_state[2]
    SLICE_X34Y40         FDCE                                         r  dataConsume1/cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.442     8.466    dataConsume1/CLK
    SLICE_X34Y40         FDCE                                         r  dataConsume1/cur_state_reg[2]/C
                         clock pessimism              0.563     9.029    
                         clock uncertainty           -0.242     8.786    
    SLICE_X34Y40         FDCE (Setup_fdce_C_D)        0.077     8.863    dataConsume1/cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.863    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                  2.069    

Slack (MET) :             2.692ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.110ns  (logic 4.246ns (59.718%)  route 2.864ns (40.282%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.558    -0.935    cmdProc1/clk
    SLICE_X32Y34         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDSE (Prop_fdse_C_Q)         0.456    -0.479 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=6, routed)           0.696     0.217    dataConsume1/numWords_bcd[2][0]
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.124     0.341 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.341    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.921 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.422     1.343    dataConsume1/numWords_int1[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I4_O)        0.302     1.645 r  dataConsume1/i__carry_i_17/O
                         net (fo=1, routed)           0.000     1.645    dataConsume1/i__carry_i_17_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.046 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.046    dataConsume1/i__carry_i_12_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.268 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.462     2.730    dataConsume1/PCOUT[8]
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     3.405 r  dataConsume1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.405    dataConsume1/i__carry_i_9_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.624 r  dataConsume1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.625     4.249    dataConsume1/numWords_int0[9]
    SLICE_X35Y35         LUT4 (Prop_lut4_I1_O)        0.321     4.570 r  dataConsume1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.570    dataConsume1/i__carry__0_i_1_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     4.926 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.659     5.585    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.373     5.958 r  dataConsume1/cur_state[1]_i_3/O
                         net (fo=1, routed)           0.000     5.958    dataConsume1/cur_state[1]_i_3_n_0
    SLICE_X33Y41         MUXF7 (Prop_muxf7_I1_O)      0.217     6.175 r  dataConsume1/cur_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.175    dataConsume1/next_state[1]
    SLICE_X33Y41         FDCE                                         r  dataConsume1/cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.444     8.468    dataConsume1/CLK
    SLICE_X33Y41         FDCE                                         r  dataConsume1/cur_state_reg[1]/C
                         clock pessimism              0.578     9.046    
                         clock uncertainty           -0.242     8.803    
    SLICE_X33Y41         FDCE (Setup_fdce_C_D)        0.064     8.867    dataConsume1/cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.867    
                         arrival time                          -6.175    
  -------------------------------------------------------------------
                         slack                                  2.692    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 4.029ns (58.406%)  route 2.869ns (41.594%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.558    -0.935    cmdProc1/clk
    SLICE_X32Y34         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDSE (Prop_fdse_C_Q)         0.456    -0.479 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=6, routed)           0.696     0.217    dataConsume1/numWords_bcd[2][0]
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.124     0.341 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.341    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.921 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.422     1.343    dataConsume1/numWords_int1[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I4_O)        0.302     1.645 r  dataConsume1/i__carry_i_17/O
                         net (fo=1, routed)           0.000     1.645    dataConsume1/i__carry_i_17_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.046 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.046    dataConsume1/i__carry_i_12_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.268 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.462     2.730    dataConsume1/PCOUT[8]
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     3.405 r  dataConsume1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.405    dataConsume1/i__carry_i_9_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.624 r  dataConsume1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.625     4.249    dataConsume1/numWords_int0[9]
    SLICE_X35Y35         LUT4 (Prop_lut4_I1_O)        0.321     4.570 r  dataConsume1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.570    dataConsume1/i__carry__0_i_1_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     4.926 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.664     5.590    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X33Y41         LUT6 (Prop_lut6_I3_O)        0.373     5.963 r  dataConsume1/cur_state[3]_i_1/O
                         net (fo=1, routed)           0.000     5.963    dataConsume1/next_state[3]
    SLICE_X33Y41         FDCE                                         r  dataConsume1/cur_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.444     8.468    dataConsume1/CLK
    SLICE_X33Y41         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
                         clock pessimism              0.578     9.046    
                         clock uncertainty           -0.242     8.803    
    SLICE_X33Y41         FDCE (Setup_fdce_C_D)        0.032     8.835    dataConsume1/cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.835    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             3.833ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 1.800ns (30.355%)  route 4.130ns (69.645%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    cmdProc1/clk
    SLICE_X42Y39         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDSE (Prop_fdse_C_Q)         0.518    -0.411 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          0.889     0.479    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.118     0.597 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.003     1.599    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I4_O)        0.326     1.925 r  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.828     2.754    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.152     2.906 f  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           0.967     3.873    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X41Y41         LUT5 (Prop_lut5_I4_O)        0.360     4.233 r  cmdProc1/txData[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.442     4.675    cmdProc1/txData[6]_INST_0_i_3_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I2_O)        0.326     5.001 r  cmdProc1/txData[6]_INST_0/O
                         net (fo=1, routed)           0.000     5.001    tx/D[6]
    SLICE_X40Y40         FDRE                                         r  tx/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.445     8.469    tx/clk_out
    SLICE_X40Y40         FDRE                                         r  tx/txData_reg[7]/C
                         clock pessimism              0.577     9.046    
                         clock uncertainty           -0.242     8.803    
    SLICE_X40Y40         FDRE (Setup_fdre_C_D)        0.031     8.834    tx/txData_reg[7]
  -------------------------------------------------------------------
                         required time                          8.834    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                  3.833    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 1.800ns (30.379%)  route 4.125ns (69.621%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    cmdProc1/clk
    SLICE_X42Y39         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDSE (Prop_fdse_C_Q)         0.518    -0.411 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          0.889     0.479    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.118     0.597 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.003     1.599    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I4_O)        0.326     1.925 f  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.828     2.754    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.152     2.906 r  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           0.967     3.873    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X41Y41         LUT5 (Prop_lut5_I4_O)        0.360     4.233 f  cmdProc1/txData[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.438     4.670    cmdProc1/txData[6]_INST_0_i_3_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I3_O)        0.326     4.996 r  cmdProc1/txData[5]_INST_0/O
                         net (fo=1, routed)           0.000     4.996    tx/D[5]
    SLICE_X40Y40         FDRE                                         r  tx/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.445     8.469    tx/clk_out
    SLICE_X40Y40         FDRE                                         r  tx/txData_reg[6]/C
                         clock pessimism              0.577     9.046    
                         clock uncertainty           -0.242     8.803    
    SLICE_X40Y40         FDRE (Setup_fdre_C_D)        0.032     8.835    tx/txData_reg[6]
  -------------------------------------------------------------------
                         required time                          8.835    
                         arrival time                          -4.996    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.806ns (31.230%)  route 3.977ns (68.770%))
  Logic Levels:           5  (LUT3=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    cmdProc1/clk
    SLICE_X42Y39         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDSE (Prop_fdse_C_Q)         0.518    -0.411 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          0.889     0.479    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.118     0.597 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.003     1.599    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I4_O)        0.326     1.925 f  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.828     2.754    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.152     2.906 r  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           0.686     3.592    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.361     3.953 r  cmdProc1/txData[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.571     4.523    cmdProc1/txData[4]_INST_0_i_1_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.331     4.854 r  cmdProc1/txData[4]_INST_0/O
                         net (fo=1, routed)           0.000     4.854    tx/D[4]
    SLICE_X40Y41         FDRE                                         r  tx/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.446     8.470    tx/clk_out
    SLICE_X40Y41         FDRE                                         r  tx/txData_reg[5]/C
                         clock pessimism              0.577     9.047    
                         clock uncertainty           -0.242     8.804    
    SLICE_X40Y41         FDRE (Setup_fdre_C_D)        0.031     8.835    tx/txData_reg[5]
  -------------------------------------------------------------------
                         required time                          8.835    
                         arrival time                          -4.854    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 cmdProc1/byteNum_reg[0][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/FSM_sequential_curState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 1.076ns (20.274%)  route 4.231ns (79.726%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.561    -0.932    cmdProc1/clk
    SLICE_X31Y37         FDSE                                         r  cmdProc1/byteNum_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDSE (Prop_fdse_C_Q)         0.456    -0.476 f  cmdProc1/byteNum_reg[0][5]/Q
                         net (fo=3, routed)           1.371     0.896    cmdProc1/p_0_in[21]
    SLICE_X30Y37         LUT4 (Prop_lut4_I0_O)        0.124     1.020 r  cmdProc1/reg_numWords_bcd[2][3]_i_9/O
                         net (fo=1, routed)           0.493     1.513    cmdProc1/reg_numWords_bcd[2][3]_i_9_n_0
    SLICE_X31Y37         LUT5 (Prop_lut5_I4_O)        0.124     1.637 r  cmdProc1/reg_numWords_bcd[2][3]_i_3/O
                         net (fo=1, routed)           0.590     2.227    cmdProc1/reg_numWords_bcd[2][3]_i_3_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I1_O)        0.124     2.351 f  cmdProc1/reg_numWords_bcd[2][3]_i_1/O
                         net (fo=16, routed)          0.774     3.126    cmdProc1/reg_numWords_bcd[2][3]_i_1_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.124     3.250 r  cmdProc1/FSM_sequential_curState[3]_i_2/O
                         net (fo=2, routed)           1.002     4.251    cmdProc1/FSM_sequential_curState[3]_i_2_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.375 r  cmdProc1/FSM_sequential_curState[2]_i_1/O
                         net (fo=1, routed)           0.000     4.375    cmdProc1/FSM_sequential_curState[2]_i_1_n_0
    SLICE_X40Y38         FDRE                                         r  cmdProc1/FSM_sequential_curState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.444     8.468    cmdProc1/clk
    SLICE_X40Y38         FDRE                                         r  cmdProc1/FSM_sequential_curState_reg[2]/C
                         clock pessimism              0.491     8.959    
                         clock uncertainty           -0.242     8.716    
    SLICE_X40Y38         FDRE (Setup_fdre_C_D)        0.029     8.745    cmdProc1/FSM_sequential_curState_reg[2]
  -------------------------------------------------------------------
                         required time                          8.745    
                         arrival time                          -4.375    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.443ns  (required time - arrival time)
  Source:                 cmdProc1/byteNum_reg[0][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/FSM_sequential_curState_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 1.076ns (20.567%)  route 4.156ns (79.433%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.561    -0.932    cmdProc1/clk
    SLICE_X31Y37         FDSE                                         r  cmdProc1/byteNum_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDSE (Prop_fdse_C_Q)         0.456    -0.476 f  cmdProc1/byteNum_reg[0][5]/Q
                         net (fo=3, routed)           1.371     0.896    cmdProc1/p_0_in[21]
    SLICE_X30Y37         LUT4 (Prop_lut4_I0_O)        0.124     1.020 r  cmdProc1/reg_numWords_bcd[2][3]_i_9/O
                         net (fo=1, routed)           0.493     1.513    cmdProc1/reg_numWords_bcd[2][3]_i_9_n_0
    SLICE_X31Y37         LUT5 (Prop_lut5_I4_O)        0.124     1.637 r  cmdProc1/reg_numWords_bcd[2][3]_i_3/O
                         net (fo=1, routed)           0.590     2.227    cmdProc1/reg_numWords_bcd[2][3]_i_3_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I1_O)        0.124     2.351 f  cmdProc1/reg_numWords_bcd[2][3]_i_1/O
                         net (fo=16, routed)          0.774     3.126    cmdProc1/reg_numWords_bcd[2][3]_i_1_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.124     3.250 r  cmdProc1/FSM_sequential_curState[3]_i_2/O
                         net (fo=2, routed)           0.926     4.176    cmdProc1/FSM_sequential_curState[3]_i_2_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.300 r  cmdProc1/FSM_sequential_curState[3]_i_1/O
                         net (fo=1, routed)           0.000     4.300    cmdProc1/FSM_sequential_curState[3]_i_1_n_0
    SLICE_X40Y36         FDSE                                         r  cmdProc1/FSM_sequential_curState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.442     8.466    cmdProc1/clk
    SLICE_X40Y36         FDSE                                         r  cmdProc1/FSM_sequential_curState_reg[3]/C
                         clock pessimism              0.491     8.957    
                         clock uncertainty           -0.242     8.714    
    SLICE_X40Y36         FDSE (Setup_fdse_C_D)        0.029     8.743    cmdProc1/FSM_sequential_curState_reg[3]
  -------------------------------------------------------------------
                         required time                          8.743    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  4.443    

Slack (MET) :             4.466ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 1.570ns (29.726%)  route 3.712ns (70.274%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    cmdProc1/clk
    SLICE_X42Y39         FDSE                                         r  cmdProc1/byteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDSE (Prop_fdse_C_Q)         0.518    -0.411 f  cmdProc1/byteCount_reg[0]/Q
                         net (fo=13, routed)          0.889     0.479    cmdProc1/byteCount_reg_n_0_[0]
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.118     0.597 r  cmdProc1/txData[3]_INST_0_i_13/O
                         net (fo=8, routed)           1.003     1.599    cmdProc1/txData[3]_INST_0_i_13_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I4_O)        0.326     1.925 f  cmdProc1/txData[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.828     2.754    cmdProc1/txData[3]_INST_0_i_5_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.152     2.906 r  cmdProc1/txData[6]_INST_0_i_8/O
                         net (fo=4, routed)           0.686     3.592    cmdProc1/txData[6]_INST_0_i_8_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I0_O)        0.332     3.924 f  cmdProc1/txData[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.305     4.229    cmdProc1/txData[0]_INST_0_i_2_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.353 r  cmdProc1/txData[0]_INST_0/O
                         net (fo=1, routed)           0.000     4.353    tx/D[0]
    SLICE_X39Y41         FDRE                                         r  tx/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.444     8.468    tx/clk_out
    SLICE_X39Y41         FDRE                                         r  tx/txData_reg[1]/C
                         clock pessimism              0.563     9.031    
                         clock uncertainty           -0.242     8.788    
    SLICE_X39Y41         FDRE (Setup_fdre_C_D)        0.031     8.819    tx/txData_reg[1]
  -------------------------------------------------------------------
                         required time                          8.819    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  4.466    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 0.608ns (13.317%)  route 3.958ns (86.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.460 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.564    -0.929    dataConsume1/CLK
    SLICE_X33Y41         FDCE                                         r  dataConsume1/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.473 f  dataConsume1/cur_state_reg[1]/Q
                         net (fo=27, routed)          2.599     2.127    dataConsume1/Q[0]
    SLICE_X34Y40         LUT5 (Prop_lut5_I3_O)        0.152     2.279 r  dataConsume1/counter[9]_i_1/O
                         net (fo=10, routed)          1.358     3.637    dataConsume1/counter[9]_i_1_n_0
    SLICE_X35Y32         FDRE                                         r  dataConsume1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.436     8.460    dataConsume1/CLK
    SLICE_X35Y32         FDRE                                         r  dataConsume1/counter_reg[5]/C
                         clock pessimism              0.563     9.023    
                         clock uncertainty           -0.242     8.780    
    SLICE_X35Y32         FDRE (Setup_fdre_C_R)       -0.653     8.127    dataConsume1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.127    
                         arrival time                          -3.637    
  -------------------------------------------------------------------
                         slack                                  4.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 dataConsume1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.658%)  route 0.147ns (41.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.558    -0.606    dataConsume1/CLK
    SLICE_X34Y36         FDRE                                         r  dataConsume1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  dataConsume1/counter_reg[1]/Q
                         net (fo=14, routed)          0.147    -0.295    dataConsume1/counter_reg[1]
    SLICE_X35Y36         LUT3 (Prop_lut3_I2_O)        0.045    -0.250 r  dataConsume1/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    dataConsume1/counter[2]_i_1_n_0
    SLICE_X35Y36         FDRE                                         r  dataConsume1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.826    -0.845    dataConsume1/CLK
    SLICE_X35Y36         FDRE                                         r  dataConsume1/counter_reg[2]/C
                         clock pessimism              0.252    -0.593    
                         clock uncertainty            0.242    -0.350    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.091    -0.259    dataConsume1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[6][3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.657%)  route 0.159ns (55.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.564    -0.600    dataConsume1/CLK
    SLICE_X45Y44         FDRE                                         r  dataConsume1/dataResults_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  dataConsume1/dataResults_reg[6][3]/Q
                         net (fo=1, routed)           0.159    -0.313    cmdProc1/dataResults[6][3]
    SLICE_X46Y43         FDSE                                         r  cmdProc1/reg_dataResults_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.834    -0.837    cmdProc1/clk
    SLICE_X46Y43         FDSE                                         r  cmdProc1/reg_dataResults_reg[6][3]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.242    -0.341    
    SLICE_X46Y43         FDSE (Hold_fdse_C_D)         0.011    -0.330    cmdProc1/reg_dataResults_reg[6][3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 rx/RxD_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rcvShiftReg_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.654%)  route 0.180ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.561    -0.603    rx/CLK
    SLICE_X30Y39         FDSE                                         r  rx/RxD_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDSE (Prop_fdse_C_Q)         0.164    -0.439 r  rx/RxD_reg_reg/Q
                         net (fo=3, routed)           0.180    -0.259    rx/RxD_reg
    SLICE_X31Y39         FDSE                                         r  rx/rcvShiftReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.830    -0.841    rx/CLK
    SLICE_X31Y39         FDSE                                         r  rx/rcvShiftReg_reg[9]/C
                         clock pessimism              0.251    -0.590    
                         clock uncertainty            0.242    -0.347    
    SLICE_X31Y39         FDSE (Hold_fdse_C_D)         0.066    -0.281    rx/rcvShiftReg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rx/rcvDataReg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/byteNum_reg[0][5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.148ns (49.973%)  route 0.148ns (50.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.561    -0.603    rx/CLK
    SLICE_X30Y38         FDSE                                         r  rx/rcvDataReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDSE (Prop_fdse_C_Q)         0.148    -0.455 r  rx/rcvDataReg_reg[5]/Q
                         net (fo=1, routed)           0.148    -0.307    cmdProc1/rxData[5]
    SLICE_X31Y37         FDSE                                         r  cmdProc1/byteNum_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.828    -0.843    cmdProc1/clk
    SLICE_X31Y37         FDSE                                         r  cmdProc1/byteNum_reg[0][5]/C
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.242    -0.346    
    SLICE_X31Y37         FDSE (Hold_fdse_C_D)         0.016    -0.330    cmdProc1/byteNum_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rx/rcvDataReg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/byteNum_reg[0][4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.148ns (50.067%)  route 0.148ns (49.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.561    -0.603    rx/CLK
    SLICE_X30Y38         FDSE                                         r  rx/rcvDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDSE (Prop_fdse_C_Q)         0.148    -0.455 r  rx/rcvDataReg_reg[4]/Q
                         net (fo=1, routed)           0.148    -0.307    cmdProc1/rxData[4]
    SLICE_X31Y37         FDSE                                         r  cmdProc1/byteNum_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.828    -0.843    cmdProc1/clk
    SLICE_X31Y37         FDSE                                         r  cmdProc1/byteNum_reg[0][4]/C
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.242    -0.346    
    SLICE_X31Y37         FDSE (Hold_fdse_C_D)         0.013    -0.333    cmdProc1/byteNum_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[3][6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.588%)  route 0.157ns (51.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.562    -0.602    dataConsume1/CLK
    SLICE_X46Y39         FDRE                                         r  dataConsume1/dataResults_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  dataConsume1/dataResults_reg[3][6]/Q
                         net (fo=1, routed)           0.157    -0.297    cmdProc1/dataResults[3][6]
    SLICE_X45Y39         FDSE                                         r  cmdProc1/reg_dataResults_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.832    -0.839    cmdProc1/clk
    SLICE_X45Y39         FDSE                                         r  cmdProc1/reg_dataResults_reg[3][6]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.242    -0.343    
    SLICE_X45Y39         FDSE (Hold_fdse_C_D)         0.017    -0.326    cmdProc1/reg_dataResults_reg[3][6]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[6][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.595%)  route 0.195ns (60.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.563    -0.601    dataConsume1/CLK
    SLICE_X44Y40         FDRE                                         r  dataConsume1/dataResults_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  dataConsume1/dataResults_reg[6][0]/Q
                         net (fo=1, routed)           0.195    -0.278    cmdProc1/dataResults[6][0]
    SLICE_X44Y41         FDSE                                         r  cmdProc1/reg_dataResults_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.833    -0.838    cmdProc1/clk
    SLICE_X44Y41         FDSE                                         r  cmdProc1/reg_dataResults_reg[6][0]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.242    -0.342    
    SLICE_X44Y41         FDSE (Hold_fdse_C_D)         0.022    -0.320    cmdProc1/reg_dataResults_reg[6][0]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rx/bitTmr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitTmr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.561    -0.603    rx/CLK
    SLICE_X28Y38         FDRE                                         r  rx/bitTmr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.462 f  rx/bitTmr_reg[0]/Q
                         net (fo=9, routed)           0.197    -0.265    rx/bitTmr[0]
    SLICE_X28Y38         LUT2 (Prop_lut2_I0_O)        0.045    -0.220 r  rx/bitTmr[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.220    rx/bitTmr_0[0]
    SLICE_X28Y38         FDRE                                         r  rx/bitTmr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.831    -0.840    rx/CLK
    SLICE_X28Y38         FDRE                                         r  rx/bitTmr_reg[0]/C
                         clock pessimism              0.237    -0.603    
                         clock uncertainty            0.242    -0.360    
    SLICE_X28Y38         FDRE (Hold_fdre_C_D)         0.091    -0.269    rx/bitTmr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rx/bitCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.231ns (57.247%)  route 0.173ns (42.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.562    -0.602    rx/CLK
    SLICE_X31Y40         FDRE                                         r  rx/bitCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  rx/bitCount_reg[1]/Q
                         net (fo=4, routed)           0.173    -0.301    rx/bitCount_reg[1]
    SLICE_X31Y40         LUT4 (Prop_lut4_I1_O)        0.103    -0.198 r  rx/bitCount[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.198    rx/p_0_in__2[3]
    SLICE_X31Y40         FDRE                                         r  rx/bitCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.831    -0.840    rx/CLK
    SLICE_X31Y40         FDRE                                         r  rx/bitCount_reg[3]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.242    -0.359    
    SLICE_X31Y40         FDRE (Hold_fdre_C_D)         0.107    -0.252    rx/bitCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dataConsume1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.740%)  route 0.204ns (52.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.557    -0.607    dataConsume1/CLK
    SLICE_X35Y33         FDRE                                         r  dataConsume1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  dataConsume1/counter_reg[3]/Q
                         net (fo=11, routed)          0.204    -0.262    dataConsume1/counter_reg[3]
    SLICE_X35Y33         LUT4 (Prop_lut4_I0_O)        0.045    -0.217 r  dataConsume1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    dataConsume1/counter[3]_i_1_n_0
    SLICE_X35Y33         FDRE                                         r  dataConsume1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.824    -0.847    dataConsume1/CLK
    SLICE_X35Y33         FDRE                                         r  dataConsume1/counter_reg[3]/C
                         clock pessimism              0.240    -0.607    
                         clock uncertainty            0.242    -0.364    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.091    -0.273    dataConsume1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.056    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           105 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/reg2_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg1_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.556ns  (logic 0.711ns (27.820%)  route 1.845ns (72.180%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         LDCE                         0.000     0.000 r  dataConsume1/reg2_reg[2]/G
    SLICE_X49Y43         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  dataConsume1/reg2_reg[2]/Q
                         net (fo=1, routed)           0.656     1.215    dataConsume1/reg2[2]
    SLICE_X49Y43         LUT2 (Prop_lut2_I1_O)        0.152     1.367 r  dataConsume1/dataResults_reg_reg[2][2]_i_1/O
                         net (fo=2, routed)           1.189     2.556    dataConsume1/dataResults_reg_reg[2][2]_i_1_n_0
    SLICE_X46Y47         LDCE                                         r  dataConsume1/reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg5_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg_reg[5][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.538ns  (logic 0.777ns (30.610%)  route 1.761ns (69.390%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         LDCE                         0.000     0.000 r  dataConsume1/reg5_reg[7]/G
    SLICE_X42Y42         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  dataConsume1/reg5_reg[7]/Q
                         net (fo=2, routed)           1.114     1.739    dataConsume1/reg5[7]
    SLICE_X44Y39         LUT2 (Prop_lut2_I1_O)        0.152     1.891 r  dataConsume1/dataResults_reg_reg[5][7]_i_1/O
                         net (fo=1, routed)           0.647     2.538    dataConsume1/dataResults_reg_reg[5][7]_i_1_n_0
    SLICE_X44Y39         LDCE                                         r  dataConsume1/dataResults_reg_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg3_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg_reg[3][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.468ns  (logic 0.749ns (30.348%)  route 1.719ns (69.652%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         LDCE                         0.000     0.000 r  dataConsume1/reg3_reg[7]/G
    SLICE_X46Y41         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  dataConsume1/reg3_reg[7]/Q
                         net (fo=3, routed)           1.080     1.705    dataConsume1/reg3[7]
    SLICE_X49Y41         LUT2 (Prop_lut2_I1_O)        0.124     1.829 r  dataConsume1/dataResults_reg_reg[3][7]_i_1/O
                         net (fo=2, routed)           0.639     2.468    dataConsume1/dataResults_reg_reg[3][7]_i_1_n_0
    SLICE_X48Y41         LDCE                                         r  dataConsume1/dataResults_reg_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg4_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg3_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.399ns  (logic 0.709ns (29.556%)  route 1.690ns (70.444%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         LDCE                         0.000     0.000 r  dataConsume1/reg4_reg[4]/G
    SLICE_X45Y41         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  dataConsume1/reg4_reg[4]/Q
                         net (fo=1, routed)           0.643     1.202    dataConsume1/reg4[4]
    SLICE_X45Y41         LUT2 (Prop_lut2_I1_O)        0.150     1.352 r  dataConsume1/dataResults_reg_reg[4][4]_i_1/O
                         net (fo=2, routed)           1.047     2.399    dataConsume1/dataResults_reg_reg[4][4]_i_1_n_0
    SLICE_X49Y41         LDCE                                         r  dataConsume1/reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg6_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg_reg[6][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 0.777ns (32.954%)  route 1.581ns (67.046%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         LDCE                         0.000     0.000 r  dataConsume1/reg6_reg[7]/G
    SLICE_X38Y43         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  dataConsume1/reg6_reg[7]/Q
                         net (fo=2, routed)           0.961     1.586    dataConsume1/reg6[7]
    SLICE_X43Y44         LUT2 (Prop_lut2_I1_O)        0.152     1.738 r  dataConsume1/dataResults_reg_reg[6][7]_i_1/O
                         net (fo=1, routed)           0.620     2.358    dataConsume1/dataResults_reg_reg[6][7]_i_1_n_0
    SLICE_X45Y45         LDCE                                         r  dataConsume1/dataResults_reg_reg[6][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg3_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg2_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.320ns  (logic 0.749ns (32.279%)  route 1.571ns (67.721%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         LDCE                         0.000     0.000 r  dataConsume1/reg3_reg[7]/G
    SLICE_X46Y41         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  dataConsume1/reg3_reg[7]/Q
                         net (fo=3, routed)           1.080     1.705    dataConsume1/reg3[7]
    SLICE_X49Y41         LUT2 (Prop_lut2_I1_O)        0.124     1.829 r  dataConsume1/dataResults_reg_reg[3][7]_i_1/O
                         net (fo=2, routed)           0.492     2.320    dataConsume1/dataResults_reg_reg[3][7]_i_1_n_0
    SLICE_X51Y40         LDCE                                         r  dataConsume1/reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg3_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg2_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.278ns  (logic 0.683ns (29.983%)  route 1.595ns (70.017%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         LDCE                         0.000     0.000 r  dataConsume1/reg3_reg[3]/G
    SLICE_X49Y41         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  dataConsume1/reg3_reg[3]/Q
                         net (fo=3, routed)           0.667     1.226    dataConsume1/reg3[3]
    SLICE_X49Y41         LUT2 (Prop_lut2_I1_O)        0.124     1.350 r  dataConsume1/dataResults_reg_reg[3][3]_i_1/O
                         net (fo=2, routed)           0.928     2.278    dataConsume1/dataResults_reg_reg[3][3]_i_1_n_0
    SLICE_X51Y43         LDCE                                         r  dataConsume1/reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg6_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg_reg[6][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.276ns  (logic 0.771ns (33.870%)  route 1.505ns (66.130%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         LDCE                         0.000     0.000 r  dataConsume1/reg6_reg[2]/G
    SLICE_X42Y45         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  dataConsume1/reg6_reg[2]/Q
                         net (fo=2, routed)           0.812     1.437    dataConsume1/reg6[2]
    SLICE_X42Y45         LUT2 (Prop_lut2_I1_O)        0.146     1.583 r  dataConsume1/dataResults_reg_reg[6][2]_i_1/O
                         net (fo=1, routed)           0.693     2.276    dataConsume1/dataResults_reg_reg[6][2]_i_1_n_0
    SLICE_X43Y44         LDCE                                         r  dataConsume1/dataResults_reg_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg6_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg_reg[6][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.249ns  (logic 0.709ns (31.525%)  route 1.540ns (68.475%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         LDCE                         0.000     0.000 r  dataConsume1/reg6_reg[4]/G
    SLICE_X39Y44         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  dataConsume1/reg6_reg[4]/Q
                         net (fo=2, routed)           0.896     1.455    dataConsume1/reg6[4]
    SLICE_X45Y46         LUT2 (Prop_lut2_I1_O)        0.150     1.605 r  dataConsume1/dataResults_reg_reg[6][4]_i_1/O
                         net (fo=1, routed)           0.644     2.249    dataConsume1/dataResults_reg_reg[6][4]_i_1_n_0
    SLICE_X45Y46         LDCE                                         r  dataConsume1/dataResults_reg_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg6_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg_reg[6][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.248ns  (logic 0.749ns (33.323%)  route 1.499ns (66.677%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         LDCE                         0.000     0.000 r  dataConsume1/reg6_reg[3]/G
    SLICE_X42Y44         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  dataConsume1/reg6_reg[3]/Q
                         net (fo=2, routed)           0.979     1.604    dataConsume1/reg6[3]
    SLICE_X45Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.728 r  dataConsume1/dataResults_reg_reg[6][3]_i_1/O
                         net (fo=1, routed)           0.519     2.248    dataConsume1/dataResults_reg_reg[6][3]_i_1_n_0
    SLICE_X45Y46         LDCE                                         r  dataConsume1/dataResults_reg_reg[6][3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/reg5_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg4_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.223ns (58.897%)  route 0.156ns (41.103%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         LDCE                         0.000     0.000 r  dataConsume1/reg5_reg[6]/G
    SLICE_X42Y43         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dataConsume1/reg5_reg[6]/Q
                         net (fo=2, routed)           0.156     0.334    dataConsume1/reg5[6]
    SLICE_X42Y42         LUT3 (Prop_lut3_I0_O)        0.045     0.379 r  dataConsume1/reg4_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.379    dataConsume1/reg4_reg[6]_i_1_n_0
    SLICE_X42Y42         LDCE                                         r  dataConsume1/reg4_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg2_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.203ns (51.500%)  route 0.191ns (48.500%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         LDCE                         0.000     0.000 r  dataConsume1/reg2_reg[4]/G
    SLICE_X51Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/reg2_reg[4]/Q
                         net (fo=1, routed)           0.191     0.349    dataConsume1/reg2[4]
    SLICE_X51Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.394 r  dataConsume1/dataResults_reg_reg[2][4]_i_1/O
                         net (fo=2, routed)           0.000     0.394    dataConsume1/dataResults_reg_reg[2][4]_i_1_n_0
    SLICE_X51Y43         LDCE                                         r  dataConsume1/reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/ctrlOut_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/ctrlOut_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.223ns (55.997%)  route 0.175ns (44.003%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         LDCE                         0.000     0.000 r  dataConsume1/ctrlOut_reg_reg/G
    SLICE_X30Y45         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  dataConsume1/ctrlOut_reg_reg/Q
                         net (fo=2, routed)           0.175     0.353    dataConsume1/ctrlOut_reg__0
    SLICE_X30Y45         LUT2 (Prop_lut2_I1_O)        0.045     0.398 r  dataConsume1/ctrlOut_reg_reg_i_1/O
                         net (fo=1, routed)           0.000     0.398    dataConsume1/ctrlOut_reg_reg_i_1_n_0
    SLICE_X30Y45         LDCE                                         r  dataConsume1/ctrlOut_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg0_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.203ns (48.092%)  route 0.219ns (51.908%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         LDCE                         0.000     0.000 r  dataConsume1/reg1_reg[0]/G
    SLICE_X51Y40         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/reg1_reg[0]/Q
                         net (fo=1, routed)           0.219     0.377    dataConsume1/reg1[0]
    SLICE_X51Y40         LUT2 (Prop_lut2_I1_O)        0.045     0.422 r  dataConsume1/dataResults_reg_reg[1][0]_i_1/O
                         net (fo=2, routed)           0.000     0.422    dataConsume1/dataResults_reg_reg[1][0]_i_1_n_0
    SLICE_X51Y40         LDCE                                         r  dataConsume1/reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg3_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.201ns (47.178%)  route 0.225ns (52.822%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         LDCE                         0.000     0.000 r  dataConsume1/reg3_reg[2]/G
    SLICE_X49Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/reg3_reg[2]/Q
                         net (fo=3, routed)           0.225     0.383    dataConsume1/reg3[2]
    SLICE_X49Y43         LUT2 (Prop_lut2_I1_O)        0.043     0.426 r  dataConsume1/dataResults_reg_reg[3][2]_i_1/O
                         net (fo=2, routed)           0.000     0.426    dataConsume1/dataResults_reg_reg[3][2]_i_1_n_0
    SLICE_X49Y43         LDCE                                         r  dataConsume1/reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg0_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.221ns (50.208%)  route 0.219ns (49.792%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         LDCE                         0.000     0.000 r  dataConsume1/reg1_reg[2]/G
    SLICE_X46Y47         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dataConsume1/reg1_reg[2]/Q
                         net (fo=1, routed)           0.219     0.397    dataConsume1/reg1[2]
    SLICE_X46Y47         LUT2 (Prop_lut2_I1_O)        0.043     0.440 r  dataConsume1/dataResults_reg_reg[1][2]_i_1/O
                         net (fo=2, routed)           0.000     0.440    dataConsume1/dataResults_reg_reg[1][2]_i_1_n_0
    SLICE_X46Y47         LDCE                                         r  dataConsume1/reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg2_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.221ns (50.208%)  route 0.219ns (49.792%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         LDCE                         0.000     0.000 r  dataConsume1/reg2_reg[6]/G
    SLICE_X46Y37         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dataConsume1/reg2_reg[6]/Q
                         net (fo=1, routed)           0.219     0.397    dataConsume1/reg2[6]
    SLICE_X46Y37         LUT2 (Prop_lut2_I1_O)        0.043     0.440 r  dataConsume1/dataResults_reg_reg[2][6]_i_1/O
                         net (fo=2, routed)           0.000     0.440    dataConsume1/dataResults_reg_reg[2][6]_i_1_n_0
    SLICE_X46Y37         LDCE                                         r  dataConsume1/reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg5_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg4_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.456ns  (logic 0.222ns (48.662%)  route 0.234ns (51.338%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         LDCE                         0.000     0.000 r  dataConsume1/reg5_reg[0]/G
    SLICE_X42Y44         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dataConsume1/reg5_reg[0]/Q
                         net (fo=2, routed)           0.234     0.412    dataConsume1/reg5[0]
    SLICE_X42Y44         LUT3 (Prop_lut3_I0_O)        0.044     0.456 r  dataConsume1/reg4_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.456    dataConsume1/reg4_reg[0]_i_1_n_0
    SLICE_X42Y44         LDCE                                         r  dataConsume1/reg4_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.480ns  (logic 0.203ns (42.281%)  route 0.277ns (57.719%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         LDCE                         0.000     0.000 r  dataConsume1/reg1_reg[3]/G
    SLICE_X51Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/reg1_reg[3]/Q
                         net (fo=1, routed)           0.156     0.314    dataConsume1/reg1[3]
    SLICE_X51Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.359 r  dataConsume1/dataResults_reg_reg[1][3]_i_1/O
                         net (fo=2, routed)           0.121     0.480    dataConsume1/dataResults_reg_reg[1][3]_i_1_n_0
    SLICE_X51Y44         LDCE                                         r  dataConsume1/dataResults_reg_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg6_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg_reg[6][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.223ns (46.166%)  route 0.260ns (53.834%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         LDCE                         0.000     0.000 r  dataConsume1/reg6_reg[0]/G
    SLICE_X42Y45         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dataConsume1/reg6_reg[0]/Q
                         net (fo=2, routed)           0.260     0.438    dataConsume1/reg6[0]
    SLICE_X45Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.483 r  dataConsume1/dataResults_reg_reg[6][0]_i_1/O
                         net (fo=1, routed)           0.000     0.483    dataConsume1/dataResults_reg_reg[6][0]_i_1_n_0
    SLICE_X45Y42         LDCE                                         r  dataConsume1/dataResults_reg_reg[6][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clk_wiz_0
  To Clock:  

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.069ns  (logic 3.981ns (56.311%)  route 3.088ns (43.689%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.565    -0.928    tx/clk_out
    SLICE_X40Y42         FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDSE (Prop_fdse_C_Q)         0.456    -0.472 r  tx/txBit_reg/Q
                         net (fo=1, routed)           3.088     2.617    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525     6.141 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     6.141    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.494ns  (logic 1.307ns (23.789%)  route 4.187ns (76.211%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.565    -0.928    dataGen1/CLK
    SLICE_X33Y46         FDRE                                         r  dataGen1/index_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  dataGen1/index_reg_rep[6]/Q
                         net (fo=32, routed)          2.561     2.052    dataGen1/index_reg_rep_n_0_[6]
    SLICE_X33Y44         MUXF7 (Prop_muxf7_S_O)       0.468     2.520 r  dataGen1/byte_reg[3]_i_3/O
                         net (fo=2, routed)           0.000     2.520    dataGen1/byte_reg[3]_i_3_n_0
    SLICE_X33Y44         MUXF8 (Prop_muxf8_I0_O)      0.104     2.624 r  dataGen1/reg6_reg[3]_i_3/O
                         net (fo=1, routed)           0.855     3.479    dataGen1/reg6_reg[3]_i_3_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I2_O)        0.316     3.795 r  dataGen1/reg6_reg[3]_i_1/O
                         net (fo=1, routed)           0.771     4.566    dataConsume1/D[3]
    SLICE_X42Y44         LDCE                                         r  dataConsume1/reg6_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.672ns  (logic 1.307ns (27.978%)  route 3.365ns (72.022%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.565    -0.928    dataGen1/CLK
    SLICE_X33Y46         FDRE                                         r  dataGen1/index_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  dataGen1/index_reg_rep[6]/Q
                         net (fo=32, routed)          2.335     1.826    dataGen1/index_reg_rep_n_0_[6]
    SLICE_X36Y46         MUXF7 (Prop_muxf7_S_O)       0.468     2.294 r  dataGen1/byte_reg[0]_i_5/O
                         net (fo=2, routed)           0.000     2.294    dataGen1/byte_reg[0]_i_5_n_0
    SLICE_X36Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     2.398 r  dataGen1/reg6_reg[0]_i_2/O
                         net (fo=1, routed)           0.415     2.814    dataGen1/reg6_reg[0]_i_2_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.316     3.130 r  dataGen1/reg6_reg[0]_i_1/O
                         net (fo=1, routed)           0.614     3.744    dataConsume1/D[0]
    SLICE_X42Y45         LDCE                                         r  dataConsume1/reg6_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.634ns  (logic 1.381ns (29.800%)  route 3.253ns (70.200%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.565    -0.928    dataGen1/CLK
    SLICE_X32Y46         FDRE                                         r  dataGen1/index_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  dataGen1/index_reg_rep[4]/Q
                         net (fo=64, routed)          2.017     1.508    dataGen1/index_reg_rep_n_0_[4]
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.297     1.805 r  dataGen1/g5_b7/O
                         net (fo=1, routed)           0.000     1.805    dataGen1/g5_b7_n_0
    SLICE_X35Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     2.050 r  dataGen1/byte_reg[7]_i_3/O
                         net (fo=2, routed)           0.000     2.050    dataGen1/byte_reg[7]_i_3_n_0
    SLICE_X35Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     2.154 r  dataGen1/reg6_reg[7]_i_3/O
                         net (fo=1, routed)           0.767     2.921    dataGen1/reg6_reg[7]_i_3_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I2_O)        0.316     3.237 r  dataGen1/reg6_reg[7]_i_1/O
                         net (fo=1, routed)           0.469     3.706    dataConsume1/D[7]
    SLICE_X38Y43         LDCE                                         r  dataConsume1/reg6_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.580ns  (logic 1.207ns (26.352%)  route 3.373ns (73.648%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.565    -0.928    dataGen1/CLK
    SLICE_X32Y45         FDRE                                         r  dataGen1/index_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  dataGen1/index_reg_rep[2]/Q
                         net (fo=64, routed)          2.231     1.759    dataGen1/index_reg_rep_n_0_[2]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.883 r  dataGen1/g3_b5/O
                         net (fo=1, routed)           0.000     1.883    dataGen1/g3_b5_n_0
    SLICE_X36Y43         MUXF7 (Prop_muxf7_I1_O)      0.217     2.100 r  dataGen1/byte_reg[5]_i_4/O
                         net (fo=2, routed)           0.000     2.100    dataGen1/byte_reg[5]_i_4_n_0
    SLICE_X36Y43         MUXF8 (Prop_muxf8_I1_O)      0.094     2.194 r  dataGen1/reg6_reg[5]_i_2/O
                         net (fo=1, routed)           0.630     2.824    dataGen1/reg6_reg[5]_i_2_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I0_O)        0.316     3.140 r  dataGen1/reg6_reg[5]_i_1/O
                         net (fo=1, routed)           0.512     3.652    dataConsume1/D[5]
    SLICE_X38Y43         LDCE                                         r  dataConsume1/reg6_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.559ns  (logic 1.374ns (30.140%)  route 3.185ns (69.860%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.565    -0.928    dataGen1/CLK
    SLICE_X32Y46         FDRE                                         r  dataGen1/index_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  dataGen1/index_reg_rep[4]/Q
                         net (fo=64, routed)          1.821     1.312    dataGen1/index_reg_rep_n_0_[4]
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.297     1.609 r  dataGen1/g0_b2/O
                         net (fo=1, routed)           0.000     1.609    dataGen1/g0_b2_n_0
    SLICE_X33Y45         MUXF7 (Prop_muxf7_I0_O)      0.238     1.847 r  dataGen1/byte_reg[2]_i_5/O
                         net (fo=2, routed)           0.000     1.847    dataGen1/byte_reg[2]_i_5_n_0
    SLICE_X33Y45         MUXF8 (Prop_muxf8_I0_O)      0.104     1.951 r  dataGen1/reg6_reg[2]_i_2/O
                         net (fo=1, routed)           0.859     2.810    dataGen1/reg6_reg[2]_i_2_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.316     3.126 r  dataGen1/reg6_reg[2]_i_1/O
                         net (fo=1, routed)           0.505     3.631    dataConsume1/D[2]
    SLICE_X42Y45         LDCE                                         r  dataConsume1/reg6_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.554ns  (logic 1.322ns (29.028%)  route 3.232ns (70.972%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.565    -0.928    dataGen1/CLK
    SLICE_X33Y46         FDRE                                         r  dataGen1/index_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  dataGen1/index_reg_rep[6]/Q
                         net (fo=32, routed)          2.258     1.749    dataGen1/index_reg_rep_n_0_[6]
    SLICE_X34Y46         MUXF7 (Prop_muxf7_S_O)       0.486     2.235 r  dataGen1/byte_reg[4]_i_5/O
                         net (fo=2, routed)           0.000     2.235    dataGen1/byte_reg[4]_i_5_n_0
    SLICE_X34Y46         MUXF8 (Prop_muxf8_I0_O)      0.098     2.333 r  dataGen1/reg6_reg[4]_i_2/O
                         net (fo=1, routed)           0.344     2.677    dataGen1/reg6_reg[4]_i_2_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.319     2.996 r  dataGen1/reg6_reg[4]_i_1/O
                         net (fo=1, routed)           0.630     3.626    dataConsume1/D[4]
    SLICE_X39Y44         LDCE                                         r  dataConsume1/reg6_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.477ns  (logic 1.307ns (29.196%)  route 3.170ns (70.804%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.565    -0.928    dataGen1/CLK
    SLICE_X33Y46         FDRE                                         r  dataGen1/index_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  dataGen1/index_reg_rep[6]/Q
                         net (fo=32, routed)          2.187     1.679    dataGen1/index_reg_rep_n_0_[6]
    SLICE_X36Y44         MUXF7 (Prop_muxf7_S_O)       0.468     2.147 r  dataGen1/byte_reg[1]_i_3/O
                         net (fo=2, routed)           0.000     2.147    dataGen1/byte_reg[1]_i_3_n_0
    SLICE_X36Y44         MUXF8 (Prop_muxf8_I0_O)      0.104     2.251 r  dataGen1/reg6_reg[1]_i_3/O
                         net (fo=1, routed)           0.508     2.759    dataGen1/reg6_reg[1]_i_3_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I2_O)        0.316     3.075 r  dataGen1/reg6_reg[1]_i_1/O
                         net (fo=1, routed)           0.474     3.549    dataConsume1/D[1]
    SLICE_X39Y44         LDCE                                         r  dataConsume1/reg6_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.423ns  (logic 1.381ns (31.220%)  route 3.042ns (68.780%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.565    -0.928    dataGen1/CLK
    SLICE_X32Y46         FDRE                                         r  dataGen1/index_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  dataGen1/index_reg_rep[4]/Q
                         net (fo=64, routed)          1.988     1.479    dataGen1/index_reg_rep_n_0_[4]
    SLICE_X33Y43         LUT6 (Prop_lut6_I4_O)        0.297     1.776 r  dataGen1/g1_b6/O
                         net (fo=1, routed)           0.000     1.776    dataGen1/g1_b6_n_0
    SLICE_X33Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     2.021 r  dataGen1/byte_reg[6]_i_5/O
                         net (fo=2, routed)           0.000     2.021    dataGen1/byte_reg[6]_i_5_n_0
    SLICE_X33Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     2.125 r  dataGen1/reg6_reg[6]_i_2/O
                         net (fo=1, routed)           0.579     2.704    dataGen1/reg6_reg[6]_i_2_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.316     3.020 r  dataGen1/reg6_reg[6]_i_1/O
                         net (fo=1, routed)           0.475     3.496    dataConsume1/D[6]
    SLICE_X38Y43         LDCE                                         r  dataConsume1/reg6_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.627ns  (logic 0.794ns (21.894%)  route 2.833ns (78.106%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.559    -0.934    dataConsume1/CLK
    SLICE_X34Y36         FDRE                                         r  dataConsume1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  dataConsume1/counter_reg[1]/Q
                         net (fo=14, routed)          1.168     0.752    dataConsume1/counter_reg[1]
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.124     0.876 r  dataConsume1/maxIndex_int_reg[9]_i_3/O
                         net (fo=5, routed)           1.141     2.017    dataConsume1/maxIndex_int_reg[9]_i_3_n_0
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.152     2.169 r  dataConsume1/maxIndex_int_reg[7]_i_1/O
                         net (fo=1, routed)           0.524     2.693    dataConsume1/maxIndex_int_reg[7]_i_1_n_0
    SLICE_X35Y37         LDCE                                         r  dataConsume1/maxIndex_int_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.152ns  (logic 0.467ns (40.540%)  route 0.685ns (59.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.439    -1.537    dataConsume1/CLK
    SLICE_X35Y36         FDRE                                         r  dataConsume1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.367    -1.170 r  dataConsume1/counter_reg[7]/Q
                         net (fo=9, routed)           0.685    -0.485    dataConsume1/counter_reg[7]
    SLICE_X34Y37         LUT4 (Prop_lut4_I2_O)        0.100    -0.385 r  dataConsume1/maxIndex_int_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.385    dataConsume1/maxIndex_int_reg[8]_i_1_n_0
    SLICE_X34Y37         LDCE                                         r  dataConsume1/maxIndex_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/ctrlOut_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.222ns  (logic 0.467ns (38.222%)  route 0.755ns (61.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.444    -1.532    dataConsume1/CLK
    SLICE_X33Y41         FDCE                                         r  dataConsume1/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.367    -1.165 r  dataConsume1/cur_state_reg[1]/Q
                         net (fo=27, routed)          0.755    -0.410    dataConsume1/Q[0]
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.100    -0.310 r  dataConsume1/ctrlOut_reg_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.310    dataConsume1/ctrlOut_reg_reg_i_1_n_0
    SLICE_X30Y45         LDCE                                         r  dataConsume1/ctrlOut_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.310ns  (logic 0.467ns (35.657%)  route 0.843ns (64.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.437    -1.539    dataConsume1/CLK
    SLICE_X35Y33         FDRE                                         r  dataConsume1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.367    -1.172 r  dataConsume1/counter_reg[4]/Q
                         net (fo=9, routed)           0.271    -0.900    dataConsume1/counter_reg[4]
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.100    -0.800 r  dataConsume1/maxIndex_int_reg[5]_i_1/O
                         net (fo=1, routed)           0.572    -0.229    dataConsume1/maxIndex_int_reg[5]_i_1_n_0
    SLICE_X35Y37         LDCE                                         r  dataConsume1/maxIndex_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.353ns  (logic 0.489ns (36.142%)  route 0.864ns (63.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.437    -1.539    dataConsume1/CLK
    SLICE_X35Y33         FDRE                                         r  dataConsume1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.367    -1.172 r  dataConsume1/counter_reg[3]/Q
                         net (fo=11, routed)          0.454    -0.718    dataConsume1/counter_reg[3]
    SLICE_X35Y33         LUT5 (Prop_lut5_I4_O)        0.122    -0.596 r  dataConsume1/maxIndex_int_reg[4]_i_1/O
                         net (fo=1, routed)           0.410    -0.186    dataConsume1/maxIndex_int_reg[4]_i_1_n_0
    SLICE_X33Y36         LDCE                                         r  dataConsume1/maxIndex_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg_reg[6][0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.387ns  (logic 0.467ns (33.681%)  route 0.920ns (66.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.444    -1.532    dataConsume1/CLK
    SLICE_X33Y41         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.367    -1.165 r  dataConsume1/cur_state_reg[3]/Q
                         net (fo=96, routed)          0.920    -0.245    dataConsume1/Q[2]
    SLICE_X45Y42         LUT2 (Prop_lut2_I0_O)        0.100    -0.145 r  dataConsume1/dataResults_reg_reg[6][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    dataConsume1/dataResults_reg_reg[6][0]_i_1_n_0
    SLICE_X45Y42         LDCE                                         r  dataConsume1/dataResults_reg_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.403ns  (logic 0.467ns (33.290%)  route 0.936ns (66.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.445    -1.531    dataGen1/CLK
    SLICE_X33Y44         FDRE                                         r  dataGen1/index_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.367    -1.164 r  dataGen1/index_reg_rep[8]/Q
                         net (fo=16, routed)          0.286    -0.878    dataGen1/index_reg_rep_n_0_[8]
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.100    -0.778 r  dataGen1/reg6_reg[3]_i_1/O
                         net (fo=1, routed)           0.650    -0.128    dataConsume1/D[3]
    SLICE_X42Y44         LDCE                                         r  dataConsume1/reg6_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg4_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.458ns  (logic 0.467ns (32.025%)  route 0.991ns (67.975%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.444    -1.532    dataConsume1/CLK
    SLICE_X33Y41         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.367    -1.165 r  dataConsume1/cur_state_reg[3]/Q
                         net (fo=96, routed)          0.991    -0.173    dataConsume1/Q[2]
    SLICE_X42Y42         LUT3 (Prop_lut3_I2_O)        0.100    -0.073 r  dataConsume1/reg4_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    dataConsume1/reg4_reg[6]_i_1_n_0
    SLICE_X42Y42         LDCE                                         r  dataConsume1/reg4_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg4_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.459ns  (logic 0.467ns (32.017%)  route 0.992ns (67.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.444    -1.532    dataConsume1/CLK
    SLICE_X33Y41         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.367    -1.165 r  dataConsume1/cur_state_reg[3]/Q
                         net (fo=96, routed)          0.707    -0.458    dataConsume1/Q[2]
    SLICE_X43Y41         LUT3 (Prop_lut3_I2_O)        0.100    -0.358 r  dataConsume1/reg4_reg[4]_i_1/O
                         net (fo=1, routed)           0.285    -0.073    dataConsume1/reg4_reg[4]_i_1_n_0
    SLICE_X45Y41         LDCE                                         r  dataConsume1/reg4_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.466ns  (logic 0.460ns (31.375%)  route 1.006ns (68.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.439    -1.537    dataConsume1/CLK
    SLICE_X35Y36         FDRE                                         r  dataConsume1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.367    -1.170 r  dataConsume1/counter_reg[8]/Q
                         net (fo=7, routed)           0.686    -0.484    dataConsume1/counter_reg[8]
    SLICE_X34Y37         LUT5 (Prop_lut5_I1_O)        0.093    -0.391 r  dataConsume1/maxIndex_int_reg[9]_i_1/O
                         net (fo=1, routed)           0.320    -0.070    dataConsume1/maxIndex_int_reg[9]_i_1_n_0
    SLICE_X34Y37         LDCE                                         r  dataConsume1/maxIndex_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.474ns  (logic 0.518ns (35.153%)  route 0.956ns (64.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.442    -1.534    dataConsume1/CLK
    SLICE_X34Y40         FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.418    -1.116 r  dataConsume1/cur_state_reg[2]/Q
                         net (fo=41, routed)          0.562    -0.554    dataGen1/Q[1]
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.100    -0.454 r  dataGen1/reg6_reg[7]_i_1/O
                         net (fo=1, routed)           0.394    -0.060    dataConsume1/D[7]
    SLICE_X38Y43         LDCE                                         r  dataConsume1/reg6_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.069ns  (logic 3.981ns (56.311%)  route 3.088ns (43.689%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.565    -0.928    tx/clk_out
    SLICE_X40Y42         FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDSE (Prop_fdse_C_Q)         0.456    -0.472 r  tx/txBit_reg/Q
                         net (fo=1, routed)           3.088     2.617    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525     6.141 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     6.141    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.494ns  (logic 1.307ns (23.789%)  route 4.187ns (76.211%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.565    -0.928    dataGen1/CLK
    SLICE_X33Y46         FDRE                                         r  dataGen1/index_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  dataGen1/index_reg_rep[6]/Q
                         net (fo=32, routed)          2.561     2.052    dataGen1/index_reg_rep_n_0_[6]
    SLICE_X33Y44         MUXF7 (Prop_muxf7_S_O)       0.468     2.520 r  dataGen1/byte_reg[3]_i_3/O
                         net (fo=2, routed)           0.000     2.520    dataGen1/byte_reg[3]_i_3_n_0
    SLICE_X33Y44         MUXF8 (Prop_muxf8_I0_O)      0.104     2.624 r  dataGen1/reg6_reg[3]_i_3/O
                         net (fo=1, routed)           0.855     3.479    dataGen1/reg6_reg[3]_i_3_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I2_O)        0.316     3.795 r  dataGen1/reg6_reg[3]_i_1/O
                         net (fo=1, routed)           0.771     4.566    dataConsume1/D[3]
    SLICE_X42Y44         LDCE                                         r  dataConsume1/reg6_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.672ns  (logic 1.307ns (27.978%)  route 3.365ns (72.022%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.565    -0.928    dataGen1/CLK
    SLICE_X33Y46         FDRE                                         r  dataGen1/index_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  dataGen1/index_reg_rep[6]/Q
                         net (fo=32, routed)          2.335     1.826    dataGen1/index_reg_rep_n_0_[6]
    SLICE_X36Y46         MUXF7 (Prop_muxf7_S_O)       0.468     2.294 r  dataGen1/byte_reg[0]_i_5/O
                         net (fo=2, routed)           0.000     2.294    dataGen1/byte_reg[0]_i_5_n_0
    SLICE_X36Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     2.398 r  dataGen1/reg6_reg[0]_i_2/O
                         net (fo=1, routed)           0.415     2.814    dataGen1/reg6_reg[0]_i_2_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.316     3.130 r  dataGen1/reg6_reg[0]_i_1/O
                         net (fo=1, routed)           0.614     3.744    dataConsume1/D[0]
    SLICE_X42Y45         LDCE                                         r  dataConsume1/reg6_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.634ns  (logic 1.381ns (29.800%)  route 3.253ns (70.200%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.565    -0.928    dataGen1/CLK
    SLICE_X32Y46         FDRE                                         r  dataGen1/index_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  dataGen1/index_reg_rep[4]/Q
                         net (fo=64, routed)          2.017     1.508    dataGen1/index_reg_rep_n_0_[4]
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.297     1.805 r  dataGen1/g5_b7/O
                         net (fo=1, routed)           0.000     1.805    dataGen1/g5_b7_n_0
    SLICE_X35Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     2.050 r  dataGen1/byte_reg[7]_i_3/O
                         net (fo=2, routed)           0.000     2.050    dataGen1/byte_reg[7]_i_3_n_0
    SLICE_X35Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     2.154 r  dataGen1/reg6_reg[7]_i_3/O
                         net (fo=1, routed)           0.767     2.921    dataGen1/reg6_reg[7]_i_3_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I2_O)        0.316     3.237 r  dataGen1/reg6_reg[7]_i_1/O
                         net (fo=1, routed)           0.469     3.706    dataConsume1/D[7]
    SLICE_X38Y43         LDCE                                         r  dataConsume1/reg6_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.580ns  (logic 1.207ns (26.352%)  route 3.373ns (73.648%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.565    -0.928    dataGen1/CLK
    SLICE_X32Y45         FDRE                                         r  dataGen1/index_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  dataGen1/index_reg_rep[2]/Q
                         net (fo=64, routed)          2.231     1.759    dataGen1/index_reg_rep_n_0_[2]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.883 r  dataGen1/g3_b5/O
                         net (fo=1, routed)           0.000     1.883    dataGen1/g3_b5_n_0
    SLICE_X36Y43         MUXF7 (Prop_muxf7_I1_O)      0.217     2.100 r  dataGen1/byte_reg[5]_i_4/O
                         net (fo=2, routed)           0.000     2.100    dataGen1/byte_reg[5]_i_4_n_0
    SLICE_X36Y43         MUXF8 (Prop_muxf8_I1_O)      0.094     2.194 r  dataGen1/reg6_reg[5]_i_2/O
                         net (fo=1, routed)           0.630     2.824    dataGen1/reg6_reg[5]_i_2_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I0_O)        0.316     3.140 r  dataGen1/reg6_reg[5]_i_1/O
                         net (fo=1, routed)           0.512     3.652    dataConsume1/D[5]
    SLICE_X38Y43         LDCE                                         r  dataConsume1/reg6_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.559ns  (logic 1.374ns (30.140%)  route 3.185ns (69.860%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.565    -0.928    dataGen1/CLK
    SLICE_X32Y46         FDRE                                         r  dataGen1/index_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  dataGen1/index_reg_rep[4]/Q
                         net (fo=64, routed)          1.821     1.312    dataGen1/index_reg_rep_n_0_[4]
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.297     1.609 r  dataGen1/g0_b2/O
                         net (fo=1, routed)           0.000     1.609    dataGen1/g0_b2_n_0
    SLICE_X33Y45         MUXF7 (Prop_muxf7_I0_O)      0.238     1.847 r  dataGen1/byte_reg[2]_i_5/O
                         net (fo=2, routed)           0.000     1.847    dataGen1/byte_reg[2]_i_5_n_0
    SLICE_X33Y45         MUXF8 (Prop_muxf8_I0_O)      0.104     1.951 r  dataGen1/reg6_reg[2]_i_2/O
                         net (fo=1, routed)           0.859     2.810    dataGen1/reg6_reg[2]_i_2_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.316     3.126 r  dataGen1/reg6_reg[2]_i_1/O
                         net (fo=1, routed)           0.505     3.631    dataConsume1/D[2]
    SLICE_X42Y45         LDCE                                         r  dataConsume1/reg6_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.554ns  (logic 1.322ns (29.028%)  route 3.232ns (70.972%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.565    -0.928    dataGen1/CLK
    SLICE_X33Y46         FDRE                                         r  dataGen1/index_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  dataGen1/index_reg_rep[6]/Q
                         net (fo=32, routed)          2.258     1.749    dataGen1/index_reg_rep_n_0_[6]
    SLICE_X34Y46         MUXF7 (Prop_muxf7_S_O)       0.486     2.235 r  dataGen1/byte_reg[4]_i_5/O
                         net (fo=2, routed)           0.000     2.235    dataGen1/byte_reg[4]_i_5_n_0
    SLICE_X34Y46         MUXF8 (Prop_muxf8_I0_O)      0.098     2.333 r  dataGen1/reg6_reg[4]_i_2/O
                         net (fo=1, routed)           0.344     2.677    dataGen1/reg6_reg[4]_i_2_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.319     2.996 r  dataGen1/reg6_reg[4]_i_1/O
                         net (fo=1, routed)           0.630     3.626    dataConsume1/D[4]
    SLICE_X39Y44         LDCE                                         r  dataConsume1/reg6_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.477ns  (logic 1.307ns (29.196%)  route 3.170ns (70.804%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.565    -0.928    dataGen1/CLK
    SLICE_X33Y46         FDRE                                         r  dataGen1/index_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  dataGen1/index_reg_rep[6]/Q
                         net (fo=32, routed)          2.187     1.679    dataGen1/index_reg_rep_n_0_[6]
    SLICE_X36Y44         MUXF7 (Prop_muxf7_S_O)       0.468     2.147 r  dataGen1/byte_reg[1]_i_3/O
                         net (fo=2, routed)           0.000     2.147    dataGen1/byte_reg[1]_i_3_n_0
    SLICE_X36Y44         MUXF8 (Prop_muxf8_I0_O)      0.104     2.251 r  dataGen1/reg6_reg[1]_i_3/O
                         net (fo=1, routed)           0.508     2.759    dataGen1/reg6_reg[1]_i_3_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I2_O)        0.316     3.075 r  dataGen1/reg6_reg[1]_i_1/O
                         net (fo=1, routed)           0.474     3.549    dataConsume1/D[1]
    SLICE_X39Y44         LDCE                                         r  dataConsume1/reg6_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.423ns  (logic 1.381ns (31.220%)  route 3.042ns (68.780%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.565    -0.928    dataGen1/CLK
    SLICE_X32Y46         FDRE                                         r  dataGen1/index_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  dataGen1/index_reg_rep[4]/Q
                         net (fo=64, routed)          1.988     1.479    dataGen1/index_reg_rep_n_0_[4]
    SLICE_X33Y43         LUT6 (Prop_lut6_I4_O)        0.297     1.776 r  dataGen1/g1_b6/O
                         net (fo=1, routed)           0.000     1.776    dataGen1/g1_b6_n_0
    SLICE_X33Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     2.021 r  dataGen1/byte_reg[6]_i_5/O
                         net (fo=2, routed)           0.000     2.021    dataGen1/byte_reg[6]_i_5_n_0
    SLICE_X33Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     2.125 r  dataGen1/reg6_reg[6]_i_2/O
                         net (fo=1, routed)           0.579     2.704    dataGen1/reg6_reg[6]_i_2_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.316     3.020 r  dataGen1/reg6_reg[6]_i_1/O
                         net (fo=1, routed)           0.475     3.496    dataConsume1/D[6]
    SLICE_X38Y43         LDCE                                         r  dataConsume1/reg6_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.627ns  (logic 0.794ns (21.894%)  route 2.833ns (78.106%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.559    -0.934    dataConsume1/CLK
    SLICE_X34Y36         FDRE                                         r  dataConsume1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  dataConsume1/counter_reg[1]/Q
                         net (fo=14, routed)          1.168     0.752    dataConsume1/counter_reg[1]
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.124     0.876 r  dataConsume1/maxIndex_int_reg[9]_i_3/O
                         net (fo=5, routed)           1.141     2.017    dataConsume1/maxIndex_int_reg[9]_i_3_n_0
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.152     2.169 r  dataConsume1/maxIndex_int_reg[7]_i_1/O
                         net (fo=1, routed)           0.524     2.693    dataConsume1/maxIndex_int_reg[7]_i_1_n_0
    SLICE_X35Y37         LDCE                                         r  dataConsume1/maxIndex_int_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.152ns  (logic 0.467ns (40.540%)  route 0.685ns (59.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.439    -1.537    dataConsume1/CLK
    SLICE_X35Y36         FDRE                                         r  dataConsume1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.367    -1.170 r  dataConsume1/counter_reg[7]/Q
                         net (fo=9, routed)           0.685    -0.485    dataConsume1/counter_reg[7]
    SLICE_X34Y37         LUT4 (Prop_lut4_I2_O)        0.100    -0.385 r  dataConsume1/maxIndex_int_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.385    dataConsume1/maxIndex_int_reg[8]_i_1_n_0
    SLICE_X34Y37         LDCE                                         r  dataConsume1/maxIndex_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/ctrlOut_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.222ns  (logic 0.467ns (38.222%)  route 0.755ns (61.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.444    -1.532    dataConsume1/CLK
    SLICE_X33Y41         FDCE                                         r  dataConsume1/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.367    -1.165 r  dataConsume1/cur_state_reg[1]/Q
                         net (fo=27, routed)          0.755    -0.410    dataConsume1/Q[0]
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.100    -0.310 r  dataConsume1/ctrlOut_reg_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.310    dataConsume1/ctrlOut_reg_reg_i_1_n_0
    SLICE_X30Y45         LDCE                                         r  dataConsume1/ctrlOut_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.310ns  (logic 0.467ns (35.657%)  route 0.843ns (64.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.437    -1.539    dataConsume1/CLK
    SLICE_X35Y33         FDRE                                         r  dataConsume1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.367    -1.172 r  dataConsume1/counter_reg[4]/Q
                         net (fo=9, routed)           0.271    -0.900    dataConsume1/counter_reg[4]
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.100    -0.800 r  dataConsume1/maxIndex_int_reg[5]_i_1/O
                         net (fo=1, routed)           0.572    -0.229    dataConsume1/maxIndex_int_reg[5]_i_1_n_0
    SLICE_X35Y37         LDCE                                         r  dataConsume1/maxIndex_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.353ns  (logic 0.489ns (36.142%)  route 0.864ns (63.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.437    -1.539    dataConsume1/CLK
    SLICE_X35Y33         FDRE                                         r  dataConsume1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.367    -1.172 r  dataConsume1/counter_reg[3]/Q
                         net (fo=11, routed)          0.454    -0.718    dataConsume1/counter_reg[3]
    SLICE_X35Y33         LUT5 (Prop_lut5_I4_O)        0.122    -0.596 r  dataConsume1/maxIndex_int_reg[4]_i_1/O
                         net (fo=1, routed)           0.410    -0.186    dataConsume1/maxIndex_int_reg[4]_i_1_n_0
    SLICE_X33Y36         LDCE                                         r  dataConsume1/maxIndex_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg_reg[6][0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.387ns  (logic 0.467ns (33.681%)  route 0.920ns (66.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.444    -1.532    dataConsume1/CLK
    SLICE_X33Y41         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.367    -1.165 r  dataConsume1/cur_state_reg[3]/Q
                         net (fo=96, routed)          0.920    -0.245    dataConsume1/Q[2]
    SLICE_X45Y42         LUT2 (Prop_lut2_I0_O)        0.100    -0.145 r  dataConsume1/dataResults_reg_reg[6][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    dataConsume1/dataResults_reg_reg[6][0]_i_1_n_0
    SLICE_X45Y42         LDCE                                         r  dataConsume1/dataResults_reg_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.403ns  (logic 0.467ns (33.290%)  route 0.936ns (66.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.445    -1.531    dataGen1/CLK
    SLICE_X33Y44         FDRE                                         r  dataGen1/index_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.367    -1.164 r  dataGen1/index_reg_rep[8]/Q
                         net (fo=16, routed)          0.286    -0.878    dataGen1/index_reg_rep_n_0_[8]
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.100    -0.778 r  dataGen1/reg6_reg[3]_i_1/O
                         net (fo=1, routed)           0.650    -0.128    dataConsume1/D[3]
    SLICE_X42Y44         LDCE                                         r  dataConsume1/reg6_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg4_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.458ns  (logic 0.467ns (32.025%)  route 0.991ns (67.975%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.444    -1.532    dataConsume1/CLK
    SLICE_X33Y41         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.367    -1.165 r  dataConsume1/cur_state_reg[3]/Q
                         net (fo=96, routed)          0.991    -0.173    dataConsume1/Q[2]
    SLICE_X42Y42         LUT3 (Prop_lut3_I2_O)        0.100    -0.073 r  dataConsume1/reg4_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    dataConsume1/reg4_reg[6]_i_1_n_0
    SLICE_X42Y42         LDCE                                         r  dataConsume1/reg4_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg4_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.459ns  (logic 0.467ns (32.017%)  route 0.992ns (67.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.444    -1.532    dataConsume1/CLK
    SLICE_X33Y41         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.367    -1.165 r  dataConsume1/cur_state_reg[3]/Q
                         net (fo=96, routed)          0.707    -0.458    dataConsume1/Q[2]
    SLICE_X43Y41         LUT3 (Prop_lut3_I2_O)        0.100    -0.358 r  dataConsume1/reg4_reg[4]_i_1/O
                         net (fo=1, routed)           0.285    -0.073    dataConsume1/reg4_reg[4]_i_1_n_0
    SLICE_X45Y41         LDCE                                         r  dataConsume1/reg4_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.466ns  (logic 0.460ns (31.375%)  route 1.006ns (68.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.439    -1.537    dataConsume1/CLK
    SLICE_X35Y36         FDRE                                         r  dataConsume1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.367    -1.170 r  dataConsume1/counter_reg[8]/Q
                         net (fo=7, routed)           0.686    -0.484    dataConsume1/counter_reg[8]
    SLICE_X34Y37         LUT5 (Prop_lut5_I1_O)        0.093    -0.391 r  dataConsume1/maxIndex_int_reg[9]_i_1/O
                         net (fo=1, routed)           0.320    -0.070    dataConsume1/maxIndex_int_reg[9]_i_1_n_0
    SLICE_X34Y37         LDCE                                         r  dataConsume1/maxIndex_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.474ns  (logic 0.518ns (35.153%)  route 0.956ns (64.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.442    -1.534    dataConsume1/CLK
    SLICE_X34Y40         FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.418    -1.116 r  dataConsume1/cur_state_reg[2]/Q
                         net (fo=41, routed)          0.562    -0.554    dataGen1/Q[1]
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.100    -0.454 r  dataGen1/reg6_reg[7]_i_1/O
                         net (fo=1, routed)           0.394    -0.060    dataConsume1/D[7]
    SLICE_X38Y43         LDCE                                         r  dataConsume1/reg6_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk (IN)
                         net (fo=0)                   0.000    41.667    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     41.665    41.665 f  
    L17                                               0.000    41.665 f  clk (IN)
                         net (fo=0)                   0.000    41.665    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.097 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.577    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.432 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.965    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.994 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.810    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clk_wiz_0

Max Delay           356 Endpoints
Min Delay           356 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[1][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.730ns  (logic 1.587ns (18.179%)  route 7.143ns (81.821%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.452     6.915    dataConsume1/reset_IBUF
    SLICE_X39Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.039 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.691     8.730    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X50Y44         FDRE                                         r  dataConsume1/dataResults_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.452    -1.524    dataConsume1/CLK
    SLICE_X50Y44         FDRE                                         r  dataConsume1/dataResults_reg[1][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[1][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.730ns  (logic 1.587ns (18.179%)  route 7.143ns (81.821%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.452     6.915    dataConsume1/reset_IBUF
    SLICE_X39Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.039 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.691     8.730    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X50Y42         FDRE                                         r  dataConsume1/dataResults_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.451    -1.525    dataConsume1/CLK
    SLICE_X50Y42         FDRE                                         r  dataConsume1/dataResults_reg[1][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[2][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.730ns  (logic 1.587ns (18.179%)  route 7.143ns (81.821%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.452     6.915    dataConsume1/reset_IBUF
    SLICE_X39Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.039 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.691     8.730    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X50Y42         FDRE                                         r  dataConsume1/dataResults_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.451    -1.525    dataConsume1/CLK
    SLICE_X50Y42         FDRE                                         r  dataConsume1/dataResults_reg[2][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[2][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.730ns  (logic 1.587ns (18.179%)  route 7.143ns (81.821%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.452     6.915    dataConsume1/reset_IBUF
    SLICE_X39Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.039 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.691     8.730    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X50Y44         FDRE                                         r  dataConsume1/dataResults_reg[2][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.452    -1.524    dataConsume1/CLK
    SLICE_X50Y44         FDRE                                         r  dataConsume1/dataResults_reg[2][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[4][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.730ns  (logic 1.587ns (18.179%)  route 7.143ns (81.821%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.452     6.915    dataConsume1/reset_IBUF
    SLICE_X39Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.039 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.691     8.730    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X50Y42         FDRE                                         r  dataConsume1/dataResults_reg[4][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.451    -1.525    dataConsume1/CLK
    SLICE_X50Y42         FDRE                                         r  dataConsume1/dataResults_reg[4][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[5][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.505ns  (logic 1.587ns (18.659%)  route 6.918ns (81.341%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.452     6.915    dataConsume1/reset_IBUF
    SLICE_X39Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.039 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.466     8.505    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X43Y42         FDRE                                         r  dataConsume1/dataResults_reg[5][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.446    -1.530    dataConsume1/CLK
    SLICE_X43Y42         FDRE                                         r  dataConsume1/dataResults_reg[5][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[6][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.505ns  (logic 1.587ns (18.659%)  route 6.918ns (81.341%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.452     6.915    dataConsume1/reset_IBUF
    SLICE_X39Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.039 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.466     8.505    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X43Y42         FDRE                                         r  dataConsume1/dataResults_reg[6][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.446    -1.530    dataConsume1/CLK
    SLICE_X43Y42         FDRE                                         r  dataConsume1/dataResults_reg[6][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[0][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.415ns  (logic 1.587ns (18.859%)  route 6.828ns (81.141%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.452     6.915    dataConsume1/reset_IBUF
    SLICE_X39Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.039 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.376     8.415    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X48Y44         FDRE                                         r  dataConsume1/dataResults_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.451    -1.525    dataConsume1/CLK
    SLICE_X48Y44         FDRE                                         r  dataConsume1/dataResults_reg[0][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[0][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.415ns  (logic 1.587ns (18.859%)  route 6.828ns (81.141%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.452     6.915    dataConsume1/reset_IBUF
    SLICE_X39Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.039 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.376     8.415    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X48Y44         FDRE                                         r  dataConsume1/dataResults_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.451    -1.525    dataConsume1/CLK
    SLICE_X48Y44         FDRE                                         r  dataConsume1/dataResults_reg[0][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[3][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.405ns  (logic 1.587ns (18.881%)  route 6.818ns (81.119%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.452     6.915    dataConsume1/reset_IBUF
    SLICE_X39Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.039 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.366     8.405    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X48Y40         FDRE                                         r  dataConsume1/dataResults_reg[3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.449    -1.527    dataConsume1/CLK
    SLICE_X48Y40         FDRE                                         r  dataConsume1/dataResults_reg[3][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[4][1]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[4][1]/G
    SLICE_X47Y42         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[4][1]/Q
                         net (fo=1, routed)           0.110     0.268    dataConsume1/dataResults_reg_reg_n_0_[4][1]
    SLICE_X47Y41         FDRE                                         r  dataConsume1/dataResults_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.833    -0.838    dataConsume1/CLK
    SLICE_X47Y41         FDRE                                         r  dataConsume1/dataResults_reg[4][1]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[4][3]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[4][3]/G
    SLICE_X47Y42         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[4][3]/Q
                         net (fo=1, routed)           0.110     0.268    dataConsume1/dataResults_reg_reg_n_0_[4][3]
    SLICE_X47Y41         FDRE                                         r  dataConsume1/dataResults_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.833    -0.838    dataConsume1/CLK
    SLICE_X47Y41         FDRE                                         r  dataConsume1/dataResults_reg[4][3]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[1][0]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.573%)  route 0.112ns (41.427%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[1][0]/G
    SLICE_X51Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[1][0]/Q
                         net (fo=1, routed)           0.112     0.270    dataConsume1/dataResults_reg_reg_n_0_[1][0]
    SLICE_X49Y39         FDRE                                         r  dataConsume1/dataResults_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.834    -0.837    dataConsume1/CLK
    SLICE_X49Y39         FDRE                                         r  dataConsume1/dataResults_reg[1][0]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[2][1]/G
    SLICE_X47Y44         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[2][1]/Q
                         net (fo=1, routed)           0.112     0.270    dataConsume1/dataResults_reg_reg_n_0_[2][1]
    SLICE_X47Y43         FDRE                                         r  dataConsume1/dataResults_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.834    -0.837    dataConsume1/CLK
    SLICE_X47Y43         FDRE                                         r  dataConsume1/dataResults_reg[2][1]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[6][1]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.158ns (58.302%)  route 0.113ns (41.698%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[6][1]/G
    SLICE_X45Y45         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[6][1]/Q
                         net (fo=1, routed)           0.113     0.271    dataConsume1/dataResults_reg_reg_n_0_[6][1]
    SLICE_X45Y44         FDRE                                         r  dataConsume1/dataResults_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.834    -0.837    dataConsume1/CLK
    SLICE_X45Y44         FDRE                                         r  dataConsume1/dataResults_reg[6][1]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[5][4]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.158ns (57.782%)  route 0.115ns (42.218%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[5][4]/G
    SLICE_X45Y42         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[5][4]/Q
                         net (fo=1, routed)           0.115     0.273    dataConsume1/dataResults_reg_reg_n_0_[5][4]
    SLICE_X43Y42         FDRE                                         r  dataConsume1/dataResults_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.832    -0.839    dataConsume1/CLK
    SLICE_X43Y42         FDRE                                         r  dataConsume1/dataResults_reg[5][4]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[1][2]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.613%)  route 0.116ns (42.387%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[1][2]/G
    SLICE_X45Y45         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[1][2]/Q
                         net (fo=1, routed)           0.116     0.274    dataConsume1/dataResults_reg_reg_n_0_[1][2]
    SLICE_X45Y43         FDRE                                         r  dataConsume1/dataResults_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.834    -0.837    dataConsume1/CLK
    SLICE_X45Y43         FDRE                                         r  dataConsume1/dataResults_reg[1][2]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[1][4]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[1][4]/G
    SLICE_X50Y43         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dataConsume1/dataResults_reg_reg[1][4]/Q
                         net (fo=1, routed)           0.110     0.288    dataConsume1/dataResults_reg_reg_n_0_[1][4]
    SLICE_X50Y42         FDRE                                         r  dataConsume1/dataResults_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.836    -0.835    dataConsume1/CLK
    SLICE_X50Y42         FDRE                                         r  dataConsume1/dataResults_reg[1][4]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[2][3]/G
    SLICE_X50Y43         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dataConsume1/dataResults_reg_reg[2][3]/Q
                         net (fo=1, routed)           0.110     0.288    dataConsume1/dataResults_reg_reg_n_0_[2][3]
    SLICE_X50Y42         FDRE                                         r  dataConsume1/dataResults_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.836    -0.835    dataConsume1/CLK
    SLICE_X50Y42         FDRE                                         r  dataConsume1/dataResults_reg[2][3]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[1][1]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.178ns (61.511%)  route 0.111ns (38.489%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[1][1]/G
    SLICE_X46Y44         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dataConsume1/dataResults_reg_reg[1][1]/Q
                         net (fo=1, routed)           0.111     0.289    dataConsume1/dataResults_reg_reg_n_0_[1][1]
    SLICE_X47Y43         FDRE                                         r  dataConsume1/dataResults_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.834    -0.837    dataConsume1/CLK
    SLICE_X47Y43         FDRE                                         r  dataConsume1/dataResults_reg[1][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clk_wiz_0_1

Max Delay           356 Endpoints
Min Delay           356 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[1][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.730ns  (logic 1.587ns (18.179%)  route 7.143ns (81.821%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.452     6.915    dataConsume1/reset_IBUF
    SLICE_X39Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.039 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.691     8.730    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X50Y44         FDRE                                         r  dataConsume1/dataResults_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.452    -1.524    dataConsume1/CLK
    SLICE_X50Y44         FDRE                                         r  dataConsume1/dataResults_reg[1][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[1][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.730ns  (logic 1.587ns (18.179%)  route 7.143ns (81.821%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.452     6.915    dataConsume1/reset_IBUF
    SLICE_X39Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.039 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.691     8.730    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X50Y42         FDRE                                         r  dataConsume1/dataResults_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.451    -1.525    dataConsume1/CLK
    SLICE_X50Y42         FDRE                                         r  dataConsume1/dataResults_reg[1][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[2][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.730ns  (logic 1.587ns (18.179%)  route 7.143ns (81.821%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.452     6.915    dataConsume1/reset_IBUF
    SLICE_X39Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.039 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.691     8.730    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X50Y42         FDRE                                         r  dataConsume1/dataResults_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.451    -1.525    dataConsume1/CLK
    SLICE_X50Y42         FDRE                                         r  dataConsume1/dataResults_reg[2][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[2][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.730ns  (logic 1.587ns (18.179%)  route 7.143ns (81.821%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.452     6.915    dataConsume1/reset_IBUF
    SLICE_X39Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.039 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.691     8.730    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X50Y44         FDRE                                         r  dataConsume1/dataResults_reg[2][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.452    -1.524    dataConsume1/CLK
    SLICE_X50Y44         FDRE                                         r  dataConsume1/dataResults_reg[2][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[4][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.730ns  (logic 1.587ns (18.179%)  route 7.143ns (81.821%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.452     6.915    dataConsume1/reset_IBUF
    SLICE_X39Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.039 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.691     8.730    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X50Y42         FDRE                                         r  dataConsume1/dataResults_reg[4][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.451    -1.525    dataConsume1/CLK
    SLICE_X50Y42         FDRE                                         r  dataConsume1/dataResults_reg[4][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[5][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.505ns  (logic 1.587ns (18.659%)  route 6.918ns (81.341%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.452     6.915    dataConsume1/reset_IBUF
    SLICE_X39Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.039 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.466     8.505    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X43Y42         FDRE                                         r  dataConsume1/dataResults_reg[5][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.446    -1.530    dataConsume1/CLK
    SLICE_X43Y42         FDRE                                         r  dataConsume1/dataResults_reg[5][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[6][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.505ns  (logic 1.587ns (18.659%)  route 6.918ns (81.341%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.452     6.915    dataConsume1/reset_IBUF
    SLICE_X39Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.039 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.466     8.505    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X43Y42         FDRE                                         r  dataConsume1/dataResults_reg[6][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.446    -1.530    dataConsume1/CLK
    SLICE_X43Y42         FDRE                                         r  dataConsume1/dataResults_reg[6][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[0][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.415ns  (logic 1.587ns (18.859%)  route 6.828ns (81.141%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.452     6.915    dataConsume1/reset_IBUF
    SLICE_X39Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.039 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.376     8.415    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X48Y44         FDRE                                         r  dataConsume1/dataResults_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.451    -1.525    dataConsume1/CLK
    SLICE_X48Y44         FDRE                                         r  dataConsume1/dataResults_reg[0][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[0][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.415ns  (logic 1.587ns (18.859%)  route 6.828ns (81.141%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.452     6.915    dataConsume1/reset_IBUF
    SLICE_X39Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.039 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.376     8.415    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X48Y44         FDRE                                         r  dataConsume1/dataResults_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.451    -1.525    dataConsume1/CLK
    SLICE_X48Y44         FDRE                                         r  dataConsume1/dataResults_reg[0][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[3][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.405ns  (logic 1.587ns (18.881%)  route 6.818ns (81.119%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=158, routed)         5.452     6.915    dataConsume1/reset_IBUF
    SLICE_X39Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.039 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.366     8.405    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X48Y40         FDRE                                         r  dataConsume1/dataResults_reg[3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.449    -1.527    dataConsume1/CLK
    SLICE_X48Y40         FDRE                                         r  dataConsume1/dataResults_reg[3][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[4][1]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[4][1]/G
    SLICE_X47Y42         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[4][1]/Q
                         net (fo=1, routed)           0.110     0.268    dataConsume1/dataResults_reg_reg_n_0_[4][1]
    SLICE_X47Y41         FDRE                                         r  dataConsume1/dataResults_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.833    -0.838    dataConsume1/CLK
    SLICE_X47Y41         FDRE                                         r  dataConsume1/dataResults_reg[4][1]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[4][3]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[4][3]/G
    SLICE_X47Y42         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[4][3]/Q
                         net (fo=1, routed)           0.110     0.268    dataConsume1/dataResults_reg_reg_n_0_[4][3]
    SLICE_X47Y41         FDRE                                         r  dataConsume1/dataResults_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.833    -0.838    dataConsume1/CLK
    SLICE_X47Y41         FDRE                                         r  dataConsume1/dataResults_reg[4][3]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[1][0]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.573%)  route 0.112ns (41.427%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[1][0]/G
    SLICE_X51Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[1][0]/Q
                         net (fo=1, routed)           0.112     0.270    dataConsume1/dataResults_reg_reg_n_0_[1][0]
    SLICE_X49Y39         FDRE                                         r  dataConsume1/dataResults_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.834    -0.837    dataConsume1/CLK
    SLICE_X49Y39         FDRE                                         r  dataConsume1/dataResults_reg[1][0]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[2][1]/G
    SLICE_X47Y44         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[2][1]/Q
                         net (fo=1, routed)           0.112     0.270    dataConsume1/dataResults_reg_reg_n_0_[2][1]
    SLICE_X47Y43         FDRE                                         r  dataConsume1/dataResults_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.834    -0.837    dataConsume1/CLK
    SLICE_X47Y43         FDRE                                         r  dataConsume1/dataResults_reg[2][1]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[6][1]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.158ns (58.302%)  route 0.113ns (41.698%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[6][1]/G
    SLICE_X45Y45         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[6][1]/Q
                         net (fo=1, routed)           0.113     0.271    dataConsume1/dataResults_reg_reg_n_0_[6][1]
    SLICE_X45Y44         FDRE                                         r  dataConsume1/dataResults_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.834    -0.837    dataConsume1/CLK
    SLICE_X45Y44         FDRE                                         r  dataConsume1/dataResults_reg[6][1]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[5][4]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.158ns (57.782%)  route 0.115ns (42.218%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[5][4]/G
    SLICE_X45Y42         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[5][4]/Q
                         net (fo=1, routed)           0.115     0.273    dataConsume1/dataResults_reg_reg_n_0_[5][4]
    SLICE_X43Y42         FDRE                                         r  dataConsume1/dataResults_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.832    -0.839    dataConsume1/CLK
    SLICE_X43Y42         FDRE                                         r  dataConsume1/dataResults_reg[5][4]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[1][2]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.613%)  route 0.116ns (42.387%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[1][2]/G
    SLICE_X45Y45         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[1][2]/Q
                         net (fo=1, routed)           0.116     0.274    dataConsume1/dataResults_reg_reg_n_0_[1][2]
    SLICE_X45Y43         FDRE                                         r  dataConsume1/dataResults_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.834    -0.837    dataConsume1/CLK
    SLICE_X45Y43         FDRE                                         r  dataConsume1/dataResults_reg[1][2]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[1][4]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[1][4]/G
    SLICE_X50Y43         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dataConsume1/dataResults_reg_reg[1][4]/Q
                         net (fo=1, routed)           0.110     0.288    dataConsume1/dataResults_reg_reg_n_0_[1][4]
    SLICE_X50Y42         FDRE                                         r  dataConsume1/dataResults_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.836    -0.835    dataConsume1/CLK
    SLICE_X50Y42         FDRE                                         r  dataConsume1/dataResults_reg[1][4]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[2][3]/G
    SLICE_X50Y43         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dataConsume1/dataResults_reg_reg[2][3]/Q
                         net (fo=1, routed)           0.110     0.288    dataConsume1/dataResults_reg_reg_n_0_[2][3]
    SLICE_X50Y42         FDRE                                         r  dataConsume1/dataResults_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.836    -0.835    dataConsume1/CLK
    SLICE_X50Y42         FDRE                                         r  dataConsume1/dataResults_reg[2][3]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[1][1]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.178ns (61.511%)  route 0.111ns (38.489%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[1][1]/G
    SLICE_X46Y44         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dataConsume1/dataResults_reg_reg[1][1]/Q
                         net (fo=1, routed)           0.111     0.289    dataConsume1/dataResults_reg_reg_n_0_[1][1]
    SLICE_X47Y43         FDRE                                         r  dataConsume1/dataResults_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.834    -0.837    dataConsume1/CLK
    SLICE_X47Y43         FDRE                                         r  dataConsume1/dataResults_reg[1][1]/C





