{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": []
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "code",
      "source": [
        "from google.colab import drive\n",
        "drive.mount('/content/drive')\n",
        "SAVE_DIR = '/content/drive/MyDrive/Colab_Notebooks2/LLM_files'"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "-P2BOS-6zCjk",
        "outputId": "d907b377-0376-4700-f3fe-2b94bec47110"
      },
      "execution_count": 2,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Mounted at /content/drive\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "id": "fXwxmYSWrZF_"
      },
      "outputs": [],
      "source": [
        "# Google Colab Setup Script for LLM + FA Detection EDA Flow\n",
        "\n",
        "# 1. System update & dependencies\n",
        "!apt-get update -qq && apt-get install -y build-essential clang bison flex libreadline-dev \\\n",
        "  gawk tcl-dev libffi-dev git mercurial graphviz xdot pkg-config python3 python3-pip \\\n",
        "  libboost-system-dev libboost-python-dev libboost-filesystem-dev zlib1g-dev\n",
        "\n",
        "# 2. Clone and build Yosys\n",
        "!git clone https://github.com/YosysHQ/yosys.git\n",
        "%cd yosys\n",
        "!git submodule update --init --recursive\n",
        "!make -j$(nproc)\n",
        "!make install\n",
        "!cp -r /content/yosys SAVE_DIR\n",
        "\n"
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "!cp -r /content/yosys /content/drive/MyDrive/Colab_Notebooks2/LLM_files/"
      ],
      "metadata": {
        "id": "uM1j98dhLuB9"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "# 3. Go back and create project directories\n",
        "import os\n",
        "%cd /\n",
        "verilog_path = os.path.join(SAVE_DIR, 'llm_fa/verilog_src')\n",
        "!mkdir -p /content/llm_fa/verilog_src /content/llm_fa/scripts /content/llm_fa/stats /content/llm_fa/llm\n",
        "\n",
        "# 4. Create example FA Verilog\n",
        "fa_verilog = '''\n",
        "module mystery_unit #(parameter WIDTH = 1) (\n",
        "    input  wire [WIDTH-1:0] i_alpha,\n",
        "    input  wire [WIDTH-1:0] i_beta,\n",
        "    input  wire             i_gamma,\n",
        "    output wire [WIDTH-1:0] o_sigma,\n",
        "    output wire             o_delta\n",
        ");\n",
        "\n",
        "    wire [WIDTH-1:0] lvl1 [0:3];\n",
        "    wire [WIDTH-1:0] junk [0:2];\n",
        "    wire carry_internal;\n",
        "\n",
        "    genvar idx;\n",
        "    generate\n",
        "        for (idx = 0; idx < WIDTH; idx = idx + 1) begin : loop_main\n",
        "\n",
        "            assign junk[0][idx] = i_alpha[idx] | i_beta[idx];\n",
        "            assign junk[1][idx] = junk[0][idx] & i_gamma;\n",
        "            assign junk[2][idx] = ~(junk[1][idx] ^ i_gamma);\n",
        "            assign lvl1[0][idx] = i_alpha[idx] ^ i_beta[idx];\n",
        "            assign lvl1[1][idx] = lvl1[0][idx] ^ i_gamma;\n",
        "            assign lvl1[2][idx] = ~(~(i_alpha[idx] & i_beta[idx]) & ~(i_beta[idx] & i_gamma));\n",
        "            assign lvl1[3][idx] = ~(~(i_alpha[idx] & i_gamma) & ~lvl1[2][idx]);\n",
        "\n",
        "            assign o_sigma[idx] = lvl1[1][idx];\n",
        "        end\n",
        "    endgenerate\n",
        "\n",
        "    assign carry_internal = lvl1[3][0];\n",
        "    assign o_delta = carry_internal;\n",
        "\n",
        "endmodule\n",
        "'''\n",
        "\n",
        "with open(\"/content/llm_fa/verilog_src/fa_example_hard.v\", \"w\") as f:\n",
        "    f.write(fa_verilog)\n",
        "\n",
        "# 5. Create FA cell primitive\n",
        "fa_cell = '''\n",
        "module top(input a, b, cin, output sum, output cout);\n",
        "    FA_CELL fa (\n",
        "        .a(a),\n",
        "        .b(b),\n",
        "        .cin(cin),\n",
        "        .sum(sum),\n",
        "        .cout(cout)\n",
        "    );\n",
        "endmodule\n",
        "\n",
        "module FA_CELL(\n",
        "    input  wire a,\n",
        "    input  wire b,\n",
        "    input  wire cin,\n",
        "    output wire sum,\n",
        "    output wire cout\n",
        ");\n",
        "  assign sum  = a ^ b ^ cin;\n",
        "  assign cout = (a & b) | (cin & (a ^ b));\n",
        "endmodule\n",
        "'''\n",
        "with open(\"/content/llm_fa/verilog_src/fa_cell.v\", \"w\") as f:\n",
        "    f.write(fa_cell)\n",
        "\n",
        "# 6. Create yosys script to generate AIG\n",
        "synth_script = '''\n",
        "read_verilog /content/llm_fa/verilog_src/fa_example_hard.v\n",
        "hierarchy -auto-top\n",
        "proc; opt; techmap\n",
        "aigmap\n",
        "write_aiger -ascii -symbols /content/llm_fa/design.aag\n",
        "'''\n",
        "#write_aiger /content/llm_fa/design.aig\n",
        "with open(\"/content/llm_fa/scripts/synth.ys\", \"w\") as f:\n",
        "    f.write(synth_script)\n",
        "\n",
        "print(\"✅ Setup complete. You can now run Yosys on /content/llm_fa/scripts/synth.ys\")"
      ],
      "metadata": {
        "id": "aBs_vIIxuD1g",
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "outputId": "6e9821cf-4b0b-441f-adf6-815346bc10ce"
      },
      "execution_count": 149,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "/\n",
            "✅ Setup complete. You can now run Yosys on /content/llm_fa/scripts/synth.ys\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# 7. Run Yosys synthesis to generate AIG\n",
        "%cd /content/drive/MyDrive/Colab_Notebooks2/LLM_files/yosys\n",
        "!chmod +x yosys\n",
        "!./yosys -V\n",
        "!./yosys -q -s /content/llm_fa/scripts/synth.ys\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "wJgMdAqrd7HI",
        "outputId": "1acc1978-cad8-4847-8ca3-9392f8b4c13b"
      },
      "execution_count": 154,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "/content/drive/MyDrive/Colab_Notebooks2/LLM_files/yosys\n",
            "Yosys 0.53+101 (git sha1 0b19f628e, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# 8-1. Generate LLM prompt to locate FA logic line-by-line in Verilog\n",
        "\n",
        "prompt_template = f\"\"\"\n",
        "\n",
        "Here is the Verilog source:\n",
        "\n",
        "{fa_verilog}\n",
        "\n",
        "For each FA instance in the code:\n",
        "\t•\tAdd a line-by-line comment at the end of each line that participates in a Full Adder logic, using this format:\n",
        "wire ab = a & b; // FA #1\n",
        "wire bc = b & cin; // FA #1\n",
        "wire ac = a & cin; // FA #1\n",
        "wire carry = ab | bc | ac; // FA #1\n",
        "wire sum = a ^ b ^ cin; // FA #1\n",
        "\t•\tIf a second Full Adder exists in the code, label it as // FA #2, and so on.\n",
        "\t•\tDo not change or delete any code.\n",
        "\t•\tLeave unrelated lines untouched (no comments).\n",
        "Please output a complete and compilable Verilog module.\n",
        "\n",
        "Your output should begin with module and end with endmodule,Please do not include any Markdown code fences like ```verilog in your output. Output only raw Verilog code suitable for saving as a .v file.\n",
        "\"\"\"\n",
        "with open(\"/content/llm_fa/llm/llm_prompt_step1.txt\", \"w\") as f:\n",
        "    f.write(prompt_template)\n",
        "print(\"🧠 LLM prompt for step1 generated. Ready to pass to a model like GPT for annotation.\")\n",
        "\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "whpgQCkXHwf6",
        "outputId": "13dbd7a3-0b7f-48f8-875e-a5a24972e879"
      },
      "execution_count": 118,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "🧠 LLM prompt for step1 generated. Ready to pass to a model like GPT for annotation.\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# 8-2. Call LLM to annotate Verilog code\n",
        "import os\n",
        "from openai import OpenAI\n",
        "\n",
        "# Set your API key\n",
        "os.environ[\"OPENAI_API_KEY\"] = \"USER-API-KEY\"\n",
        "client = OpenAI()\n",
        "\n",
        "with open(\"/content/llm_fa/llm/llm_prompt_step1.txt\", \"r\") as f:\n",
        "    prompt = f.read()\n",
        "\n",
        "response = client.chat.completions.create(\n",
        "    model=\"gpt-4.1\",\n",
        "    messages=[{\"role\": \"user\", \"content\": prompt}]\n",
        ")\n",
        "\n",
        "print(response.choices[0].message.content)\n",
        "llm_result_step1 = response.choices[0].message.content\n",
        "with open(\"/content/llm_fa/llm/llm_result_step1.txt\", \"w\") as f:\n",
        "    f.write(llm_result_step1)\n",
        "\n",
        "print(\"📝 LLM result saved to llm_result_step1.txt\")"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "QtYp0KatXJLM",
        "outputId": "08eb79d7-c56e-43b7-f96a-f079dc96a27c"
      },
      "execution_count": 120,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "module mystery_unit #(parameter WIDTH = 1) (\n",
            "    input  wire [WIDTH-1:0] i_alpha,\n",
            "    input  wire [WIDTH-1:0] i_beta,\n",
            "    input  wire             i_gamma,\n",
            "    output wire [WIDTH-1:0] o_sigma,\n",
            "    output wire             o_delta\n",
            ");\n",
            "\n",
            "    wire [WIDTH-1:0] lvl1 [0:3];\n",
            "    wire [WIDTH-1:0] junk [0:2];\n",
            "    wire carry_internal;\n",
            "\n",
            "    genvar idx;\n",
            "    generate\n",
            "        for (idx = 0; idx < WIDTH; idx = idx + 1) begin : loop_main\n",
            "\n",
            "            assign junk[0][idx] = i_alpha[idx] | i_beta[idx];\n",
            "            assign junk[1][idx] = junk[0][idx] & i_gamma;\n",
            "            assign junk[2][idx] = ~(junk[1][idx] ^ i_gamma);\n",
            "            assign lvl1[0][idx] = i_alpha[idx] ^ i_beta[idx]; // FA #1\n",
            "            assign lvl1[1][idx] = lvl1[0][idx] ^ i_gamma; // FA #1\n",
            "            assign lvl1[2][idx] = ~(~(i_alpha[idx] & i_beta[idx]) & ~(i_beta[idx] & i_gamma)); // FA #1\n",
            "            assign lvl1[3][idx] = ~(~(i_alpha[idx] & i_gamma) & ~lvl1[2][idx]); // FA #1\n",
            "\n",
            "            assign o_sigma[idx] = lvl1[1][idx]; // FA #1 \n",
            "        end\n",
            "    endgenerate\n",
            "\n",
            "    assign carry_internal = lvl1[3][0]; // FA #1\n",
            "    assign o_delta = carry_internal;\n",
            "\n",
            "endmodule\n",
            "📝 LLM result saved to llm_result_step1.txt\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# 9-1. Convert FA logic to FA cell in Verilog\n",
        "prompt_template = f\"\"\"\n",
        "You are given a Verilog source code where lines involved in Full Adder logic are marked line-by-line with comments like:\n",
        "{llm_result_step1}\n",
        "\n",
        "Your task is to:\n",
        "1. Detect each group of lines associated with a unique Full Adder based on the // FA #N comments.\n",
        "2. For each FA group:\n",
        "\t•\tRemove all the lines marked with // FA #N\n",
        "\t•\tReplace them with a single instantiation of the module fa_cell, using the following format:\n",
        "FA_CELL fa_N (\n",
        "  .a(a), .b(b), .cin(cin),\n",
        "  .sum(sum), .cout(carry)\n",
        ");\n",
        "\t•\tImportant: The instance name faN must use the same number N from the comment (e.g., FA #1 → fa1, FA #2 → fa2, etc.)\n",
        "3. Preserve all unrelated code, including unmarked lines, always keeping the surrounding structure intact.\n",
        "4. Your output should begin with module and end with endmodule,Please do not include any Markdown code fences like ```verilog in your output. Output only raw Verilog code suitable for saving as a .v file.\n",
        "\"\"\"\n",
        "\n",
        "with open(\"/content/llm_fa/llm/llm_prompt_step2.txt\", \"w\") as f:\n",
        "    f.write(prompt_template)\n",
        "print(\"🧠 LLM prompt for step2 generated. Ready to pass to a model like GPT for annotation.\")\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "YNctF7woXAUi",
        "outputId": "d2e097c9-6c00-47ac-b1b7-da519dbe5e84"
      },
      "execution_count": 130,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "🧠 LLM prompt for step2 generated. Ready to pass to a model like GPT for annotation.\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# 9-2. Call LLM to refactor FA logic to FA cell\n",
        "import os\n",
        "from openai import OpenAI\n",
        "\n",
        "# Set your API key\n",
        "os.environ[\"OPENAI_API_KEY\"] = \"USER-API-KEY\"\n",
        "client = OpenAI()\n",
        "# 📝 2. Define Verilog with obfuscation (hard to identify FA)\n",
        "\n",
        "with open(\"/content/llm_fa/llm/llm_prompt_step2.txt\", \"r\") as f:\n",
        "    prompt = f.read()\n",
        "\n",
        "response = client.chat.completions.create(\n",
        "    model=\"gpt-4.1\",\n",
        "    messages=[{\"role\": \"user\", \"content\": prompt}]\n",
        ")\n",
        "\n",
        "print(response.choices[0].message.content)\n",
        "llm_result_step2 = response.choices[0].message.content\n",
        "with open(\"/content/llm_fa/llm/llm_result_step2.txt\", \"w\") as f:\n",
        "    f.write(llm_result_step2)\n",
        "\n",
        "with open(\"/content/llm_fa/verilog_src/fa_example_mod.v\", \"w\") as f:\n",
        "    f.write(llm_result_step2)\n",
        "\n",
        "\n",
        "print(\"📝 LLM result saved to llm_result_step2.txt\")"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "6PNIdeNaNxIe",
        "outputId": "3e71fcb8-68d6-4011-d315-da9df82af05a"
      },
      "execution_count": 131,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "module mystery_unit #(parameter WIDTH = 1) (\n",
            "    input  wire [WIDTH-1:0] i_alpha,\n",
            "    input  wire [WIDTH-1:0] i_beta,\n",
            "    input  wire             i_gamma,\n",
            "    output wire [WIDTH-1:0] o_sigma,\n",
            "    output wire             o_delta\n",
            ");\n",
            "\n",
            "    wire [WIDTH-1:0] lvl1 [0:3];\n",
            "    wire [WIDTH-1:0] junk [0:2];\n",
            "    wire carry_internal;\n",
            "\n",
            "    genvar idx;\n",
            "    generate\n",
            "        for (idx = 0; idx < WIDTH; idx = idx + 1) begin : loop_main\n",
            "\n",
            "            assign junk[0][idx] = i_alpha[idx] | i_beta[idx];\n",
            "            assign junk[1][idx] = junk[0][idx] & i_gamma;\n",
            "            assign junk[2][idx] = ~(junk[1][idx] ^ i_gamma);\n",
            "            FA_CELL fa1 (\n",
            "              .a(i_alpha[idx]), .b(i_beta[idx]), .cin(i_gamma),\n",
            "              .sum(o_sigma[idx]), .cout(lvl1[3][idx])\n",
            "            );\n",
            "        end\n",
            "    endgenerate\n",
            "\n",
            "    assign carry_internal = lvl1[3][0];\n",
            "    assign o_delta = carry_internal;\n",
            "\n",
            "endmodule\n",
            "📝 LLM result saved to llm_result_step2.txt\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# 10. Re-synthesize modified Verilog\n",
        "synth_mod_script = '''\n",
        "read_verilog /content/llm_fa/verilog_src/fa_cell.v\n",
        "read_verilog /content/llm_fa/verilog_src/fa_example_mod.v\n",
        "hierarchy -auto-top\n",
        "proc; opt; techmap\n",
        "stat\n",
        "write_verilog /content/llm_fa/verilog_src/netlist_mod.v\n",
        "'''\n",
        "with open(\"/content/llm_fa/scripts/synth_mod.ys\", \"w\") as f:\n",
        "    f.write(synth_mod_script)\n",
        "\n",
        "!./yosys -s /content/llm_fa/scripts/synth_mod.ys\n",
        "print(\"✅ Re-synthesis complete with FA_CELL instantiated.\")\n"
      ],
      "metadata": {
        "id": "YVnJGLQhtlJ5",
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "outputId": "bf58906a-01d6-4af6-e61c-bc86a9f31646"
      },
      "execution_count": 156,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "\n",
            " /----------------------------------------------------------------------------\\\n",
            " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
            " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
            " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
            " \\----------------------------------------------------------------------------/\n",
            " Yosys 0.53+101 (git sha1 0b19f628e, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)\n",
            "\n",
            "-- Executing script file `/content/llm_fa/scripts/synth_mod.ys' --\n",
            "\n",
            "1. Executing Verilog-2005 frontend: /content/llm_fa/verilog_src/fa_cell.v\n",
            "Parsing Verilog input from `/content/llm_fa/verilog_src/fa_cell.v' to AST representation.\n",
            "Generating RTLIL representation for module `\\top'.\n",
            "Generating RTLIL representation for module `\\FA_CELL'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "2. Executing Verilog-2005 frontend: /content/llm_fa/verilog_src/fa_example_mod.v\n",
            "Parsing Verilog input from `/content/llm_fa/verilog_src/fa_example_mod.v' to AST representation.\n",
            "Generating RTLIL representation for module `\\mystery_unit'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "3. Executing HIERARCHY pass (managing design hierarchy).\n",
            "\n",
            "3.1. Finding top of design hierarchy..\n",
            "root of   1 design levels: mystery_unit        \n",
            "root of   0 design levels: FA_CELL             \n",
            "root of   1 design levels: top                 \n",
            "Automatically selected mystery_unit as design top module.\n",
            "\n",
            "3.2. Analyzing design hierarchy..\n",
            "Top module:  \\mystery_unit\n",
            "Used module:     \\FA_CELL\n",
            "\n",
            "3.3. Analyzing design hierarchy..\n",
            "Top module:  \\mystery_unit\n",
            "Used module:     \\FA_CELL\n",
            "Removing unused module `\\top'.\n",
            "Removed 1 unused modules.\n",
            "\n",
            "4. Executing PROC pass (convert processes to netlists).\n",
            "\n",
            "4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
            "Cleaned up 0 empty switches.\n",
            "\n",
            "4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
            "Removed a total of 0 dead cases.\n",
            "\n",
            "4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
            "Removed 0 redundant assignments.\n",
            "Promoted 4 assignments to connections.\n",
            "\n",
            "4.4. Executing PROC_INIT pass (extract init attributes).\n",
            "\n",
            "4.5. Executing PROC_ARST pass (detect async resets in processes).\n",
            "\n",
            "4.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
            "Converted 0 switches.\n",
            "\n",
            "4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
            "Creating decoders for process `\\mystery_unit.$proc$/content/llm_fa/verilog_src/fa_example_mod.v:0$11'.\n",
            "\n",
            "4.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
            "No latch inferred for signal `\\mystery_unit.\\lvl1[3]' from process `\\mystery_unit.$proc$/content/llm_fa/verilog_src/fa_example_mod.v:0$11'.\n",
            "No latch inferred for signal `\\mystery_unit.\\junk[0]' from process `\\mystery_unit.$proc$/content/llm_fa/verilog_src/fa_example_mod.v:0$11'.\n",
            "No latch inferred for signal `\\mystery_unit.\\junk[1]' from process `\\mystery_unit.$proc$/content/llm_fa/verilog_src/fa_example_mod.v:0$11'.\n",
            "No latch inferred for signal `\\mystery_unit.\\junk[2]' from process `\\mystery_unit.$proc$/content/llm_fa/verilog_src/fa_example_mod.v:0$11'.\n",
            "\n",
            "4.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
            "\n",
            "4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
            "\n",
            "4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
            "Removing empty process `mystery_unit.$proc$/content/llm_fa/verilog_src/fa_example_mod.v:0$11'.\n",
            "Cleaned up 0 empty switches.\n",
            "\n",
            "4.12. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module FA_CELL.\n",
            "Optimizing module mystery_unit.\n",
            "\n",
            "5. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "5.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module FA_CELL.\n",
            "Optimizing module mystery_unit.\n",
            "\n",
            "5.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\FA_CELL'.\n",
            "<suppressed ~3 debug messages>\n",
            "Finding identical cells in module `\\mystery_unit'.\n",
            "Removed a total of 1 cells.\n",
            "\n",
            "5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\FA_CELL..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Running muxtree optimizer on module \\mystery_unit..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\FA_CELL.\n",
            "  Optimizing cells in module \\mystery_unit.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "5.5. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\FA_CELL'.\n",
            "Finding identical cells in module `\\mystery_unit'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "5.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\FA_CELL..\n",
            "Finding unused cells or wires in module \\mystery_unit..\n",
            "Removed 4 unused cells and 21 unused wires.\n",
            "<suppressed ~12 debug messages>\n",
            "\n",
            "5.8. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module FA_CELL.\n",
            "Optimizing module mystery_unit.\n",
            "\n",
            "5.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
            "\n",
            "5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\FA_CELL..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Running muxtree optimizer on module \\mystery_unit..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\FA_CELL.\n",
            "  Optimizing cells in module \\mystery_unit.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "5.12. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\FA_CELL'.\n",
            "Finding identical cells in module `\\mystery_unit'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "5.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\FA_CELL..\n",
            "Finding unused cells or wires in module \\mystery_unit..\n",
            "\n",
            "5.15. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module FA_CELL.\n",
            "Optimizing module mystery_unit.\n",
            "\n",
            "5.16. Finished OPT passes. (There is nothing left to do.)\n",
            "\n",
            "6. Executing TECHMAP pass (map to technology primitives).\n",
            "\n",
            "6.1. Executing Verilog-2005 frontend: /content/drive/MyDrive/Colab_Notebooks2/LLM_files/yosys/share/techmap.v\n",
            "Parsing Verilog input from `/content/drive/MyDrive/Colab_Notebooks2/LLM_files/yosys/share/techmap.v' to AST representation.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
            "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
            "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
            "Generating RTLIL representation for module `\\_90_fa'.\n",
            "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
            "Generating RTLIL representation for module `\\_90_alu'.\n",
            "Generating RTLIL representation for module `\\_90_macc'.\n",
            "Generating RTLIL representation for module `\\_90_alumacc'.\n",
            "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
            "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
            "Generating RTLIL representation for module `\\_90_div'.\n",
            "Generating RTLIL representation for module `\\_90_mod'.\n",
            "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
            "Generating RTLIL representation for module `\\_90_divfloor'.\n",
            "Generating RTLIL representation for module `\\_90_modfloor'.\n",
            "Generating RTLIL representation for module `\\_90_pow'.\n",
            "Generating RTLIL representation for module `\\_90_pmux'.\n",
            "Generating RTLIL representation for module `\\_90_demux'.\n",
            "Generating RTLIL representation for module `\\_90_lut'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "6.2. Continuing TECHMAP pass.\n",
            "Using extmapper simplemap for cells of type $xor.\n",
            "Using extmapper simplemap for cells of type $and.\n",
            "Using extmapper simplemap for cells of type $or.\n",
            "No more expansions possible.\n",
            "<suppressed ~80 debug messages>\n",
            "\n",
            "7. Printing statistics.\n",
            "\n",
            "=== FA_CELL ===\n",
            "\n",
            "   Number of wires:                  8\n",
            "   Number of wire bits:              8\n",
            "   Number of public wires:           5\n",
            "   Number of public wire bits:       5\n",
            "   Number of ports:                  5\n",
            "   Number of port bits:              5\n",
            "   Number of memories:               0\n",
            "   Number of memory bits:            0\n",
            "   Number of processes:              0\n",
            "   Number of cells:                  5\n",
            "     $_AND_                          2\n",
            "     $_OR_                           1\n",
            "     $_XOR_                          2\n",
            "\n",
            "=== mystery_unit ===\n",
            "\n",
            "   Number of wires:                  7\n",
            "   Number of wire bits:              7\n",
            "   Number of public wires:           7\n",
            "   Number of public wire bits:       7\n",
            "   Number of ports:                  5\n",
            "   Number of port bits:              5\n",
            "   Number of memories:               0\n",
            "   Number of memory bits:            0\n",
            "   Number of processes:              0\n",
            "   Number of cells:                  1\n",
            "     FA_CELL                         1\n",
            "\n",
            "=== design hierarchy ===\n",
            "\n",
            "   mystery_unit                      1\n",
            "     FA_CELL                         1\n",
            "\n",
            "   Number of wires:                 15\n",
            "   Number of wire bits:             15\n",
            "   Number of public wires:          12\n",
            "   Number of public wire bits:      12\n",
            "   Number of ports:                 10\n",
            "   Number of port bits:             10\n",
            "   Number of memories:               0\n",
            "   Number of memory bits:            0\n",
            "   Number of processes:              0\n",
            "   Number of cells:                  5\n",
            "     $_AND_                          2\n",
            "     $_OR_                           1\n",
            "     $_XOR_                          2\n",
            "\n",
            "8. Executing Verilog backend.\n",
            "\n",
            "8.1. Executing BMUXMAP pass.\n",
            "\n",
            "8.2. Executing DEMUXMAP pass.\n",
            "Dumping module `\\FA_CELL'.\n",
            "Dumping module `\\mystery_unit'.\n",
            "\n",
            "End of script. Logfile hash: 88dde0b737, CPU: user 0.04s system 0.01s, MEM: 164.49 MB peak\n",
            "Yosys 0.53+101 (git sha1 0b19f628e, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)\n",
            "Time spent: 46% 5x read_verilog (0 sec), 18% 4x opt_expr (0 sec), ...\n",
            "✅ Re-synthesis complete with FA_CELL instantiated.\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# 11. Run synthesis before and after refactoring\n",
        "original_stat_script = '''\n",
        "read_verilog /content/llm_fa/verilog_src/fa_example_hard.v\n",
        "hierarchy -auto-top\n",
        "proc; opt; techmap\n",
        "stat\n",
        "'''\n",
        "with open(\"/content/llm_fa/scripts/stat_orig.ys\", \"w\") as f:\n",
        "    f.write(original_stat_script)\n",
        "\n",
        "mod_stat_script = '''\n",
        "read_verilog /content/llm_fa/verilog_src/fa_cell.v\n",
        "read_verilog /content/llm_fa/verilog_src/fa_example_mod.v\n",
        "hierarchy -auto-top\n",
        "proc; opt; techmap\n",
        "stat\n",
        "'''\n",
        "with open(\"/content/llm_fa/scripts/stat_mod.ys\", \"w\") as f:\n",
        "    f.write(mod_stat_script)\n",
        "\n",
        "\n",
        "print(\"\\n📊 Original design stats saved at '/content/llm_fa/stats/stat_orig.txt'\")\n",
        "os.makedirs(\"/content/llm_fa/stats\", exist_ok=True)\n",
        "\n",
        "!./yosys -s /content/llm_fa/scripts/stat_orig.ys > /content/llm_fa/stats/stat_orig.txt\n",
        "print(\"\\n📊 Modified design stats with FA_CELL saved at '/content/llm_fa/stats/stat_mod.txt'\")\n",
        "!./yosys -s /content/llm_fa/scripts/stat_mod.ys   > /content/llm_fa/stats/stat_mod.txt\n"
      ],
      "metadata": {
        "id": "9k90e6gQtyWR",
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "outputId": "438d2b0a-9ee4-40c6-c566-9148e46a7543"
      },
      "execution_count": 158,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "\n",
            "📊 Original design stats saved at '/content/llm_fa/stats/stat_orig.txt'\n",
            "\n",
            "📊 Modified design stats with FA_CELL saved at '/content/llm_fa/stats/stat_mod.txt'\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# 13. Compare before and after refactoring results (gate count)\n",
        "def print_gate_summary(stat_path):\n",
        "    important_cells = [\"FA_CELL\", \"$_AND_\", \"$_OR_\", \"$_XOR_\"]\n",
        "    found = {cell: 0 for cell in important_cells}\n",
        "\n",
        "    with open(stat_path, \"r\") as f:\n",
        "        for line in f:\n",
        "            for cell in important_cells:\n",
        "                if line.strip().startswith(cell):\n",
        "                    count = int(line.strip().split()[-1])\n",
        "                    found[cell] = count\n",
        "\n",
        "    for cell in important_cells:\n",
        "        print(f\"{cell:>8}: {found[cell]}\")\n",
        "print(\"📊 Original design summary:\")\n",
        "print_gate_summary(\"/content/llm_fa/stats/stat_orig.txt\")\n",
        "print(\"\\n📊 Modified design summary\")\n",
        "print_gate_summary(\"/content/llm_fa/stats/stat_mod.txt\")"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "2l7WK3TAqstP",
        "outputId": "99d119ca-1c27-4282-c4d6-e0fa94c19e1a"
      },
      "execution_count": 159,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "📊 Original design summary:\n",
            " FA_CELL: 0\n",
            "  $_AND_: 5\n",
            "   $_OR_: 0\n",
            "  $_XOR_: 2\n",
            "\n",
            "📊 Modified design summary\n",
            " FA_CELL: 1\n",
            "  $_AND_: 2\n",
            "   $_OR_: 1\n",
            "  $_XOR_: 2\n"
          ]
        }
      ]
    }
  ]
}