; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_per_fused_add_div_mean_pow_sub_0(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !10
  %6 = and i32 %5, 31, !dbg !10
  %7 = lshr i32 %5, 5, !dbg !10
  %8 = shl i32 %5, 2, !dbg !11
  %9 = and i32 %8, 252, !dbg !11
  %10 = zext nneg i32 %9 to i64, !dbg !12
  %11 = getelementptr float, ptr addrspace(1) %1, i64 %10, !dbg !12
  %12 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %11, i1 true) #3, !dbg !13
  %13 = bitcast i32 %12 to float, !dbg !13
  %14 = getelementptr float, ptr addrspace(1) %2, i64 %10, !dbg !14
  %15 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %14, i1 true) #3, !dbg !15
  %16 = bitcast i32 %15 to float, !dbg !15
  %17 = or disjoint i32 %9, 1, !dbg !16
  %18 = zext nneg i32 %17 to i64, !dbg !17
  %19 = getelementptr float, ptr addrspace(1) %1, i64 %18, !dbg !17
  %20 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %19, i1 true) #3, !dbg !18
  %21 = bitcast i32 %20 to float, !dbg !18
  %22 = getelementptr float, ptr addrspace(1) %2, i64 %18, !dbg !19
  %23 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %22, i1 true) #3, !dbg !20
  %24 = bitcast i32 %23 to float, !dbg !20
  %25 = or disjoint i32 %9, 2, !dbg !21
  %26 = zext nneg i32 %25 to i64, !dbg !22
  %27 = getelementptr float, ptr addrspace(1) %1, i64 %26, !dbg !22
  %28 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %27, i1 true) #3, !dbg !23
  %29 = bitcast i32 %28 to float, !dbg !23
  %30 = getelementptr float, ptr addrspace(1) %2, i64 %26, !dbg !24
  %31 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %30, i1 true) #3, !dbg !25
  %32 = bitcast i32 %31 to float, !dbg !25
  %33 = or disjoint i32 %9, 3, !dbg !26
  %34 = zext nneg i32 %33 to i64, !dbg !27
  %35 = getelementptr float, ptr addrspace(1) %1, i64 %34, !dbg !27
  %36 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %35, i1 true) #3, !dbg !28
  %37 = bitcast i32 %36 to float, !dbg !28
  %38 = getelementptr float, ptr addrspace(1) %2, i64 %34, !dbg !29
  %39 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %38, i1 true) #3, !dbg !30
  %40 = bitcast i32 %39 to float, !dbg !30
  %41 = fsub float %13, %16, !dbg !31
  %42 = fsub float %21, %24, !dbg !32
  %43 = fadd float %41, %42, !dbg !33
  %44 = fsub float %29, %32, !dbg !34
  %45 = fadd float %43, %44, !dbg !35
  %46 = fsub float %37, %40, !dbg !36
  %47 = fadd float %45, %46, !dbg !37
  %48 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %47, float 4.000000e+00) #3, !dbg !38
  %49 = fmul float %48, %48, !dbg !39
  %50 = fmul float %13, %13, !dbg !40
  %51 = fmul float %21, %21, !dbg !41
  %52 = fadd float %50, %51, !dbg !42
  %53 = fmul float %29, %29, !dbg !43
  %54 = fadd float %52, %53, !dbg !44
  %55 = fmul float %37, %37, !dbg !45
  %56 = fadd float %54, %55, !dbg !46
  %57 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %56, float 4.000000e+00) #3, !dbg !47
  %58 = fadd float %57, 0x3E45798EE0000000, !dbg !48
  %59 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %49, float %58) #3, !dbg !49
  %60 = bitcast float %59 to i32, !dbg !50
  %61 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %60, i32 16, i32 31), !dbg !50
  %62 = bitcast i32 %61 to float, !dbg !50
  %63 = fadd float %59, %62, !dbg !54
  %64 = bitcast float %63 to i32, !dbg !50
  %65 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %64, i32 8, i32 31), !dbg !50
  %66 = bitcast i32 %65 to float, !dbg !50
  %67 = fadd float %63, %66, !dbg !54
  %68 = bitcast float %67 to i32, !dbg !50
  %69 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %68, i32 4, i32 31), !dbg !50
  %70 = bitcast i32 %69 to float, !dbg !50
  %71 = fadd float %67, %70, !dbg !54
  %72 = bitcast float %71 to i32, !dbg !50
  %73 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %72, i32 2, i32 31), !dbg !50
  %74 = bitcast i32 %73 to float, !dbg !50
  %75 = fadd float %71, %74, !dbg !54
  %76 = bitcast float %75 to i32, !dbg !50
  %77 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %76, i32 1, i32 31), !dbg !50
  %78 = bitcast i32 %77 to float, !dbg !50
  %79 = fadd float %75, %78, !dbg !54
  %80 = icmp eq i32 %6, 0, !dbg !50
  %81 = and i32 %7, 1, !dbg !50
  %82 = zext nneg i32 %81 to i64, !dbg !50
  %83 = getelementptr float, ptr addrspace(3) @global_smem, i64 %82, !dbg !50
  %84 = bitcast float %79 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %83, <1 x i32> %84, i1 %80) #3, !dbg !50
  tail call void @llvm.nvvm.barrier0(), !dbg !50
  %85 = icmp slt i32 %5, 2, !dbg !50
  %86 = sext i32 %5 to i64, !dbg !50
  %87 = getelementptr float, ptr addrspace(3) @global_smem, i64 %86, !dbg !50
  %88 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %87, i1 %85) #3, !dbg !50
  %89 = bitcast i32 %88 to float, !dbg !50
  %90 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %88, i32 1, i32 31), !dbg !50
  %91 = bitcast i32 %90 to float, !dbg !50
  %92 = fadd float %89, %91, !dbg !54
  %93 = and i32 %5, 1, !dbg !50
  %94 = icmp eq i32 %93, 0, !dbg !50
  %95 = and i1 %85, %94, !dbg !50
  %96 = bitcast float %92 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %87, <1 x i32> %96, i1 %95) #3, !dbg !50
  tail call void @llvm.nvvm.barrier0(), !dbg !50
  %97 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !50
  %98 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %97, float 6.400000e+01) #3, !dbg !56
  tail call void @llvm.nvvm.barrier0(), !dbg !57
  %urem = and i32 %5, 63, !dbg !58
  %99 = icmp eq i32 %urem, 0, !dbg !58
  %100 = bitcast float %98 to i32, !dbg !58
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %100, ptr addrspace(1) %0, i1 %99) #3, !dbg !58
  ret void, !dbg !59
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "ccififay4tu3qv4dfo2bg44dwvnusmgzk7uxjjvlwvxzcxzd5547.py", directory: "inductor_cache/ci")
!4 = !{ptr @triton_per_fused_add_div_mean_pow_sub_0, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused_add_div_mean_pow_sub_0, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused_add_div_mean_pow_sub_0", linkageName: "triton_per_fused_add_div_mean_pow_sub_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 26, column: 34, scope: !7)
!11 = !DILocation(line: 30, column: 32, scope: !7)
!12 = !DILocation(line: 30, column: 30, scope: !7)
!13 = !DILocation(line: 30, column: 37, scope: !7)
!14 = !DILocation(line: 31, column: 30, scope: !7)
!15 = !DILocation(line: 31, column: 37, scope: !7)
!16 = !DILocation(line: 32, column: 34, scope: !7)
!17 = !DILocation(line: 32, column: 30, scope: !7)
!18 = !DILocation(line: 32, column: 41, scope: !7)
!19 = !DILocation(line: 33, column: 30, scope: !7)
!20 = !DILocation(line: 33, column: 41, scope: !7)
!21 = !DILocation(line: 34, column: 34, scope: !7)
!22 = !DILocation(line: 34, column: 30, scope: !7)
!23 = !DILocation(line: 34, column: 41, scope: !7)
!24 = !DILocation(line: 35, column: 30, scope: !7)
!25 = !DILocation(line: 35, column: 41, scope: !7)
!26 = !DILocation(line: 36, column: 35, scope: !7)
!27 = !DILocation(line: 36, column: 31, scope: !7)
!28 = !DILocation(line: 36, column: 42, scope: !7)
!29 = !DILocation(line: 37, column: 31, scope: !7)
!30 = !DILocation(line: 37, column: 42, scope: !7)
!31 = !DILocation(line: 38, column: 18, scope: !7)
!32 = !DILocation(line: 39, column: 18, scope: !7)
!33 = !DILocation(line: 40, column: 18, scope: !7)
!34 = !DILocation(line: 41, column: 18, scope: !7)
!35 = !DILocation(line: 42, column: 19, scope: !7)
!36 = !DILocation(line: 43, column: 20, scope: !7)
!37 = !DILocation(line: 44, column: 20, scope: !7)
!38 = !DILocation(line: 46, column: 20, scope: !7)
!39 = !DILocation(line: 47, column: 20, scope: !7)
!40 = !DILocation(line: 48, column: 19, scope: !7)
!41 = !DILocation(line: 49, column: 19, scope: !7)
!42 = !DILocation(line: 50, column: 20, scope: !7)
!43 = !DILocation(line: 51, column: 19, scope: !7)
!44 = !DILocation(line: 52, column: 20, scope: !7)
!45 = !DILocation(line: 53, column: 20, scope: !7)
!46 = !DILocation(line: 54, column: 20, scope: !7)
!47 = !DILocation(line: 55, column: 20, scope: !7)
!48 = !DILocation(line: 57, column: 20, scope: !7)
!49 = !DILocation(line: 58, column: 20, scope: !7)
!50 = !DILocation(line: 267, column: 36, scope: !51, inlinedAt: !53)
!51 = distinct !DILexicalBlockFile(scope: !7, file: !52, discriminator: 0)
!52 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!53 = !DILocation(line: 60, column: 26, scope: !7)
!54 = !DILocation(line: 256, column: 15, scope: !55, inlinedAt: !53)
!55 = distinct !DILexicalBlockFile(scope: !51, file: !52, discriminator: 0)
!56 = !DILocation(line: 62, column: 20, scope: !7)
!57 = !DILocation(line: 63, column: 4, scope: !7)
!58 = !DILocation(line: 64, column: 71, scope: !7)
!59 = !DILocation(line: 64, column: 4, scope: !7)
