
---------- Begin Simulation Statistics ----------
final_tick                                36401210300                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 756767                       # Simulator instruction rate (inst/s)
host_mem_usage                               16956340                       # Number of bytes of host memory used
host_op_rate                                  1484007                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    29.32                       # Real time elapsed on the host
host_tick_rate                             1241457983                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    22189343                       # Number of instructions simulated
sim_ops                                      43513045                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.036401                       # Number of seconds simulated
sim_ticks                                 36401210300                       # Number of ticks simulated
system.cpu.Branches                           4628516                       # Number of branches fetched
system.cpu.committedInsts                    22189343                       # Number of instructions committed
system.cpu.committedOps                      43513045                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     4515699                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2134                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     3551760                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           630                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    28626499                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           361                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                         80002660                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               80002659.997802                       # Number of busy cycles
system.cpu.num_cc_register_reads             26869566                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            16698983                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      3813295                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 877339                       # Number of float alu accesses
system.cpu.num_fp_insts                        877339                       # number of float instructions
system.cpu.num_fp_register_reads              1458699                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              764271                       # number of times the floating registers were written
system.cpu.num_func_calls                      475670                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002198                       # Number of idle cycles
system.cpu.num_int_alu_accesses              42781789                       # Number of integer alu accesses
system.cpu.num_int_insts                     42781789                       # number of integer instructions
system.cpu.num_int_register_reads            82578783                       # number of times the integer registers were read
system.cpu.num_int_register_writes           34668621                       # number of times the integer registers were written
system.cpu.num_load_insts                     4515648                       # Number of load instructions
system.cpu.num_mem_refs                       8067396                       # number of memory refs
system.cpu.num_store_insts                    3551748                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                118165      0.27%      0.27% # Class of executed instruction
system.cpu.op_class::IntAlu                  34568225     79.44%     79.71% # Class of executed instruction
system.cpu.op_class::IntMult                    95432      0.22%     79.93% # Class of executed instruction
system.cpu.op_class::IntDiv                     39271      0.09%     80.02% # Class of executed instruction
system.cpu.op_class::FloatAdd                   33600      0.08%     80.10% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.10% # Class of executed instruction
system.cpu.op_class::FloatCvt                    2464      0.01%     80.11% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.11% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.11% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.11% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.11% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.11% # Class of executed instruction
system.cpu.op_class::SimdAdd                     7942      0.02%     80.13% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.13% # Class of executed instruction
system.cpu.op_class::SimdAlu                   137689      0.32%     80.44% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     80.44% # Class of executed instruction
system.cpu.op_class::SimdCvt                   144380      0.33%     80.77% # Class of executed instruction
system.cpu.op_class::SimdMisc                  296761      0.68%     81.46% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdShift                   1570      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                  48      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  72      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  24      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::MemRead                  4397602     10.11%     91.57% # Class of executed instruction
system.cpu.op_class::MemWrite                 3513628      8.07%     99.64% # Class of executed instruction
system.cpu.op_class::FloatMemRead              118046      0.27%     99.91% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              38120      0.09%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   43513045                       # Class of executed instruction
system.cpu.workload.numSyscalls                   114                       # Number of system calls
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests       100718                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops         2954                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests         203458                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops             2954                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        20832                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         50785                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  36401210300                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              13901                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10797                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10035                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16052                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16052                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13901                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        80738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        80738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  80738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      2608000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      2608000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2608000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             29953                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   29953    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               29953                       # Request fanout histogram
system.membus.reqLayer2.occupancy            42757715                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           78469510                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  36401210300                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               63568                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         93755                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             29365                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              39172                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             39172                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          63568                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8629                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       297569                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  306198                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       205376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     11679296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 11884672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             22402                       # Total snoops (count)
system.l2bus.snoopTraffic                      691008                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             125142                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.023613                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.151841                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   122187     97.64%     97.64% # Request fanout histogram
system.l2bus.snoop_fanout::1                     2955      2.36%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               125142                       # Request fanout histogram
system.l2bus.respLayer1.occupancy           135859815                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy            168065170                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4380285                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           455                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     36401210300                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  36401210300                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     28623290                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28623290                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28623290                       # number of overall hits
system.cpu.icache.overall_hits::total        28623290                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3209                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3209                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3209                       # number of overall misses
system.cpu.icache.overall_misses::total          3209                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    185656380                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    185656380                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    185656380                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    185656380                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28626499                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28626499                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28626499                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28626499                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000112                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000112                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000112                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000112                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57854.901839                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57854.901839                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57854.901839                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57854.901839                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3209                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3209                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3209                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3209                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    182736190                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    182736190                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    182736190                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    182736190                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000112                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000112                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000112                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000112                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56944.901839                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56944.901839                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56944.901839                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56944.901839                       # average overall mshr miss latency
system.cpu.icache.replacements                   2211                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28623290                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28623290                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3209                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3209                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    185656380                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    185656380                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28626499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28626499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000112                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000112                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57854.901839                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57854.901839                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3209                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3209                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    182736190                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    182736190                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56944.901839                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56944.901839                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  36401210300                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           942.595733                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28626499                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3209                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8920.691493                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             80535                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   942.595733                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.920504                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.920504                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          998                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          817                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          57256207                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         57256207                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  36401210300                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           7280                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  36401210300                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  36401210300                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      7967928                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7967928                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7967928                       # number of overall hits
system.cpu.dcache.overall_hits::total         7967928                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        99531                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          99531                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        99531                       # number of overall misses
system.cpu.dcache.overall_misses::total         99531                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2917840835                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2917840835                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2917840835                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2917840835                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      8067459                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      8067459                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      8067459                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      8067459                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012337                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012337                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012337                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012337                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29315.899921                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29315.899921                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29315.899921                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29315.899921                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        82958                       # number of writebacks
system.cpu.dcache.writebacks::total             82958                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        99531                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        99531                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        99531                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        99531                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2827267625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2827267625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2827267625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2827267625                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012337                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012337                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012337                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012337                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28405.899921                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28405.899921                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28405.899921                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28405.899921                       # average overall mshr miss latency
system.cpu.dcache.replacements                  98507                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      4455340                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4455340                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        60359                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         60359                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1467464180                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1467464180                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4515699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4515699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24312.267930                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24312.267930                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        60359                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        60359                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1412537490                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1412537490                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013366                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013366                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23402.267930                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23402.267930                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3512588                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3512588                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        39172                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        39172                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1450376655                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1450376655                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      3551760                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3551760                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37025.851501                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37025.851501                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        39172                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        39172                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1414730135                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1414730135                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011029                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011029                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36115.851501                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36115.851501                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  36401210300                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.464559                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8067459                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             99531                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             81.054737                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            159705                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.464559                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996547                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996547                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          451                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          540                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          16234449                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         16234449                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  36401210300                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             833                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           71954                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               72787                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            833                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          71954                       # number of overall hits
system.l2cache.overall_hits::total              72787                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2376                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         27577                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             29953                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2376                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        27577                       # number of overall misses
system.l2cache.overall_misses::total            29953                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    170351545                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   2003688050                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   2174039595                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    170351545                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   2003688050                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   2174039595                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3209                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        99531                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          102740                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3209                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        99531                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         102740                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.740418                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.277069                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.291542                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.740418                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.277069                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.291542                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 71696.778199                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 72657.941400                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 72581.697827                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 71696.778199                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 72657.941400                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 72581.697827                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          10797                       # number of writebacks
system.l2cache.writebacks::total                10797                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2376                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        27577                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        29953                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2376                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        27577                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        29953                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    148729945                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   1752737350                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   1901467295                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    148729945                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   1752737350                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   1901467295                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.740418                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.277069                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.291542                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.740418                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.277069                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.291542                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 62596.778199                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63557.941400                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63481.697827                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 62596.778199                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63557.941400                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63481.697827                       # average overall mshr miss latency
system.l2cache.replacements                     22402                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        82958                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        82958                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        82958                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        82958                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks         1385                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total         1385                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data        23120                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            23120                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        16052                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          16052                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   1140343295                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   1140343295                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        39172                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        39172                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.409782                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.409782                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 71040.574072                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 71040.574072                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        16052                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        16052                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    994270095                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    994270095                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.409782                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.409782                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61940.574072                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61940.574072                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          833                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        48834                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        49667                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2376                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        11525                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        13901                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    170351545                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    863344755                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   1033696300                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3209                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        60359                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        63568                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.740418                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.190941                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.218679                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 71696.778199                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 74910.607809                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 74361.290555                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2376                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        11525                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        13901                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    148729945                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    758467255                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    907197200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.740418                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.190941                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.218679                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 62596.778199                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65810.607809                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 65261.290555                       # average ReadSharedReq mshr miss latency
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  36401210300                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             7906.399776                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 202072                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                30594                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 6.604955                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                70980                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   320.427453                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   215.981006                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  7369.991316                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.039115                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.026365                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.899657                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.965137                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          389                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          683                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3907                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         3117                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1658250                       # Number of tag accesses
system.l2cache.tags.data_accesses             1658250                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  36401210300                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          152064                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         1764928                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             1916992                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       152064                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         152064                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       691008                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           691008                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2376                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            27577                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                29953                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         10797                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               10797                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            4177444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           48485421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               52662864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       4177444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           4177444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        18983105                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              18983105                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        18983105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           4177444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          48485421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              71645969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples     10797.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2376.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     27549.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.007771730070                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           607                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           608                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                79887                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               10161                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        29953                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       10797                       # Number of write requests accepted
system.mem_ctrl.readBursts                      29953                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     10797                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      28                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               2078                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               2008                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1787                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               2131                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               2008                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1919                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1705                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1784                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               1806                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               1788                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              1690                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1784                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              1828                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1683                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              1879                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              2047                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                719                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                633                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                590                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                709                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                789                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                761                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                639                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                676                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                721                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                713                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               527                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               646                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               631                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               640                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               656                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               718                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       23.45                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     308777770                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   149625000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                869871520                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      10318.39                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 29068.39                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     21935                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     8282                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  73.30                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 76.71                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  29953                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 10797                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    29922                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     521                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     531                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     608                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     609                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     608                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     608                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     608                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     608                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     609                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     608                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     608                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     608                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     608                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     608                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     608                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     608                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     608                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     608                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        10474                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     248.630896                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    153.001332                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    274.723052                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          4516     43.12%     43.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         2596     24.79%     67.90% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         1060     10.12%     78.02% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          546      5.21%     83.23% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          374      3.57%     86.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          429      4.10%     90.90% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          192      1.83%     92.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          203      1.94%     94.67% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          558      5.33%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         10474                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          608                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       49.218750                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     292.057722                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255            602     99.01%     99.01% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            5      0.82%     99.84% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::6912-7167            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            608                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          607                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.733114                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.719524                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.675801                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                77     12.69%     12.69% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                10      1.65%     14.33% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               518     85.34%     99.67% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 2      0.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            607                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 1915200                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1792                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   689152                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  1916992                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                691008                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         52.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         18.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      52.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      18.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.56                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.41                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.15                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    36401195740                       # Total gap between requests
system.mem_ctrl.avgGap                      893280.88                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       152064                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      1763136                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks       689152                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 4177443.517585457768                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 48436191.694428354502                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 18932117.759831737727                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2376                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        27577                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks        10797                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     66895035                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    802976485                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 791623044770                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28154.48                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     29117.62                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  73318796.40                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     74.20                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              35799960                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              19020540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy            103565700                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            27394560                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      2873442000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        4526990160                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       10165862880                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         17752075800                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         487.678175                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  26379806760                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   1215500000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   8805903540                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              38998680                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              20724495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy            110098800                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            28793520                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      2873442000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        4677016440                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       10039524960                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         17788598895                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         488.681523                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  26046276115                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   1215500000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   9139434185                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
