<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Verilog::Netlist::Port - Port for a Verilog Module</title>
    <style>
        body { font-family: monospace; margin: 20px; line-height: 1.4; }
        a { color: #0066cc; }
        pre { white-space: pre-wrap; }
    </style>
</head>
<body>
    <div id="main-content">
<section class="p-strip is-bordered">
<div class="row">
<div class="col-3 u-hide--small u-hide" id="toc">
</div>
<div id="tableWrapper">
<p id="distroAndSection"></p>

Provided by: <a href="https://launchpad.net/ubuntu/questing/+package/libverilog-perl">libverilog-perl_3.482-2_amd64</a> <br><br><pre>
</pre><h4><b>NAME</b></h4><pre>
       Verilog::Netlist::Port - Port for a Verilog Module

</pre><h4><b>SYNOPSIS</b></h4><pre>
         use Verilog::Netlist;

         ...
         my $port = $module-&gt;find_port('pinname');
         print $port-&gt;name;

</pre><h4><b>DESCRIPTION</b></h4><pre>
       A Verilog::Netlist::Port object is created by Verilog::Netlist::Module for every port connection in the
       module.

</pre><h4><b>ACCESSORS</b></h4><pre>
       See also Verilog::Netlist::Subclass for additional accessors and methods.

       $self-&gt;array
           Any  array declaration for the port.  This only applies to Verilog 1995 style ports which can declare
           port bits independently from the signal declarations.  When using Verilog 2001 style ports,  see  the
           matching    net    declaration's    data_type,   msb   and   lsb   methods   instead,   for   example
           "$module-"find_net($port-&gt;name)-&gt;data_type&gt;.

       $self-&gt;comment
           Returns  any   comments   following   the   definition.    keep_comments=&gt;1   must   be   passed   to
           Verilog::Netlist::new for comments to be retained.

       $self-&gt;data_type
           The SystemVerilog data type of the port.

       $self-&gt;direction
           The direction of the port: "in", "out", or "inout".

       $self-&gt;module
           Reference to the Verilog::Netlist::Module the port is in.

       $self-&gt;name
           The name of the port.

       $self-&gt;net
           Reference to the Verilog::Netlist::Net the port connects to.  Only valid after the netlist is linked.

       $self-&gt;type
           Approximately an alias of data_type for backward compatibility.  Do not use for new applications.

</pre><h4><b>MEMBER</b> <b>FUNCTIONS</b></h4><pre>
       See also Verilog::Netlist::Subclass for additional accessors and methods.

       $self-&gt;dump
           Prints debugging information for this port.

</pre><h4><b>DISTRIBUTION</b></h4><pre>
       Verilog-Perl is part of the &lt;https://www.veripool.org/&gt; free Verilog EDA software tool suite.  The latest
       version is available from CPAN and from &lt;https://www.veripool.org/verilog-perl&gt;.

       Copyright  2000-2024  by  Wilson  Snyder.   This package is free software; you can redistribute it and/or
       modify it under the terms of either the GNU Lesser General Public License Version 3 or the Perl  Artistic
       License Version 2.0.

</pre><h4><b>AUTHORS</b></h4><pre>
       Wilson Snyder &lt;<a href="mailto:wsnyder@wsnyder.org">wsnyder@wsnyder.org</a>&gt;

</pre><h4><b>SEE</b> <b>ALSO</b></h4><pre>
       Verilog-Perl, Verilog::Netlist::Subclass Verilog::Netlist

perl v5.40.1                                       2025-04-20                                 <u>Netlist::<a href="../man3pm/Port.3pm.html">Port</a></u>(3pm)
</pre>
 </div>
</div></section>
</div>
</body>
</html>